Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 12 14:07:31 2018
| Host         : DESKTOP-31MJG7C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   745 |
| Unused register locations in slices containing registers |  1745 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2193 |          711 |
| No           | No                    | Yes                    |             437 |          124 |
| No           | Yes                   | No                     |            2001 |          796 |
| Yes          | No                    | No                     |            2584 |          727 |
| Yes          | No                    | Yes                    |             303 |           80 |
| Yes          | Yes                   | No                     |            4297 |         1463 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                                                                |                1 |              1 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                                                      |                1 |              1 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                             | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_33_out                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_30_out                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_31_out                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                  |                1 |              1 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                            | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_34_out                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                               |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                    |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                    |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_32_out                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                               |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                           |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                    |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                        |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                    |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                        |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]            |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |                3 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]            |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                                      |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]            |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                        |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |                3 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |                3 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]            |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_CURR_WORD.current_word_q_reg[2]                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                           |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |                4 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                2 |              4 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/twist_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi_dc_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                1 |              4 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0                                                                                               |                4 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt0                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_CURR_WORD.current_word_q_reg[2]                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi_dc_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | system_i/spi_dc_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/push_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3]_0[0]                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/q_has_priority_r_reg_0                                                                                                                        |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/q_has_priority_r_reg_0                                                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                            |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/q_has_priority_r_reg_0                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                                             |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                        |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                 |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg_0                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                          |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                          |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mic_block/nopll_mic_block_0/inst/div_ctr_next_n_0                                                                                                                                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__2_n_0                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                                    | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_5_out                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                                               | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_5_out                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                5 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                        |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                        |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                                             |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                             | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                                                                                                 |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/axi_awready0                                                                                                                                                                                                                                       | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                                             |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                   |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                        |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                        |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                                                                     |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                     |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                         |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                            |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[1][0]                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                                               |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                            |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                        |                1 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                                              |                1 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | system_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                   |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                    |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                        |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                         | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                                         |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                        |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                    | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                             | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                    |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                       | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                         |                5 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                4 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                        |                7 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                               |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                         |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/E[0]                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                        |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                             |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/RD_PRI_REG.wr_starve_cnt_reg[1][0]                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt_reg[2]_0[0]                                                                                                                                        |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                         |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                             |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                         |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/twist_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                    | system_i/twist_RnM/U0/bus2ip_reset                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]_0                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/wrcal_reads_reg[7][0]                                                                                                                                                                                 |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0] | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                          | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[7]_0                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/push_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | system_i/push_RnM/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                               | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                      |                                                                                                                                                                                                                                                                                 |                7 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                              |                2 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                            | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                     | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                  | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                7 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/p_1_in[15]                                                                                                                                                                                                                                         | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/p_1_in[7]                                                                                                                                                                                                                                          | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/p_1_in[31]                                                                                                                                                                                                                                         | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/p_1_in[23]                                                                                                                                                                                                                                         | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                                              | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                               | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                               | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                6 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                       |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/vga/hc[9]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                              |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                                   |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                          |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                     |                5 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                     |                4 |             10 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/vga/hc                                                                                                                                                                                                                                             | system_i/vga_axi_0/inst/vga/hc[9]_i_1_n_0                                                                                                                                                                                                                                       |                6 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                5 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                        |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                        |                5 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                               | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |                4 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                          | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                          |                4 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                                    |                2 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                           | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                                                     |                7 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                    |                6 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1              |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                    |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/temperature                                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                           |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                                                     |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                                                     |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                     |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                                             |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                        |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                         |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                           |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                        |                4 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                    |                4 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi_dc_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                5 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                        |                4 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                         |                7 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                    |                6 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[16]                                                                                                                                                      |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                                                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                             |                5 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/push_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | system_i/push_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                               |                5 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/twist_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | system_i/twist_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                              |                7 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                        |               10 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |                7 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                8 |             20 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               10 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                   |               10 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                        |               11 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |               13 |             23 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                            | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                  |                5 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/E[0]                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]              | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                4 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                        |                8 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]   | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |               10 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |               10 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |               10 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                             |                7 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                5 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                6 |             24 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                           |               10 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                          |               10 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                            |               11 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                5 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                         |                8 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                               |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                           |               13 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                          |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                              |               10 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                9 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                    |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                           |               15 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                        |               19 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                             |               11 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mic_block/stream_grabber_0/inst/sample_interval_timer[31]_i_1_n_0                                                                                                                                                                                                      |                8 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |               32 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out                      | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                |                                                                                                                                                                                                                                                                                 |                4 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mic_block/stream_grabber_0/inst/capture_addr[31]_i_1_n_0                                                                                                                                                                                                               |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                         | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                        |               20 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[7][0]                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[7][0]                                                                                                                         | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                             |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                4 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                             |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                             |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out                                 | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                             |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                          |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/push_RnM/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               14 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                     | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                  |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                             |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                             |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                          |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/vga_axi_0/inst/slv_reg_rden                                                                                                                                                                                                                                       | system_i/vga_axi_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |               18 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                         |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                      |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                          |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/stream_grabber_0/inst/seq_counter_latch0                                                                                                                                                                                                                | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/stream_grabber_0/inst/do_capture                                                                                                                                                                                                                        | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/stream_grabber_0/inst/do_read                                                                                                                                                                                                                           | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/stream_grabber_0/inst/reg_1_write                                                                                                                                                                                                                       | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                    |               15 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/stream_grabber_0/inst/do_write_next                                                                                                                                                                                                                     | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |               13 |             35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |               16 |             35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                        |               19 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/twist_RnM/U0/bus2ip_reset                                                                                                                                                                                                                                              |               11 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               13 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               11 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |               10 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               15 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[65]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mic_block/stream_grabber_0/inst/clear                                                                                                                                                                                                                                  |               14 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                        |               14 |             44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                        |               13 |             44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                        |               15 |             44 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             46 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             47 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                        |               16 |             49 |
|  system_i/clk_wiz_0/inst/clk_out2                                                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               15 |             50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |               32 |             63 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                         |                                                                                                                                                                                                                                                                                 |               14 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                         |               17 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                             |                                                                                                                                                                                                                                                                                 |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                |                                                                                                                                                                                                                                                                                 |               19 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               19 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                         |               24 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst/storage_data1_reg[0]_0[0]                                                         |                                                                                                                                                                                                                                                                                 |               20 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |               22 |             71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                          |               23 |             71 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             72 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               25 |             72 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             72 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                    |                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                            |               33 |             82 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |             82 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                      |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                           |               36 |             90 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               39 |             95 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                  |                                                                                                                                                                                                                                                                                 |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                |                                                                                                                                                                                                                                                                                 |               13 |            104 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                |                                                                                                                                                                                                                                                                                 |               13 |            104 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                |                                                                                                                                                                                                                                                                                 |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               16 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en                 |                                                                                                                                                                                                                                                                                 |               32 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/nopll_mic_block_0/inst/mic_got_data                                                                                                                                                                                                                     | system_i/mic_block/nopll_mic_block_0/inst/clear                                                                                                                                                                                                                                 |               42 |            166 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mic_block/nopll_mic_block_0/inst/d1                                                                                                                                                                                                                               | system_i/mic_block/nopll_mic_block_0/inst/clear                                                                                                                                                                                                                                 |               52 |            192 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               67 |            221 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |              114 |            259 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              664 |           2048 |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    37 |
| 2      |                    19 |
| 3      |                    19 |
| 4      |                    82 |
| 5      |                    42 |
| 6      |                    66 |
| 7      |                    13 |
| 8      |                   181 |
| 9      |                    16 |
| 10     |                    13 |
| 11     |                     3 |
| 12     |                    38 |
| 13     |                     5 |
| 14     |                     2 |
| 15     |                     4 |
| 16+    |                   205 |
+--------+-----------------------+


