// Seed: 4181616475
module module_0 #(
    parameter id_1 = 32'd0
) (
    input  tri0 id_0,
    output wand _id_1
);
  wire id_3;
  logic [id_1 : id_1] id_4 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd83,
    parameter id_2 = 32'd86,
    parameter id_5 = 32'd6,
    parameter id_9 = 32'd37
) (
    input tri1 _id_0,
    input tri  id_1,
    input wor  _id_2,
    input tri  id_3
);
  logic [id_0 : -1] _id_5;
  assign id_5 = id_1;
  logic id_6;
  ;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  wire [-1 : id_5] id_8;
  logic _id_9 = 1;
  logic id_10;
  logic id_11, id_12 = id_7[~id_9==id_2];
  parameter id_13 = "";
endmodule
