`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is RISCVModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module RISCVModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  Clock,
	input  Reset,
	input  [31: 0] BaseAddress,
	input  [31: 0] MemReadData,
	input  MemReady,
	output [7: 0] DbgState,
	output signed [31: 0] DbgWBData,
	output DbgWDDataReady,
	output MemRead,
	output [31: 0] MemAddress,
	output IsHalted,
	output MemWrite,
	output [31: 0] MemWriteData,
	output [2: 0] MemWriteMode
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  [2:1] RISCVModule_L76F52T68_Expr = 2'b11;
wire  [6:1] RISCVModule_L78F53T70_Expr = 6'b100011;
wire  [3:1] RISCVModule_L110F58T59_Expr = 3'b100;
wire  RISCVModule_L112F37T51_Expr = 1'b0;
wire  [3:1] RISCVModule_L112F70T81_Expr = 3'b101;
wire  RISCVModule_L113F48T62_Expr = 1'b0;
wire  RISCVModule_L114F44T58_Expr = 1'b0;
wire  [3:1] RISCVModule_L114F78T89_Expr = 3'b101;
wire  [7:1] RISCVModule_L114F110T126_Expr = 7'b1100111;
wire  [5:1] RISCVModule_L117F48T65_Expr = 5'b10011;
wire  [5:1] RISCVModule_L119F50T67_Expr = 5'b10011;
wire  [2:1] RISCVModule_L120F41T52_Expr = 2'b10;
wire  [3:1] RISCVModule_L121F39T50_Expr = 3'b101;
wire  [5:1] RISCVModule_L124F48T65_Expr = 5'b10011;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L188F31T48_Expr = 1'b0;
wire  [12:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F22T40_Expr = 12'b111100010001;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F52T69_Expr = 1'b0;
wire  [12:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F22T38_Expr = 12'b111100010010;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F52T67_Expr = 1'b1;
wire  [12:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F22T37_Expr = 12'b111100010011;
wire  [2:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F52T66_Expr = 2'b10;
wire  [12:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F22T38_Expr = 12'b111100010100;
wire  [2:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F52T67_Expr = 2'b11;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F22T38_Expr = 10'b1100000000;
wire  [3:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F52T67_Expr = 3'b100;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F22T35_Expr = 10'b1100000001;
wire  [3:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F52T64_Expr = 3'b101;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F22T34_Expr = 10'b1100000100;
wire  [3:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F52T63_Expr = 3'b110;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F22T36_Expr = 10'b1100000101;
wire  [3:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F52T65_Expr = 3'b111;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F22T39_Expr = 10'b1101000000;
wire  [4:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F52T68_Expr = 4'b1000;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F22T35_Expr = 10'b1101000001;
wire  [4:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F52T64_Expr = 4'b1001;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F22T37_Expr = 10'b1101000010;
wire  [4:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F52T66_Expr = 4'b1010;
wire  [10:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F22T34_Expr = 10'b1101000100;
wire  [4:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F52T63_Expr = 4'b1011;
wire  RISCVModule_L487F9L512T10_RISCVModule_L490F22T36_Expr = 1'b0;
wire  RISCVModule_L487F9L512T10_RISCVModule_L491F39T50_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_RISCVModule_L493F22T33_Expr = 1'b1;
wire  [2:1] RISCVModule_L487F9L512T10_InstructionFetchStage_RISCVModule_L465F9L471T10_RISCVModule_L467F13L470T14_RISCVModule_L468F35T46_Expr = 2'b10;
wire  [2:1] RISCVModule_L487F9L512T10_RISCVModule_L496F22T33_Expr = 2'b10;
wire  [2:1] RISCVModule_L487F9L512T10_InstructionDecodeStage_RISCVModule_L474F9L479T10_RISCVModule_L476F13L478T14_RISCVModule_L477F35T46_Expr = 2'b11;
wire  [2:1] RISCVModule_L487F9L512T10_RISCVModule_L499F22T33_Expr = 2'b11;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L366F31T42_Expr = 3'b101;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L367F37T42_Expr = 1'b0;
wire  [5:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F22T39_Expr = 5'b10011;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L211F37T41_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F22T37_Expr = 2'b10;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F50T52_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F22T38_Expr = 2'b11;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F50T52_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F22T37_Expr = 3'b111;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F22T36_Expr = 3'b110;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F22T37_Expr = 3'b100;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F22T37_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F22T42_Expr = 3'b101;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F22T36_Expr = 6'b110011;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L253F37T41_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F22T33_Expr = 2'b10;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F50T52_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F22T34_Expr = 2'b11;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F50T52_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F22T33_Expr = 3'b111;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F22T33_Expr = 3'b100;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F22T33_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F22T37_Expr = 3'b101;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  [7:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F22T35_Expr = 7'b1100011;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F22T40_Expr = 1'b0;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F22T40_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F22T40_Expr = 3'b101;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F22T41_Expr = 3'b111;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F22T40_Expr = 3'b100;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F22T41_Expr = 3'b110;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F22T37_Expr = 6'b110111;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L382F45T49_Expr = 1'b1;
wire  [5:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F22T39_Expr = 5'b10111;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L386F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F22T37_Expr = 7'b1101111;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L390F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F22T38_Expr = 7'b1100111;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L395F45T49_Expr = 1'b1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F106T111_Expr = 1'b0;
wire  [2:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F22T38_Expr = 2'b11;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L400F39T51_Expr = 3'b100;
wire  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F22T39_Expr = 6'b100011;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L403F39T51_Expr = 3'b100;
wire  [7:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F22T40_Expr = 7'b1110011;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F22T35_Expr = 1'b0;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L346F39T49_Expr = 3'b110;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F22T39_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L349F39T50_Expr = 3'b101;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F54T55_Expr = 1'b0;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F35T36_Expr = 1'b0;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F54T55_Expr = 1'b0;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L487F9L512T10_RISCVModule_L502F22T34_Expr = 3'b100;
wire  [3:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L425F35T46_Expr = 3'b101;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L428F45T49_Expr = 1'b1;
wire  [2:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F30T46_Expr = 2'b10;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F30T46_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F30T47_Expr = 3'b101;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F30T46_Expr = 1'b0;
wire  [3:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F30T47_Expr = 3'b100;
wire  [3:1] RISCVModule_L487F9L512T10_RISCVModule_L505F22T33_Expr = 3'b101;
wire  [3:1] RISCVModule_L487F9L512T10_WriteBackStage_RISCVModule_L453F9L462T10_RISCVModule_L455F13L457T14_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr = 3'b111;
wire  RISCVModule_L487F9L512T10_WriteBackStage_RISCVModule_L453F9L462T10_RISCVModule_L459F13L461T14_RISCVModule_L460F35T46_Expr = 1'b1;
wire  [3:1] RISCVModule_L487F9L512T10_RISCVModule_L508F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L487F9L512T10_EStage_RISCVModule_L482F9L484T10_RISCVModule_L483F31T42_Expr = 3'b101;
wire  RISCVModule_L81F47T58_Expr = 1'b1;
wire  [3:1] RISCVModule_L81F78T90_Expr = 3'b100;
wire  MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L86F28T29_Expr = 1'b0;
wire  MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F32T43_Expr = 1'b1;
wire  [3:1] RISCVModule_L103F48T61_Expr = 3'b111;
wire  [3:1] RISCVModule_L105F48T60_Expr = 3'b100;
wire  [32:1] Inputs_BaseAddress;
wire  [32:1] Inputs_MemReadData;
wire  Inputs_MemReady;
reg  [3:1] NextState_State = 3'b000;
reg  [32:1] NextState_Instruction = 32'b00000000000000000000000000000000;
reg  NextState_WBDataReady = 1'b0;
reg  [32:1] NextState_WBData = 32'b00000000000000000000000000000000;
reg  [32:1] NextState_PCOffset = 32'b00000000000000000000000000000000;
wire  IsLoadOp;
wire signed  [34:1] LoadAdress;
wire  IsStoreOp;
wire signed  [34:1] StoreAddress;
wire  [32:1] ResetAddress;
wire  [32:1] InstructionOffset;
wire  PCWE;
wire  [32:1] PCOffset;
wire  PCOverwrite;
wire  [32:1] ALUOp1;
wire  [32:1] ALUOp2;
wire  [5:1] ALUSHAMT;
wire  RegsRead;
wire  RegsWE;
wire  [32:1] CMPLhs;
wire  [32:1] CMPRhs;
wire  [4:1] CSRAddress;
wire signed  [32:1] BranchOffset;
wire  [32:1] LWData;
wire signed  [32:1] LHData;
wire  [32:1] LHUData;
wire signed  [32:1] LBData;
wire  [32:1] LBUData;
wire  [32:1] ID_Instruction;
wire  [7:1] ID_OpCode;
wire  [5:1] ID_RD;
wire  [5:1] ID_RS1;
wire  [5:1] ID_RS2;
wire  [3:1] ID_Funct3;
wire  [7:1] ID_Funct7;
wire signed  [32:1] ID_RTypeImm;
wire signed  [32:1] ID_ITypeImm;
wire signed  [32:1] ID_STypeImm;
wire signed  [32:1] ID_BTypeImm;
wire signed  [32:1] ID_UTypeImm;
wire signed  [32:1] ID_JTypeImm;
wire  [5:1] ID_SHAMT;
wire  ID_SHARITH;
wire  ID_SUB;
wire  [7:1] ID_OpTypeCode;
wire  [3:1] ID_OPIMMCode;
wire  [3:1] ID_OPCode;
wire  [3:1] ID_BranchTypeCode;
wire  [3:1] ID_LoadTypeCode;
wire  ID_ECode;
wire  [3:1] ID_SystemCode;
wire  [12:1] ID_CSRAddress;
wire  PC_WE;
wire  PC_Overwrite;
wire  [32:1] PC_Offset;
wire  PC_PCMisaligned;
wire  [32:1] PC_PC;
wire  Regs_Read;
wire  [5:1] Regs_RS1Addr;
wire  [5:1] Regs_RS2Addr;
wire  [5:1] Regs_RD;
wire  Regs_WE;
wire  [32:1] Regs_WriteData;
wire  [32:1] Regs_RS1;
wire  [32:1] Regs_RS2;
wire  Regs_Ready;
wire  [32:1] ALU_Op1;
wire  [32:1] ALU_Op2;
wire  [5:1] ALU_SHAMT;
wire  [32:1] ALU_ADD;
wire  [32:1] ALU_SUB;
wire  [32:1] ALU_resAND;
wire  [32:1] ALU_resOR;
wire  [32:1] ALU_resXOR;
wire  [32:1] ALU_SHLL;
wire  [32:1] ALU_SHRL;
wire  [32:1] ALU_SHRA;
wire  [32:1] CMP_Lhs;
wire  [32:1] CMP_Rhs;
wire  CMP_EQ;
wire  CMP_NE;
wire  CMP_GTU;
wire  CMP_LTU;
wire  CMP_GTS;
wire  CMP_LTS;
wire  [3:1] RISCVModule_L110F42T60_Source;
wire  [3:1] RISCVModule_L110F42T71_SignChange;
wire  [5:1] RISCVModule_L119F81T95_Index;
wire  [8:1] RISCVModule_L126F35T69_Source;
reg  [4:1] CSRLookup_RISCVModule_L187F9L207T10_address = 4'b0000;
wire  [8:1] RISCVModule_L126F51T68_Cast;
wire  [4:1] RISCVModule_L126F35T75_Index;
wire  [16:1] RISCVModule_L415F31T56_Index;
wire signed  [16:1] RISCVModule_L415F31T65_SignChange;
wire signed  [32:1] RISCVModule_L415F31T77_Resize;
wire  [16:1] RISCVModule_L416F32T57_Index;
wire  [16:1] RISCVModule_L416F32T68_SignChange;
wire  [32:1] RISCVModule_L416F32T80_Resize;
wire  [8:1] RISCVModule_L417F31T55_Index;
wire signed  [8:1] RISCVModule_L417F31T64_SignChange;
wire signed  [32:1] RISCVModule_L417F31T76_Resize;
wire  [8:1] RISCVModule_L418F32T56_Index;
wire  [8:1] RISCVModule_L418F32T67_SignChange;
wire  [32:1] RISCVModule_L418F32T79_Resize;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source;
wire  [33:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T97_Source;
wire  [31:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index;
reg  [32:1] State_CSRDefault = 32'b00000000000000000000000000000000;
wire  [8:1] RISCVModule_L72F33T50_Cast;
reg  [32:1] MemAddressLookup_RISCVModule_L85F9L101T10_address = 32'b00000000000000000000000000000000;
wire  [32:1] IDInstructionID_InstructionHardLink;
wire  [7:1] IDOpCodeID_OpCodeHardLink;
wire  [5:1] IDRDID_RDHardLink;
wire  [5:1] IDRS1ID_RS1HardLink;
wire  [5:1] IDRS2ID_RS2HardLink;
wire  [3:1] IDFunct3ID_Funct3HardLink;
wire  [7:1] IDFunct7ID_Funct7HardLink;
wire  [32:1] IDRTypeImmID_RTypeImmHardLink;
wire  [32:1] IDITypeImmID_ITypeImmHardLink;
wire  [32:1] IDSTypeImmID_STypeImmHardLink;
wire  [32:1] IDBTypeImmID_BTypeImmHardLink;
wire  [32:1] IDUTypeImmID_UTypeImmHardLink;
wire  [32:1] IDJTypeImmID_JTypeImmHardLink;
wire  [5:1] IDSHAMTID_SHAMTHardLink;
wire  IDSHARITHID_SHARITHHardLink;
wire  IDSUBID_SUBHardLink;
wire  [7:1] IDOpTypeCodeID_OpTypeCodeHardLink;
wire  [3:1] IDOPIMMCodeID_OPIMMCodeHardLink;
wire  [3:1] IDOPCodeID_OPCodeHardLink;
wire  [3:1] IDBranchTypeCodeID_BranchTypeCodeHardLink;
wire  [3:1] IDLoadTypeCodeID_LoadTypeCodeHardLink;
wire  IDECodeID_ECodeHardLink;
wire  [3:1] IDSystemCodeID_SystemCodeHardLink;
wire  [12:1] IDCSRAddressID_CSRAddressHardLink;
wire  PCWEPC_WEHardLink;
wire  PCOverwritePC_OverwriteHardLink;
wire  [32:1] PCOffsetPC_OffsetHardLink;
wire  PCPCMisalignedPC_PCMisalignedHardLink;
wire  [32:1] PCPCPC_PCHardLink;
wire  RegsReadRegs_ReadHardLink;
wire  [5:1] RegsRS1AddrRegs_RS1AddrHardLink;
wire  [5:1] RegsRS2AddrRegs_RS2AddrHardLink;
wire  [5:1] RegsRDRegs_RDHardLink;
wire  RegsWERegs_WEHardLink;
wire  [32:1] RegsWriteDataRegs_WriteDataHardLink;
wire  [32:1] RegsRS1Regs_RS1HardLink;
wire  [32:1] RegsRS2Regs_RS2HardLink;
wire  RegsReadyRegs_ReadyHardLink;
wire  [32:1] ALUOp1ALU_Op1HardLink;
wire  [32:1] ALUOp2ALU_Op2HardLink;
wire  [5:1] ALUSHAMTALU_SHAMTHardLink;
wire  [32:1] ALUADDALU_ADDHardLink;
wire  [32:1] ALUSUBALU_SUBHardLink;
wire  [32:1] ALUresANDALU_resANDHardLink;
wire  [32:1] ALUresORALU_resORHardLink;
wire  [32:1] ALUresXORALU_resXORHardLink;
wire  [32:1] ALUSHLLALU_SHLLHardLink;
wire  [32:1] ALUSHRLALU_SHRLHardLink;
wire  [32:1] ALUSHRAALU_SHRAHardLink;
wire  [32:1] CMPLhsCMP_LhsHardLink;
wire  [32:1] CMPRhsCMP_RhsHardLink;
wire  CMPEQCMP_EQHardLink;
wire  CMPNECMP_NEHardLink;
wire  CMPGTUCMP_GTUHardLink;
wire  CMPLTUCMP_LTUHardLink;
wire  CMPGTSCMP_GTSHardLink;
wire  CMPLTSCMP_LTSHardLink;
reg  [3:1] State_State = 3'b000;
wire  [3:1] State_StateDefault = 3'b000;
reg  [32:1] State_Instruction = 32'b00000000000000000000000000000000;
wire  [32:1] State_InstructionDefault = 32'b00000000000000000000000000000000;
reg  State_WBDataReady = 1'b0;
wire  State_WBDataReadyDefault = 1'b0;
reg  [32:1] State_WBData = 32'b00000000000000000000000000000000;
wire  [32:1] State_WBDataDefault = 32'b00000000000000000000000000000000;
reg  [32:1] State_PCOffset = 32'b00000000000000000000000000000000;
wire  [32:1] State_PCOffsetDefault = 32'b00000000000000000000000000000000;
wire  RISCVModule_L112F22T81_Expr;
wire  RISCVModule_L112F22T81_Expr_1;
wire  RISCVModule_L112F22T81_Expr_2;
wire  RISCVModule_L114F29T127_Expr;
wire  RISCVModule_L114F29T127_Expr_1;
wire  RISCVModule_L114F29T127_Expr_2;
wire  RISCVModule_L114F63T126_Expr;
wire  RISCVModule_L114F63T126_Expr_1;
wire  RISCVModule_L114F63T126_Expr_2;
wire  RISCVModule_L121F24T71_Expr;
wire  RISCVModule_L121F24T71_Expr_1;
wire  RISCVModule_L121F24T71_Expr_2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_1;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_2;
wire  RISCVModule_L81F32T103_Expr;
wire  RISCVModule_L81F32T103_Expr_1;
wire  RISCVModule_L81F32T103_Expr_2;
wire  RISCVModule_L81F63T102_Expr;
wire  RISCVModule_L81F63T102_Expr_1;
wire  RISCVModule_L81F63T102_Expr_2;
wire  RISCVModule_L105F33T73_Expr;
wire  RISCVModule_L105F33T73_Expr_1;
wire  RISCVModule_L105F33T73_Expr_2;
wire signed  [34:1] RISCVModule_L77F44T66_Expr;
wire signed  [34:1] RISCVModule_L77F44T66_Expr_1;
wire signed  [34:1] RISCVModule_L77F44T66_Expr_2;
wire signed  [34:1] RISCVModule_L79F46T68_Expr;
wire signed  [34:1] RISCVModule_L79F46T68_Expr_1;
wire signed  [34:1] RISCVModule_L79F46T68_Expr_2;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_1;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_2;
wire  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_1;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_2;
wire  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_1;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_2;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_1;
wire signed  [34:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_2;
wire  RISCVModule_L76F35T68_Expr;
wire signed  [8:1] RISCVModule_L76F35T68_ExprLhs;
wire signed  [8:1] RISCVModule_L76F35T68_ExprRhs;
wire  RISCVModule_L78F36T70_Expr;
wire signed  [8:1] RISCVModule_L78F36T70_ExprLhs;
wire signed  [8:1] RISCVModule_L78F36T70_ExprRhs;
wire  RISCVModule_L112F22T51_Expr;
wire signed  [4:1] RISCVModule_L112F22T51_ExprLhs;
wire signed  [4:1] RISCVModule_L112F22T51_ExprRhs;
wire  RISCVModule_L112F55T81_Expr;
wire signed  [4:1] RISCVModule_L112F55T81_ExprLhs;
wire signed  [4:1] RISCVModule_L112F55T81_ExprRhs;
wire  RISCVModule_L113F33T62_Expr;
wire signed  [4:1] RISCVModule_L113F33T62_ExprLhs;
wire signed  [4:1] RISCVModule_L113F33T62_ExprRhs;
wire  RISCVModule_L114F29T58_Expr;
wire signed  [4:1] RISCVModule_L114F29T58_ExprLhs;
wire signed  [4:1] RISCVModule_L114F29T58_ExprRhs;
wire  RISCVModule_L114F63T89_Expr;
wire signed  [4:1] RISCVModule_L114F63T89_ExprLhs;
wire signed  [4:1] RISCVModule_L114F63T89_ExprRhs;
wire  RISCVModule_L114F93T126_Expr;
wire signed  [8:1] RISCVModule_L114F93T126_ExprLhs;
wire signed  [8:1] RISCVModule_L114F93T126_ExprRhs;
wire  RISCVModule_L117F31T65_Expr;
wire signed  [8:1] RISCVModule_L117F31T65_ExprLhs;
wire signed  [8:1] RISCVModule_L117F31T65_ExprRhs;
wire  RISCVModule_L119F33T67_Expr;
wire signed  [8:1] RISCVModule_L119F33T67_ExprLhs;
wire signed  [8:1] RISCVModule_L119F33T67_ExprRhs;
wire  RISCVModule_L120F26T52_Expr;
wire signed  [4:1] RISCVModule_L120F26T52_ExprLhs;
wire signed  [4:1] RISCVModule_L120F26T52_ExprRhs;
wire  RISCVModule_L121F24T50_Expr;
wire signed  [4:1] RISCVModule_L121F24T50_ExprLhs;
wire signed  [4:1] RISCVModule_L121F24T50_ExprRhs;
wire  RISCVModule_L124F31T65_Expr;
wire signed  [8:1] RISCVModule_L124F31T65_ExprLhs;
wire signed  [8:1] RISCVModule_L124F31T65_ExprRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseRhs;
wire  CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_Case;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseLhs;
wire signed  [13:1] CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_Case;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseLhs;
wire signed  [8:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_Expr;
wire signed  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprLhs;
wire signed  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_Expr;
wire signed  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprLhs;
wire signed  [6:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprRhs;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_Expr;
wire signed  [5:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprLhs;
wire signed  [5:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseRhs;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseRhs;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseRhs;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseRhs;
wire  RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseRhs;
wire  RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_Case;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseLhs;
wire signed  [4:1] RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseRhs;
wire  RISCVModule_L81F32T58_Expr;
wire signed  [4:1] RISCVModule_L81F32T58_ExprLhs;
wire signed  [4:1] RISCVModule_L81F32T58_ExprRhs;
wire  RISCVModule_L81F63T90_Expr;
wire signed  [4:1] RISCVModule_L81F63T90_ExprLhs;
wire signed  [4:1] RISCVModule_L81F63T90_ExprRhs;
wire  MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_Expr;
wire signed  [4:1] MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprLhs;
wire signed  [4:1] MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprRhs;
wire  RISCVModule_L103F33T61_Expr;
wire signed  [4:1] RISCVModule_L103F33T61_ExprLhs;
wire signed  [4:1] RISCVModule_L103F33T61_ExprRhs;
wire  RISCVModule_L105F33T60_Expr;
wire signed  [4:1] RISCVModule_L105F33T60_ExprLhs;
wire signed  [4:1] RISCVModule_L105F33T60_ExprRhs;
reg  [32:1] RISCVModule_L113F33T94_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L117F31T90_Lookup = 32'b00000000000000000000000000000000;
reg  [5:1] RISCVModule_L119F33T95_Lookup = 5'b00000;
reg  [32:1] RISCVModule_L124F31T90_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup = 32'b00000000000000000000000000000000;
wire  RISCVModule_L113F33T94_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L113F33T94_Lookup1;
wire  [32:1] RISCVModule_L113F33T94_Lookup2;
wire  RISCVModule_L117F31T90_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L117F31T90_Lookup1;
wire  [32:1] RISCVModule_L117F31T90_Lookup2;
wire  RISCVModule_L119F33T95_LookupMultiplexerAddress;
wire  [5:1] RISCVModule_L119F33T95_Lookup1;
wire  [5:1] RISCVModule_L119F33T95_Lookup2;
wire  RISCVModule_L124F31T90_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L124F31T90_Lookup1;
wire  [32:1] RISCVModule_L124F31T90_Lookup2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup1;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup1;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup1;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup2;
wire  RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup1;
wire  [32:1] RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup2;
integer State_CSR_Iterator;
reg [32:1] State_CSR [0 : 11];
initial
begin
	$readmemh("RISCVModule_TopLevel_State_CSR.hex", State_CSR);
end
integer NextState_CSR_Iterator;
reg [32:1] NextState_CSR [0 : 11];
initial
begin
	for (NextState_CSR_Iterator = 0; NextState_CSR_Iterator < 12; NextState_CSR_Iterator = NextState_CSR_Iterator + 1)
		NextState_CSR[NextState_CSR_Iterator] = 0;
end
wire  BoardSignals_Clock;
wire  BoardSignals_Reset;
wire  BoardSignals_Running;
wire  BoardSignals_Starting;
wire  BoardSignals_Started;
reg  InternalReset = 1'b0;
work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock,BoardSignals_Reset,BoardSignals_Running,BoardSignals_Starting,BoardSignals_Started,Clock,Reset,InternalReset);
always @(posedge Clock)
begin
if ( Reset == 1 ) begin
State_State <= State_StateDefault;
State_Instruction <= State_InstructionDefault;
State_WBDataReady <= State_WBDataReadyDefault;
State_WBData <= State_WBDataDefault;
State_PCOffset <= State_PCOffsetDefault;
end
else begin
State_State <= NextState_State;
State_Instruction <= NextState_Instruction;
State_WBDataReady <= NextState_WBDataReady;
State_WBData <= NextState_WBData;
State_PCOffset <= NextState_PCOffset;
end
end
always @(posedge Clock)
begin
if ( Reset == 1 ) begin
for (State_CSR_Iterator = 0; State_CSR_Iterator < 12; State_CSR_Iterator = State_CSR_Iterator + 1)
begin
State_CSR[State_CSR_Iterator] <= State_CSRDefault;
end
end
else begin
for (State_CSR_Iterator = 0; State_CSR_Iterator < 12; State_CSR_Iterator = State_CSR_Iterator + 1)
begin
State_CSR[State_CSR_Iterator] <= NextState_CSR[State_CSR_Iterator];
end
end
end
assign RISCVModule_L76F35T68_Expr = RISCVModule_L76F35T68_ExprLhs == RISCVModule_L76F35T68_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L78F36T70_Expr = RISCVModule_L78F36T70_ExprLhs == RISCVModule_L78F36T70_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L112F22T51_Expr = RISCVModule_L112F22T51_ExprLhs == RISCVModule_L112F22T51_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L112F55T81_Expr = RISCVModule_L112F55T81_ExprLhs == RISCVModule_L112F55T81_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L113F33T62_Expr = RISCVModule_L113F33T62_ExprLhs == RISCVModule_L113F33T62_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L114F29T58_Expr = RISCVModule_L114F29T58_ExprLhs == RISCVModule_L114F29T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L114F63T89_Expr = RISCVModule_L114F63T89_ExprLhs == RISCVModule_L114F63T89_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L114F93T126_Expr = RISCVModule_L114F93T126_ExprLhs == RISCVModule_L114F93T126_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L117F31T65_Expr = RISCVModule_L117F31T65_ExprLhs == RISCVModule_L117F31T65_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L119F33T67_Expr = RISCVModule_L119F33T67_ExprLhs == RISCVModule_L119F33T67_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L120F26T52_Expr = RISCVModule_L120F26T52_ExprLhs == RISCVModule_L120F26T52_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L121F24T50_Expr = RISCVModule_L121F24T50_ExprLhs == RISCVModule_L121F24T50_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L124F31T65_Expr = RISCVModule_L124F31T65_ExprLhs == RISCVModule_L124F31T65_ExprRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseRhs ? 1'b1 : 1'b0;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_Case = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseLhs == CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_Case = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseLhs == RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprLhs != RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprLhs != RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprLhs != RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_Case = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseLhs == RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_Case = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseLhs == RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_Case = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseLhs == RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_Case = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseLhs == RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_Case = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseLhs == RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_Case = RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseLhs == RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L81F32T58_Expr = RISCVModule_L81F32T58_ExprLhs == RISCVModule_L81F32T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L81F63T90_Expr = RISCVModule_L81F63T90_ExprLhs == RISCVModule_L81F63T90_ExprRhs ? 1'b1 : 1'b0;
assign MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_Expr = MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprLhs == MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L103F33T61_Expr = RISCVModule_L103F33T61_ExprLhs == RISCVModule_L103F33T61_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L105F33T60_Expr = RISCVModule_L105F33T60_ExprLhs == RISCVModule_L105F33T60_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L112F22T81_Expr = RISCVModule_L112F22T81_Expr_1 | RISCVModule_L112F22T81_Expr_2;
assign RISCVModule_L114F29T127_Expr = RISCVModule_L114F29T127_Expr_1 | RISCVModule_L114F29T127_Expr_2;
assign RISCVModule_L114F63T126_Expr = RISCVModule_L114F63T126_Expr_1 & RISCVModule_L114F63T126_Expr_2;
assign RISCVModule_L121F24T71_Expr = RISCVModule_L121F24T71_Expr_1 & RISCVModule_L121F24T71_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_1 | RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_1 | RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_1 & RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_2;
assign RISCVModule_L81F32T103_Expr = RISCVModule_L81F32T103_Expr_1 | RISCVModule_L81F32T103_Expr_2;
assign RISCVModule_L81F63T102_Expr = RISCVModule_L81F63T102_Expr_1 & RISCVModule_L81F63T102_Expr_2;
assign RISCVModule_L105F33T73_Expr = RISCVModule_L105F33T73_Expr_1 & RISCVModule_L105F33T73_Expr_2;
assign RISCVModule_L77F44T66_Expr = RISCVModule_L77F44T66_Expr_1 + RISCVModule_L77F44T66_Expr_2;
assign RISCVModule_L79F46T68_Expr = RISCVModule_L79F46T68_Expr_1 + RISCVModule_L79F46T68_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_1 + RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_1 + RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_1 + RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_2;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_1 + RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_2;
RISCVModule_TopLevel_RISCVModule_ID RISCVModule_TopLevel_RISCVModule_ID
(
// [BEGIN USER MAP FOR ID]
// [END USER MAP FOR ID]
	.Instruction (IDInstructionID_InstructionHardLink),
	.OpCode (IDOpCodeID_OpCodeHardLink),
	.RD (IDRDID_RDHardLink),
	.RS1 (IDRS1ID_RS1HardLink),
	.RS2 (IDRS2ID_RS2HardLink),
	.Funct3 (IDFunct3ID_Funct3HardLink),
	.Funct7 (IDFunct7ID_Funct7HardLink),
	.RTypeImm (IDRTypeImmID_RTypeImmHardLink),
	.ITypeImm (IDITypeImmID_ITypeImmHardLink),
	.STypeImm (IDSTypeImmID_STypeImmHardLink),
	.BTypeImm (IDBTypeImmID_BTypeImmHardLink),
	.UTypeImm (IDUTypeImmID_UTypeImmHardLink),
	.JTypeImm (IDJTypeImmID_JTypeImmHardLink),
	.SHAMT (IDSHAMTID_SHAMTHardLink),
	.SHARITH (IDSHARITHID_SHARITHHardLink),
	.SUB (IDSUBID_SUBHardLink),
	.OpTypeCode (IDOpTypeCodeID_OpTypeCodeHardLink),
	.OPIMMCode (IDOPIMMCodeID_OPIMMCodeHardLink),
	.OPCode (IDOPCodeID_OPCodeHardLink),
	.BranchTypeCode (IDBranchTypeCodeID_BranchTypeCodeHardLink),
	.LoadTypeCode (IDLoadTypeCodeID_LoadTypeCodeHardLink),
	.ECode (IDECodeID_ECodeHardLink),
	.SystemCode (IDSystemCodeID_SystemCodeHardLink),
	.CSRAddress (IDCSRAddressID_CSRAddressHardLink)

);
RISCVModule_TopLevel_RISCVModule_PC RISCVModule_TopLevel_RISCVModule_PC
(
// [BEGIN USER MAP FOR PC]
// [END USER MAP FOR PC]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.WE (PCWEPC_WEHardLink),
	.Overwrite (PCOverwritePC_OverwriteHardLink),
	.Offset (PCOffsetPC_OffsetHardLink),
	.PCMisaligned (PCPCMisalignedPC_PCMisalignedHardLink),
	.PC (PCPCPC_PCHardLink)

);
RISCVModule_TopLevel_RISCVModule_Regs RISCVModule_TopLevel_RISCVModule_Regs
(
// [BEGIN USER MAP FOR Regs]
// [END USER MAP FOR Regs]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Read (RegsReadRegs_ReadHardLink),
	.RS1Addr (RegsRS1AddrRegs_RS1AddrHardLink),
	.RS2Addr (RegsRS2AddrRegs_RS2AddrHardLink),
	.RD (RegsRDRegs_RDHardLink),
	.WE (RegsWERegs_WEHardLink),
	.WriteData (RegsWriteDataRegs_WriteDataHardLink),
	.RS1 (RegsRS1Regs_RS1HardLink),
	.RS2 (RegsRS2Regs_RS2HardLink),
	.Ready (RegsReadyRegs_ReadyHardLink)

);
RISCVModule_TopLevel_RISCVModule_ALU RISCVModule_TopLevel_RISCVModule_ALU
(
// [BEGIN USER MAP FOR ALU]
// [END USER MAP FOR ALU]
	.Op1 (ALUOp1ALU_Op1HardLink),
	.Op2 (ALUOp2ALU_Op2HardLink),
	.SHAMT (ALUSHAMTALU_SHAMTHardLink),
	.ADD (ALUADDALU_ADDHardLink),
	.SUB (ALUSUBALU_SUBHardLink),
	.resAND (ALUresANDALU_resANDHardLink),
	.resOR (ALUresORALU_resORHardLink),
	.resXOR (ALUresXORALU_resXORHardLink),
	.SHLL (ALUSHLLALU_SHLLHardLink),
	.SHRL (ALUSHRLALU_SHRLHardLink),
	.SHRA (ALUSHRAALU_SHRAHardLink)

);
RISCVModule_TopLevel_RISCVModule_CMP RISCVModule_TopLevel_RISCVModule_CMP
(
// [BEGIN USER MAP FOR CMP]
// [END USER MAP FOR CMP]
	.Lhs (CMPLhsCMP_LhsHardLink),
	.Rhs (CMPRhsCMP_RhsHardLink),
	.EQ (CMPEQCMP_EQHardLink),
	.NE (CMPNECMP_NEHardLink),
	.GTU (CMPGTUCMP_GTUHardLink),
	.LTU (CMPLTUCMP_LTUHardLink),
	.GTS (CMPGTSCMP_GTSHardLink),
	.LTS (CMPLTSCMP_LTSHardLink)

);
always @*
begin
case (RISCVModule_L113F33T94_LookupMultiplexerAddress)
    'b0:
RISCVModule_L113F33T94_Lookup = RISCVModule_L113F33T94_Lookup1;
    'b1:
RISCVModule_L113F33T94_Lookup = RISCVModule_L113F33T94_Lookup2;
  default:
RISCVModule_L113F33T94_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L117F31T90_LookupMultiplexerAddress)
    'b0:
RISCVModule_L117F31T90_Lookup = RISCVModule_L117F31T90_Lookup1;
    'b1:
RISCVModule_L117F31T90_Lookup = RISCVModule_L117F31T90_Lookup2;
  default:
RISCVModule_L117F31T90_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L119F33T95_LookupMultiplexerAddress)
    'b0:
RISCVModule_L119F33T95_Lookup = RISCVModule_L119F33T95_Lookup1;
    'b1:
RISCVModule_L119F33T95_Lookup = RISCVModule_L119F33T95_Lookup2;
  default:
RISCVModule_L119F33T95_Lookup = 'b00000;
endcase

end
always @*
begin
case (RISCVModule_L124F31T90_LookupMultiplexerAddress)
    'b0:
RISCVModule_L124F31T90_Lookup = RISCVModule_L124F31T90_Lookup1;
    'b1:
RISCVModule_L124F31T90_Lookup = RISCVModule_L124F31T90_Lookup2;
  default:
RISCVModule_L124F31T90_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup1;
    'b1:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup2;
  default:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup1;
    'b1:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup2;
  default:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup1;
    'b1:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup2;
  default:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup1;
    'b1:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup2;
  default:
RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L188F31T48_Expr }/*expand*/;
if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F52T69_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {2{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F52T66_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {2{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F52T67_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F52T64_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F52T63_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F52T65_Expr }/*expand*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F52T68_Expr/*cast*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F52T64_Expr/*cast*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F52T66_Expr/*cast*/;
end
else if ( CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_Case == 1 ) begin
CSRLookup_RISCVModule_L187F9L207T10_address = CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F52T63_Expr/*cast*/;
end

end
always @*
begin
NextState_State = State_State/*cast*/;
NextState_Instruction = State_Instruction/*cast*/;
NextState_WBDataReady = State_WBDataReady;
NextState_WBData = State_WBData/*cast*/;
NextState_PCOffset = State_PCOffset/*cast*/;
for (NextState_CSR_Iterator = 0; NextState_CSR_Iterator < 12; NextState_CSR_Iterator = NextState_CSR_Iterator + 1)
begin
NextState_CSR[NextState_CSR_Iterator] = State_CSR[NextState_CSR_Iterator]/*cast*/;
end
if ( RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_Case == 1 ) begin
NextState_State = { {2{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L491F39T50_Expr }/*expand*/;
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L487F9L512T10_InstructionFetchStage_RISCVModule_L465F9L471T10_RISCVModule_L467F13L470T14_RISCVModule_L468F35T46_Expr }/*expand*/;
NextState_Instruction = Inputs_MemReadData/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_Case == 1 ) begin
if ( Regs_Ready == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L487F9L512T10_InstructionDecodeStage_RISCVModule_L474F9L479T10_RISCVModule_L476F13L478T14_RISCVModule_L477F35T46_Expr }/*expand*/;
end
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L366F31T42_Expr/*cast*/;
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L367F37T42_Expr;
NextState_PCOffset = InstructionOffset/*cast*/;
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L211F37T41_Expr;
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_Case == 1 ) begin
NextState_WBData = ALU_ADD/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_Case == 1 ) begin
NextState_WBData = ALU_resAND/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_Case == 1 ) begin
NextState_WBData = ALU_resOR/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA/*cast*/;
end
else begin
NextState_WBData = ALU_SHRL/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L253F37T41_Expr;
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_Case == 1 ) begin
if ( ID_SUB == 1 ) begin
NextState_WBData = ALU_SUB/*cast*/;
end
else begin
NextState_WBData = ALU_ADD/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_Case == 1 ) begin
NextState_WBData = ALU_resAND/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_Case == 1 ) begin
NextState_WBData = ALU_resOR/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA/*cast*/;
end
else begin
NextState_WBData = ALU_SHRL/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_Case == 1 ) begin
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_Case == 1 ) begin
if ( CMP_EQ == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_Case == 1 ) begin
if ( CMP_NE == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_Case == 1 ) begin
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_Case == 1 ) begin
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_Case == 1 ) begin
if ( CMP_LTS == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_Case == 1 ) begin
if ( CMP_LTU == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L382F45T49_Expr;
NextState_WBData = ID_UTypeImm/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L386F45T49_Expr;
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr[32:1]/*truncate*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L390F45T49_Expr;
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr[32:1]/*truncate*/;
NextState_PCOffset = ID_JTypeImm/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L395F45T49_Expr;
NextState_WBData = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr[32:1]/*truncate*/;
NextState_PCOffset = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L400F39T51_Expr/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L403F39T51_Expr/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_Case == 1 ) begin
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L346F39T49_Expr/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L349F39T50_Expr/*cast*/;
NextState_WBData = State_CSR[CSRAddress]/*cast*/;
NextState_WBDataReady = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_Expr;
if ( RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr == 1 ) begin
NextState_CSR[CSRAddress] = Regs_RS1/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L425F35T46_Expr/*cast*/;
if ( IsLoadOp == 1 ) begin
NextState_WBDataReady = RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L428F45T49_Expr;
if ( RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_Case == 1 ) begin
NextState_WBData = LWData/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_Case == 1 ) begin
NextState_WBData = LHData/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_Case == 1 ) begin
NextState_WBData = LHUData/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_Case == 1 ) begin
NextState_WBData = LBData/*cast*/;
end
else if ( RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_Case == 1 ) begin
NextState_WBData = LBUData/*cast*/;
end
end
end
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_Case == 1 ) begin
if ( PC_PCMisaligned == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_WriteBackStage_RISCVModule_L453F9L462T10_RISCVModule_L455F13L457T14_Halt_RISCVModule_L182F9L184T10_RISCVModule_L183F31T44_Expr/*cast*/;
end
else begin
NextState_State = { {2{1'b0}}, RISCVModule_L487F9L512T10_WriteBackStage_RISCVModule_L453F9L462T10_RISCVModule_L459F13L461T14_RISCVModule_L460F35T46_Expr }/*expand*/;
end
end
else if ( RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_Case == 1 ) begin
NextState_State = RISCVModule_L487F9L512T10_EStage_RISCVModule_L482F9L484T10_RISCVModule_L483F31T42_Expr/*cast*/;
end

end
always @*
begin
MemAddressLookup_RISCVModule_L85F9L101T10_address = { {31{1'b0}}, MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L86F28T29_Expr }/*expand*/;
if ( MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_Expr == 1 ) begin
MemAddressLookup_RISCVModule_L85F9L101T10_address = PC_PC/*cast*/;
end
else if ( IsLoadOp == 1 ) begin
MemAddressLookup_RISCVModule_L85F9L101T10_address = LoadAdress[32:1]/*truncate*/;
end
else if ( IsStoreOp == 1 ) begin
MemAddressLookup_RISCVModule_L85F9L101T10_address = StoreAddress[32:1]/*truncate*/;
end

end
assign RISCVModule_L113F33T94_LookupMultiplexerAddress = RISCVModule_L113F33T62_Expr;
assign RISCVModule_L117F31T90_LookupMultiplexerAddress = RISCVModule_L117F31T65_Expr;
assign RISCVModule_L119F33T95_LookupMultiplexerAddress = RISCVModule_L119F33T67_Expr;
assign RISCVModule_L124F31T90_LookupMultiplexerAddress = RISCVModule_L124F31T65_Expr;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L76F35T68_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L76F35T68_ExprRhs = { {6{1'b0}}, RISCVModule_L76F52T68_Expr }/*expand*/;
assign RISCVModule_L78F36T70_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L78F36T70_ExprRhs = { {2{1'b0}}, RISCVModule_L78F53T70_Expr }/*expand*/;
assign RISCVModule_L112F22T51_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L112F22T51_ExprRhs = { {3{1'b0}}, RISCVModule_L112F37T51_Expr }/*expand*/;
assign RISCVModule_L112F55T81_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L112F55T81_ExprRhs = { {1{1'b0}}, RISCVModule_L112F70T81_Expr }/*expand*/;
assign RISCVModule_L113F33T62_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L113F33T62_ExprRhs = { {3{1'b0}}, RISCVModule_L113F48T62_Expr }/*expand*/;
assign RISCVModule_L114F29T58_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L114F29T58_ExprRhs = { {3{1'b0}}, RISCVModule_L114F44T58_Expr }/*expand*/;
assign RISCVModule_L114F63T89_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L114F63T89_ExprRhs = { {1{1'b0}}, RISCVModule_L114F78T89_Expr }/*expand*/;
assign RISCVModule_L114F93T126_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L114F93T126_ExprRhs = { {1{1'b0}}, RISCVModule_L114F110T126_Expr }/*expand*/;
assign RISCVModule_L117F31T65_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L117F31T65_ExprRhs = { {3{1'b0}}, RISCVModule_L117F48T65_Expr }/*expand*/;
assign RISCVModule_L119F33T67_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L119F33T67_ExprRhs = { {3{1'b0}}, RISCVModule_L119F50T67_Expr }/*expand*/;
assign RISCVModule_L120F26T52_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L120F26T52_ExprRhs = { {2{1'b0}}, RISCVModule_L120F41T52_Expr }/*expand*/;
assign RISCVModule_L121F24T50_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L121F24T50_ExprRhs = { {1{1'b0}}, RISCVModule_L121F39T50_Expr }/*expand*/;
assign RISCVModule_L124F31T65_ExprLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L124F31T65_ExprRhs = { {3{1'b0}}, RISCVModule_L124F48T65_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L192F22T40_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L193F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L194F22T37_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F17T79_CaseRhs = { {1{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L195F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L196F22T38_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L197F22T35_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L198F22T34_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L199F22T36_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L200F22T39_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L201F22T35_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L202F22T37_Expr }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseLhs = { {1{1'b0}}, ID_CSRAddress }/*expand*/;
assign CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F17T79_CaseRhs = { {3{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_RISCVModule_L203F22T34_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L490F17L492T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L490F22T36_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L493F17L495T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L493F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L496F17L498T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L496F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L499F17L501T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L499F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F17L374T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L372F22T39_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F17L216T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L214F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F17L219T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L217F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F17L222T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L220F22T38_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F17L225T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L223F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F17L228T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L226F22T36_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F17L231T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L229F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F17L234T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L232F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseLhs = { {1{1'b0}}, ID_OPIMMCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F17L244T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L235F22T42_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F17L377T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L375F22T36_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F17L265T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L256F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F17L268T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L266F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F17L271T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L269F22T34_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F17L274T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L272F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F17L277T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L275F22T32_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F17L280T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L278F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F17L283T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L281F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseLhs = { {1{1'b0}}, ID_OPCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F17L293T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L284F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F17L380T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L378F22T35_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F17L314T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L311F22T40_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F17L318T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L315F22T40_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F17L322T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L319F22T40_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F17L326T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L323F22T41_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F17L330T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L327F22T40_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseLhs = { {1{1'b0}}, ID_BranchTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F17L334T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L331F22T41_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F17L384T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L381F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F17L388T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L385F22T39_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F17L393T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L389F22T37_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F17L398T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L394F22T38_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F17L401T27_CaseRhs = { {6{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L399F22T38_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F17L404T27_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L402F22T39_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseLhs = { {1{1'b0}}, ID_OpTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F17L407T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L405F22T40_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F17L347T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L345F22T35_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseLhs = { {1{1'b0}}, ID_SystemCode }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F17L357T27_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L348F22T39_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprLhs = { {1{1'b0}}, ID_RD }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F45T55_ExprRhs = { {5{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L351F54T55_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprLhs = { {1{1'b0}}, ID_RS1 }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_ExprRhs = { {5{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F35T36_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprLhs = { {1{1'b0}}, CSRAddress }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_ExprRhs = { {4{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F54T55_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L502F17L504T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L502F22T34_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F25L434T35_CaseRhs = { {2{1'b0}}, RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L432F30T46_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F25L437T35_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L435F30T46_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F25L440T35_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L438F30T47_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F25L443T35_CaseRhs = { {3{1'b0}}, RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L441F30T46_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseLhs = { {1{1'b0}}, ID_LoadTypeCode }/*expand*/;
assign RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F25L446T35_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_MemStage_RISCVModule_L422F9L450T10_RISCVModule_L424F13L449T14_RISCVModule_L427F17L448T18_RISCVModule_L444F30T47_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L505F17L507T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L505F22T33_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L487F9L512T10_RISCVModule_L508F17L510T27_CaseRhs = { {1{1'b0}}, RISCVModule_L487F9L512T10_RISCVModule_L508F22T32_Expr }/*expand*/;
assign RISCVModule_L81F32T58_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L81F32T58_ExprRhs = { {3{1'b0}}, RISCVModule_L81F47T58_Expr }/*expand*/;
assign RISCVModule_L81F63T90_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L81F63T90_ExprRhs = { {1{1'b0}}, RISCVModule_L81F78T90_Expr }/*expand*/;
assign MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F17T43_ExprRhs = { {3{1'b0}}, MemAddressLookup_RISCVModule_L85F9L101T10_RISCVModule_L87F32T43_Expr }/*expand*/;
assign RISCVModule_L103F33T61_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L103F33T61_ExprRhs = { {1{1'b0}}, RISCVModule_L103F48T61_Expr }/*expand*/;
assign RISCVModule_L105F33T60_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L105F33T60_ExprRhs = { {1{1'b0}}, RISCVModule_L105F48T60_Expr }/*expand*/;
assign RISCVModule_L112F22T81_Expr_1 = RISCVModule_L112F22T51_Expr;
assign RISCVModule_L112F22T81_Expr_2 = RISCVModule_L112F55T81_Expr;
assign RISCVModule_L114F29T127_Expr_1 = RISCVModule_L114F29T58_Expr;
assign RISCVModule_L114F29T127_Expr_2 = RISCVModule_L114F63T126_Expr;
assign RISCVModule_L114F63T126_Expr_1 = RISCVModule_L114F63T89_Expr;
assign RISCVModule_L114F63T126_Expr_2 = RISCVModule_L114F93T126_Expr;
assign RISCVModule_L121F24T71_Expr_1 = RISCVModule_L121F24T50_Expr;
assign RISCVModule_L121F24T71_Expr_2 = State_WBDataReady;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_1 = CMP_GTS;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L320F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_1 = CMP_GTU;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnBranch_RISCVModule_L302F9L339T10_RISCVModule_L324F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_1 = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T36_Expr;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F25T55_Expr_2 = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnSystem_RISCVModule_L342F9L362T10_RISCVModule_L353F40T55_Expr;
assign RISCVModule_L81F32T103_Expr_1 = RISCVModule_L81F32T58_Expr;
assign RISCVModule_L81F32T103_Expr_2 = RISCVModule_L81F63T102_Expr;
assign RISCVModule_L81F63T102_Expr_1 = RISCVModule_L81F63T90_Expr;
assign RISCVModule_L81F63T102_Expr_2 = IsLoadOp;
assign RISCVModule_L105F33T73_Expr_1 = RISCVModule_L105F33T60_Expr;
assign RISCVModule_L105F33T73_Expr_2 = IsStoreOp;
assign RISCVModule_L77F44T66_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L77F44T66_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign RISCVModule_L79F46T68_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L79F46T68_Expr_2 = { {2{ID_STypeImm[32]}}, ID_STypeImm }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L387F40T59_Expr_2 = { {2{ID_UTypeImm[32]}}, ID_UTypeImm }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L391F40T65_Expr_2 = { {2{1'b0}}, InstructionOffset }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L396F40T65_Expr_2 = { {2{1'b0}}, InstructionOffset }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign Inputs_BaseAddress = BaseAddress/*cast*/;
assign Inputs_MemReadData = MemReadData/*cast*/;
assign Inputs_MemReady = MemReady;
assign IsLoadOp = RISCVModule_L76F35T68_Expr;
assign LoadAdress = RISCVModule_L77F44T66_Expr/*cast*/;
assign IsStoreOp = RISCVModule_L78F36T70_Expr;
assign StoreAddress = RISCVModule_L79F46T68_Expr/*cast*/;
assign ResetAddress = Inputs_BaseAddress/*cast*/;
assign RISCVModule_L110F42T60_Source = RISCVModule_L110F58T59_Expr/*cast*/;
assign RISCVModule_L110F42T71_SignChange = RISCVModule_L110F42T60_Source/*cast*/;
assign InstructionOffset = { {29{1'b0}}, RISCVModule_L110F42T71_SignChange }/*expand*/;
assign PCWE = RISCVModule_L112F22T81_Expr;
assign PCOffset = RISCVModule_L113F33T94_Lookup/*cast*/;
assign PCOverwrite = RISCVModule_L114F29T127_Expr;
assign ALUOp1 = Regs_RS1/*cast*/;
assign ALUOp2 = RISCVModule_L117F31T90_Lookup/*cast*/;
assign RISCVModule_L119F81T95_Index = Regs_RS2[5:1]/*cast*/;
assign ALUSHAMT = RISCVModule_L119F33T95_Lookup/*cast*/;
assign RegsRead = RISCVModule_L120F26T52_Expr;
assign RegsWE = RISCVModule_L121F24T71_Expr;
assign CMPLhs = Regs_RS1/*cast*/;
assign CMPRhs = RISCVModule_L124F31T90_Lookup/*cast*/;
assign RISCVModule_L126F51T68_Cast = { {4{1'b0}}, CSRLookup_RISCVModule_L187F9L207T10_address }/*expand*/;
assign RISCVModule_L126F35T69_Source = RISCVModule_L126F51T68_Cast/*cast*/;
assign RISCVModule_L126F35T75_Index = RISCVModule_L126F35T69_Source[4:1]/*cast*/;
assign CSRAddress = RISCVModule_L126F35T75_Index/*cast*/;
assign BranchOffset = ID_BTypeImm/*cast*/;
assign LWData = Inputs_MemReadData/*cast*/;
assign RISCVModule_L415F31T56_Index = Inputs_MemReadData[16:1]/*cast*/;
assign RISCVModule_L415F31T65_SignChange = RISCVModule_L415F31T56_Index/*cast*/;
assign RISCVModule_L415F31T77_Resize = { {16{RISCVModule_L415F31T65_SignChange[16]}}, RISCVModule_L415F31T65_SignChange }/*expand*/;
assign LHData = RISCVModule_L415F31T77_Resize/*cast*/;
assign RISCVModule_L416F32T57_Index = Inputs_MemReadData[16:1]/*cast*/;
assign RISCVModule_L416F32T68_SignChange = RISCVModule_L416F32T57_Index/*cast*/;
assign RISCVModule_L416F32T80_Resize = { {16{1'b0}}, RISCVModule_L416F32T68_SignChange }/*expand*/;
assign LHUData = RISCVModule_L416F32T80_Resize/*cast*/;
assign RISCVModule_L417F31T55_Index = Inputs_MemReadData[8:1]/*cast*/;
assign RISCVModule_L417F31T64_SignChange = RISCVModule_L417F31T55_Index/*cast*/;
assign RISCVModule_L417F31T76_Resize = { {24{RISCVModule_L417F31T64_SignChange[8]}}, RISCVModule_L417F31T64_SignChange }/*expand*/;
assign LBData = RISCVModule_L417F31T76_Resize/*cast*/;
assign RISCVModule_L418F32T56_Index = Inputs_MemReadData[8:1]/*cast*/;
assign RISCVModule_L418F32T67_SignChange = RISCVModule_L418F32T56_Index/*cast*/;
assign RISCVModule_L418F32T79_Resize = { {24{1'b0}}, RISCVModule_L418F32T67_SignChange }/*expand*/;
assign LBUData = RISCVModule_L418F32T79_Resize/*cast*/;
assign ID_Instruction = State_Instruction/*cast*/;
assign PC_WE = PCWE;
assign PC_Offset = PCOffset/*cast*/;
assign PC_Overwrite = PCOverwrite;
assign Regs_RS1Addr = ID_RS1/*cast*/;
assign Regs_RS2Addr = ID_RS2/*cast*/;
assign Regs_RD = ID_RD/*cast*/;
assign Regs_Read = RegsRead;
assign Regs_WriteData = State_WBData/*cast*/;
assign Regs_WE = RegsWE;
assign ALU_Op1 = ALUOp1/*cast*/;
assign ALU_Op2 = ALUOp2/*cast*/;
assign ALU_SHAMT = ALUSHAMT/*cast*/;
assign CMP_Lhs = CMPLhs/*cast*/;
assign CMP_Rhs = CMPRhs/*cast*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T97_Source = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F74T96_Expr[33:1]/*truncate*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T97_Source[32:2]/*cast*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[1] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F106T111_Expr;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[2] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[1];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[3] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[2];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[4] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[3];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[5] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[4];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[6] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[5];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[7] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[6];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[8] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[7];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[9] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[8];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[10] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[9];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[11] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[10];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[12] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[11];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[13] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[12];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[14] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[13];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[15] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[14];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[16] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[15];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[17] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[16];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[18] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[17];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[19] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[18];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[20] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[19];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[21] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[20];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[22] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[21];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[23] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[22];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[24] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[23];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[25] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[24];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[26] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[25];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[27] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[26];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[28] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[27];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[29] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[28];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[30] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[29];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[31] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[30];
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F42T112_Source[32] = RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_RISCVModule_L397F58T104_Index[31];
assign RISCVModule_L72F33T50_Cast = { {5{1'b0}}, State_State }/*expand*/;
assign DbgState = RISCVModule_L72F33T50_Cast/*cast*/;
assign DbgWBData = ID_UTypeImm/*cast*/;
assign DbgWDDataReady = RegsWE;
assign MemRead = RISCVModule_L81F32T103_Expr;
assign MemAddress = MemAddressLookup_RISCVModule_L85F9L101T10_address/*cast*/;
assign IsHalted = RISCVModule_L103F33T61_Expr;
assign MemWrite = RISCVModule_L105F33T73_Expr;
assign MemWriteData = Regs_RS2/*cast*/;
assign MemWriteMode = ID_Funct3/*cast*/;
assign IDInstructionID_InstructionHardLink = ID_Instruction/*cast*/;
assign ID_OpCode = IDOpCodeID_OpCodeHardLink/*cast*/;
assign ID_RD = IDRDID_RDHardLink/*cast*/;
assign ID_RS1 = IDRS1ID_RS1HardLink/*cast*/;
assign ID_RS2 = IDRS2ID_RS2HardLink/*cast*/;
assign ID_Funct3 = IDFunct3ID_Funct3HardLink/*cast*/;
assign ID_Funct7 = IDFunct7ID_Funct7HardLink/*cast*/;
assign ID_RTypeImm = IDRTypeImmID_RTypeImmHardLink/*cast*/;
assign ID_ITypeImm = IDITypeImmID_ITypeImmHardLink/*cast*/;
assign ID_STypeImm = IDSTypeImmID_STypeImmHardLink/*cast*/;
assign ID_BTypeImm = IDBTypeImmID_BTypeImmHardLink/*cast*/;
assign ID_UTypeImm = IDUTypeImmID_UTypeImmHardLink/*cast*/;
assign ID_JTypeImm = IDJTypeImmID_JTypeImmHardLink/*cast*/;
assign ID_SHAMT = IDSHAMTID_SHAMTHardLink/*cast*/;
assign ID_SHARITH = IDSHARITHID_SHARITHHardLink;
assign ID_SUB = IDSUBID_SUBHardLink;
assign ID_OpTypeCode = IDOpTypeCodeID_OpTypeCodeHardLink/*cast*/;
assign ID_OPIMMCode = IDOPIMMCodeID_OPIMMCodeHardLink/*cast*/;
assign ID_OPCode = IDOPCodeID_OPCodeHardLink/*cast*/;
assign ID_BranchTypeCode = IDBranchTypeCodeID_BranchTypeCodeHardLink/*cast*/;
assign ID_LoadTypeCode = IDLoadTypeCodeID_LoadTypeCodeHardLink/*cast*/;
assign ID_ECode = IDECodeID_ECodeHardLink;
assign ID_SystemCode = IDSystemCodeID_SystemCodeHardLink/*cast*/;
assign ID_CSRAddress = IDCSRAddressID_CSRAddressHardLink/*cast*/;
assign PCWEPC_WEHardLink = PC_WE;
assign PCOverwritePC_OverwriteHardLink = PC_Overwrite;
assign PCOffsetPC_OffsetHardLink = PC_Offset/*cast*/;
assign PC_PCMisaligned = PCPCMisalignedPC_PCMisalignedHardLink;
assign PC_PC = PCPCPC_PCHardLink/*cast*/;
assign RegsReadRegs_ReadHardLink = Regs_Read;
assign RegsRS1AddrRegs_RS1AddrHardLink = Regs_RS1Addr/*cast*/;
assign RegsRS2AddrRegs_RS2AddrHardLink = Regs_RS2Addr/*cast*/;
assign RegsRDRegs_RDHardLink = Regs_RD/*cast*/;
assign RegsWERegs_WEHardLink = Regs_WE;
assign RegsWriteDataRegs_WriteDataHardLink = Regs_WriteData/*cast*/;
assign Regs_RS1 = RegsRS1Regs_RS1HardLink/*cast*/;
assign Regs_RS2 = RegsRS2Regs_RS2HardLink/*cast*/;
assign Regs_Ready = RegsReadyRegs_ReadyHardLink;
assign ALUOp1ALU_Op1HardLink = ALU_Op1/*cast*/;
assign ALUOp2ALU_Op2HardLink = ALU_Op2/*cast*/;
assign ALUSHAMTALU_SHAMTHardLink = ALU_SHAMT/*cast*/;
assign ALU_ADD = ALUADDALU_ADDHardLink/*cast*/;
assign ALU_SUB = ALUSUBALU_SUBHardLink/*cast*/;
assign ALU_resAND = ALUresANDALU_resANDHardLink/*cast*/;
assign ALU_resOR = ALUresORALU_resORHardLink/*cast*/;
assign ALU_resXOR = ALUresXORALU_resXORHardLink/*cast*/;
assign ALU_SHLL = ALUSHLLALU_SHLLHardLink/*cast*/;
assign ALU_SHRL = ALUSHRLALU_SHRLHardLink/*cast*/;
assign ALU_SHRA = ALUSHRAALU_SHRAHardLink/*cast*/;
assign CMPLhsCMP_LhsHardLink = CMP_Lhs/*cast*/;
assign CMPRhsCMP_RhsHardLink = CMP_Rhs/*cast*/;
assign CMP_EQ = CMPEQCMP_EQHardLink;
assign CMP_NE = CMPNECMP_NEHardLink;
assign CMP_GTU = CMPGTUCMP_GTUHardLink;
assign CMP_LTU = CMPLTUCMP_LTUHardLink;
assign CMP_GTS = CMPGTSCMP_GTSHardLink;
assign CMP_LTS = CMPLTSCMP_LTSHardLink;
assign RISCVModule_L113F33T94_Lookup1 = State_PCOffset/*cast*/;
assign RISCVModule_L113F33T94_Lookup2 = ResetAddress/*cast*/;
assign RISCVModule_L117F31T90_Lookup1 = Regs_RS2/*cast*/;
assign RISCVModule_L117F31T90_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L119F33T95_Lookup1 = RISCVModule_L119F81T95_Index/*cast*/;
assign RISCVModule_L119F33T95_Lookup2 = ID_SHAMT/*cast*/;
assign RISCVModule_L124F31T90_Lookup1 = Regs_RS2/*cast*/;
assign RISCVModule_L124F31T90_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F55T57_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L218F50T52_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F55T57_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOPIMM_RISCVModule_L210F9L249T10_RISCVModule_L221F50T52_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F55T57_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L267F50T52_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F55T57_Expr }/*expand*/;
assign RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L487F9L512T10_ExecuteStage_RISCVModule_L365F9L412T10_OnOP_RISCVModule_L252F9L298T10_RISCVModule_L270F50T52_Expr }/*expand*/;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
