⚠ [676/892] Replayed SSA.Experimental.Bits.AutoStructs.ForLean
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:24:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:27:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:29:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:31:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:34:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:36:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:38:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:41:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:52:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/ForLean.lean:56:8: declaration uses 'sorry'
⚠ [878/892] Replayed SSA.Experimental.Bits.Fast.FiniteStateMachine
warning: ././././SSA/Experimental/Bits/Fast/FiniteStateMachine.lean:107:8: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/Fast/FiniteStateMachine.lean:825:8: declaration uses 'sorry'
⚠ [884/892] Replayed SSA.Experimental.Bits.AutoStructs.Constructions
warning: ././././SSA/Experimental/Bits/AutoStructs/Constructions.lean:55:6: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/Constructions.lean:128:6: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/Constructions.lean:163:6: declaration uses 'sorry'
warning: ././././SSA/Experimental/Bits/AutoStructs/Constructions.lean:197:6: declaration uses 'sorry'
⚠ [887/892] Replayed SSA.Experimental.Bits.Fast.Tactic
warning: ././././SSA/Experimental/Bits/Fast/Tactic.lean:340:4: declaration uses 'sorry'
⚠ [888/892] Replayed SSA.Experimental.Bits.AutoStructs.FiniteStateMachine
warning: ././././SSA/Experimental/Bits/AutoStructs/FiniteStateMachine.lean:111:8: declaration uses 'sorry'
/home/tobiascgrosser/Projects/lean-mlir/SSA/Projects/InstCombine/tests/proofs/gpr14365_proof.lean:21:4: error: None of the hypotheses are in the supported BitVec fragment.
There are two potential fixes for this:
1. If you are using custom BitVec constructs simplify them to built-in ones.
2. If your problem is using only built-in ones it might currently be out of reach.
   Consider expressing it in terms of different operations that are better supported.
/home/tobiascgrosser/Projects/lean-mlir/SSA/Projects/InstCombine/tests/proofs/gpr14365_proof.lean:11:8: error: (kernel) declaration has metavariables 'test0_thm'
[bv] [0.063277] Normalizing goal
  [Meta.synthInstance] [0.002094] ✅️ Decidable
        ((if
              True ∧
                (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ -1#32).msb then
            none
          else
            if
                True ∧
                  x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                    (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
              none
            else some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32))) ⊑
          some (x✝ &&& 2863311530#32))
    [Meta.check] [0.001077] ✅️ BitVec.Refinement.instDecidableRelOptionOfDecidableEq
          (if
              True ∧
                (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ -1#32).msb then
            none
          else
            if
                True ∧
                  x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                    (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
              none
            else some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)))
          (some (x✝ &&& 2863311530#32))
  [Meta.Tactic.bv] Running preprocessing pipeline on:
      case h
      e : LLVM.IntW 32
      x✝ : BitVec 32
      a✝ :
        ¬(if
                True ∧
                  (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                    ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ -1#32).msb then
              none
            else
              if
                  True ∧
                    x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                      (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
                none
              else some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32))) ⊑
            some (x✝ &&& 2863311530#32)
      ⊢ False
  [Meta.isDefEq] [0.002894] ✅️ ?h₁ =?= Eq.trans
        (congrArg (And True)
          (Eq.trans
            (congr
              (congrArg And
                (Eq.trans
                  (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                    (BitVec.msb_eq_getLsbD_last 1#32))
                  (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                    ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
              (Eq.trans
                (congr (congrArg Ne (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                  (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                  (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
            (Std.Tactic.BVDecide.Normalize.Bool.and_to_and (!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
              !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                  (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
        (true_and
          ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
              !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                  (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
            true))
    [Meta.isDefEq.assign] [0.002890] ✅️ ?h₁ := Eq.trans
          (congrArg (And True)
            (Eq.trans
              (congr
                (congrArg And
                  (Eq.trans
                    (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                      (BitVec.msb_eq_getLsbD_last 1#32))
                    (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                      ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                (Eq.trans
                  (congr (congrArg Ne (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                    (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                  (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                    (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                    ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
              (Std.Tactic.BVDecide.Normalize.Bool.and_to_and (!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
                !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
          (true_and
            ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true))
      [Meta.isDefEq.assign.checkTypes] [0.002861] ✅️ (?h₁ : (True ∧
              (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ -1#32).msb) =
            ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true)) := (Eq.trans
            (congrArg (And True)
              (Eq.trans
                (congr
                  (congrArg And
                    (Eq.trans
                      (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                        (BitVec.msb_eq_getLsbD_last 1#32))
                      (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                        ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                  (Eq.trans
                    (congr (congrArg Ne (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                      (BitVec.msb_eq_getLsbD_last (x✝ &&& 1431655765#32 ^^^ 4294967295#32)))
                    (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                      (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                      ((x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                (Std.Tactic.BVDecide.Normalize.Bool.and_to_and (!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
                  !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
            (true_and
              ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true)) : (True ∧
              (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb) =
            ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true))
        [Meta.isDefEq] [0.002856] ✅️ (True ∧
                (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ -1#32).msb) =
              ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true) =?= (True ∧
                (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb) =
              ((!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true)
          [Meta.isDefEq] [0.002818] ✅️ True ∧
                (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝ &&& 1431655765#32 ^^^
                        -1#32).msb =?= True ∧
                (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
            [Meta.isDefEq] [0.002792] ✅️ (x✝ &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝ &&& 1431655765#32 ^^^
                        -1#32).msb =?= (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠ (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
              [Meta.isDefEq] [0.001452] ✅️ (x✝ &&& 1431655765#32 ^^^ -1#32).msb =
                    (1#32).msb =?= (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb
                [Meta.isDefEq] [0.001427] ✅️ (x✝ &&& 1431655765#32 ^^^
                        -1#32).msb =?= (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
                  [Meta.isDefEq.delta] [0.001408] ✅️ (x✝ &&& 1431655765#32 ^^^
                          -1#32).msb =?= (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
                    [Meta.isDefEq] [0.001379] ✅️ x✝ &&& 1431655765#32 ^^^
                          -1#32 =?= x✝ &&& 1431655765#32 ^^^ 4294967295#32
                      [Meta.isDefEq] [0.001339] ✅️ instHXorOfXor.1 (x✝ &&& 1431655765#32)
                            (-1#32) =?= instHXorOfXor.1 (x✝ &&& 1431655765#32) 4294967295#32
                        [Meta.isDefEq] [0.001252] ✅️ Xor.xor (x✝ &&& 1431655765#32)
                              (-1#32) =?= Xor.xor (x✝ &&& 1431655765#32) 4294967295#32
                          [Meta.isDefEq] [0.001212] ✅️ BitVec.instXor.1 (x✝ &&& 1431655765#32)
                                (-1#32) =?= BitVec.instXor.1 (x✝ &&& 1431655765#32) 4294967295#32
                            [Meta.isDefEq] [0.001106] ✅️ (x✝ &&& 1431655765#32).xor
                                  (-1#32) =?= (x✝ &&& 1431655765#32).xor 4294967295#32
                              [Meta.isDefEq.delta] [0.001085] ✅️ (x✝ &&& 1431655765#32).xor
                                    (-1#32) =?= (x✝ &&& 1431655765#32).xor 4294967295#32
                                [Meta.isDefEq] [0.001038] ✅️ -1#32 =?= 4294967295#32
              [Meta.isDefEq] [0.001324] ✅️ ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝ &&& 1431655765#32 ^^^
                        -1#32).msb =?= ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                    (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
                [Meta.isDefEq.delta] [0.001293] ✅️ ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                      (x✝ &&& 1431655765#32 ^^^
                          -1#32).msb =?= ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                      (x✝ &&& 1431655765#32 ^^^ 4294967295#32).msb
                  [Meta.isDefEq] [0.001218] ✅️ ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                          1#32).msb =?= ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb
                    [Meta.isDefEq.delta] [0.001200] ✅️ ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                            1#32).msb =?= ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb
                      [Meta.isDefEq] [0.001189] ✅️ (x✝ &&& 1431655765#32 ^^^ -1#32) +
                            1#32 =?= (x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32
  [Meta.isDefEq] [0.002409] ✅️ ?h₁ =?= Eq.trans
        (congrArg (And True)
          (Eq.trans
            (congr
              (congrArg And
                (Eq.trans
                  (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                    (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                  (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                    (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
              (Eq.trans
                (congr
                  (congrArg Ne (BitVec.msb_eq_getLsbD_last (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                  (BitVec.msb_eq_getLsbD_last x✝))
                (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                  ((x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31) (x✝.getLsbD 31))))
            (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
              (x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
              !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
        (true_and
          ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
              !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
            true))
    [Meta.isDefEq.assign] [0.002405] ✅️ ?h₁ := Eq.trans
          (congrArg (And True)
            (Eq.trans
              (congr
                (congrArg And
                  (Eq.trans
                    (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                      (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                    (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                      (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
                (Eq.trans
                  (congr
                    (congrArg Ne (BitVec.msb_eq_getLsbD_last (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                    (BitVec.msb_eq_getLsbD_last x✝))
                  (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                    ((x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31) (x✝.getLsbD 31))))
              (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                (x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
          (true_and
            ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true))
      [Meta.isDefEq.assign.checkTypes] [0.002374] ✅️ (?h₁ : (True ∧
              x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb) =
            ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true)) := (Eq.trans
            (congrArg (And True)
              (Eq.trans
                (congr
                  (congrArg And
                    (Eq.trans
                      (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                        (BitVec.msb_eq_getLsbD_last ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                      (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                        (((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
                  (Eq.trans
                    (congr
                      (congrArg Ne
                        (BitVec.msb_eq_getLsbD_last (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                      (BitVec.msb_eq_getLsbD_last x✝))
                    (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                      ((x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31) (x✝.getLsbD 31))))
                (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                  (x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
            (true_and
              ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true)) : (True ∧
              x✝.msb = ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb) =
            ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true))
        [Meta.isDefEq] [0.002369] ✅️ (True ∧
                x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb) =
              ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true) =?= (True ∧
                x✝.msb = ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb) =
              ((x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true)
          [Meta.isDefEq] [0.002337] ✅️ True ∧
                x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                    x✝.msb =?= True ∧
                x✝.msb = ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
            [Meta.isDefEq] [0.002321] ✅️ x✝.msb = ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                    x✝.msb =?= x✝.msb = ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
              [Meta.isDefEq] [0.001341] ✅️ (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                    x✝.msb =?= (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
                [Meta.isDefEq.delta] [0.001316] ✅️ (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                      x✝.msb =?= (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
                  [Meta.isDefEq] [0.001296] ✅️ (x✝ +
                          ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                            1#32)).msb =?= (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb
                    [Meta.isDefEq.delta] [0.001281] ✅️ (x✝ +
                            ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                              1#32)).msb =?= (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb
                      [Meta.isDefEq] [0.001272] ✅️ x✝ +
                            ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                              1#32) =?= x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
                        [Meta.isDefEq] [0.001102] ✅️ instHAdd.1 x✝
                              ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                                1#32) =?= instHAdd.1 x✝ ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
                          [Meta.isDefEq] [0.001057] ✅️ Add.add x✝
                                ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                                  1#32) =?= Add.add x✝ ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
  [Meta.isDefEq] [0.001420] ✅️ ?h₃ =?= fun a => Eq.refl (some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
    [Meta.isDefEq.assign] [0.001416] ✅️ ?h₃ := fun a =>
          Eq.refl (some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
      [Meta.isDefEq.assign.checkTypes] [0.001366] ✅️ (?h₃ : ¬(x✝.getLsbD 31 ==
                    ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true →
            some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)) =
              some
                (x✝ +
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) +
                    1#32))) := (fun a =>
            Eq.refl
              (some
                (x✝ +
                  ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) +
                    1#32))) : ¬(x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true →
            some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)) =
              some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
        [Meta.isDefEq] [0.001361] ✅️ ¬(x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                    !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                  true →
              some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)) =
                some
                  (x✝ +
                    ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) +
                      1#32)) =?= ¬(x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                    !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                  true →
              some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)) =
                some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))
          [Meta.isDefEq] [0.001306] ✅️ some (x✝ + ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32)) =
                some
                  (x✝ +
                    ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) +
                      1#32)) =?= some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)) =
                some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))
            [Meta.isDefEq] [0.001278] ✅️ some
                  (x✝ +
                    ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                      1#32)) =?= some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))
              [Meta.isDefEq] [0.001246] ✅️ x✝ +
                    ((x✝ &&& 1431655765#32 ^^^ -1#32) + 1#32) =?= x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
                [Meta.isDefEq] [0.001083] ✅️ instHAdd.1 x✝
                      ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                        1#32) =?= instHAdd.1 x✝ ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
                  [Meta.isDefEq] [0.001041] ✅️ Add.add x✝
                        ((x✝ &&& 1431655765#32 ^^^ -1#32) +
                          1#32) =?= Add.add x✝ ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)
  [Meta.Tactic.bv] Rerunning pipeline on:
      case h
      e : LLVM.IntW 32
      x✝ : BitVec 32
      a✝ :
        ¬(if
                (!(x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                    !((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                        (x✝ &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                  true then
              none
            else
              if
                  (x✝.getLsbD 31 == ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                      !(x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                    true then
                none
              else some (x✝ + ((x✝ &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))) ⊑
            some (x✝ &&& 2863311530#32)
      ⊢ False
  [Meta.Tactic.bv] Pipeline reached a fixpoint
/home/tobiascgrosser/Projects/lean-mlir/SSA/Projects/InstCombine/tests/proofs/gpr14365_proof.lean:35:4: error: None of the hypotheses are in the supported BitVec fragment.
There are two potential fixes for this:
1. If you are using custom BitVec constructs simplify them to built-in ones.
2. If your problem is using only built-in ones it might currently be out of reach.
   Consider expressing it in terms of different operations that are better supported.
/home/tobiascgrosser/Projects/lean-mlir/SSA/Projects/InstCombine/tests/proofs/gpr14365_proof.lean:25:8: error: (kernel) declaration has metavariables 'test1_thm'
[bv] [0.077200] Normalizing goal
  [Meta.synthInstance] [0.001871] ✅️ Decidable
        ((if 1#32 ≥ ↑32 then none
          else
            if
                True ∧
                  (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                    ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                      (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb then
              none
            else
              if
                  True ∧
                    x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                      (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
                none
              else some (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32))) ⊑
          if 1#32 ≥ ↑32 then none
          else
            if
                True ∧
                  (BitVec.signExtend (32 + 1) x✝ - BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).msb ≠
                    (BitVec.signExtend (32 + 1) x✝ - BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).getMsbD
                      1 then
              none
            else some (x✝ - (x✝ >>> 1#32 &&& 1431655765#32)))
    [Meta.check] [0.001216] ✅️ BitVec.Refinement.instDecidableRelOptionOfDecidableEq
          (if 1#32 ≥ ↑32 then none
          else
            if
                True ∧
                  (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                    ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                      (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb then
              none
            else
              if
                  True ∧
                    x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                      (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
                none
              else some (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)))
          (if 1#32 ≥ ↑32 then none
          else
            if
                True ∧
                  (BitVec.signExtend (32 + 1) x✝ - BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).msb ≠
                    (BitVec.signExtend (32 + 1) x✝ - BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).getMsbD
                      1 then
              none
            else some (x✝ - (x✝ >>> 1#32 &&& 1431655765#32)))
  [Meta.Tactic.bv] Running preprocessing pipeline on:
      case h
      e : LLVM.IntW 32
      x✝ : BitVec 32
      a✝ :
        ¬(if 1#32 ≥ ↑32 then none
            else
              if
                  True ∧
                    (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                      ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                        (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb then
                none
              else
                if
                    True ∧
                      x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                        (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb then
                  none
                else some (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32))) ⊑
            if 1#32 ≥ ↑32 then none
            else
              if
                  True ∧
                    (BitVec.signExtend (32 + 1) x✝ - BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).msb ≠
                      (BitVec.signExtend (32 + 1) x✝ -
                            BitVec.signExtend (32 + 1) (x✝ >>> 1#32 &&& 1431655765#32)).getMsbD
                        1 then
                none
              else some (x✝ - (x✝ >>> 1#32 &&& 1431655765#32))
      ⊢ False
  [Meta.isDefEq] [0.003877] ✅️ ?h₁ =?= Eq.trans
        (congrArg (And True)
          (Eq.trans
            (congr
              (congrArg And
                (Eq.trans
                  (congr
                    (congrArg Eq (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                    (BitVec.msb_eq_getLsbD_last 1#32))
                  (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                    ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
              (Eq.trans
                (congr
                  (congrArg Ne
                    (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                  (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                  (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                  ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
            (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
              (!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
              !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                  (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
        (true_and
          ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
              !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                  (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
            true))
    [Meta.isDefEq.assign] [0.003875] ✅️ ?h₁ := Eq.trans
          (congrArg (And True)
            (Eq.trans
              (congr
                (congrArg And
                  (Eq.trans
                    (congr
                      (congrArg Eq (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                      (BitVec.msb_eq_getLsbD_last 1#32))
                    (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                      ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                (Eq.trans
                  (congr
                    (congrArg Ne
                      (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                    (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                  (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                    (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                    ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
              (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                (!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
                !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
          (true_and
            ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true))
      [Meta.isDefEq.assign.checkTypes] [0.003853] ✅️ (?h₁ : (True ∧
              (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                  (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb) =
            ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true)) := (Eq.trans
            (congrArg (And True)
              (Eq.trans
                (congr
                  (congrArg And
                    (Eq.trans
                      (congr
                        (congrArg Eq
                          (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                        (BitVec.msb_eq_getLsbD_last 1#32))
                      (Std.Tactic.BVDecide.Normalize.Bool.eq_false_to_beq
                        ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                  (Eq.trans
                    (congr
                      (congrArg Ne
                        (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                      (BitVec.msb_eq_getLsbD_last (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32)))
                    (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                      (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                      ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31))))
                (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                  (!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)
                  !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31)))
            (true_and
              ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true)) : (True ∧
              (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                  (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb) =
            ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
              true))
        [Meta.isDefEq] [0.003849] ✅️ (True ∧
                (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb) =
              ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true) =?= (True ∧
                (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb) =
              ((!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                  !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                      (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                true)
          [Meta.isDefEq] [0.003829] ✅️ True ∧
                (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^
                        -1#32).msb =?= True ∧
                (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb
            [Meta.isDefEq] [0.003814] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ≠
                    (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^
                        -1#32).msb =?= (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb ∧
                  ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ≠
                    (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb
              [Meta.isDefEq] [0.002907] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32).msb =
                    (1#32).msb =?= (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb = (1#32).msb
                [Meta.isDefEq] [0.002892] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^
                        -1#32).msb =?= (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb
                  [Meta.isDefEq.delta] [0.002881] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^
                          -1#32).msb =?= (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).msb
                    [Meta.isDefEq] [0.002863] ✅️ x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^
                          -1#32 =?= x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32
                      [Meta.isDefEq] [0.002838] ✅️ instHXorOfXor.1 (x✝.sshiftRight (1#32).toNat &&& 1431655765#32)
                            (-1#32) =?= instHXorOfXor.1 (x✝.sshiftRight 1 &&& 1431655765#32) 4294967295#32
                        [Meta.isDefEq] [0.002755] ✅️ Xor.xor (x✝.sshiftRight (1#32).toNat &&& 1431655765#32)
                              (-1#32) =?= Xor.xor (x✝.sshiftRight 1 &&& 1431655765#32) 4294967295#32
                          [Meta.isDefEq] [0.002732] ✅️ BitVec.instXor.1 (x✝.sshiftRight (1#32).toNat &&& 1431655765#32)
                                (-1#32) =?= BitVec.instXor.1 (x✝.sshiftRight 1 &&& 1431655765#32) 4294967295#32
                            [Meta.isDefEq] [0.002687] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32).xor
                                  (-1#32) =?= (x✝.sshiftRight 1 &&& 1431655765#32).xor 4294967295#32
                              [Meta.isDefEq.delta] [0.002676] ✅️ (x✝.sshiftRight (1#32).toNat &&& 1431655765#32).xor
                                    (-1#32) =?= (x✝.sshiftRight 1 &&& 1431655765#32).xor 4294967295#32
                                [Meta.isDefEq] [0.002106] ✅️ x✝.sshiftRight (1#32).toNat &&&
                                      1431655765#32 =?= x✝.sshiftRight 1 &&& 1431655765#32
                                  [Meta.isDefEq] [0.002086] ✅️ instHAndOfAndOp.1 (x✝.sshiftRight (1#32).toNat)
                                        1431655765#32 =?= instHAndOfAndOp.1 (x✝.sshiftRight 1) 1431655765#32
                                    [Meta.isDefEq] [0.002031] ✅️ AndOp.and (x✝.sshiftRight (1#32).toNat)
                                          1431655765#32 =?= AndOp.and (x✝.sshiftRight 1) 1431655765#32
                                      [Meta.isDefEq] [0.002009] ✅️ BitVec.instAndOp.1 (x✝.sshiftRight (1#32).toNat)
                                            1431655765#32 =?= BitVec.instAndOp.1 (x✝.sshiftRight 1) 1431655765#32
  [Meta.isDefEq] [0.001718] ✅️ ?h₁ =?= Eq.trans
        (congrArg (And True)
          (Eq.trans
            (congr
              (congrArg And
                (Eq.trans
                  (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                    (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                  (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                    (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
              (Eq.trans
                (congr
                  (congrArg Ne
                    (BitVec.msb_eq_getLsbD_last (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                  (BitVec.msb_eq_getLsbD_last x✝))
                (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                  ((x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31) (x✝.getLsbD 31))))
            (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
              (x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
              !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
        (true_and
          ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
              !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
            true))
    [Meta.isDefEq.assign] [0.001716] ✅️ ?h₁ := Eq.trans
          (congrArg (And True)
            (Eq.trans
              (congr
                (congrArg And
                  (Eq.trans
                    (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                      (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                    (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                      (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
                (Eq.trans
                  (congr
                    (congrArg Ne
                      (BitVec.msb_eq_getLsbD_last
                        (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                    (BitVec.msb_eq_getLsbD_last x✝))
                  (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                    ((x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31)
                    (x✝.getLsbD 31))))
              (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                (x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
          (true_and
            ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true))
      [Meta.isDefEq.assign.checkTypes] [0.001697] ✅️ (?h₁ : (True ∧
              x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb) =
            ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true)) := (Eq.trans
            (congrArg (And True)
              (Eq.trans
                (congr
                  (congrArg And
                    (Eq.trans
                      (congr (congrArg Eq (BitVec.msb_eq_getLsbD_last x✝))
                        (BitVec.msb_eq_getLsbD_last ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)))
                      (Std.Tactic.BVDecide.Normalize.Bool.eq_to_beq (x✝.getLsbD 31)
                        (((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31))))
                  (Eq.trans
                    (congr
                      (congrArg Ne
                        (BitVec.msb_eq_getLsbD_last
                          (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))))
                      (BitVec.msb_eq_getLsbD_last x✝))
                    (Std.Tactic.BVDecide.Normalize.Bool.ne_to_beq
                      ((x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31)
                      (x✝.getLsbD 31))))
                (Std.Tactic.BVDecide.Normalize.Bool.and_to_and
                  (x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31)
                  !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31)))
            (true_and
              ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true)) : (True ∧
              x✝.msb = ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb) =
            ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
              true))
        [Meta.isDefEq] [0.001694] ✅️ (True ∧
                x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠ x✝.msb) =
              ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true) =?= (True ∧
                x✝.msb = ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb) =
              ((x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                  !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 == x✝.getLsbD 31) =
                true)
          [Meta.isDefEq] [0.001676] ✅️ True ∧
                x✝.msb = ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                    x✝.msb =?= True ∧
                x✝.msb = ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
            [Meta.isDefEq] [0.001665] ✅️ x✝.msb =
                    ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight (1#32).toNat &&& 1431655765#32 ^^^ -1#32) + 1#32)).msb ≠
                    x✝.msb =?= x✝.msb = ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).msb ∧
                  (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).msb ≠ x✝.msb
  [Meta.Tactic.bv] Rerunning pipeline on:
      case h
      e : LLVM.IntW 32
      x✝ : BitVec 32
      a✝ :
        ¬(if
                (!(x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31 &&
                    !((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 ==
                        (x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32).getLsbD 31) =
                  true then
              none
            else
              if
                  (x✝.getLsbD 31 == ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32).getLsbD 31 &&
                      !(x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32)).getLsbD 31 ==
                          x✝.getLsbD 31) =
                    true then
                none
              else some (x✝ + ((x✝.sshiftRight 1 &&& 1431655765#32 ^^^ 4294967295#32) + 1#32))) ⊑
            if
                (!(BitVec.signExtend 33 x✝ + (~~~BitVec.signExtend 33 (x✝ >>> 1 &&& 1431655765#32) + 1#33)).getLsbD
                        32 ==
                      (BitVec.signExtend 33 x✝ + (~~~BitVec.signExtend 33 (x✝ >>> 1 &&& 1431655765#32) + 1#33)).getMsbD
                        1) =
                  true then
              none
            else some (x✝ + (~~~(x✝ >>> 1 &&& 1431655765#32) + 1#32))
      ⊢ False
  [Meta.Tactic.bv] Pipeline reached a fixpoint
