
FreeRTOS_SecureIOToggle_TrustZone_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  0c000000  0c000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a940  0c0001f8  0c0001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  0c00ab38  0c00ab38  0000bb38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c00b3d0  0c00b3d0  0000e0c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0c00b3d0  0c00b3d0  0000c3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c00b3d8  0c00b3d8  0000e0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0c00b3d8  0c00b3d8  0000c3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0c00b3e0  0c00b3e0  0000c3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  30000000  0c00b3e8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  000000c0  0c03e000  0c03e000  0000e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          000040b8  30000088  30000088  0000f088  2**2
                  ALLOC
 11 .gnu.linkonce.b._ns_work_buffer 00000100  30004140  30004140  0000f088  2**3
                  ALLOC, LINK_ONCE_DISCARD
 12 ._user_heap_stack 00000600  30004240  30004240  0000f088  2**0
                  ALLOC
 13 .ARM.attributes 00000036  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY
 14 .debug_line   0001b245  00000000  00000000  0000e0f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 0000007c  00000000  00000000  0002933b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   0001995f  00000000  00000000  000293b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000473a  00000000  00000000  00042d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000003b0  00000000  00000000  00047450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001125e4  00000000  00000000  00047800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 000005a4  00000000  00000000  00159de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000a710  00000000  00000000  0015a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0002c13d  00000000  00000000  00164a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  00190bd5  2**0
                  CONTENTS, READONLY
 24 .debug_frame  00003450  00000000  00000000  00190c18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f8 <__do_global_dtors_aux>:
 c0001f8:	b510      	push	{r4, lr}
 c0001fa:	4c05      	ldr	r4, [pc, #20]	@ (c000210 <__do_global_dtors_aux+0x18>)
 c0001fc:	7823      	ldrb	r3, [r4, #0]
 c0001fe:	b933      	cbnz	r3, c00020e <__do_global_dtors_aux+0x16>
 c000200:	4b04      	ldr	r3, [pc, #16]	@ (c000214 <__do_global_dtors_aux+0x1c>)
 c000202:	b113      	cbz	r3, c00020a <__do_global_dtors_aux+0x12>
 c000204:	4804      	ldr	r0, [pc, #16]	@ (c000218 <__do_global_dtors_aux+0x20>)
 c000206:	f3af 8000 	nop.w
 c00020a:	2301      	movs	r3, #1
 c00020c:	7023      	strb	r3, [r4, #0]
 c00020e:	bd10      	pop	{r4, pc}
 c000210:	30000088 	.word	0x30000088
 c000214:	00000000 	.word	0x00000000
 c000218:	0c00ab1c 	.word	0x0c00ab1c

0c00021c <frame_dummy>:
 c00021c:	b508      	push	{r3, lr}
 c00021e:	4b03      	ldr	r3, [pc, #12]	@ (c00022c <frame_dummy+0x10>)
 c000220:	b11b      	cbz	r3, c00022a <frame_dummy+0xe>
 c000222:	4903      	ldr	r1, [pc, #12]	@ (c000230 <frame_dummy+0x14>)
 c000224:	4803      	ldr	r0, [pc, #12]	@ (c000234 <frame_dummy+0x18>)
 c000226:	f3af 8000 	nop.w
 c00022a:	bd08      	pop	{r3, pc}
 c00022c:	00000000 	.word	0x00000000
 c000230:	3000008c 	.word	0x3000008c
 c000234:	0c00ab1c 	.word	0x0c00ab1c

0c000238 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states.
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 c000238:	4603      	mov	r3, r0
 c00023a:	b5f0      	push	{r4, r5, r6, r7, lr}
 c00023c:	f101 0210 	add.w	r2, r1, #16
  uint8_t tempa[4]; // Used for the column/row operations

  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 c000240:	780c      	ldrb	r4, [r1, #0]
  for (i = 0; i < Nk; ++i)
 c000242:	3104      	adds	r1, #4
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 c000244:	701c      	strb	r4, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 c000246:	f811 4c03 	ldrb.w	r4, [r1, #-3]
  for (i = 0; i < Nk; ++i)
 c00024a:	3304      	adds	r3, #4
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 c00024c:	f803 4c03 	strb.w	r4, [r3, #-3]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 c000250:	f811 4c02 	ldrb.w	r4, [r1, #-2]
 c000254:	f803 4c02 	strb.w	r4, [r3, #-2]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 c000258:	f811 4c01 	ldrb.w	r4, [r1, #-1]
  for (i = 0; i < Nk; ++i)
 c00025c:	4291      	cmp	r1, r2
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 c00025e:	f803 4c01 	strb.w	r4, [r3, #-1]
  for (i = 0; i < Nk; ++i)
 c000262:	d1ed      	bne.n	c000240 <KeyExpansion+0x8>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c000264:	2204      	movs	r2, #4
      // SubWord() is a function that takes a four-byte input word and
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 c000266:	4e14      	ldr	r6, [pc, #80]	@ (c0002b8 <KeyExpansion+0x80>)
        tempa[1] = getSBoxValue(tempa[1]);
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 c000268:	4f14      	ldr	r7, [pc, #80]	@ (c0002bc <KeyExpansion+0x84>)
    if (i % Nk == 0)
 c00026a:	f012 0f03 	tst.w	r2, #3
      tempa[0]=RoundKey[k + 0];
 c00026e:	7b03      	ldrb	r3, [r0, #12]
      tempa[1]=RoundKey[k + 1];
 c000270:	7b45      	ldrb	r5, [r0, #13]
      tempa[2]=RoundKey[k + 2];
 c000272:	7b84      	ldrb	r4, [r0, #14]
      tempa[3]=RoundKey[k + 3];
 c000274:	7bc1      	ldrb	r1, [r0, #15]
    if (i % Nk == 0)
 c000276:	d108      	bne.n	c00028a <KeyExpansion+0x52>
        tempa[0] = getSBoxValue(tempa[0]);
 c000278:	f816 c005 	ldrb.w	ip, [r6, r5]
        tempa[1] = getSBoxValue(tempa[1]);
 c00027c:	5d35      	ldrb	r5, [r6, r4]
        tempa[2] = getSBoxValue(tempa[2]);
 c00027e:	5c74      	ldrb	r4, [r6, r1]
        tempa[3] = getSBoxValue(tempa[3]);
 c000280:	5cf1      	ldrb	r1, [r6, r3]
      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 c000282:	0893      	lsrs	r3, r2, #2
 c000284:	5cfb      	ldrb	r3, [r7, r3]
 c000286:	ea8c 0303 	eor.w	r3, ip, r3
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 c00028a:	f890 c000 	ldrb.w	ip, [r0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c00028e:	3201      	adds	r2, #1
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 c000290:	ea83 030c 	eor.w	r3, r3, ip
 c000294:	7403      	strb	r3, [r0, #16]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c000296:	7843      	ldrb	r3, [r0, #1]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c000298:	2a2c      	cmp	r2, #44	@ 0x2c
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c00029a:	ea85 0503 	eor.w	r5, r5, r3
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c00029e:	7883      	ldrb	r3, [r0, #2]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c0002a0:	7445      	strb	r5, [r0, #17]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c0002a2:	ea84 0403 	eor.w	r4, r4, r3
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 c0002a6:	78c3      	ldrb	r3, [r0, #3]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c0002a8:	7484      	strb	r4, [r0, #18]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 c0002aa:	ea81 0103 	eor.w	r1, r1, r3
 c0002ae:	74c1      	strb	r1, [r0, #19]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c0002b0:	f100 0004 	add.w	r0, r0, #4
 c0002b4:	d1d9      	bne.n	c00026a <KeyExpansion+0x32>
  }
}
 c0002b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c0002b8:	0c00ad43 	.word	0x0c00ad43
 c0002bc:	0c00ac38 	.word	0x0c00ac38

0c0002c0 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 c0002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 c0002c2:	0100      	lsls	r0, r0, #4
 c0002c4:	f101 0610 	add.w	r6, r1, #16
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
  {
    for (j = 0; j < 4; ++j)
 c0002c8:	1814      	adds	r4, r2, r0
 c0002ca:	1d0d      	adds	r5, r1, #4
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 c0002cc:	780b      	ldrb	r3, [r1, #0]
 c0002ce:	f814 7b01 	ldrb.w	r7, [r4], #1
 c0002d2:	407b      	eors	r3, r7
 c0002d4:	f801 3b01 	strb.w	r3, [r1], #1
    for (j = 0; j < 4; ++j)
 c0002d8:	42a9      	cmp	r1, r5
 c0002da:	d1f7      	bne.n	c0002cc <AddRoundKey+0xc>
  for (i = 0; i < 4; ++i)
 c0002dc:	428e      	cmp	r6, r1
 c0002de:	f100 0004 	add.w	r0, r0, #4
 c0002e2:	d1f1      	bne.n	c0002c8 <AddRoundKey+0x8>
    }
  }
}
 c0002e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0c0002e6 <xtime>:
  (*state)[1][3] = temp;
}

static uint8_t xtime(uint8_t x)
{
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 c0002e6:	09c3      	lsrs	r3, r0, #7
 c0002e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 c0002ec:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 c0002f0:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 c0002f4:	b2c0      	uxtb	r0, r0
 c0002f6:	4770      	bx	lr

0c0002f8 <Cipher>:
}
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 c0002f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002fc:	4604      	mov	r4, r0

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 c0002fe:	2601      	movs	r6, #1
{
 c000300:	460a      	mov	r2, r1
  AddRoundKey(0, state, RoundKey);
 c000302:	4601      	mov	r1, r0
 c000304:	2000      	movs	r0, #0
 c000306:	f7ff ffdb 	bl	c0002c0 <AddRoundKey>
  for (round = 1; ; ++round)
 c00030a:	1d23      	adds	r3, r4, #4
 c00030c:	9300      	str	r3, [sp, #0]
 c00030e:	f104 0a10 	add.w	sl, r4, #16
  for (i = 0; i < 4; ++i)
 c000312:	4625      	mov	r5, r4
  for (round = 1; ; ++round)
 c000314:	4621      	mov	r1, r4
 c000316:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 c000318:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
 c00031c:	4f31      	ldr	r7, [pc, #196]	@ (c0003e4 <Cipher+0xec>)
 c00031e:	5c38      	ldrb	r0, [r7, r0]
 c000320:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 c000324:	3301      	adds	r3, #1
 c000326:	2b04      	cmp	r3, #4
 c000328:	d1f6      	bne.n	c000318 <Cipher+0x20>
  for (i = 0; i < 4; ++i)
 c00032a:	9b00      	ldr	r3, [sp, #0]
 c00032c:	3101      	adds	r1, #1
 c00032e:	428b      	cmp	r3, r1
 c000330:	d1f1      	bne.n	c000316 <Cipher+0x1e>
  (*state)[0][1] = (*state)[1][1];
 c000332:	7961      	ldrb	r1, [r4, #5]
  temp           = (*state)[0][1];
 c000334:	7863      	ldrb	r3, [r4, #1]
  (*state)[0][1] = (*state)[1][1];
 c000336:	7061      	strb	r1, [r4, #1]
  (*state)[1][1] = (*state)[2][1];
 c000338:	7a61      	ldrb	r1, [r4, #9]
  {
    SubBytes(state);
    ShiftRows(state);
    if (round == Nr) {
 c00033a:	2e0a      	cmp	r6, #10
  (*state)[1][1] = (*state)[2][1];
 c00033c:	7161      	strb	r1, [r4, #5]
  (*state)[2][1] = (*state)[3][1];
 c00033e:	7b61      	ldrb	r1, [r4, #13]
  (*state)[3][1] = temp;
 c000340:	7363      	strb	r3, [r4, #13]
  (*state)[2][1] = (*state)[3][1];
 c000342:	7261      	strb	r1, [r4, #9]
  (*state)[0][2] = (*state)[2][2];
 c000344:	7aa1      	ldrb	r1, [r4, #10]
  temp           = (*state)[0][2];
 c000346:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 c000348:	70a1      	strb	r1, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 c00034a:	7ba1      	ldrb	r1, [r4, #14]
  (*state)[2][2] = temp;
 c00034c:	72a3      	strb	r3, [r4, #10]
  temp           = (*state)[1][2];
 c00034e:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 c000350:	71a1      	strb	r1, [r4, #6]
  (*state)[0][3] = (*state)[3][3];
 c000352:	7be1      	ldrb	r1, [r4, #15]
  (*state)[3][2] = temp;
 c000354:	73a3      	strb	r3, [r4, #14]
  temp           = (*state)[0][3];
 c000356:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[3][3];
 c000358:	70e1      	strb	r1, [r4, #3]
  (*state)[3][3] = (*state)[2][3];
 c00035a:	7ae1      	ldrb	r1, [r4, #11]
 c00035c:	73e1      	strb	r1, [r4, #15]
  (*state)[2][3] = (*state)[1][3];
 c00035e:	79e1      	ldrb	r1, [r4, #7]
  (*state)[1][3] = temp;
 c000360:	71e3      	strb	r3, [r4, #7]
  (*state)[2][3] = (*state)[1][3];
 c000362:	72e1      	strb	r1, [r4, #11]
    if (round == Nr) {
 c000364:	d038      	beq.n	c0003d8 <Cipher+0xe0>
    t   = (*state)[i][0];
 c000366:	f895 b000 	ldrb.w	fp, [r5]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 c00036a:	f895 8001 	ldrb.w	r8, [r5, #1]
 c00036e:	78af      	ldrb	r7, [r5, #2]
 c000370:	78e9      	ldrb	r1, [r5, #3]
 c000372:	ea8b 0008 	eor.w	r0, fp, r8
 c000376:	ea87 0301 	eor.w	r3, r7, r1
 c00037a:	ea80 0903 	eor.w	r9, r0, r3
 c00037e:	9301      	str	r3, [sp, #4]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 c000380:	f7ff ffb1 	bl	c0002e6 <xtime>
 c000384:	ea8b 0000 	eor.w	r0, fp, r0
 c000388:	ea89 0000 	eor.w	r0, r9, r0
 c00038c:	7028      	strb	r0, [r5, #0]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 c00038e:	ea88 0007 	eor.w	r0, r8, r7
 c000392:	f7ff ffa8 	bl	c0002e6 <xtime>
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 c000396:	9b01      	ldr	r3, [sp, #4]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 c000398:	ea88 0800 	eor.w	r8, r8, r0
 c00039c:	ea89 0808 	eor.w	r8, r9, r8
 c0003a0:	f885 8001 	strb.w	r8, [r5, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 c0003a4:	4618      	mov	r0, r3
 c0003a6:	f7ff ff9e 	bl	c0002e6 <xtime>
 c0003aa:	4047      	eors	r7, r0
 c0003ac:	ea89 0707 	eor.w	r7, r9, r7
 c0003b0:	70af      	strb	r7, [r5, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 c0003b2:	ea8b 0001 	eor.w	r0, fp, r1
 c0003b6:	f7ff ff96 	bl	c0002e6 <xtime>
 c0003ba:	4041      	eors	r1, r0
 c0003bc:	ea89 0901 	eor.w	r9, r9, r1
 c0003c0:	f885 9003 	strb.w	r9, [r5, #3]
  for (i = 0; i < 4; ++i)
 c0003c4:	3504      	adds	r5, #4
 c0003c6:	45aa      	cmp	sl, r5
 c0003c8:	d1cd      	bne.n	c000366 <Cipher+0x6e>
      break;
    }
    MixColumns(state);
    AddRoundKey(round, state, RoundKey);
 c0003ca:	4630      	mov	r0, r6
 c0003cc:	4621      	mov	r1, r4
  for (round = 1; ; ++round)
 c0003ce:	3601      	adds	r6, #1
    AddRoundKey(round, state, RoundKey);
 c0003d0:	f7ff ff76 	bl	c0002c0 <AddRoundKey>
  for (round = 1; ; ++round)
 c0003d4:	b2f6      	uxtb	r6, r6
    SubBytes(state);
 c0003d6:	e79c      	b.n	c000312 <Cipher+0x1a>
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 c0003d8:	4621      	mov	r1, r4
 c0003da:	4630      	mov	r0, r6
}
 c0003dc:	b003      	add	sp, #12
 c0003de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  AddRoundKey(Nr, state, RoundKey);
 c0003e2:	e76d      	b.n	c0002c0 <AddRoundKey>
 c0003e4:	0c00ad43 	.word	0x0c00ad43

0c0003e8 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 c0003e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0003ec:	b08d      	sub	sp, #52	@ 0x34
 c0003ee:	4604      	mov	r4, r0
  uint8_t round = 0;

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 c0003f0:	460a      	mov	r2, r1
{
 c0003f2:	9103      	str	r1, [sp, #12]
  AddRoundKey(Nr, state, RoundKey);
 c0003f4:	4601      	mov	r1, r0
 c0003f6:	200a      	movs	r0, #10
 c0003f8:	f7ff ff62 	bl	c0002c0 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 c0003fc:	2309      	movs	r3, #9
 c0003fe:	9300      	str	r3, [sp, #0]
 c000400:	1d23      	adds	r3, r4, #4
 c000402:	9309      	str	r3, [sp, #36]	@ 0x24
 c000404:	f104 0310 	add.w	r3, r4, #16
 c000408:	930a      	str	r3, [sp, #40]	@ 0x28
  (*state)[3][1] = (*state)[2][1];
 c00040a:	7a62      	ldrb	r2, [r4, #9]
  temp = (*state)[3][1];
 c00040c:	7b63      	ldrb	r3, [r4, #13]
  (*state)[3][1] = (*state)[2][1];
 c00040e:	7362      	strb	r2, [r4, #13]
  (*state)[2][1] = (*state)[1][1];
 c000410:	7962      	ldrb	r2, [r4, #5]
 c000412:	4625      	mov	r5, r4
 c000414:	7262      	strb	r2, [r4, #9]
  (*state)[1][1] = (*state)[0][1];
 c000416:	7862      	ldrb	r2, [r4, #1]
  (*state)[0][1] = temp;
 c000418:	7063      	strb	r3, [r4, #1]
  (*state)[1][1] = (*state)[0][1];
 c00041a:	7162      	strb	r2, [r4, #5]
  (*state)[0][2] = (*state)[2][2];
 c00041c:	7aa2      	ldrb	r2, [r4, #10]
  temp = (*state)[0][2];
 c00041e:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 c000420:	70a2      	strb	r2, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 c000422:	7ba2      	ldrb	r2, [r4, #14]
  (*state)[2][2] = temp;
 c000424:	72a3      	strb	r3, [r4, #10]
  temp = (*state)[1][2];
 c000426:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 c000428:	71a2      	strb	r2, [r4, #6]
  (*state)[0][3] = (*state)[1][3];
 c00042a:	79e2      	ldrb	r2, [r4, #7]
  (*state)[3][2] = temp;
 c00042c:	73a3      	strb	r3, [r4, #14]
  temp = (*state)[0][3];
 c00042e:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[1][3];
 c000430:	70e2      	strb	r2, [r4, #3]
  (*state)[1][3] = (*state)[2][3];
 c000432:	7ae2      	ldrb	r2, [r4, #11]
 c000434:	71e2      	strb	r2, [r4, #7]
  (*state)[2][3] = (*state)[3][3];
 c000436:	7be2      	ldrb	r2, [r4, #15]
  (*state)[3][3] = temp;
 c000438:	73e3      	strb	r3, [r4, #15]
  (*state)[2][3] = (*state)[3][3];
 c00043a:	72e2      	strb	r2, [r4, #11]
  (*state)[3][3] = temp;
 c00043c:	4622      	mov	r2, r4
  for (round = (Nr - 1); ; --round)
 c00043e:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 c000440:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 c000444:	4852      	ldr	r0, [pc, #328]	@ (c000590 <InvCipher+0x1a8>)
 c000446:	5c41      	ldrb	r1, [r0, r1]
 c000448:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 c00044c:	3301      	adds	r3, #1
 c00044e:	2b04      	cmp	r3, #4
 c000450:	d1f6      	bne.n	c000440 <InvCipher+0x58>
  for (i = 0; i < 4; ++i)
 c000452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c000454:	3201      	adds	r2, #1
 c000456:	4293      	cmp	r3, r2
 c000458:	d1f1      	bne.n	c00043e <InvCipher+0x56>
  {
    InvShiftRows(state);
    InvSubBytes(state);
    AddRoundKey(round, state, RoundKey);
 c00045a:	4621      	mov	r1, r4
 c00045c:	9a03      	ldr	r2, [sp, #12]
 c00045e:	9800      	ldr	r0, [sp, #0]
 c000460:	f7ff ff2e 	bl	c0002c0 <AddRoundKey>
    if (round == 0) {
 c000464:	9b00      	ldr	r3, [sp, #0]
 c000466:	2b00      	cmp	r3, #0
 c000468:	f000 808e 	beq.w	c000588 <InvCipher+0x1a0>
    b = (*state)[i][1];
 c00046c:	786b      	ldrb	r3, [r5, #1]
    a = (*state)[i][0];
 c00046e:	f895 8000 	ldrb.w	r8, [r5]
    b = (*state)[i][1];
 c000472:	9301      	str	r3, [sp, #4]
    c = (*state)[i][2];
 c000474:	78ab      	ldrb	r3, [r5, #2]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c000476:	4640      	mov	r0, r8
    c = (*state)[i][2];
 c000478:	9302      	str	r3, [sp, #8]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00047a:	f7ff ff34 	bl	c0002e6 <xtime>
 c00047e:	9004      	str	r0, [sp, #16]
 c000480:	f7ff ff31 	bl	c0002e6 <xtime>
 c000484:	9005      	str	r0, [sp, #20]
 c000486:	f7ff ff2e 	bl	c0002e6 <xtime>
 c00048a:	4682      	mov	sl, r0
 c00048c:	9801      	ldr	r0, [sp, #4]
 c00048e:	f7ff ff2a 	bl	c0002e6 <xtime>
 c000492:	4602      	mov	r2, r0
 c000494:	f7ff ff27 	bl	c0002e6 <xtime>
 c000498:	9006      	str	r0, [sp, #24]
 c00049a:	f7ff ff24 	bl	c0002e6 <xtime>
 c00049e:	4607      	mov	r7, r0
 c0004a0:	9802      	ldr	r0, [sp, #8]
 c0004a2:	f7ff ff20 	bl	c0002e6 <xtime>
 c0004a6:	900b      	str	r0, [sp, #44]	@ 0x2c
 c0004a8:	f7ff ff1d 	bl	c0002e6 <xtime>
 c0004ac:	9007      	str	r0, [sp, #28]
 c0004ae:	f7ff ff1a 	bl	c0002e6 <xtime>
    d = (*state)[i][3];
 c0004b2:	f895 b003 	ldrb.w	fp, [r5, #3]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c0004b6:	4606      	mov	r6, r0
 c0004b8:	4658      	mov	r0, fp
 c0004ba:	f7ff ff14 	bl	c0002e6 <xtime>
 c0004be:	9008      	str	r0, [sp, #32]
 c0004c0:	f7ff ff11 	bl	c0002e6 <xtime>
 c0004c4:	4681      	mov	r9, r0
 c0004c6:	f7ff ff0e 	bl	c0002e6 <xtime>
 c0004ca:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 c0004ce:	ea83 0c01 	eor.w	ip, r3, r1
 c0004d2:	ea8a 0c0c 	eor.w	ip, sl, ip
 c0004d6:	9b07      	ldr	r3, [sp, #28]
 c0004d8:	ea82 0c0c 	eor.w	ip, r2, ip
 c0004dc:	ea87 0c0c 	eor.w	ip, r7, ip
 c0004e0:	ea83 0c0c 	eor.w	ip, r3, ip
 c0004e4:	ea86 0c0c 	eor.w	ip, r6, ip
 c0004e8:	9b01      	ldr	r3, [sp, #4]
 c0004ea:	ea80 0c0c 	eor.w	ip, r0, ip
 c0004ee:	ea83 0c0c 	eor.w	ip, r3, ip
 c0004f2:	9b02      	ldr	r3, [sp, #8]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 c0004f4:	ea8a 0202 	eor.w	r2, sl, r2
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c0004f8:	ea83 0c0c 	eor.w	ip, r3, ip
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 c0004fc:	9b06      	ldr	r3, [sp, #24]
 c0004fe:	9902      	ldr	r1, [sp, #8]
 c000500:	405a      	eors	r2, r3
 c000502:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 c000504:	407a      	eors	r2, r7
 c000506:	405a      	eors	r2, r3
 c000508:	4072      	eors	r2, r6
 c00050a:	ea89 0202 	eor.w	r2, r9, r2
 c00050e:	4042      	eors	r2, r0
 c000510:	ea88 0202 	eor.w	r2, r8, r2
 c000514:	404a      	eors	r2, r1
 c000516:	ea8b 0202 	eor.w	r2, fp, r2
 c00051a:	706a      	strb	r2, [r5, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c00051c:	9a05      	ldr	r2, [sp, #20]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00051e:	ea8b 0c0c 	eor.w	ip, fp, ip
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c000522:	ea82 020a 	eor.w	r2, r2, sl
 c000526:	407a      	eors	r2, r7
 c000528:	4053      	eors	r3, r2
 c00052a:	9a07      	ldr	r2, [sp, #28]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00052c:	f885 c000 	strb.w	ip, [r5]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c000530:	4053      	eors	r3, r2
 c000532:	9a08      	ldr	r2, [sp, #32]
 c000534:	4073      	eors	r3, r6
 c000536:	4053      	eors	r3, r2
 c000538:	4043      	eors	r3, r0
 c00053a:	9a01      	ldr	r2, [sp, #4]
 c00053c:	ea88 0303 	eor.w	r3, r8, r3
 c000540:	4053      	eors	r3, r2
 c000542:	ea8b 0b03 	eor.w	fp, fp, r3
 c000546:	f885 b002 	strb.w	fp, [r5, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 c00054a:	9b04      	ldr	r3, [sp, #16]
 c00054c:	9a06      	ldr	r2, [sp, #24]
 c00054e:	ea83 030a 	eor.w	r3, r3, sl
 c000552:	4053      	eors	r3, r2
 c000554:	405f      	eors	r7, r3
 c000556:	9b08      	ldr	r3, [sp, #32]
 c000558:	407e      	eors	r6, r7
 c00055a:	4073      	eors	r3, r6
 c00055c:	ea89 0903 	eor.w	r9, r9, r3
 c000560:	ea80 0009 	eor.w	r0, r0, r9
 c000564:	9b01      	ldr	r3, [sp, #4]
 c000566:	ea88 0800 	eor.w	r8, r8, r0
 c00056a:	ea83 0808 	eor.w	r8, r3, r8
 c00056e:	ea81 0308 	eor.w	r3, r1, r8
 c000572:	70eb      	strb	r3, [r5, #3]
  for (i = 0; i < 4; ++i)
 c000574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 c000576:	3504      	adds	r5, #4
 c000578:	42ab      	cmp	r3, r5
 c00057a:	f47f af77 	bne.w	c00046c <InvCipher+0x84>
  for (round = (Nr - 1); ; --round)
 c00057e:	9b00      	ldr	r3, [sp, #0]
 c000580:	3b01      	subs	r3, #1
 c000582:	b2db      	uxtb	r3, r3
 c000584:	9300      	str	r3, [sp, #0]
    InvShiftRows(state);
 c000586:	e740      	b.n	c00040a <InvCipher+0x22>
      break;
    }
    InvMixColumns(state);
  }

}
 c000588:	b00d      	add	sp, #52	@ 0x34
 c00058a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00058e:	bf00      	nop
 c000590:	0c00ac43 	.word	0x0c00ac43

0c000594 <AES_init_ctx>:
  KeyExpansion(ctx->RoundKey, key);
 c000594:	e650      	b.n	c000238 <KeyExpansion>

0c000596 <AES_init_ctx_iv>:
{
 c000596:	b538      	push	{r3, r4, r5, lr}
 c000598:	4614      	mov	r4, r2
 c00059a:	4605      	mov	r5, r0
  KeyExpansion(ctx->RoundKey, key);
 c00059c:	f7ff fe4c 	bl	c000238 <KeyExpansion>
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 c0005a0:	4622      	mov	r2, r4
 c0005a2:	f105 00b0 	add.w	r0, r5, #176	@ 0xb0
 c0005a6:	f104 0310 	add.w	r3, r4, #16
 c0005aa:	f852 1b04 	ldr.w	r1, [r2], #4
 c0005ae:	429a      	cmp	r2, r3
 c0005b0:	f840 1b04 	str.w	r1, [r0], #4
 c0005b4:	d1f9      	bne.n	c0005aa <AES_init_ctx_iv+0x14>
}
 c0005b6:	bd38      	pop	{r3, r4, r5, pc}

0c0005b8 <AES_ctx_set_iv>:
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 c0005b8:	30b0      	adds	r0, #176	@ 0xb0
 c0005ba:	f101 0310 	add.w	r3, r1, #16
 c0005be:	f851 2b04 	ldr.w	r2, [r1], #4
 c0005c2:	4299      	cmp	r1, r3
 c0005c4:	f840 2b04 	str.w	r2, [r0], #4
 c0005c8:	d1f9      	bne.n	c0005be <AES_ctx_set_iv+0x6>
}
 c0005ca:	4770      	bx	lr

0c0005cc <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 c0005cc:	460b      	mov	r3, r1
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 c0005ce:	4601      	mov	r1, r0
 c0005d0:	4618      	mov	r0, r3
 c0005d2:	e691      	b.n	c0002f8 <Cipher>

0c0005d4 <AES_ECB_decrypt>:
}

void AES_ECB_decrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 c0005d4:	460b      	mov	r3, r1
  // The next function call decrypts the PlainText with the Key using AES algorithm.
  InvCipher((state_t*)buf, ctx->RoundKey);
 c0005d6:	4601      	mov	r1, r0
 c0005d8:	4618      	mov	r0, r3
 c0005da:	e705      	b.n	c0003e8 <InvCipher>

0c0005dc <AES_CBC_encrypt_buffer>:
    buf[i] ^= Iv[i];
  }
}

void AES_CBC_encrypt_buffer(struct AES_ctx *ctx, uint8_t* buf, size_t length)
{
 c0005dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t i;
  uint8_t *Iv = ctx->Iv;
 c0005e0:	f100 05b0 	add.w	r5, r0, #176	@ 0xb0
{
 c0005e4:	4607      	mov	r7, r0
 c0005e6:	460e      	mov	r6, r1
 c0005e8:	4690      	mov	r8, r2
  uint8_t *Iv = ctx->Iv;
 c0005ea:	462b      	mov	r3, r5
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c0005ec:	460c      	mov	r4, r1
 c0005ee:	1ba2      	subs	r2, r4, r6
 c0005f0:	4590      	cmp	r8, r2
 c0005f2:	d809      	bhi.n	c000608 <AES_CBC_encrypt_buffer+0x2c>
    Cipher((state_t*)buf, ctx->RoundKey);
    Iv = buf;
    buf += AES_BLOCKLEN;
  }
  /* store Iv in ctx for next call */
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
 c0005f4:	f103 0210 	add.w	r2, r3, #16
 c0005f8:	f853 1b04 	ldr.w	r1, [r3], #4
 c0005fc:	4293      	cmp	r3, r2
 c0005fe:	f845 1b04 	str.w	r1, [r5], #4
 c000602:	d1f9      	bne.n	c0005f8 <AES_CBC_encrypt_buffer+0x1c>
}
 c000604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c000608:	1e61      	subs	r1, r4, #1
 c00060a:	3b01      	subs	r3, #1
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c00060c:	f104 000f 	add.w	r0, r4, #15
    buf[i] ^= Iv[i];
 c000610:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 c000614:	f813 cf01 	ldrb.w	ip, [r3, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000618:	4281      	cmp	r1, r0
    buf[i] ^= Iv[i];
 c00061a:	ea82 020c 	eor.w	r2, r2, ip
 c00061e:	700a      	strb	r2, [r1, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000620:	d1f6      	bne.n	c000610 <AES_CBC_encrypt_buffer+0x34>
    Cipher((state_t*)buf, ctx->RoundKey);
 c000622:	4620      	mov	r0, r4
 c000624:	4639      	mov	r1, r7
 c000626:	f7ff fe67 	bl	c0002f8 <Cipher>
    Iv = buf;
 c00062a:	4623      	mov	r3, r4
    buf += AES_BLOCKLEN;
 c00062c:	3410      	adds	r4, #16
 c00062e:	e7de      	b.n	c0005ee <AES_CBC_encrypt_buffer+0x12>

0c000630 <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 c000630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c000634:	4606      	mov	r6, r0
 c000636:	4691      	mov	r9, r2
 c000638:	1e4c      	subs	r4, r1, #1
  size_t i;
  uint8_t storeNextIv[AES_BLOCKLEN];
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c00063a:	f1c1 0501 	rsb	r5, r1, #1
  {
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
    InvCipher((state_t*)buf, ctx->RoundKey);
    XorWithIv(buf, ctx->Iv);
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 c00063e:	f10d 0810 	add.w	r8, sp, #16
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c000642:	192b      	adds	r3, r5, r4
 c000644:	4599      	cmp	r9, r3
 c000646:	f104 0e01 	add.w	lr, r4, #1
 c00064a:	d802      	bhi.n	c000652 <AES_CBC_decrypt_buffer+0x22>
    buf += AES_BLOCKLEN;
  }

}
 c00064c:	b004      	add	sp, #16
 c00064e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
 c000652:	466a      	mov	r2, sp
 c000654:	4673      	mov	r3, lr
 c000656:	4617      	mov	r7, r2
 c000658:	f104 0a11 	add.w	sl, r4, #17
 c00065c:	4694      	mov	ip, r2
 c00065e:	6818      	ldr	r0, [r3, #0]
 c000660:	6859      	ldr	r1, [r3, #4]
 c000662:	3308      	adds	r3, #8
 c000664:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 c000668:	4553      	cmp	r3, sl
 c00066a:	4662      	mov	r2, ip
 c00066c:	d1f6      	bne.n	c00065c <AES_CBC_decrypt_buffer+0x2c>
    InvCipher((state_t*)buf, ctx->RoundKey);
 c00066e:	4631      	mov	r1, r6
 c000670:	4670      	mov	r0, lr
 c000672:	f7ff feb9 	bl	c0003e8 <InvCipher>
 c000676:	4623      	mov	r3, r4
 c000678:	f106 01af 	add.w	r1, r6, #175	@ 0xaf
 c00067c:	3410      	adds	r4, #16
    buf[i] ^= Iv[i];
 c00067e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 c000682:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000686:	42a3      	cmp	r3, r4
    buf[i] ^= Iv[i];
 c000688:	ea82 0200 	eor.w	r2, r2, r0
 c00068c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c00068e:	d1f6      	bne.n	c00067e <AES_CBC_decrypt_buffer+0x4e>
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 c000690:	f106 02b0 	add.w	r2, r6, #176	@ 0xb0
 c000694:	463b      	mov	r3, r7
 c000696:	cb03      	ldmia	r3!, {r0, r1}
 c000698:	4543      	cmp	r3, r8
 c00069a:	6010      	str	r0, [r2, #0]
 c00069c:	6051      	str	r1, [r2, #4]
 c00069e:	461f      	mov	r7, r3
 c0006a0:	f102 0208 	add.w	r2, r2, #8
 c0006a4:	d1f6      	bne.n	c000694 <AES_CBC_decrypt_buffer+0x64>
 c0006a6:	e7cc      	b.n	c000642 <AES_CBC_decrypt_buffer+0x12>

0c0006a8 <AES_CTR_xcrypt_buffer>:

#if defined(CTR) && (CTR == 1)

/* Symmetrical operation: same function for encrypting as for decrypting. Note any IV/nonce should never be reused with the same key */
void AES_CTR_xcrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 c0006a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t buffer[AES_BLOCKLEN];

  size_t i;
  int bi;
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006aa:	2310      	movs	r3, #16
{
 c0006ac:	4606      	mov	r6, r0
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006ae:	460d      	mov	r5, r1
{
 c0006b0:	b085      	sub	sp, #20
 c0006b2:	188f      	adds	r7, r1, r2
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006b4:	42bd      	cmp	r5, r7
 c0006b6:	d101      	bne.n	c0006bc <AES_CTR_xcrypt_buffer+0x14>
      bi = 0;
    }

    buf[i] = (buf[i] ^ buffer[bi]);
  }
}
 c0006b8:	b005      	add	sp, #20
 c0006ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (bi == AES_BLOCKLEN) /* we need to regen xor compliment in buffer */
 c0006bc:	2b10      	cmp	r3, #16
 c0006be:	d11b      	bne.n	c0006f8 <AES_CTR_xcrypt_buffer+0x50>
      memcpy(buffer, ctx->Iv, AES_BLOCKLEN);
 c0006c0:	466b      	mov	r3, sp
 c0006c2:	469c      	mov	ip, r3
 c0006c4:	f106 04b0 	add.w	r4, r6, #176	@ 0xb0
 c0006c8:	f106 0ec0 	add.w	lr, r6, #192	@ 0xc0
 c0006cc:	461a      	mov	r2, r3
 c0006ce:	6820      	ldr	r0, [r4, #0]
 c0006d0:	6861      	ldr	r1, [r4, #4]
 c0006d2:	3408      	adds	r4, #8
 c0006d4:	c203      	stmia	r2!, {r0, r1}
 c0006d6:	4574      	cmp	r4, lr
 c0006d8:	4613      	mov	r3, r2
 c0006da:	d1f7      	bne.n	c0006cc <AES_CTR_xcrypt_buffer+0x24>
      Cipher((state_t*)buffer,ctx->RoundKey);
 c0006dc:	4631      	mov	r1, r6
 c0006de:	4660      	mov	r0, ip
 c0006e0:	f7ff fe0a 	bl	c0002f8 <Cipher>
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006e4:	230f      	movs	r3, #15
        if (ctx->Iv[bi] == 255)
 c0006e6:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
 c0006ea:	29ff      	cmp	r1, #255	@ 0xff
 c0006ec:	d10f      	bne.n	c00070e <AES_CTR_xcrypt_buffer+0x66>
          ctx->Iv[bi] = 0;
 c0006ee:	2200      	movs	r2, #0
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006f0:	3b01      	subs	r3, #1
          ctx->Iv[bi] = 0;
 c0006f2:	7022      	strb	r2, [r4, #0]
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006f4:	d2f7      	bcs.n	c0006e6 <AES_CTR_xcrypt_buffer+0x3e>
      bi = 0;
 c0006f6:	2300      	movs	r3, #0
    buf[i] = (buf[i] ^ buffer[bi]);
 c0006f8:	f103 0110 	add.w	r1, r3, #16
 c0006fc:	4469      	add	r1, sp
 c0006fe:	782a      	ldrb	r2, [r5, #0]
 c000700:	f811 1c10 	ldrb.w	r1, [r1, #-16]
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c000704:	3301      	adds	r3, #1
    buf[i] = (buf[i] ^ buffer[bi]);
 c000706:	404a      	eors	r2, r1
 c000708:	f805 2b01 	strb.w	r2, [r5], #1
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c00070c:	e7d2      	b.n	c0006b4 <AES_CTR_xcrypt_buffer+0xc>
        ctx->Iv[bi] += 1;
 c00070e:	4433      	add	r3, r6
 c000710:	3101      	adds	r1, #1
 c000712:	f883 10b0 	strb.w	r1, [r3, #176]	@ 0xb0
        break;
 c000716:	e7ee      	b.n	c0006f6 <AES_CTR_xcrypt_buffer+0x4e>

0c000718 <sha256_initialize>:
    uint32_t	buffer[16];	// Changed by RKW, unsigned long becomes uint32_t
    uint32_t	state[8];	// Changed by RKW, unsinged long becomes uint32_t
    uint8_t		length[8];	// Changed by RKW, unsigned char becomes uint8_t
} sha256;

void sha256_initialize(sha256 *sha) {
 c000718:	b510      	push	{r4, lr}
 c00071a:	4604      	mov	r4, r0
    int i;
    for (i = 0; i < 17; ++i) sha->buffer[i] = 0;
 c00071c:	2244      	movs	r2, #68	@ 0x44
 c00071e:	2100      	movs	r1, #0
 c000720:	3020      	adds	r0, #32
 c000722:	f009 fc79 	bl	c00a018 <memset>
    sha->state[0] = 0x6a09e667;
    sha->state[1] = 0xbb67ae85;
 c000726:	4b0d      	ldr	r3, [pc, #52]	@ (c00075c <sha256_initialize+0x44>)
 c000728:	4a0d      	ldr	r2, [pc, #52]	@ (c000760 <sha256_initialize+0x48>)
    sha->state[2] = 0x3c6ef372;
    sha->state[3] = 0xa54ff53a;
 c00072a:	490e      	ldr	r1, [pc, #56]	@ (c000764 <sha256_initialize+0x4c>)
    sha->state[1] = 0xbb67ae85;
 c00072c:	e9c4 2318 	strd	r2, r3, [r4, #96]	@ 0x60
    sha->state[3] = 0xa54ff53a;
 c000730:	4b0d      	ldr	r3, [pc, #52]	@ (c000768 <sha256_initialize+0x50>)
    sha->state[4] = 0x510e527f;
    sha->state[5] = 0x9b05688c;
 c000732:	480e      	ldr	r0, [pc, #56]	@ (c00076c <sha256_initialize+0x54>)
    sha->state[3] = 0xa54ff53a;
 c000734:	e9c4 131a 	strd	r1, r3, [r4, #104]	@ 0x68
    sha->state[5] = 0x9b05688c;
 c000738:	4b0d      	ldr	r3, [pc, #52]	@ (c000770 <sha256_initialize+0x58>)
 c00073a:	e9c4 031c 	strd	r0, r3, [r4, #112]	@ 0x70
    sha->state[6] = 0x1f83d9ab;
 c00073e:	4b0d      	ldr	r3, [pc, #52]	@ (c000774 <sha256_initialize+0x5c>)
 c000740:	67a3      	str	r3, [r4, #120]	@ 0x78
    sha->state[7] = 0x5be0cd19;
 c000742:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 c000746:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 c00074a:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 c00074e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    for (i = 0; i < 8; ++i) sha->length[i] = 0;
 c000750:	2300      	movs	r3, #0
 c000752:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 c000756:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
}
 c00075a:	bd10      	pop	{r4, pc}
 c00075c:	bb67ae85 	.word	0xbb67ae85
 c000760:	6a09e667 	.word	0x6a09e667
 c000764:	3c6ef372 	.word	0x3c6ef372
 c000768:	a54ff53a 	.word	0xa54ff53a
 c00076c:	510e527f 	.word	0x510e527f
 c000770:	9b05688c 	.word	0x9b05688c
 c000774:	1f83d9ab 	.word	0x1f83d9ab

0c000778 <sha256_update>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_update(sha256 *sha,
                   const uint8_t *message,
                   uint32_t length) {
 c000778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00077c:	4604      	mov	r4, r0
 c00077e:	4615      	mov	r5, r2
    int i, j;
    /* Add the length of the received message, counted in
     * bytes, to the total length of the messages hashed to
     * date, counted in bits and stored in 8 separate bytes. */
    for (i = 7; i >= 0; --i) {
 c000780:	2607      	movs	r6, #7
		if (i == 7)
			bits = length << 3;
		else if (i == 0 || i == 1 || i == 2)
			bits = 0;
		else
			bits = length >> (53 - 8 * i);
 c000782:	f06f 0c07 	mvn.w	ip, #7
                   uint32_t length) {
 c000786:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
			bits = length << 3;
 c00078a:	00d3      	lsls	r3, r2, #3
 c00078c:	3087      	adds	r0, #135	@ 0x87
		if (i == 7)
 c00078e:	f104 0780 	add.w	r7, r4, #128	@ 0x80
		bits &= 0xff;
        if (sha->length[i] + bits > 0xff) {
 c000792:	7802      	ldrb	r2, [r0, #0]
 c000794:	4680      	mov	r8, r0
 c000796:	fa52 f283 	uxtab	r2, r2, r3
 c00079a:	2aff      	cmp	r2, #255	@ 0xff
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 c00079c:	f106 36ff 	add.w	r6, r6, #4294967295
        if (sha->length[i] + bits > 0xff) {
 c0007a0:	dd0b      	ble.n	c0007ba <sha256_update+0x42>
 c0007a2:	4602      	mov	r2, r0
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 c0007a4:	4297      	cmp	r7, r2
 c0007a6:	d008      	beq.n	c0007ba <sha256_update+0x42>
 c0007a8:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
 c0007ac:	f10e 0901 	add.w	r9, lr, #1
 c0007b0:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 c0007b4:	f882 9000 	strb.w	r9, [r2]
 c0007b8:	d0f4      	beq.n	c0007a4 <sha256_update+0x2c>
        }
        sha->length[i] += bits;
 c0007ba:	f898 2000 	ldrb.w	r2, [r8]
 c0007be:	4413      	add	r3, r2
 c0007c0:	f800 3901 	strb.w	r3, [r0], #-1
    for (i = 7; i >= 0; --i) {
 c0007c4:	1c73      	adds	r3, r6, #1
 c0007c6:	f040 80be 	bne.w	c000946 <sha256_update+0x1ce>
    }
    /* Add the received message to the SHA buffer, updating the
     * hash at each block (each time the buffer is filled). */
    while (length > 0) {
 c0007ca:	2d00      	cmp	r5, #0
 c0007cc:	f000 80c7 	beq.w	c00095e <sha256_update+0x1e6>
        /* Find the index in the SHA buffer at which to
         * append what's left of the received message. */
        int index = sha->length[6] % 2 * 32 + sha->length[7] / 8;
 c0007d0:	2020      	movs	r0, #32
 c0007d2:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 c0007d6:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 c0007da:	f003 0301 	and.w	r3, r3, #1
 c0007de:	08d2      	lsrs	r2, r2, #3
 c0007e0:	fb10 2303 	smlabb	r3, r0, r3, r2
        index = (index + 64 - length % 64) % 64;
 c0007e4:	1b5b      	subs	r3, r3, r5
 c0007e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
        /* Append the received message bytes to the SHA buffer until
         * we run out of message bytes or until the buffer is filled. */
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c0007ea:	9100      	str	r1, [sp, #0]
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 c0007ec:	9a00      	ldr	r2, [sp, #0]
 c0007ee:	f023 0103 	bic.w	r1, r3, #3
 c0007f2:	f812 0b01 	ldrb.w	r0, [r2], #1
 c0007f6:	4421      	add	r1, r4
 c0007f8:	9200      	str	r2, [sp, #0]
 c0007fa:	43da      	mvns	r2, r3
 c0007fc:	f002 0203 	and.w	r2, r2, #3
 c000800:	00d2      	lsls	r2, r2, #3
 c000802:	4090      	lsls	r0, r2
 c000804:	6a0a      	ldr	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c000806:	3d01      	subs	r5, #1
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 c000808:	ea42 0200 	orr.w	r2, r2, r0
 c00080c:	620a      	str	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c00080e:	f103 0301 	add.w	r3, r3, #1
 c000812:	f000 80a1 	beq.w	c000958 <sha256_update+0x1e0>
 c000816:	2b40      	cmp	r3, #64	@ 0x40
 c000818:	d1e8      	bne.n	c0007ec <sha256_update+0x74>
        if (index == 64) {
            /* Update the hash with a block of message content. See FIPS 180-2
             * (<csrc.nist.gov/publications/fips/fips180-2/fips180-2.pdf>)
             * for a description of and details on the algorithm used here. */
			// Changed by RKW, const unsigned long becomes const uint32_t
            const uint32_t k[64] = {
 c00081a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 c00081e:	4955      	ldr	r1, [pc, #340]	@ (c000974 <sha256_update+0x1fc>)
 c000820:	a80a      	add	r0, sp, #40	@ 0x28
 c000822:	f009 fc98 	bl	c00a156 <memcpy>
                0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
            };
			// Changed by RKW, unsigned long becomes uint32_t
            uint32_t w[64], a, b, c, d, e, f, g, h;
            int t;
            for (t = 0; t < 16; ++t) {
 c000826:	a84a      	add	r0, sp, #296	@ 0x128
            const uint32_t k[64] = {
 c000828:	4602      	mov	r2, r0
                w[t] = sha->buffer[t];
                sha->buffer[t] = 0;
 c00082a:	2600      	movs	r6, #0
 c00082c:	f104 031c 	add.w	r3, r4, #28
 c000830:	f104 015c 	add.w	r1, r4, #92	@ 0x5c
                w[t] = sha->buffer[t];
 c000834:	f853 7f04 	ldr.w	r7, [r3, #4]!
            for (t = 0; t < 16; ++t) {
 c000838:	4299      	cmp	r1, r3
                w[t] = sha->buffer[t];
 c00083a:	f842 7b04 	str.w	r7, [r2], #4
                sha->buffer[t] = 0;
 c00083e:	601e      	str	r6, [r3, #0]
            for (t = 0; t < 16; ++t) {
 c000840:	d1f8      	bne.n	c000834 <sha256_update+0xbc>
            }
            for (t = 16; t < 64; ++t) {
 c000842:	2610      	movs	r6, #16
				// Changed by RKW, unsigned long becomes uint32_t
                uint32_t s0, s1;
                s0 = (w[t - 15] >> 7 | w[t - 15] << 25);
 c000844:	4686      	mov	lr, r0
 c000846:	f8d0 c004 	ldr.w	ip, [r0, #4]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
                s0 ^= (w[t - 15] >> 3);
                s1 = (w[t - 2] >> 17 | w[t - 2] << 15);
 c00084a:	6b87      	ldr	r7, [r0, #56]	@ 0x38
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
                s1 ^= (w[t - 2] >> 10);
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c00084c:	f8de 3024 	ldr.w	r3, [lr, #36]	@ 0x24
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 c000850:	ea4f 41bc 	mov.w	r1, ip, ror #18
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000854:	f8de e000 	ldr.w	lr, [lr]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 c000858:	ea81 11fc 	eor.w	r1, r1, ip, ror #7
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
 c00085c:	ea4f 42f7 	mov.w	r2, r7, ror #19
 c000860:	ea82 4277 	eor.w	r2, r2, r7, ror #17
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000864:	4473      	add	r3, lr
                s0 ^= (w[t - 15] >> 3);
 c000866:	ea81 01dc 	eor.w	r1, r1, ip, lsr #3
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c00086a:	440b      	add	r3, r1
                s1 ^= (w[t - 2] >> 10);
 c00086c:	ea82 2297 	eor.w	r2, r2, r7, lsr #10
            for (t = 16; t < 64; ++t) {
 c000870:	3601      	adds	r6, #1
 c000872:	3004      	adds	r0, #4
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000874:	4413      	add	r3, r2
            for (t = 16; t < 64; ++t) {
 c000876:	2e40      	cmp	r6, #64	@ 0x40
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000878:	63c3      	str	r3, [r0, #60]	@ 0x3c
            for (t = 16; t < 64; ++t) {
 c00087a:	d1e3      	bne.n	c000844 <sha256_update+0xcc>
            d = sha->state[3];
            e = sha->state[4];
            f = sha->state[5];
            g = sha->state[6];
            h = sha->state[7];
            for (t = 0; t < 64; ++t) {
 c00087c:	f04f 0e00 	mov.w	lr, #0
            a = sha->state[0];
 c000880:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 c000882:	9302      	str	r3, [sp, #8]
            b = sha->state[1];
 c000884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
            a = sha->state[0];
 c000886:	9802      	ldr	r0, [sp, #8]
            b = sha->state[1];
 c000888:	9303      	str	r3, [sp, #12]
            c = sha->state[2];
 c00088a:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 c00088c:	9304      	str	r3, [sp, #16]
            d = sha->state[3];
 c00088e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
            b = sha->state[1];
 c000890:	e9dd c603 	ldrd	ip, r6, [sp, #12]
            d = sha->state[3];
 c000894:	9305      	str	r3, [sp, #20]
            e = sha->state[4];
 c000896:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 c000898:	9306      	str	r3, [sp, #24]
            f = sha->state[5];
 c00089a:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 c00089c:	9307      	str	r3, [sp, #28]
            g = sha->state[6];
 c00089e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 c0008a0:	9308      	str	r3, [sp, #32]
            h = sha->state[7];
 c0008a2:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
            f = sha->state[5];
 c0008a4:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
            h = sha->state[7];
 c0008a8:	469a      	mov	sl, r3
 c0008aa:	9309      	str	r3, [sp, #36]	@ 0x24
            d = sha->state[3];
 c0008ac:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 c0008b0:	9301      	str	r3, [sp, #4]
                e0 ^= (a >> 13 | a << 19);
                e0 ^= (a >> 22 | a << 10);
                e1 = (e >> 6 | e << 26);
                e1 ^= (e >> 11 | e << 21);
                e1 ^= (e >> 25 | e << 7);
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008b2:	a90a      	add	r1, sp, #40	@ 0x28
 c0008b4:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 c0008b8:	a94a      	add	r1, sp, #296	@ 0x128
 c0008ba:	f851 102e 	ldr.w	r1, [r1, lr, lsl #2]
                e1 ^= (e >> 11 | e << 21);
 c0008be:	ea4f 2bf2 	mov.w	fp, r2, ror #11
 c0008c2:	ea8b 1bb2 	eor.w	fp, fp, r2, ror #6
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008c6:	4439      	add	r1, r7
                e1 ^= (e >> 25 | e << 7);
 c0008c8:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008cc:	4459      	add	r1, fp
 c0008ce:	ea28 0702 	bic.w	r7, r8, r2
 c0008d2:	ea02 0b09 	and.w	fp, r2, r9
 c0008d6:	ea87 070b 	eor.w	r7, r7, fp
 c0008da:	4439      	add	r1, r7
 c0008dc:	4451      	add	r1, sl
                e0 ^= (a >> 13 | a << 19);
 c0008de:	ea4f 3370 	mov.w	r3, r0, ror #13
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008e2:	ea8c 0a06 	eor.w	sl, ip, r6
 c0008e6:	ea0a 0a00 	and.w	sl, sl, r0
                e0 ^= (a >> 13 | a << 19);
 c0008ea:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008ee:	ea0c 0706 	and.w	r7, ip, r6
 c0008f2:	ea8a 0707 	eor.w	r7, sl, r7
                e0 ^= (a >> 22 | a << 10);
 c0008f6:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008fa:	443b      	add	r3, r7
                h = g;
                g = f;
                f = e;
                e = d + t1;
 c0008fc:	9f01      	ldr	r7, [sp, #4]
            for (t = 0; t < 64; ++t) {
 c0008fe:	f10e 0e01 	add.w	lr, lr, #1
                e = d + t1;
 c000902:	440f      	add	r7, r1
            for (t = 0; t < 64; ++t) {
 c000904:	f1be 0f40 	cmp.w	lr, #64	@ 0x40
                e = d + t1;
 c000908:	46bb      	mov	fp, r7
                d = c;
                c = b;
                b = a;
                a = t1 + t2;
 c00090a:	46c2      	mov	sl, r8
 c00090c:	440b      	add	r3, r1
            for (t = 0; t < 64; ++t) {
 c00090e:	9601      	str	r6, [sp, #4]
 c000910:	d129      	bne.n	c000966 <sha256_update+0x1ee>
            }
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c000912:	9f02      	ldr	r7, [sp, #8]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c000914:	9900      	ldr	r1, [sp, #0]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c000916:	441f      	add	r7, r3
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 c000918:	9b03      	ldr	r3, [sp, #12]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c00091a:	6627      	str	r7, [r4, #96]	@ 0x60
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 c00091c:	4403      	add	r3, r0
 c00091e:	6663      	str	r3, [r4, #100]	@ 0x64
            sha->state[2] = (sha->state[2] + c) & 0xffffffffU;
 c000920:	9b04      	ldr	r3, [sp, #16]
 c000922:	4463      	add	r3, ip
 c000924:	66a3      	str	r3, [r4, #104]	@ 0x68
            sha->state[3] = (sha->state[3] + d) & 0xffffffffU;
 c000926:	9b05      	ldr	r3, [sp, #20]
 c000928:	4433      	add	r3, r6
 c00092a:	66e3      	str	r3, [r4, #108]	@ 0x6c
            sha->state[4] = (sha->state[4] + e) & 0xffffffffU;
 c00092c:	9b06      	ldr	r3, [sp, #24]
 c00092e:	445b      	add	r3, fp
 c000930:	6723      	str	r3, [r4, #112]	@ 0x70
            sha->state[5] = (sha->state[5] + f) & 0xffffffffU;
 c000932:	9b07      	ldr	r3, [sp, #28]
 c000934:	4413      	add	r3, r2
 c000936:	6763      	str	r3, [r4, #116]	@ 0x74
            sha->state[6] = (sha->state[6] + g) & 0xffffffffU;
 c000938:	9b08      	ldr	r3, [sp, #32]
 c00093a:	444b      	add	r3, r9
 c00093c:	67a3      	str	r3, [r4, #120]	@ 0x78
            sha->state[7] = (sha->state[7] + h) & 0xffffffffU;
 c00093e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c000940:	4443      	add	r3, r8
 c000942:	67e3      	str	r3, [r4, #124]	@ 0x7c
 c000944:	e741      	b.n	c0007ca <sha256_update+0x52>
		else if (i == 0 || i == 1 || i == 2)
 c000946:	2e02      	cmp	r6, #2
			bits = length >> (53 - 8 * i);
 c000948:	bfc5      	ittet	gt
 c00094a:	fb0c f306 	mulgt.w	r3, ip, r6
 c00094e:	3335      	addgt	r3, #53	@ 0x35
			bits = 0;
 c000950:	2300      	movle	r3, #0
			bits = length >> (53 - 8 * i);
 c000952:	fa25 f303 	lsrgt.w	r3, r5, r3
 c000956:	e71c      	b.n	c000792 <sha256_update+0x1a>
        if (index == 64) {
 c000958:	2b40      	cmp	r3, #64	@ 0x40
 c00095a:	f43f af5e 	beq.w	c00081a <sha256_update+0xa2>
        }
    }
}
 c00095e:	f50d 7d0b 	add.w	sp, sp, #556	@ 0x22c
 c000962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000966:	46c8      	mov	r8, r9
 c000968:	4666      	mov	r6, ip
 c00096a:	4691      	mov	r9, r2
 c00096c:	4684      	mov	ip, r0
 c00096e:	465a      	mov	r2, fp
 c000970:	4618      	mov	r0, r3
 c000972:	e79e      	b.n	c0008b2 <sha256_update+0x13a>
 c000974:	0c00ab38 	.word	0x0c00ab38

0c000978 <sha256_finalize>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_finalize(sha256 *sha,
                     const uint8_t *message,
                     uint32_t length) {
 c000978:	b570      	push	{r4, r5, r6, lr}
    int i;
	// Changed by RKW, unsigned char becomes uint8_t
    uint8_t terminator[64 + 8] = { 0x80 };
 c00097a:	2380      	movs	r3, #128	@ 0x80
                     uint32_t length) {
 c00097c:	4615      	mov	r5, r2
 c00097e:	b092      	sub	sp, #72	@ 0x48
 c000980:	4604      	mov	r4, r0
 c000982:	460e      	mov	r6, r1
    uint8_t terminator[64 + 8] = { 0x80 };
 c000984:	2244      	movs	r2, #68	@ 0x44
 c000986:	2100      	movs	r1, #0
 c000988:	a801      	add	r0, sp, #4
 c00098a:	9300      	str	r3, [sp, #0]
 c00098c:	f009 fb44 	bl	c00a018 <memset>
    /* Hash the final message bytes if necessary. */
    if (length > 0) sha256_update(sha, message, length);
 c000990:	b125      	cbz	r5, c00099c <sha256_finalize+0x24>
 c000992:	462a      	mov	r2, r5
 c000994:	4631      	mov	r1, r6
 c000996:	4620      	mov	r0, r4
 c000998:	f7ff feee 	bl	c000778 <sha256_update>
    /* Create a terminator that includes a stop bit, padding, and
     * the the total message length. See FIPS 180-2 for details. */
    length = 64 - sha->length[6] % 2 * 32 - sha->length[7] / 8;
 c00099c:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 c0009a0:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 c0009a4:	f003 0301 	and.w	r3, r3, #1
 c0009a8:	f1c3 0302 	rsb	r3, r3, #2
 c0009ac:	08d2      	lsrs	r2, r2, #3
 c0009ae:	ebc2 1243 	rsb	r2, r2, r3, lsl #5
    if (length < 9) length += 64;
 c0009b2:	2a08      	cmp	r2, #8
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 c0009b4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
    if (length < 9) length += 64;
 c0009b8:	bfd8      	it	le
 c0009ba:	3240      	addle	r2, #64	@ 0x40
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 c0009bc:	f1a2 0108 	sub.w	r1, r2, #8
 c0009c0:	f84d 3001 	str.w	r3, [sp, r1]
 c0009c4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 c0009c8:	eb0d 0001 	add.w	r0, sp, r1
 c0009cc:	6043      	str	r3, [r0, #4]
    /* Hash the terminator to finalize the message digest. */
    sha256_update(sha, terminator, length);
 c0009ce:	4669      	mov	r1, sp
 c0009d0:	4620      	mov	r0, r4
 c0009d2:	f7ff fed1 	bl	c000778 <sha256_update>
    /* Extract the message digest. */
    for (i = 0; i < 32; ++i) {
 c0009d6:	2300      	movs	r3, #0
        sha->hash[i] = (sha->state[i / 4] >> (24 - 8 * (i % 4))) & 0xff;
 c0009d8:	43da      	mvns	r2, r3
 c0009da:	1099      	asrs	r1, r3, #2
 c0009dc:	3118      	adds	r1, #24
 c0009de:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 c0009e2:	f002 0203 	and.w	r2, r2, #3
 c0009e6:	00d2      	lsls	r2, r2, #3
 c0009e8:	fa21 f202 	lsr.w	r2, r1, r2
 c0009ec:	54e2      	strb	r2, [r4, r3]
    for (i = 0; i < 32; ++i) {
 c0009ee:	3301      	adds	r3, #1
 c0009f0:	2b20      	cmp	r3, #32
 c0009f2:	d1f1      	bne.n	c0009d8 <sha256_finalize+0x60>
    }
}
 c0009f4:	b012      	add	sp, #72	@ 0x48
 c0009f6:	bd70      	pop	{r4, r5, r6, pc}

0c0009f8 <sha256_get>:

//  Changed by RKW, formal args are now uint8_t, const uint_8
//    from unsigned char, const unsigned char respectively
void sha256_get(uint8_t hash[32],
                const uint8_t *message,
                int length) {
 c0009f8:	b570      	push	{r4, r5, r6, lr}
 c0009fa:	460d      	mov	r5, r1
 c0009fc:	4616      	mov	r6, r2
 c0009fe:	4604      	mov	r4, r0
 c000a00:	b0a2      	sub	sp, #136	@ 0x88
    int i;
    sha256 sha;
    sha256_initialize(&sha);
 c000a02:	4668      	mov	r0, sp
 c000a04:	f7ff fe88 	bl	c000718 <sha256_initialize>
    sha256_finalize(&sha, message, length);
 c000a08:	4632      	mov	r2, r6
 c000a0a:	4629      	mov	r1, r5
 c000a0c:	4668      	mov	r0, sp
 c000a0e:	f7ff ffb3 	bl	c000978 <sha256_finalize>
    for (i = 0; i < 32; ++i) hash[i] = sha.hash[i];
 c000a12:	466a      	mov	r2, sp
 c000a14:	4623      	mov	r3, r4
 c000a16:	ad08      	add	r5, sp, #32
 c000a18:	4614      	mov	r4, r2
 c000a1a:	cc03      	ldmia	r4!, {r0, r1}
 c000a1c:	42ac      	cmp	r4, r5
 c000a1e:	6018      	str	r0, [r3, #0]
 c000a20:	6059      	str	r1, [r3, #4]
 c000a22:	4622      	mov	r2, r4
 c000a24:	f103 0308 	add.w	r3, r3, #8
 c000a28:	d1f6      	bne.n	c000a18 <sha256_get+0x20>
}
 c000a2a:	b022      	add	sp, #136	@ 0x88
 c000a2c:	bd70      	pop	{r4, r5, r6, pc}

0c000a2e <hmac_sha256_initialize>:
//    from const unsigned char
void hmac_sha256_initialize(hmac_sha256 *hmac,
                            const uint8_t *key, int length) {
    int i;
    /* Prepare the inner hash key block, hashing the key if it's too long. */
    if (length <= 64) {
 c000a2e:	2a40      	cmp	r2, #64	@ 0x40
                            const uint8_t *key, int length) {
 c000a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c000a34:	4605      	mov	r5, r0
 c000a36:	460f      	mov	r7, r1
 c000a38:	4614      	mov	r4, r2
 c000a3a:	f100 061f 	add.w	r6, r0, #31
    if (length <= 64) {
 c000a3e:	dc23      	bgt.n	c000a88 <hmac_sha256_initialize+0x5a>
 c000a40:	4633      	mov	r3, r6
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 c000a42:	2200      	movs	r2, #0
 c000a44:	42a2      	cmp	r2, r4
 c000a46:	db15      	blt.n	c000a74 <hmac_sha256_initialize+0x46>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000a48:	2236      	movs	r2, #54	@ 0x36
 c000a4a:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 c000a4e:	341f      	adds	r4, #31
 c000a50:	442c      	add	r4, r5
 c000a52:	f105 035f 	add.w	r3, r5, #95	@ 0x5f
 c000a56:	429c      	cmp	r4, r3
 c000a58:	d113      	bne.n	c000a82 <hmac_sha256_initialize+0x54>
        sha256_finalize(&(hmac->sha), key, length);
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
        for (; i < 64; ++i) hmac->key[i] = 0x36;
    }
    /* Initialize the inner hash with the key block. */
    sha256_initialize(&(hmac->sha));
 c000a5a:	f105 0460 	add.w	r4, r5, #96	@ 0x60
 c000a5e:	4620      	mov	r0, r4
 c000a60:	f7ff fe5a 	bl	c000718 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000a64:	4620      	mov	r0, r4
 c000a66:	f105 0120 	add.w	r1, r5, #32
 c000a6a:	2240      	movs	r2, #64	@ 0x40
}
 c000a6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000a70:	f7ff be82 	b.w	c000778 <sha256_update>
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 c000a74:	5cb9      	ldrb	r1, [r7, r2]
 c000a76:	3201      	adds	r2, #1
 c000a78:	f081 0136 	eor.w	r1, r1, #54	@ 0x36
 c000a7c:	f803 1f01 	strb.w	r1, [r3, #1]!
 c000a80:	e7e0      	b.n	c000a44 <hmac_sha256_initialize+0x16>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000a82:	f804 2f01 	strb.w	r2, [r4, #1]!
 c000a86:	e7e6      	b.n	c000a56 <hmac_sha256_initialize+0x28>
        sha256_initialize(&(hmac->sha));
 c000a88:	f100 0860 	add.w	r8, r0, #96	@ 0x60
 c000a8c:	4640      	mov	r0, r8
 c000a8e:	f7ff fe43 	bl	c000718 <sha256_initialize>
        sha256_finalize(&(hmac->sha), key, length);
 c000a92:	4639      	mov	r1, r7
 c000a94:	4622      	mov	r2, r4
 c000a96:	4640      	mov	r0, r8
 c000a98:	f7ff ff6e 	bl	c000978 <sha256_finalize>
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
 c000a9c:	4633      	mov	r3, r6
 c000a9e:	f105 013f 	add.w	r1, r5, #63	@ 0x3f
 c000aa2:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 c000aa6:	f082 0236 	eor.w	r2, r2, #54	@ 0x36
 c000aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 c000aae:	428b      	cmp	r3, r1
 c000ab0:	d1f7      	bne.n	c000aa2 <hmac_sha256_initialize+0x74>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000ab2:	2220      	movs	r2, #32
 c000ab4:	2136      	movs	r1, #54	@ 0x36
 c000ab6:	f105 0040 	add.w	r0, r5, #64	@ 0x40
 c000aba:	f009 faad 	bl	c00a018 <memset>
 c000abe:	e7cc      	b.n	c000a5a <hmac_sha256_initialize+0x2c>

0c000ac0 <hmac_sha256_update>:
//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_update(hmac_sha256 *hmac,
                        const uint8_t *message, int length) {
    /* Update the inner hash. */
    sha256_update(&(hmac->sha), message, length);
 c000ac0:	3060      	adds	r0, #96	@ 0x60
 c000ac2:	f7ff be59 	b.w	c000778 <sha256_update>

0c000ac6 <hmac_sha256_finalize>:
}

//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_finalize(hmac_sha256 *hmac,
                          const uint8_t *message, int length) {
 c000ac6:	b538      	push	{r3, r4, r5, lr}
 c000ac8:	4604      	mov	r4, r0
    int i;
    /* Finalize the inner hash and store its value in the digest array. */
    sha256_finalize(&(hmac->sha), message, length);
 c000aca:	f100 0560 	add.w	r5, r0, #96	@ 0x60
 c000ace:	4628      	mov	r0, r5
 c000ad0:	f7ff ff52 	bl	c000978 <sha256_finalize>
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 c000ad4:	462b      	mov	r3, r5
 c000ad6:	4622      	mov	r2, r4
 c000ad8:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 c000adc:	f853 0b04 	ldr.w	r0, [r3], #4
 c000ae0:	428b      	cmp	r3, r1
 c000ae2:	f842 0b04 	str.w	r0, [r2], #4
 c000ae6:	d1f9      	bne.n	c000adc <hmac_sha256_finalize+0x16>
 c000ae8:	f104 031f 	add.w	r3, r4, #31
 c000aec:	f104 015f 	add.w	r1, r4, #95	@ 0x5f
    /* Convert the inner hash key block to the outer hash key block. */
    for (i = 0; i < 64; ++i) hmac->key[i] ^= (0x36 ^ 0x5c);
 c000af0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 c000af4:	f082 026a 	eor.w	r2, r2, #106	@ 0x6a
 c000af8:	4299      	cmp	r1, r3
 c000afa:	701a      	strb	r2, [r3, #0]
 c000afc:	d1f8      	bne.n	c000af0 <hmac_sha256_finalize+0x2a>
    /* Calculate the outer hash. */
    sha256_initialize(&(hmac->sha));
 c000afe:	4628      	mov	r0, r5
 c000b00:	f7ff fe0a 	bl	c000718 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000b04:	2240      	movs	r2, #64	@ 0x40
 c000b06:	4628      	mov	r0, r5
 c000b08:	f104 0120 	add.w	r1, r4, #32
 c000b0c:	f7ff fe34 	bl	c000778 <sha256_update>
    sha256_finalize(&(hmac->sha), hmac->digest, 32);
 c000b10:	4628      	mov	r0, r5
 c000b12:	2220      	movs	r2, #32
 c000b14:	4621      	mov	r1, r4
 c000b16:	f7ff ff2f 	bl	c000978 <sha256_finalize>
    /* Use the outer hash value as the HMAC digest. */
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 c000b1a:	4628      	mov	r0, r5
 c000b1c:	f105 0320 	add.w	r3, r5, #32
 c000b20:	f850 2b04 	ldr.w	r2, [r0], #4
 c000b24:	4298      	cmp	r0, r3
 c000b26:	f844 2b04 	str.w	r2, [r4], #4
 c000b2a:	d1f9      	bne.n	c000b20 <hmac_sha256_finalize+0x5a>
}
 c000b2c:	bd38      	pop	{r3, r4, r5, pc}

0c000b2e <hmac_sha256_get>:

//  Changed by RKW, formal args are now uint8_t, const uint8_t
//    from unsinged char, const unsigned char respectively
void hmac_sha256_get(uint8_t digest[32],
                     const uint8_t *message, int message_length,
                     const uint8_t *key, int key_length) {
 c000b2e:	b570      	push	{r4, r5, r6, lr}
 c000b30:	460d      	mov	r5, r1
 c000b32:	4616      	mov	r6, r2
 c000b34:	4604      	mov	r4, r0
 c000b36:	b0ba      	sub	sp, #232	@ 0xe8
    int i;
    hmac_sha256 hmac;
    hmac_sha256_initialize(&hmac, key, key_length);
 c000b38:	4619      	mov	r1, r3
 c000b3a:	4668      	mov	r0, sp
 c000b3c:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 c000b3e:	f7ff ff76 	bl	c000a2e <hmac_sha256_initialize>
    hmac_sha256_finalize(&hmac, message, message_length);
 c000b42:	4632      	mov	r2, r6
 c000b44:	4629      	mov	r1, r5
 c000b46:	4668      	mov	r0, sp
 c000b48:	f7ff ffbd 	bl	c000ac6 <hmac_sha256_finalize>
    for (i = 0; i < 32; ++i) digest[i] = hmac.digest[i];
 c000b4c:	466a      	mov	r2, sp
 c000b4e:	4623      	mov	r3, r4
 c000b50:	ad08      	add	r5, sp, #32
 c000b52:	4614      	mov	r4, r2
 c000b54:	cc03      	ldmia	r4!, {r0, r1}
 c000b56:	42ac      	cmp	r4, r5
 c000b58:	6018      	str	r0, [r3, #0]
 c000b5a:	6059      	str	r1, [r3, #4]
 c000b5c:	4622      	mov	r2, r4
 c000b5e:	f103 0308 	add.w	r3, r3, #8
 c000b62:	d1f6      	bne.n	c000b52 <hmac_sha256_get+0x24>
}
 c000b64:	b03a      	add	sp, #232	@ 0xe8
 c000b66:	bd70      	pop	{r4, r5, r6, pc}

0c000b68 <__acle_se_SECURE_RegisterPrintCallback>:



CMSE_NS_ENTRY void SECURE_RegisterPrintCallback(void *callback)
{
    ns_print_cb = (void (*)(const char *))cmse_nsfptr_create(callback);
 c000b68:	4b1b      	ldr	r3, [pc, #108]	@ (c000bd8 <__acle_se_SECURE_RegisterPrintCallback+0x70>)
 c000b6a:	f020 0001 	bic.w	r0, r0, #1
 c000b6e:	6018      	str	r0, [r3, #0]
}
 c000b70:	4671      	mov	r1, lr
 c000b72:	4670      	mov	r0, lr
 c000b74:	4672      	mov	r2, lr
 c000b76:	4673      	mov	r3, lr
 c000b78:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000b7c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000b80:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000b84:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000b88:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000b8c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000b90:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000b94:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000b98:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000b9c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000ba0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000ba4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000ba8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000bac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000bb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000bb4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000bb8:	f38e 8c00 	msr	CPSR_fs, lr
 c000bbc:	b410      	push	{r4}
 c000bbe:	eef1 ca10 	vmrs	ip, fpscr
 c000bc2:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000bc6:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000bca:	ea0c 0c04 	and.w	ip, ip, r4
 c000bce:	eee1 ca10 	vmsr	fpscr, ip
 c000bd2:	bc10      	pop	{r4}
 c000bd4:	46f4      	mov	ip, lr
 c000bd6:	4774      	bxns	lr
 c000bd8:	30001694 	.word	0x30001694

0c000bdc <__acle_se_SECURE_Print>:

CMSE_NS_ENTRY void SECURE_Print(const char *msg)
{
 c000bdc:	b508      	push	{r3, lr}
    if (ns_print_cb)
 c000bde:	4b1d      	ldr	r3, [pc, #116]	@ (c000c54 <__acle_se_SECURE_Print+0x78>)
 c000be0:	681b      	ldr	r3, [r3, #0]
 c000be2:	b103      	cbz	r3, c000be6 <__acle_se_SECURE_Print+0xa>
    {
        ns_print_cb(msg);
 c000be4:	4798      	blx	r3
    }
}
 c000be6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000bea:	4670      	mov	r0, lr
 c000bec:	4671      	mov	r1, lr
 c000bee:	4672      	mov	r2, lr
 c000bf0:	4673      	mov	r3, lr
 c000bf2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000bf6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000bfa:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000bfe:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000c02:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000c06:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000c0a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000c0e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000c12:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000c16:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000c1a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000c1e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000c22:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000c26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000c2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000c2e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000c32:	f38e 8c00 	msr	CPSR_fs, lr
 c000c36:	b410      	push	{r4}
 c000c38:	eef1 ca10 	vmrs	ip, fpscr
 c000c3c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000c40:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000c44:	ea0c 0c04 	and.w	ip, ip, r4
 c000c48:	eee1 ca10 	vmsr	fpscr, ip
 c000c4c:	bc10      	pop	{r4}
 c000c4e:	46f4      	mov	ip, lr
 c000c50:	4774      	bxns	lr
 c000c52:	bf00      	nop
 c000c54:	30001694 	.word	0x30001694

0c000c58 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c000c58:	b2c0      	uxtb	r0, r0
  if(func != NULL)
 c000c5a:	b111      	cbz	r1, c000c62 <__acle_se_SECURE_RegisterCallback+0xa>
  {
    switch(CallbackId)
 c000c5c:	b3a8      	cbz	r0, c000cca <__acle_se_SECURE_RegisterCallback+0x72>
 c000c5e:	2801      	cmp	r0, #1
 c000c60:	d036      	beq.n	c000cd0 <__acle_se_SECURE_RegisterCallback+0x78>
      default:
        /* unknown */
        break;
    }
  }
}
 c000c62:	4670      	mov	r0, lr
 c000c64:	4671      	mov	r1, lr
 c000c66:	4672      	mov	r2, lr
 c000c68:	4673      	mov	r3, lr
 c000c6a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000c6e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000c72:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000c76:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000c7a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000c7e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000c82:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000c86:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000c8a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000c8e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000c92:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000c96:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000c9a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000ca2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000ca6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000caa:	f38e 8c00 	msr	CPSR_fs, lr
 c000cae:	b410      	push	{r4}
 c000cb0:	eef1 ca10 	vmrs	ip, fpscr
 c000cb4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000cb8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000cbc:	ea0c 0c04 	and.w	ip, ip, r4
 c000cc0:	eee1 ca10 	vmsr	fpscr, ip
 c000cc4:	bc10      	pop	{r4}
 c000cc6:	46f4      	mov	ip, lr
 c000cc8:	4774      	bxns	lr
        pSecureFaultCallback = func;
 c000cca:	4b02      	ldr	r3, [pc, #8]	@ (c000cd4 <__acle_se_SECURE_RegisterCallback+0x7c>)
        pSecureErrorCallback = func;
 c000ccc:	6019      	str	r1, [r3, #0]
}
 c000cce:	e7c8      	b.n	c000c62 <__acle_se_SECURE_RegisterCallback+0xa>
        pSecureErrorCallback = func;
 c000cd0:	4b01      	ldr	r3, [pc, #4]	@ (c000cd8 <__acle_se_SECURE_RegisterCallback+0x80>)
 c000cd2:	e7fb      	b.n	c000ccc <__acle_se_SECURE_RegisterCallback+0x74>
 c000cd4:	3000169c 	.word	0x3000169c
 c000cd8:	30001698 	.word	0x30001698

0c000cdc <__acle_se_SECURE_LEDToggle>:
/**
  * @brief  Secure treatment of non-secure push button interrupt.
  * @retval None
  */
/*CMSE_NS_ENTRY*/secureportNON_SECURE_CALLABLE void SECURE_LEDToggle(void)
{
 c000cdc:	b508      	push	{r3, lr}
  BSP_LED_Toggle(LED1);
 c000cde:	2000      	movs	r0, #0
 c000ce0:	f001 fa32 	bl	c002148 <BSP_LED_Toggle>
}
 c000ce4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000ce8:	4670      	mov	r0, lr
 c000cea:	4671      	mov	r1, lr
 c000cec:	4672      	mov	r2, lr
 c000cee:	4673      	mov	r3, lr
 c000cf0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000cf4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000cf8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000cfc:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000d00:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000d04:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000d08:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000d0c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000d10:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000d14:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000d18:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000d1c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000d20:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000d24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000d28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000d2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000d30:	f38e 8c00 	msr	CPSR_fs, lr
 c000d34:	b410      	push	{r4}
 c000d36:	eef1 ca10 	vmrs	ip, fpscr
 c000d3a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000d3e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000d42:	ea0c 0c04 	and.w	ip, ip, r4
 c000d46:	eee1 ca10 	vmsr	fpscr, ip
 c000d4a:	bc10      	pop	{r4}
 c000d4c:	46f4      	mov	ip, lr
 c000d4e:	4774      	bxns	lr

0c000d50 <__acle_se_SECURE_CopyMessage>:



__attribute__((cmse_nonsecure_entry))
void SECURE_CopyMessage(char* buffer, size_t maxlen)
{
 c000d50:	b538      	push	{r3, r4, r5, lr}
    if (!buffer || maxlen == 0) return;
 c000d52:	4605      	mov	r5, r0
 c000d54:	b138      	cbz	r0, c000d66 <__acle_se_SECURE_CopyMessage+0x16>
 c000d56:	b131      	cbz	r1, c000d66 <__acle_se_SECURE_CopyMessage+0x16>
    const char* secure_msg = "AAA test in secure";
    strncpy(buffer, secure_msg, maxlen - 1);
 c000d58:	1e4c      	subs	r4, r1, #1
 c000d5a:	4622      	mov	r2, r4
 c000d5c:	491d      	ldr	r1, [pc, #116]	@ (c000dd4 <__acle_se_SECURE_CopyMessage+0x84>)
 c000d5e:	f009 f963 	bl	c00a028 <strncpy>
    buffer[maxlen - 1] = '\0';
 c000d62:	2300      	movs	r3, #0
 c000d64:	552b      	strb	r3, [r5, r4]
}
 c000d66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c000d6a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000d6e:	4670      	mov	r0, lr
 c000d70:	4671      	mov	r1, lr
 c000d72:	4672      	mov	r2, lr
 c000d74:	4673      	mov	r3, lr
 c000d76:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000d7a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000d7e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000d82:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000d86:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000d8a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000d8e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000d92:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000d96:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000d9a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000d9e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000da2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000daa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000dae:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000db2:	f38e 8c00 	msr	CPSR_fs, lr
 c000db6:	b410      	push	{r4}
 c000db8:	eef1 ca10 	vmrs	ip, fpscr
 c000dbc:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000dc0:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000dc4:	ea0c 0c04 	and.w	ip, ip, r4
 c000dc8:	eee1 ca10 	vmsr	fpscr, ip
 c000dcc:	bc10      	pop	{r4}
 c000dce:	46f4      	mov	ip, lr
 c000dd0:	4774      	bxns	lr
 c000dd2:	bf00      	nop
 c000dd4:	0c00ae43 	.word	0x0c00ae43

0c000dd8 <__acle_se_SECURE_ComputeHMAC>:
static uint8_t secure_digest[SHA256_DIGEST_SIZE];


__attribute__((cmse_nonsecure_entry))
void SECURE_ComputeHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000dd8:	b573      	push	{r0, r1, r4, r5, r6, lr}

    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000dda:	4604      	mov	r4, r0
 c000ddc:	b378      	cbz	r0, c000e3e <__acle_se_SECURE_ComputeHMAC+0x66>
 c000dde:	291f      	cmp	r1, #31
 c000de0:	d92d      	bls.n	c000e3e <__acle_se_SECURE_ComputeHMAC+0x66>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 c000de2:	b672      	cpsid	i

    __disable_irq();

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000de4:	2300      	movs	r3, #0
 c000de6:	4a35      	ldr	r2, [pc, #212]	@ (c000ebc <__acle_se_SECURE_ComputeHMAC+0xe4>)
 c000de8:	9300      	str	r3, [sp, #0]
 c000dea:	9b00      	ldr	r3, [sp, #0]
 c000dec:	4293      	cmp	r3, r2
 c000dee:	d35d      	bcc.n	c000eac <__acle_se_SECURE_ComputeHMAC+0xd4>
  __ASM volatile ("cpsie i" : : : "memory");
 c000df0:	b662      	cpsie	i
	__enable_irq();

    const uint8_t message[] = "Temp Temp from Secure World!";

    hmac_sha256_initialize(&secure_hmac_ctx, secure_key, strlen((const char*)secure_key));
 c000df2:	220b      	movs	r2, #11
 c000df4:	4932      	ldr	r1, [pc, #200]	@ (c000ec0 <__acle_se_SECURE_ComputeHMAC+0xe8>)
 c000df6:	4833      	ldr	r0, [pc, #204]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000df8:	f7ff fe19 	bl	c000a2e <hmac_sha256_initialize>
//    hmac_sha256_update(&secure_hmac_ctx, message, strlen((const char*)message));
    hmac_sha256_finalize(&secure_hmac_ctx, NULL, 0);
 c000dfc:	2200      	movs	r2, #0
 c000dfe:	4831      	ldr	r0, [pc, #196]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000e00:	4611      	mov	r1, r2
 c000e02:	f7ff fe60 	bl	c000ac6 <hmac_sha256_finalize>

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000e06:	2300      	movs	r3, #0
 c000e08:	4a2c      	ldr	r2, [pc, #176]	@ (c000ebc <__acle_se_SECURE_ComputeHMAC+0xe4>)
 c000e0a:	9301      	str	r3, [sp, #4]
 c000e0c:	9b01      	ldr	r3, [sp, #4]
 c000e0e:	4293      	cmp	r3, r2
 c000e10:	d350      	bcc.n	c000eb4 <__acle_se_SECURE_ComputeHMAC+0xdc>

    memcpy(secure_digest, secure_hmac_ctx.digest, SHA256_DIGEST_SIZE);
 c000e12:	4d2c      	ldr	r5, [pc, #176]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000e14:	4a2c      	ldr	r2, [pc, #176]	@ (c000ec8 <__acle_se_SECURE_ComputeHMAC+0xf0>)
 c000e16:	f105 0620 	add.w	r6, r5, #32
 c000e1a:	462b      	mov	r3, r5
 c000e1c:	cb03      	ldmia	r3!, {r0, r1}
 c000e1e:	42b3      	cmp	r3, r6
 c000e20:	6010      	str	r0, [r2, #0]
 c000e22:	6051      	str	r1, [r2, #4]
 c000e24:	461d      	mov	r5, r3
 c000e26:	f102 0208 	add.w	r2, r2, #8
 c000e2a:	d1f6      	bne.n	c000e1a <__acle_se_SECURE_ComputeHMAC+0x42>


	memcpy(output_digest, secure_digest, SHA256_DIGEST_SIZE);
 c000e2c:	4b26      	ldr	r3, [pc, #152]	@ (c000ec8 <__acle_se_SECURE_ComputeHMAC+0xf0>)
 c000e2e:	f103 0220 	add.w	r2, r3, #32
 c000e32:	f853 1b04 	ldr.w	r1, [r3], #4
 c000e36:	4293      	cmp	r3, r2
 c000e38:	f844 1b04 	str.w	r1, [r4], #4
 c000e3c:	d1f9      	bne.n	c000e32 <__acle_se_SECURE_ComputeHMAC+0x5a>


}
 c000e3e:	b002      	add	sp, #8
 c000e40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000e44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 c000e48:	4670      	mov	r0, lr
 c000e4a:	4671      	mov	r1, lr
 c000e4c:	4672      	mov	r2, lr
 c000e4e:	4673      	mov	r3, lr
 c000e50:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000e54:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000e58:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000e5c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000e60:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000e64:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000e68:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000e6c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000e70:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000e74:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000e78:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000e7c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000e80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000e84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000e88:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000e8c:	f38e 8c00 	msr	CPSR_fs, lr
 c000e90:	b410      	push	{r4}
 c000e92:	eef1 ca10 	vmrs	ip, fpscr
 c000e96:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000e9a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000e9e:	ea0c 0c04 	and.w	ip, ip, r4
 c000ea2:	eee1 ca10 	vmsr	fpscr, ip
 c000ea6:	bc10      	pop	{r4}
 c000ea8:	46f4      	mov	ip, lr
 c000eaa:	4774      	bxns	lr
    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000eac:	9b00      	ldr	r3, [sp, #0]
 c000eae:	3301      	adds	r3, #1
 c000eb0:	9300      	str	r3, [sp, #0]
 c000eb2:	e79a      	b.n	c000dea <__acle_se_SECURE_ComputeHMAC+0x12>
    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000eb4:	9b01      	ldr	r3, [sp, #4]
 c000eb6:	3301      	adds	r3, #1
 c000eb8:	9301      	str	r3, [sp, #4]
 c000eba:	e7a7      	b.n	c000e0c <__acle_se_SECURE_ComputeHMAC+0x34>
 c000ebc:	00989680 	.word	0x00989680
 c000ec0:	0c00b323 	.word	0x0c00b323
 c000ec4:	300015ac 	.word	0x300015ac
 c000ec8:	3000158c 	.word	0x3000158c

0c000ecc <__acle_se_SECURE_LinearHMAC>:



__attribute__((cmse_nonsecure_entry))
void SECURE_LinearHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000ecc:	b538      	push	{r3, r4, r5, lr}
 c000ece:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 c000ed0:	b672      	cpsid	i


    __disable_irq();
    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) {
 c000ed2:	b300      	cbz	r0, c000f16 <__acle_se_SECURE_LinearHMAC+0x4a>
 c000ed4:	291f      	cmp	r1, #31
 c000ed6:	d91e      	bls.n	c000f16 <__acle_se_SECURE_LinearHMAC+0x4a>
//    for (int i = 0; i < TOTAL_SIZE; i++) {
//        real_memory[i] = i & 0xFF;  // test pattern
//    }

//    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
    hmac_sha256_initialize(&hmac, key, sizeof(key));
 c000ed8:	220f      	movs	r2, #15
 c000eda:	492a      	ldr	r1, [pc, #168]	@ (c000f84 <__acle_se_SECURE_LinearHMAC+0xb8>)
 c000edc:	482a      	ldr	r0, [pc, #168]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000ede:	f7ff fda6 	bl	c000a2e <hmac_sha256_initialize>


    // Process blocks sequentially (not shuffled)
    hmac_sha256_update(&hmac, real_memory, TOTAL_SIZE);
 c000ee2:	4b2a      	ldr	r3, [pc, #168]	@ (c000f8c <__acle_se_SECURE_LinearHMAC+0xc0>)
 c000ee4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 c000ee8:	6819      	ldr	r1, [r3, #0]
 c000eea:	4827      	ldr	r0, [pc, #156]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000eec:	f7ff fde8 	bl	c000ac0 <hmac_sha256_update>
//    for (int i = 0; i < BLOCKS; i++) {
//        const uint8_t *block = &real_memory[i * BLOCK_SIZE];
//        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
//    }

    hmac_sha256_finalize(&hmac, NULL, 0);
 c000ef0:	2200      	movs	r2, #0
    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c000ef2:	4d25      	ldr	r5, [pc, #148]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
    hmac_sha256_finalize(&hmac, NULL, 0);
 c000ef4:	4611      	mov	r1, r2
 c000ef6:	4824      	ldr	r0, [pc, #144]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000ef8:	f7ff fde5 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c000efc:	4623      	mov	r3, r4
 c000efe:	f105 0420 	add.w	r4, r5, #32
 c000f02:	462a      	mov	r2, r5
 c000f04:	ca03      	ldmia	r2!, {r0, r1}
 c000f06:	42a2      	cmp	r2, r4
 c000f08:	6018      	str	r0, [r3, #0]
 c000f0a:	6059      	str	r1, [r3, #4]
 c000f0c:	4615      	mov	r5, r2
 c000f0e:	f103 0308 	add.w	r3, r3, #8
 c000f12:	d1f6      	bne.n	c000f02 <__acle_se_SECURE_LinearHMAC+0x36>
  __ASM volatile ("cpsie i" : : : "memory");
 c000f14:	b662      	cpsie	i

    __enable_irq();
}
 c000f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c000f1a:	4670      	mov	r0, lr
 c000f1c:	4671      	mov	r1, lr
 c000f1e:	4672      	mov	r2, lr
 c000f20:	4673      	mov	r3, lr
 c000f22:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000f26:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000f2a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000f2e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000f32:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000f36:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000f3a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000f3e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000f42:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000f46:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000f4a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000f4e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000f52:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000f5e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000f62:	f38e 8c00 	msr	CPSR_fs, lr
 c000f66:	b410      	push	{r4}
 c000f68:	eef1 ca10 	vmrs	ip, fpscr
 c000f6c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000f70:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000f74:	ea0c 0c04 	and.w	ip, ip, r4
 c000f78:	eee1 ca10 	vmsr	fpscr, ip
 c000f7c:	bc10      	pop	{r4}
 c000f7e:	46f4      	mov	ip, lr
 c000f80:	4774      	bxns	lr
 c000f82:	bf00      	nop
 c000f84:	0c00b314 	.word	0x0c00b314
 c000f88:	300014a4 	.word	0x300014a4
 c000f8c:	30000000 	.word	0x30000000

0c000f90 <__acle_se_SECURE_ShuffledHMAC>:


__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000f94:	4605      	mov	r5, r0
 c000f96:	2800      	cmp	r0, #0
 c000f98:	d049      	beq.n	c00102e <__acle_se_SECURE_ShuffledHMAC+0x9e>
 c000f9a:	291f      	cmp	r1, #31
 c000f9c:	d947      	bls.n	c00102e <__acle_se_SECURE_ShuffledHMAC+0x9e>
 c000f9e:	4e3f      	ldr	r6, [pc, #252]	@ (c00109c <__acle_se_SECURE_ShuffledHMAC+0x10c>)

	    static int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c000fa0:	2400      	movs	r4, #0
	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000fa2:	4633      	mov	r3, r6
 c000fa4:	46b0      	mov	r8, r6
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c000fa6:	f843 4b04 	str.w	r4, [r3], #4
 c000faa:	3401      	adds	r4, #1
 c000fac:	2c80      	cmp	r4, #128	@ 0x80
 c000fae:	d1fa      	bne.n	c000fa6 <__acle_se_SECURE_ShuffledHMAC+0x16>
	    // Simple shuffle without srand for now


	      srand(42);
 c000fb0:	202a      	movs	r0, #42	@ 0x2a
 c000fb2:	f008 fdbb 	bl	c009b2c <srand>

	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fb6:	4f3a      	ldr	r7, [pc, #232]	@ (c0010a0 <__acle_se_SECURE_ShuffledHMAC+0x110>)
	          int j = rand() % (i + 1);
 c000fb8:	f008 fde6 	bl	c009b88 <rand>
 c000fbc:	fb90 f3f4 	sdiv	r3, r0, r4
 c000fc0:	fb03 0014 	mls	r0, r3, r4, r0
	          int tmp = indices[i];
 c000fc4:	f857 3d04 	ldr.w	r3, [r7, #-4]!
	          indices[i] = indices[j];
 c000fc8:	f858 2020 	ldr.w	r2, [r8, r0, lsl #2]
	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fcc:	3c01      	subs	r4, #1
 c000fce:	2c01      	cmp	r4, #1
	          indices[i] = indices[j];
 c000fd0:	603a      	str	r2, [r7, #0]
	          indices[j] = tmp;
 c000fd2:	f848 3020 	str.w	r3, [r8, r0, lsl #2]
	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fd6:	d1ef      	bne.n	c000fb8 <__acle_se_SECURE_ShuffledHMAC+0x28>
	      }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c000fd8:	220e      	movs	r2, #14
 c000fda:	4932      	ldr	r1, [pc, #200]	@ (c0010a4 <__acle_se_SECURE_ShuffledHMAC+0x114>)
 c000fdc:	4832      	ldr	r0, [pc, #200]	@ (c0010a8 <__acle_se_SECURE_ShuffledHMAC+0x118>)
 c000fde:	f7ff fd26 	bl	c000a2e <hmac_sha256_initialize>
	    for (int i = 0; i < BLOCKS; i++) {
 c000fe2:	2400      	movs	r4, #0
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c000fe4:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ c0010ac <__acle_se_SECURE_ShuffledHMAC+0x11c>
	        __disable_irq();
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c000fe8:	4f2f      	ldr	r7, [pc, #188]	@ (c0010a8 <__acle_se_SECURE_ShuffledHMAC+0x118>)
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c000fea:	f856 3b04 	ldr.w	r3, [r6], #4
 c000fee:	f8d8 1000 	ldr.w	r1, [r8]
 c000ff2:	eb01 3103 	add.w	r1, r1, r3, lsl #12
  __ASM volatile ("cpsid i" : : : "memory");
 c000ff6:	b672      	cpsid	i
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c000ff8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 c000ffc:	4638      	mov	r0, r7
 c000ffe:	f7ff fd5f 	bl	c000ac0 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c001002:	b662      	cpsie	i
	    for (int i = 0; i < BLOCKS; i++) {
 c001004:	3401      	adds	r4, #1
 c001006:	2c80      	cmp	r4, #128	@ 0x80
 c001008:	d1ef      	bne.n	c000fea <__acle_se_SECURE_ShuffledHMAC+0x5a>
	        __enable_irq();
	    }
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c00100a:	2200      	movs	r2, #0
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c00100c:	4c26      	ldr	r4, [pc, #152]	@ (c0010a8 <__acle_se_SECURE_ShuffledHMAC+0x118>)
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c00100e:	4611      	mov	r1, r2
 c001010:	4825      	ldr	r0, [pc, #148]	@ (c0010a8 <__acle_se_SECURE_ShuffledHMAC+0x118>)
 c001012:	f7ff fd58 	bl	c000ac6 <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001016:	462b      	mov	r3, r5
 c001018:	f104 0520 	add.w	r5, r4, #32
 c00101c:	4622      	mov	r2, r4
 c00101e:	ca03      	ldmia	r2!, {r0, r1}
 c001020:	42aa      	cmp	r2, r5
 c001022:	6018      	str	r0, [r3, #0]
 c001024:	6059      	str	r1, [r3, #4]
 c001026:	4614      	mov	r4, r2
 c001028:	f103 0308 	add.w	r3, r3, #8
 c00102c:	d1f6      	bne.n	c00101c <__acle_se_SECURE_ShuffledHMAC+0x8c>



}
 c00102e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001032:	4670      	mov	r0, lr
 c001034:	4671      	mov	r1, lr
 c001036:	4672      	mov	r2, lr
 c001038:	4673      	mov	r3, lr
 c00103a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00103e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001042:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001046:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00104a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00104e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001052:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001056:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00105a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00105e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001062:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001066:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00106a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00106e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001072:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001076:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00107a:	f38e 8c00 	msr	CPSR_fs, lr
 c00107e:	b410      	push	{r4}
 c001080:	eef1 ca10 	vmrs	ip, fpscr
 c001084:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001088:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00108c:	ea0c 0c04 	and.w	ip, ip, r4
 c001090:	eee1 ca10 	vmsr	fpscr, ip
 c001094:	bc10      	pop	{r4}
 c001096:	46f4      	mov	ip, lr
 c001098:	4774      	bxns	lr
 c00109a:	bf00      	nop
 c00109c:	300012a4 	.word	0x300012a4
 c0010a0:	300014a4 	.word	0x300014a4
 c0010a4:	0c00b314 	.word	0x0c00b314
 c0010a8:	300014a4 	.word	0x300014a4
 c0010ac:	30000000 	.word	0x30000000

0c0010b0 <__acle_se_SECURE_ShuffledHMAC_secure>:

// ---- Non-secure callable: secure shuffle + HMAC over blocks
__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC_secure(uint8_t *out_digest, size_t out_len,
                                const uint8_t *challenge, size_t challenge_len)
{
 c0010b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0010b4:	4615      	mov	r5, r2
 c0010b6:	461f      	mov	r7, r3

    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010b8:	4604      	mov	r4, r0
{
 c0010ba:	b0c5      	sub	sp, #276	@ 0x114
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010bc:	2800      	cmp	r0, #0
 c0010be:	f000 8097 	beq.w	c0011f0 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>
 c0010c2:	291f      	cmp	r1, #31
 c0010c4:	f240 8094 	bls.w	c0011f0 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>
 c0010c8:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1d0>

    // 1) indices = 0..BLOCKS-1
    static int indices[BLOCKS];
    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0010cc:	2300      	movs	r3, #0
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010ce:	4642      	mov	r2, r8
 c0010d0:	46c2      	mov	sl, r8
    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0010d2:	f842 3b04 	str.w	r3, [r2], #4
 c0010d6:	3301      	adds	r3, #1
 c0010d8:	2b80      	cmp	r3, #128	@ 0x80
 c0010da:	d1fa      	bne.n	c0010d2 <__acle_se_SECURE_ShuffledHMAC_secure+0x22>
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c0010dc:	220e      	movs	r2, #14
 c0010de:	4964      	ldr	r1, [pc, #400]	@ (c001270 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c0>)
 c0010e0:	4864      	ldr	r0, [pc, #400]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c0010e2:	f7ff fca4 	bl	c000a2e <hmac_sha256_initialize>
    if (challenge && clen) {
 c0010e6:	4e63      	ldr	r6, [pc, #396]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c0010e8:	2d00      	cmp	r5, #0
 c0010ea:	f000 80b8 	beq.w	c00125e <__acle_se_SECURE_ShuffledHMAC_secure+0x1ae>
 c0010ee:	2f00      	cmp	r7, #0
 c0010f0:	f000 80b5 	beq.w	c00125e <__acle_se_SECURE_ShuffledHMAC_secure+0x1ae>
        hmac_sha256_update(&hmac, challenge, clen);
 c0010f4:	463a      	mov	r2, r7
 c0010f6:	4629      	mov	r1, r5
 c0010f8:	4630      	mov	r0, r6
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c0010fa:	f7ff fce1 	bl	c000ac0 <hmac_sha256_update>
    hmac_sha256_finalize(&hmac, NULL, 0);
 c0010fe:	2200      	movs	r2, #0
    memcpy(key16, hmac.digest, 16);
 c001100:	ad03      	add	r5, sp, #12
    hmac_sha256_finalize(&hmac, NULL, 0);
 c001102:	4611      	mov	r1, r2
 c001104:	485b      	ldr	r0, [pc, #364]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c001106:	f7ff fcde 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(key16, hmac.digest, 16);
 c00110a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 c00110e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    memcpy(iv16,  hmac.digest + 16, 16);
 c001112:	4b59      	ldr	r3, [pc, #356]	@ (c001278 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c8>)
 c001114:	ae07      	add	r6, sp, #28
 c001116:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 c001118:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c00111c:	4629      	mov	r1, r5
    memset(p->buf, 0, sizeof(p->buf));
 c00111e:	2510      	movs	r5, #16
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c001120:	4632      	mov	r2, r6
 c001122:	a80f      	add	r0, sp, #60	@ 0x3c
    memset(p->buf, 0, sizeof(p->buf));
 c001124:	ae3f      	add	r6, sp, #252	@ 0xfc
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c001126:	f7ff fa36 	bl	c000596 <AES_init_ctx_iv>
    memset(p->buf, 0, sizeof(p->buf));
 c00112a:	462a      	mov	r2, r5
 c00112c:	2100      	movs	r1, #0
 c00112e:	4630      	mov	r0, r6
 c001130:	f008 ff72 	bl	c00a018 <memset>
    const uint32_t lim = 0xFFFFFFFFu - (0xFFFFFFFFu % (uint32_t)n);
 c001134:	f04f 3bff 	mov.w	fp, #4294967295
    p->idx = 16; // force refill on first use
 c001138:	9543      	str	r5, [sp, #268]	@ 0x10c
 c00113a:	2580      	movs	r5, #128	@ 0x80
 c00113c:	f8df 9144 	ldr.w	r9, [pc, #324]	@ c001284 <__acle_se_SECURE_ShuffledHMAC_secure+0x1d4>
    uint8_t zero[16] = {0};
 c001140:	af0b      	add	r7, sp, #44	@ 0x2c
    const uint32_t lim = 0xFFFFFFFFu - (0xFFFFFFFFu % (uint32_t)n);
 c001142:	fbbb f3f5 	udiv	r3, fp, r5
 c001146:	436b      	muls	r3, r5
 c001148:	9301      	str	r3, [sp, #4]
    if (p->idx > 12) {           // not enough bytes left  refill
 c00114a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 c00114c:	2b0c      	cmp	r3, #12
 c00114e:	dd0f      	ble.n	c001170 <__acle_se_SECURE_ShuffledHMAC_secure+0xc0>
    uint8_t zero[16] = {0};
 c001150:	2210      	movs	r2, #16
 c001152:	2100      	movs	r1, #0
 c001154:	4638      	mov	r0, r7
 c001156:	f008 ff5f 	bl	c00a018 <memset>
    memcpy(p->buf, zero, 16);
 c00115a:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 c00115e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    AES_CTR_xcrypt_buffer(&p->ctx, p->buf, 16); // p->ctx.Iv auto-increments
 c001162:	2210      	movs	r2, #16
 c001164:	4631      	mov	r1, r6
 c001166:	a80f      	add	r0, sp, #60	@ 0x3c
 c001168:	f7ff fa9e 	bl	c0006a8 <AES_CTR_xcrypt_buffer>
    p->idx = 0;
 c00116c:	2300      	movs	r3, #0
 c00116e:	9343      	str	r3, [sp, #268]	@ 0x10c
    memcpy(&v, &p->buf[p->idx], 4);
 c001170:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 c001172:	f502 7388 	add.w	r3, r2, #272	@ 0x110
 c001176:	446b      	add	r3, sp
    p->idx += 4;
 c001178:	3204      	adds	r2, #4
    memcpy(&v, &p->buf[p->idx], 4);
 c00117a:	f853 3c14 	ldr.w	r3, [r3, #-20]
    p->idx += 4;
 c00117e:	9243      	str	r2, [sp, #268]	@ 0x10c
        if (r < lim) return (int)(r % (uint32_t)n);
 c001180:	9a01      	ldr	r2, [sp, #4]
 c001182:	429a      	cmp	r2, r3
 c001184:	d9e1      	bls.n	c00114a <__acle_se_SECURE_ShuffledHMAC_secure+0x9a>
 c001186:	fbb3 f1f5 	udiv	r1, r3, r5
 c00118a:	fb05 3311 	mls	r3, r5, r1, r3
        int tmp = arr[i]; arr[i] = arr[j]; arr[j] = tmp;
 c00118e:	f859 2d04 	ldr.w	r2, [r9, #-4]!
 c001192:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
    for (int i = n - 1; i > 0; i--) {
 c001196:	3d01      	subs	r5, #1
 c001198:	2d01      	cmp	r5, #1
        int tmp = arr[i]; arr[i] = arr[j]; arr[j] = tmp;
 c00119a:	f8c9 1000 	str.w	r1, [r9]
 c00119e:	f84a 2023 	str.w	r2, [sl, r3, lsl #2]
    for (int i = n - 1; i > 0; i--) {
 c0011a2:	d1ce      	bne.n	c001142 <__acle_se_SECURE_ShuffledHMAC_secure+0x92>

    // 3) secure shuffle
    shuffle_secure_aes_ctr(indices, BLOCKS, key16, iv16);

    // 4) HMAC over shuffled blocks
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c0011a4:	220e      	movs	r2, #14
 c0011a6:	4932      	ldr	r1, [pc, #200]	@ (c001270 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c0>)
 c0011a8:	4832      	ldr	r0, [pc, #200]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c0011aa:	f7ff fc40 	bl	c000a2e <hmac_sha256_initialize>
    uint8_t copy[BLOCK_SIZE];
    for (int i = 0; i < BLOCKS; i++) {
 c0011ae:	2500      	movs	r5, #0
        const uint8_t *blk = &real_memory[(size_t)indices[i] * BLOCK_SIZE];
 c0011b0:	4f32      	ldr	r7, [pc, #200]	@ (c00127c <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
//        __disable_irq();
//        memcpy(copy, blk, BLOCK_SIZE);
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c0011b2:	4e30      	ldr	r6, [pc, #192]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
        const uint8_t *blk = &real_memory[(size_t)indices[i] * BLOCK_SIZE];
 c0011b4:	f858 1b04 	ldr.w	r1, [r8], #4
 c0011b8:	683b      	ldr	r3, [r7, #0]
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c0011ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 c0011be:	4630      	mov	r0, r6
 c0011c0:	eb03 3101 	add.w	r1, r3, r1, lsl #12
    for (int i = 0; i < BLOCKS; i++) {
 c0011c4:	3501      	adds	r5, #1
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c0011c6:	f7ff fc7b 	bl	c000ac0 <hmac_sha256_update>
    for (int i = 0; i < BLOCKS; i++) {
 c0011ca:	2d80      	cmp	r5, #128	@ 0x80
 c0011cc:	d1f2      	bne.n	c0011b4 <__acle_se_SECURE_ShuffledHMAC_secure+0x104>
//        __enable_irq();
//        hmac_sha256_update(&hmac, copy, BLOCK_SIZE);
    }
    hmac_sha256_finalize(&hmac, NULL, 0);
 c0011ce:	2200      	movs	r2, #0
 c0011d0:	4828      	ldr	r0, [pc, #160]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c0011d2:	4611      	mov	r1, r2
 c0011d4:	f7ff fc77 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(out_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c0011d8:	4a26      	ldr	r2, [pc, #152]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
 c0011da:	f102 0520 	add.w	r5, r2, #32
 c0011de:	4613      	mov	r3, r2
 c0011e0:	cb03      	ldmia	r3!, {r0, r1}
 c0011e2:	42ab      	cmp	r3, r5
 c0011e4:	6020      	str	r0, [r4, #0]
 c0011e6:	6061      	str	r1, [r4, #4]
 c0011e8:	461a      	mov	r2, r3
 c0011ea:	f104 0408 	add.w	r4, r4, #8
 c0011ee:	d1f6      	bne.n	c0011de <__acle_se_SECURE_ShuffledHMAC_secure+0x12e>
}
 c0011f0:	b045      	add	sp, #276	@ 0x114
 c0011f2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0011f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0011fa:	4670      	mov	r0, lr
 c0011fc:	4671      	mov	r1, lr
 c0011fe:	4672      	mov	r2, lr
 c001200:	4673      	mov	r3, lr
 c001202:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001206:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00120a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00120e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001212:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001216:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00121a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00121e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001222:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001226:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00122a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00122e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001232:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00123a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00123e:	f38e 8c00 	msr	CPSR_fs, lr
 c001242:	b410      	push	{r4}
 c001244:	eef1 ca10 	vmrs	ip, fpscr
 c001248:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00124c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001250:	ea0c 0c04 	and.w	ip, ip, r4
 c001254:	eee1 ca10 	vmsr	fpscr, ip
 c001258:	bc10      	pop	{r4}
 c00125a:	46f4      	mov	ip, lr
 c00125c:	4774      	bxns	lr
        uint32_t tick = (uint32_t)SysTick->VAL;
 c00125e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 c001262:	699b      	ldr	r3, [r3, #24]
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c001264:	2204      	movs	r2, #4
 c001266:	4803      	ldr	r0, [pc, #12]	@ (c001274 <__acle_se_SECURE_ShuffledHMAC_secure+0x1c4>)
        uint32_t tick = (uint32_t)SysTick->VAL;
 c001268:	930f      	str	r3, [sp, #60]	@ 0x3c
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c00126a:	a90f      	add	r1, sp, #60	@ 0x3c
 c00126c:	e745      	b.n	c0010fa <__acle_se_SECURE_ShuffledHMAC_secure+0x4a>
 c00126e:	bf00      	nop
 c001270:	0c00b314 	.word	0x0c00b314
 c001274:	300014a4 	.word	0x300014a4
 c001278:	300014b4 	.word	0x300014b4
 c00127c:	30000000 	.word	0x30000000
 c001280:	300010a4 	.word	0x300010a4
 c001284:	300012a4 	.word	0x300012a4

0c001288 <__acle_se_SECURE_SMARM>:


__attribute__((cmse_nonsecure_entry))
void SECURE_SMARM(uint8_t *output_digest, size_t maxlen)
{
 c001288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c00128c:	4604      	mov	r4, r0
{
 c00128e:	f5ad 1d00 	sub.w	sp, sp, #2097152	@ 0x200000
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c001292:	2800      	cmp	r0, #0
 c001294:	d048      	beq.n	c001328 <__acle_se_SECURE_SMARM+0xa0>
 c001296:	291f      	cmp	r1, #31
 c001298:	d946      	bls.n	c001328 <__acle_se_SECURE_SMARM+0xa0>

    srand(42);  // Use fixed seed or hardware-derived one like SysTick->VAL
 c00129a:	202a      	movs	r0, #42	@ 0x2a
 c00129c:	f008 fc46 	bl	c009b2c <srand>
 c0012a0:	f44f 2500 	mov.w	r5, #524288	@ 0x80000
 c0012a4:	f50d 1600 	add.w	r6, sp, #2097152	@ 0x200000

	// ben shuffle_aes_ctr  main.c -> shuffle.c

	for (int i = TOTAL_SIZE - 1; i > 0; i--) {

	int j = rand() % (i + 1);
 c0012a8:	f008 fc6e 	bl	c009b88 <rand>
 c0012ac:	fb90 f3f5 	sdiv	r3, r0, r5
 c0012b0:	fb03 0015 	mls	r0, r3, r5, r0

	int tmp = indices[i];
 c0012b4:	f856 3d04 	ldr.w	r3, [r6, #-4]!

	indices[i] = indices[j];
 c0012b8:	f85d 2020 	ldr.w	r2, [sp, r0, lsl #2]
	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c0012bc:	3d01      	subs	r5, #1
 c0012be:	2d01      	cmp	r5, #1
	indices[i] = indices[j];
 c0012c0:	6032      	str	r2, [r6, #0]

	indices[j] = tmp;
 c0012c2:	f84d 3020 	str.w	r3, [sp, r0, lsl #2]
	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c0012c6:	d1ef      	bne.n	c0012a8 <__acle_se_SECURE_SMARM+0x20>

	}

	hmac_sha256_initialize(&hmac, key, strlen((const char )key));
 c0012c8:	4d33      	ldr	r5, [pc, #204]	@ (c001398 <__acle_se_SECURE_SMARM+0x110>)

	for (int i = 0; i < BLOCKS; i++) {
 c0012ca:	2600      	movs	r6, #0
	hmac_sha256_initialize(&hmac, key, strlen((const char )key));
 c0012cc:	b2e8      	uxtb	r0, r5
 c0012ce:	f008 f842 	bl	c009356 <strlen>
 c0012d2:	4629      	mov	r1, r5
 c0012d4:	4602      	mov	r2, r0
 c0012d6:	4831      	ldr	r0, [pc, #196]	@ (c00139c <__acle_se_SECURE_SMARM+0x114>)
 c0012d8:	f7ff fba9 	bl	c000a2e <hmac_sha256_initialize>
	for (int i = 0; i < BLOCKS; i++) {
 c0012dc:	466d      	mov	r5, sp

	const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0012de:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ c0013a0 <__acle_se_SECURE_SMARM+0x118>

		__disable_irq();
		hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0012e2:	4f2e      	ldr	r7, [pc, #184]	@ (c00139c <__acle_se_SECURE_SMARM+0x114>)
	const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0012e4:	f855 3b04 	ldr.w	r3, [r5], #4
 c0012e8:	f8d8 1000 	ldr.w	r1, [r8]
 c0012ec:	eb01 3103 	add.w	r1, r1, r3, lsl #12
  __ASM volatile ("cpsid i" : : : "memory");
 c0012f0:	b672      	cpsid	i
		hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0012f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 c0012f6:	4638      	mov	r0, r7
 c0012f8:	f7ff fbe2 	bl	c000ac0 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c0012fc:	b662      	cpsie	i
	for (int i = 0; i < BLOCKS; i++) {
 c0012fe:	3601      	adds	r6, #1
 c001300:	2e80      	cmp	r6, #128	@ 0x80
 c001302:	d1ef      	bne.n	c0012e4 <__acle_se_SECURE_SMARM+0x5c>
		__enable_irq();

	}

	hmac_sha256_finalize(&hmac, NULL, 0);
 c001304:	2200      	movs	r2, #0

	memcpy(output_digest,hmac.digest, SHA256_DIGEST_SIZE);
 c001306:	4d25      	ldr	r5, [pc, #148]	@ (c00139c <__acle_se_SECURE_SMARM+0x114>)
	hmac_sha256_finalize(&hmac, NULL, 0);
 c001308:	4611      	mov	r1, r2
 c00130a:	4824      	ldr	r0, [pc, #144]	@ (c00139c <__acle_se_SECURE_SMARM+0x114>)
 c00130c:	f7ff fbdb 	bl	c000ac6 <hmac_sha256_finalize>
	memcpy(output_digest,hmac.digest, SHA256_DIGEST_SIZE);
 c001310:	4623      	mov	r3, r4
 c001312:	f105 0420 	add.w	r4, r5, #32
 c001316:	462a      	mov	r2, r5
 c001318:	ca03      	ldmia	r2!, {r0, r1}
 c00131a:	42a2      	cmp	r2, r4
 c00131c:	6018      	str	r0, [r3, #0]
 c00131e:	6059      	str	r1, [r3, #4]
 c001320:	4615      	mov	r5, r2
 c001322:	f103 0308 	add.w	r3, r3, #8
 c001326:	d1f6      	bne.n	c001316 <__acle_se_SECURE_SMARM+0x8e>
}
 c001328:	f50d 1d00 	add.w	sp, sp, #2097152	@ 0x200000
 c00132c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001334:	4670      	mov	r0, lr
 c001336:	4671      	mov	r1, lr
 c001338:	4672      	mov	r2, lr
 c00133a:	4673      	mov	r3, lr
 c00133c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001340:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001344:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001348:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00134c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001350:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001354:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001358:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00135c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001360:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001364:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001368:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00136c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001370:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001374:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001378:	f38e 8c00 	msr	CPSR_fs, lr
 c00137c:	b410      	push	{r4}
 c00137e:	eef1 ca10 	vmrs	ip, fpscr
 c001382:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001386:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00138a:	ea0c 0c04 	and.w	ip, ip, r4
 c00138e:	eee1 ca10 	vmsr	fpscr, ip
 c001392:	bc10      	pop	{r4}
 c001394:	46f4      	mov	ip, lr
 c001396:	4774      	bxns	lr
 c001398:	0c00b314 	.word	0x0c00b314
 c00139c:	300014a4 	.word	0x300014a4
 c0013a0:	30000000 	.word	0x30000000

0c0013a4 <__acle_se_SECURE_TEST>:



__attribute__((cmse_nonsecure_entry))
void SECURE_TEST(uint8_t *output_digest, size_t maxlen)
{
 c0013a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0013a8:	4605      	mov	r5, r0
{
 c0013aa:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0013ae:	2800      	cmp	r0, #0
 c0013b0:	d046      	beq.n	c001440 <__acle_se_SECURE_TEST+0x9c>
 c0013b2:	291f      	cmp	r1, #31
 c0013b4:	d944      	bls.n	c001440 <__acle_se_SECURE_TEST+0x9c>
 c0013b6:	466e      	mov	r6, sp
	        real_memory[i] = i & 0xFF;
	    }

	    // 1. Initialize indices
	    int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0013b8:	2400      	movs	r4, #0
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0013ba:	4633      	mov	r3, r6
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0013bc:	f843 4b04 	str.w	r4, [r3], #4
 c0013c0:	3401      	adds	r4, #1
 c0013c2:	2c80      	cmp	r4, #128	@ 0x80
 c0013c4:	d1fa      	bne.n	c0013bc <__acle_se_SECURE_TEST+0x18>

	    srand(42);
 c0013c6:	202a      	movs	r0, #42	@ 0x2a
 c0013c8:	f008 fbb0 	bl	c009b2c <srand>

	    // 2. Shuffle indices
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c0013cc:	af80      	add	r7, sp, #512	@ 0x200
	        int j = rand() % (i + 1);
 c0013ce:	f008 fbdb 	bl	c009b88 <rand>
 c0013d2:	fb90 f3f4 	sdiv	r3, r0, r4
 c0013d6:	fb03 0014 	mls	r0, r3, r4, r0
	        int tmp = indices[i];
 c0013da:	f857 3d04 	ldr.w	r3, [r7, #-4]!
	        indices[i] = indices[j];
 c0013de:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c0013e2:	3c01      	subs	r4, #1
 c0013e4:	2c01      	cmp	r4, #1
	        indices[i] = indices[j];
 c0013e6:	603a      	str	r2, [r7, #0]
	        indices[j] = tmp;
 c0013e8:	f846 3020 	str.w	r3, [r6, r0, lsl #2]
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c0013ec:	d1ef      	bne.n	c0013ce <__acle_se_SECURE_TEST+0x2a>
	    }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c0013ee:	220e      	movs	r2, #14
 c0013f0:	492f      	ldr	r1, [pc, #188]	@ (c0014b0 <__acle_se_SECURE_TEST+0x10c>)
 c0013f2:	4830      	ldr	r0, [pc, #192]	@ (c0014b4 <__acle_se_SECURE_TEST+0x110>)
 c0013f4:	f7ff fb1b 	bl	c000a2e <hmac_sha256_initialize>

	    for (int i = 0; i < BLOCKS; i++) {
 c0013f8:	2400      	movs	r4, #0
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0013fa:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ c0014b8 <__acle_se_SECURE_TEST+0x114>
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0013fe:	4f2d      	ldr	r7, [pc, #180]	@ (c0014b4 <__acle_se_SECURE_TEST+0x110>)
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c001400:	f856 1b04 	ldr.w	r1, [r6], #4
 c001404:	f8d8 3000 	ldr.w	r3, [r8]
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c001408:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 c00140c:	4638      	mov	r0, r7
 c00140e:	eb03 3101 	add.w	r1, r3, r1, lsl #12
	    for (int i = 0; i < BLOCKS; i++) {
 c001412:	3401      	adds	r4, #1
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c001414:	f7ff fb54 	bl	c000ac0 <hmac_sha256_update>
	    for (int i = 0; i < BLOCKS; i++) {
 c001418:	2c80      	cmp	r4, #128	@ 0x80
 c00141a:	d1f1      	bne.n	c001400 <__acle_se_SECURE_TEST+0x5c>
	    }

	    hmac_sha256_finalize(&hmac, NULL, 0);
 c00141c:	2200      	movs	r2, #0
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c00141e:	4c25      	ldr	r4, [pc, #148]	@ (c0014b4 <__acle_se_SECURE_TEST+0x110>)
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c001420:	4611      	mov	r1, r2
 c001422:	4824      	ldr	r0, [pc, #144]	@ (c0014b4 <__acle_se_SECURE_TEST+0x110>)
 c001424:	f7ff fb4f 	bl	c000ac6 <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001428:	462b      	mov	r3, r5
 c00142a:	f104 0520 	add.w	r5, r4, #32
 c00142e:	4622      	mov	r2, r4
 c001430:	ca03      	ldmia	r2!, {r0, r1}
 c001432:	42aa      	cmp	r2, r5
 c001434:	6018      	str	r0, [r3, #0]
 c001436:	6059      	str	r1, [r3, #4]
 c001438:	4614      	mov	r4, r2
 c00143a:	f103 0308 	add.w	r3, r3, #8
 c00143e:	d1f6      	bne.n	c00142e <__acle_se_SECURE_TEST+0x8a>
}
 c001440:	f50d 7d00 	add.w	sp, sp, #512	@ 0x200
 c001444:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001448:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c00144c:	4670      	mov	r0, lr
 c00144e:	4671      	mov	r1, lr
 c001450:	4672      	mov	r2, lr
 c001452:	4673      	mov	r3, lr
 c001454:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001458:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00145c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001460:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001464:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001468:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00146c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001470:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001474:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001478:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00147c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001480:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001484:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00148c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001490:	f38e 8c00 	msr	CPSR_fs, lr
 c001494:	b410      	push	{r4}
 c001496:	eef1 ca10 	vmrs	ip, fpscr
 c00149a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00149e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0014a2:	ea0c 0c04 	and.w	ip, ip, r4
 c0014a6:	eee1 ca10 	vmsr	fpscr, ip
 c0014aa:	bc10      	pop	{r4}
 c0014ac:	46f4      	mov	ip, lr
 c0014ae:	4774      	bxns	lr
 c0014b0:	0c00b314 	.word	0x0c00b314
 c0014b4:	300014a4 	.word	0x300014a4
 c0014b8:	30000000 	.word	0x30000000

0c0014bc <__acle_se_Secure_FlashTest>:
//
//}

__attribute__((cmse_nonsecure_entry))
void Secure_FlashTest(void)
{
 c0014bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c0014c0:	b08d      	sub	sp, #52	@ 0x34
	 	HAL_StatusTypeDef status;
	    FLASH_EraseInitTypeDef EraseInitStruct = {0};
 c0014c2:	2210      	movs	r2, #16
 c0014c4:	2100      	movs	r1, #0
 c0014c6:	a802      	add	r0, sp, #8
 c0014c8:	f008 fda6 	bl	c00a018 <memset>
	    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c0014cc:	2218      	movs	r2, #24
 c0014ce:	2100      	movs	r1, #0
 c0014d0:	eb0d 0002 	add.w	r0, sp, r2
 c0014d4:	f008 fda0 	bl	c00a018 <memset>
	    uint32_t PageError = 0;
 c0014d8:	2300      	movs	r3, #0

	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");

	    // ========== Step 1: Get Current BB Attributes ==========
	    flash_bb_attr.Bank = FLASH_TEST_BANK;
	    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c0014da:	2402      	movs	r4, #2
 c0014dc:	2601      	movs	r6, #1
	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");
 c0014de:	487a      	ldr	r0, [pc, #488]	@ (c0016c8 <__acle_se_Secure_FlashTest+0x20c>)
	    uint32_t PageError = 0;
 c0014e0:	9301      	str	r3, [sp, #4]
	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");
 c0014e2:	f008 fcb9 	bl	c009e58 <puts>

	    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c0014e6:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c0014e8:	e9cd 4606 	strd	r4, r6, [sp, #24]
	    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c0014ec:	f002 fd08 	bl	c003f00 <HAL_FLASHEx_GetConfigBBAttributes>

	    uint32_t attr_index = FLASH_TEST_PAGE / 32;  // 120/32 = 3
	    uint32_t attr_bit = FLASH_TEST_PAGE % 32;    // 120%32 = 24

	    saved_attr = flash_bb_attr.BBAttributes_array[attr_index];
 c0014f0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
	    uint32_t page_is_secure = (saved_attr >> attr_bit) & 0x1;

	    printf("[Secure] Page %d current: %s\r\n",
 c0014f2:	4b76      	ldr	r3, [pc, #472]	@ (c0016cc <__acle_se_Secure_FlashTest+0x210>)
 c0014f4:	f017 7f80 	tst.w	r7, #16777216	@ 0x1000000
 c0014f8:	f04f 0178 	mov.w	r1, #120	@ 0x78
 c0014fc:	4a74      	ldr	r2, [pc, #464]	@ (c0016d0 <__acle_se_Secure_FlashTest+0x214>)
 c0014fe:	4875      	ldr	r0, [pc, #468]	@ (c0016d4 <__acle_se_Secure_FlashTest+0x218>)
 c001500:	bf18      	it	ne
 c001502:	461a      	movne	r2, r3
 c001504:	f008 fc40 	bl	c009d88 <iprintf>
	           FLASH_TEST_PAGE,
	           page_is_secure ? "SECURE" : "NON-SECURE");

	    // ========== Step 2: Promote Page to SECURE ==========
	    printf("[Secure] Promoting to SECURE...\r\n");
 c001508:	4873      	ldr	r0, [pc, #460]	@ (c0016d8 <__acle_se_Secure_FlashTest+0x21c>)
 c00150a:	f008 fca5 	bl	c009e58 <puts>

	    // Set bit to make page Secure
	    flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c00150e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c

	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c001510:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c001516:	930b      	str	r3, [sp, #44]	@ 0x2c
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c001518:	f002 fcc8 	bl	c003eac <HAL_FLASHEx_ConfigBBAttributes>
	    if (status != HAL_OK)
 c00151c:	4601      	mov	r1, r0
 c00151e:	b3c8      	cbz	r0, c001594 <__acle_se_Secure_FlashTest+0xd8>
	    {
	        printf("[Secure]  Promote FAILED: %d\r\n", status);
 c001520:	486e      	ldr	r0, [pc, #440]	@ (c0016dc <__acle_se_Secure_FlashTest+0x220>)
 c001522:	f008 fc31 	bl	c009d88 <iprintf>
	    // ========== Step 10: Invalidate Caches ==========
	    __DSB();
	    __ISB();

	    printf("[Secure]  Flash Test Complete!\r\n");
}
 c001526:	b00d      	add	sp, #52	@ 0x34
 c001528:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00152c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c001530:	4670      	mov	r0, lr
 c001532:	4671      	mov	r1, lr
 c001534:	4672      	mov	r2, lr
 c001536:	4673      	mov	r3, lr
 c001538:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00153c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001540:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001544:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001548:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00154c:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001550:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001554:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001558:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00155c:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001560:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001564:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001568:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00156c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001570:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001574:	f38e 8c00 	msr	CPSR_fs, lr
 c001578:	b410      	push	{r4}
 c00157a:	eef1 ca10 	vmrs	ip, fpscr
 c00157e:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001582:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001586:	ea0c 0c04 	and.w	ip, ip, r4
 c00158a:	eee1 ca10 	vmsr	fpscr, ip
 c00158e:	bc10      	pop	{r4}
 c001590:	46f4      	mov	ip, lr
 c001592:	4774      	bxns	lr
	    printf("[Secure]  Promoted to SECURE\r\n");
 c001594:	4852      	ldr	r0, [pc, #328]	@ (c0016e0 <__acle_se_Secure_FlashTest+0x224>)
 c001596:	f008 fc5f 	bl	c009e58 <puts>
	    status = HAL_FLASH_Unlock();
 c00159a:	f002 f995 	bl	c0038c8 <HAL_FLASH_Unlock>
	    if (status != HAL_OK)
 c00159e:	4601      	mov	r1, r0
 c0015a0:	b1d0      	cbz	r0, c0015d8 <__acle_se_Secure_FlashTest+0x11c>
	        printf("[Secure]  Unlock FAILED: %d\r\n", status);
 c0015a2:	4850      	ldr	r0, [pc, #320]	@ (c0016e4 <__acle_se_Secure_FlashTest+0x228>)
 c0015a4:	f008 fbf0 	bl	c009d88 <iprintf>
	    printf("[Secure] Restoring attributes...\r\n");
 c0015a8:	484f      	ldr	r0, [pc, #316]	@ (c0016e8 <__acle_se_Secure_FlashTest+0x22c>)
 c0015aa:	f008 fc55 	bl	c009e58 <puts>
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c0015ae:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributes_array[attr_index] = saved_attr;
 c0015b0:	970b      	str	r7, [sp, #44]	@ 0x2c
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c0015b2:	f002 fc7b 	bl	c003eac <HAL_FLASHEx_ConfigBBAttributes>
	    if (status != HAL_OK)
 c0015b6:	4601      	mov	r1, r0
 c0015b8:	2800      	cmp	r0, #0
 c0015ba:	d07e      	beq.n	c0016ba <__acle_se_Secure_FlashTest+0x1fe>
	        printf("[Secure]   WARNING: Failed to restore: %d\r\n", status);
 c0015bc:	484b      	ldr	r0, [pc, #300]	@ (c0016ec <__acle_se_Secure_FlashTest+0x230>)
 c0015be:	f008 fbe3 	bl	c009d88 <iprintf>
	        printf("[Secure]   Page may remain SECURE!\r\n");
 c0015c2:	484b      	ldr	r0, [pc, #300]	@ (c0016f0 <__acle_se_Secure_FlashTest+0x234>)
	        printf("[Secure]  Attributes restored\r\n");
 c0015c4:	f008 fc48 	bl	c009e58 <puts>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 c0015c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0015cc:	f3bf 8f6f 	isb	sy
	    printf("[Secure]  Flash Test Complete!\r\n");
 c0015d0:	4848      	ldr	r0, [pc, #288]	@ (c0016f4 <__acle_se_Secure_FlashTest+0x238>)
 c0015d2:	f008 fc41 	bl	c009e58 <puts>
 c0015d6:	e7a6      	b.n	c001526 <__acle_se_Secure_FlashTest+0x6a>
	    printf("[Secure]  Unlocked\r\n");
 c0015d8:	4847      	ldr	r0, [pc, #284]	@ (c0016f8 <__acle_se_Secure_FlashTest+0x23c>)
 c0015da:	f008 fc3d 	bl	c009e58 <puts>
	    EraseInitStruct.Page = FLASH_TEST_PAGE;
 c0015de:	2378      	movs	r3, #120	@ 0x78
	    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 c0015e0:	a901      	add	r1, sp, #4
 c0015e2:	a802      	add	r0, sp, #8
	    EraseInitStruct.NbPages = 1;
 c0015e4:	e9cd 3604 	strd	r3, r6, [sp, #16]
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 c0015e8:	9402      	str	r4, [sp, #8]
	    EraseInitStruct.Banks = FLASH_TEST_BANK;
 c0015ea:	9403      	str	r4, [sp, #12]
	    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 c0015ec:	f002 fd5a 	bl	c0040a4 <HAL_FLASHEx_Erase>
	    if (status != HAL_OK || PageError != 0xFFFFFFFF)
 c0015f0:	4601      	mov	r1, r0
 c0015f2:	b910      	cbnz	r0, c0015fa <__acle_se_Secure_FlashTest+0x13e>
 c0015f4:	9b01      	ldr	r3, [sp, #4]
 c0015f6:	3301      	adds	r3, #1
 c0015f8:	d006      	beq.n	c001608 <__acle_se_Secure_FlashTest+0x14c>
	        printf("[Secure]  Erase FAILED: status=%d, PageError=0x%08lX\r\n",
 c0015fa:	9a01      	ldr	r2, [sp, #4]
 c0015fc:	483f      	ldr	r0, [pc, #252]	@ (c0016fc <__acle_se_Secure_FlashTest+0x240>)
 c0015fe:	f008 fbc3 	bl	c009d88 <iprintf>
	        HAL_FLASH_Lock();
 c001602:	f002 f981 	bl	c003908 <HAL_FLASH_Lock>
	        goto restore_attributes;
 c001606:	e7cf      	b.n	c0015a8 <__acle_se_Secure_FlashTest+0xec>
	    memcpy(ns_work_buffer, &test_data, sizeof(test_data));
 c001608:	f8df 9134 	ldr.w	r9, [pc, #308]	@ c001740 <__acle_se_Secure_FlashTest+0x284>
	    printf("[Secure]  Erase OK\r\n");
 c00160c:	483c      	ldr	r0, [pc, #240]	@ (c001700 <__acle_se_Secure_FlashTest+0x244>)
 c00160e:	f008 fc23 	bl	c009e58 <puts>
	    memcpy(ns_work_buffer, &test_data, sizeof(test_data));
 c001612:	a52b      	add	r5, pc, #172	@ (adr r5, c0016c0 <__acle_se_Secure_FlashTest+0x204>)
 c001614:	e9d5 4500 	ldrd	r4, r5, [r5]
 c001618:	e9c9 4500 	strd	r4, r5, [r9]
  __ASM volatile ("dsb 0xF":::"memory");
 c00161c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001620:	f3bf 8f6f 	isb	sy
	    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001624:	f8df 811c 	ldr.w	r8, [pc, #284]	@ c001744 <__acle_se_Secure_FlashTest+0x288>
	    printf("[Secure] Programming...\r\n");
 c001628:	4836      	ldr	r0, [pc, #216]	@ (c001704 <__acle_se_Secure_FlashTest+0x248>)
 c00162a:	f008 fc15 	bl	c009e58 <puts>
	    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c00162e:	e9d9 2300 	ldrd	r2, r3, [r9]
 c001632:	4630      	mov	r0, r6
 c001634:	4641      	mov	r1, r8
 c001636:	f002 f9e7 	bl	c003a08 <HAL_FLASH_Program>
	    if (status != HAL_OK)
 c00163a:	4606      	mov	r6, r0
 c00163c:	b198      	cbz	r0, c001666 <__acle_se_Secure_FlashTest+0x1aa>
	        uint32_t flash_error = HAL_FLASH_GetError();
 c00163e:	f002 f9a1 	bl	c003984 <HAL_FLASH_GetError>
 c001642:	4604      	mov	r4, r0
	        printf("[Secure]  Program FAILED\r\n");
 c001644:	4830      	ldr	r0, [pc, #192]	@ (c001708 <__acle_se_Secure_FlashTest+0x24c>)
 c001646:	f008 fc07 	bl	c009e58 <puts>
	        printf("[Secure]    Status: %d\r\n", status);
 c00164a:	4631      	mov	r1, r6
 c00164c:	482f      	ldr	r0, [pc, #188]	@ (c00170c <__acle_se_Secure_FlashTest+0x250>)
 c00164e:	f008 fb9b 	bl	c009d88 <iprintf>
	        printf("[Secure]    Error: 0x%08lX\r\n", flash_error);
 c001652:	4621      	mov	r1, r4
 c001654:	482e      	ldr	r0, [pc, #184]	@ (c001710 <__acle_se_Secure_FlashTest+0x254>)
 c001656:	f008 fb97 	bl	c009d88 <iprintf>
	        printf("[Secure]    SECSR: 0x%08lX\r\n", FLASH->SECSR);
 c00165a:	4b2e      	ldr	r3, [pc, #184]	@ (c001714 <__acle_se_Secure_FlashTest+0x258>)
 c00165c:	482e      	ldr	r0, [pc, #184]	@ (c001718 <__acle_se_Secure_FlashTest+0x25c>)
 c00165e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c001660:	f008 fb92 	bl	c009d88 <iprintf>
 c001664:	e7cd      	b.n	c001602 <__acle_se_Secure_FlashTest+0x146>
	    printf("[Secure]  Program OK\r\n");
 c001666:	482d      	ldr	r0, [pc, #180]	@ (c00171c <__acle_se_Secure_FlashTest+0x260>)
 c001668:	f008 fbf6 	bl	c009e58 <puts>
	    HAL_FLASH_Lock();
 c00166c:	f002 f94c 	bl	c003908 <HAL_FLASH_Lock>
  __ASM volatile ("dsb 0xF":::"memory");
 c001670:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001674:	f3bf 8f6f 	isb	sy
	    uint64_t verify_value = *(volatile uint64_t*)FLASH_TEST_ADDR_SECURE;
 c001678:	e9d8 8900 	ldrd	r8, r9, [r8]
	    if (verify_value == test_data)
 c00167c:	4b28      	ldr	r3, [pc, #160]	@ (c001720 <__acle_se_Secure_FlashTest+0x264>)
 c00167e:	4599      	cmp	r9, r3
 c001680:	bf08      	it	eq
 c001682:	4598      	cmpeq	r8, r3
 c001684:	d10d      	bne.n	c0016a2 <__acle_se_Secure_FlashTest+0x1e6>
	        printf("[Secure]  Verify OK!\r\n");
 c001686:	4827      	ldr	r0, [pc, #156]	@ (c001724 <__acle_se_Secure_FlashTest+0x268>)
 c001688:	f008 fbe6 	bl	c009e58 <puts>
	        printf("[Secure]    Written:  0x%016llX\r\n", test_data);
 c00168c:	4622      	mov	r2, r4
 c00168e:	462b      	mov	r3, r5
 c001690:	4825      	ldr	r0, [pc, #148]	@ (c001728 <__acle_se_Secure_FlashTest+0x26c>)
 c001692:	f008 fb79 	bl	c009d88 <iprintf>
	        printf("[Secure]    Read:     0x%016llX\r\n", verify_value);
 c001696:	4622      	mov	r2, r4
 c001698:	462b      	mov	r3, r5
 c00169a:	4824      	ldr	r0, [pc, #144]	@ (c00172c <__acle_se_Secure_FlashTest+0x270>)
	        printf("[Secure]    Got:      0x%016llX\r\n", verify_value);
 c00169c:	f008 fb74 	bl	c009d88 <iprintf>
 c0016a0:	e782      	b.n	c0015a8 <__acle_se_Secure_FlashTest+0xec>
	        printf("[Secure]  Verify FAILED!\r\n");
 c0016a2:	4823      	ldr	r0, [pc, #140]	@ (c001730 <__acle_se_Secure_FlashTest+0x274>)
 c0016a4:	f008 fbd8 	bl	c009e58 <puts>
	        printf("[Secure]    Expected: 0x%016llX\r\n", test_data);
 c0016a8:	4622      	mov	r2, r4
 c0016aa:	462b      	mov	r3, r5
 c0016ac:	4821      	ldr	r0, [pc, #132]	@ (c001734 <__acle_se_Secure_FlashTest+0x278>)
 c0016ae:	f008 fb6b 	bl	c009d88 <iprintf>
	        printf("[Secure]    Got:      0x%016llX\r\n", verify_value);
 c0016b2:	4642      	mov	r2, r8
 c0016b4:	464b      	mov	r3, r9
 c0016b6:	4820      	ldr	r0, [pc, #128]	@ (c001738 <__acle_se_Secure_FlashTest+0x27c>)
 c0016b8:	e7f0      	b.n	c00169c <__acle_se_Secure_FlashTest+0x1e0>
	        printf("[Secure]  Attributes restored\r\n");
 c0016ba:	4820      	ldr	r0, [pc, #128]	@ (c00173c <__acle_se_Secure_FlashTest+0x280>)
 c0016bc:	e782      	b.n	c0015c4 <__acle_se_Secure_FlashTest+0x108>
 c0016be:	bf00      	nop
 c0016c0:	12345678 	.word	0x12345678
 c0016c4:	12345678 	.word	0x12345678
 c0016c8:	0c00ae61 	.word	0x0c00ae61
 c0016cc:	0c00ae5a 	.word	0x0c00ae5a
 c0016d0:	0c00ae56 	.word	0x0c00ae56
 c0016d4:	0c00ae93 	.word	0x0c00ae93
 c0016d8:	0c00aeb2 	.word	0x0c00aeb2
 c0016dc:	0c00aed3 	.word	0x0c00aed3
 c0016e0:	0c00aef5 	.word	0x0c00aef5
 c0016e4:	0c00af16 	.word	0x0c00af16
 c0016e8:	0c00b0ff 	.word	0x0c00b0ff
 c0016ec:	0c00b121 	.word	0x0c00b121
 c0016f0:	0c00b153 	.word	0x0c00b153
 c0016f4:	0c00b19f 	.word	0x0c00b19f
 c0016f8:	0c00af37 	.word	0x0c00af37
 c0016fc:	0c00af4e 	.word	0x0c00af4e
 c001700:	0c00af88 	.word	0x0c00af88
 c001704:	0c00af9f 	.word	0x0c00af9f
 c001708:	0c00afb8 	.word	0x0c00afb8
 c00170c:	0c00afd5 	.word	0x0c00afd5
 c001710:	0c00afee 	.word	0x0c00afee
 c001714:	50022000 	.word	0x50022000
 c001718:	0c00b00b 	.word	0x0c00b00b
 c00171c:	0c00b028 	.word	0x0c00b028
 c001720:	12345678 	.word	0x12345678
 c001724:	0c00b041 	.word	0x0c00b041
 c001728:	0c00b05a 	.word	0x0c00b05a
 c00172c:	0c00b07c 	.word	0x0c00b07c
 c001730:	0c00b09e 	.word	0x0c00b09e
 c001734:	0c00b0bb 	.word	0x0c00b0bb
 c001738:	0c00b0dd 	.word	0x0c00b0dd
 c00173c:	0c00b17d 	.word	0x0c00b17d
 c001740:	30004140 	.word	0x30004140
 c001744:	0c0be000 	.word	0x0c0be000

0c001748 <__acle_se_Secure_EraseWriteVerify>:


//Ben try to delete direcly
__attribute__((cmse_nonsecure_entry))
void Secure_EraseWriteVerify(void)
{
 c001748:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint64_t test_value = 0x123456789ABCDEF0ULL;

    uint32_t target_page = 127;
    uint32_t target_addr = 0x0807F800;

    volatile uint32_t debug_step = 0;
 c00174a:	2300      	movs	r3, #0
 c00174c:	9301      	str	r3, [sp, #4]
    volatile uint32_t debug_match = 0;
 c00174e:	9302      	str	r3, [sp, #8]
    volatile uint32_t debug_notmatch = 0;
 c001750:	9303      	str	r3, [sp, #12]

    HAL_ICACHE_Disable();
 c001752:	f003 fbbf 	bl	c004ed4 <HAL_ICACHE_Disable>
    debug_step = 1;
 c001756:	2301      	movs	r3, #1

    // ========== Unlock NS ==========
    FLASH->NSKEYR = FLASH_KEY1;
 c001758:	4c54      	ldr	r4, [pc, #336]	@ (c0018ac <__acle_se_Secure_EraseWriteVerify+0x164>)
    debug_step = 1;
 c00175a:	9301      	str	r3, [sp, #4]
    FLASH->NSKEYR = FLASH_KEY1;
 c00175c:	4b54      	ldr	r3, [pc, #336]	@ (c0018b0 <__acle_se_Secure_EraseWriteVerify+0x168>)
 c00175e:	60a3      	str	r3, [r4, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c001760:	f103 3388 	add.w	r3, r3, #2290649224	@ 0x88888888
 c001764:	60a3      	str	r3, [r4, #8]

    if (HAL_FLASH_Unlock() != HAL_OK) {
 c001766:	f002 f8af 	bl	c0038c8 <HAL_FLASH_Unlock>
 c00176a:	b3d0      	cbz	r0, c0017e2 <__acle_se_Secure_EraseWriteVerify+0x9a>
        debug_step = 10; // Unlock failed
 c00176c:	230a      	movs	r3, #10
 c00176e:	9301      	str	r3, [sp, #4]
        HAL_ICACHE_Enable();
 c001770:	f003 fba6 	bl	c004ec0 <HAL_ICACHE_Enable>
    if (debug_match == 256) {
        debug_step = 100;  //  Success
    } else {
        debug_step = 101;  //  Failed
    }
}
 c001774:	b004      	add	sp, #16
 c001776:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00177a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 c00177e:	4670      	mov	r0, lr
 c001780:	4671      	mov	r1, lr
 c001782:	4672      	mov	r2, lr
 c001784:	4673      	mov	r3, lr
 c001786:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00178a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00178e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001792:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001796:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00179a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00179e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0017a2:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0017a6:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0017aa:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0017ae:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0017b2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0017b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0017ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0017be:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0017c2:	f38e 8c00 	msr	CPSR_fs, lr
 c0017c6:	b410      	push	{r4}
 c0017c8:	eef1 ca10 	vmrs	ip, fpscr
 c0017cc:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0017d0:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0017d4:	ea0c 0c04 	and.w	ip, ip, r4
 c0017d8:	eee1 ca10 	vmsr	fpscr, ip
 c0017dc:	bc10      	pop	{r4}
 c0017de:	46f4      	mov	ip, lr
 c0017e0:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;  // Non-Secure operation
 c0017e2:	2202      	movs	r2, #2
    FLASH->NSSR = 0xFFFFFFFF;  // Clear all flags
 c0017e4:	f04f 30ff 	mov.w	r0, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;  // Non-Secure operation
 c0017e8:	4b32      	ldr	r3, [pc, #200]	@ (c0018b4 <__acle_se_Secure_EraseWriteVerify+0x16c>)
 c0017ea:	609a      	str	r2, [r3, #8]
    FLASH->NSSR = 0xFFFFFFFF;  // Clear all flags
 c0017ec:	6220      	str	r0, [r4, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c0017ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0017f2:	f3bf 8f6f 	isb	sy
    debug_step = 3;  // Erase OK
 c0017f6:	2303      	movs	r3, #3
 c0017f8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 c0017fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0017fe:	f3bf 8f6f 	isb	sy
    debug_step = 4;
 c001802:	2304      	movs	r3, #4
 c001804:	4a2c      	ldr	r2, [pc, #176]	@ (c0018b8 <__acle_se_Secure_EraseWriteVerify+0x170>)
 c001806:	9301      	str	r3, [sp, #4]
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001808:	4d2c      	ldr	r5, [pc, #176]	@ (c0018bc <__acle_se_Secure_EraseWriteVerify+0x174>)
    debug_step = 4;
 c00180a:	4b2d      	ldr	r3, [pc, #180]	@ (c0018c0 <__acle_se_Secure_EraseWriteVerify+0x178>)
    for (uint32_t i = 0; i < 256; i++) {
 c00180c:	4e2d      	ldr	r6, [pc, #180]	@ (c0018c4 <__acle_se_Secure_EraseWriteVerify+0x17c>)
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c00180e:	6a21      	ldr	r1, [r4, #32]
 c001810:	03c9      	lsls	r1, r1, #15
 c001812:	d4fc      	bmi.n	c00180e <__acle_se_Secure_EraseWriteVerify+0xc6>
        FLASH->NSSR = 0xFFFFFFFF;
 c001814:	6220      	str	r0, [r4, #32]
        SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001816:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 c001818:	f041 0101 	orr.w	r1, r1, #1
 c00181c:	62a1      	str	r1, [r4, #40]	@ 0x28
        *(volatile uint32_t*)addr = (uint32_t)(value);
 c00181e:	6013      	str	r3, [r2, #0]
 c001820:	f3bf 8f6f 	isb	sy
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001824:	6055      	str	r5, [r2, #4]
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001826:	6a21      	ldr	r1, [r4, #32]
 c001828:	03c9      	lsls	r1, r1, #15
 c00182a:	d4fc      	bmi.n	c001826 <__acle_se_Secure_EraseWriteVerify+0xde>
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c00182c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
    for (uint32_t i = 0; i < 256; i++) {
 c00182e:	3301      	adds	r3, #1
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001830:	f021 0101 	bic.w	r1, r1, #1
    for (uint32_t i = 0; i < 256; i++) {
 c001834:	42b3      	cmp	r3, r6
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001836:	62a1      	str	r1, [r4, #40]	@ 0x28
    for (uint32_t i = 0; i < 256; i++) {
 c001838:	f102 0208 	add.w	r2, r2, #8
 c00183c:	d1e7      	bne.n	c00180e <__acle_se_Secure_EraseWriteVerify+0xc6>
  __ASM volatile ("dsb 0xF":::"memory");
 c00183e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001842:	f3bf 8f6f 	isb	sy
    debug_step = 5;
 c001846:	2305      	movs	r3, #5
 c001848:	9301      	str	r3, [sp, #4]
    HAL_ICACHE_Invalidate();
 c00184a:	f003 fb97 	bl	c004f7c <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c00184e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001852:	f3bf 8f6f 	isb	sy
    debug_step = 6;
 c001856:	2306      	movs	r3, #6
 c001858:	4a18      	ldr	r2, [pc, #96]	@ (c0018bc <__acle_se_Secure_EraseWriteVerify+0x174>)
 c00185a:	9301      	str	r3, [sp, #4]
        uint64_t actual = *(volatile uint64_t*)addr;
 c00185c:	4c1a      	ldr	r4, [pc, #104]	@ (c0018c8 <__acle_se_Secure_EraseWriteVerify+0x180>)
    debug_step = 6;
 c00185e:	4b18      	ldr	r3, [pc, #96]	@ (c0018c0 <__acle_se_Secure_EraseWriteVerify+0x178>)
        uint64_t actual = *(volatile uint64_t*)addr;
 c001860:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
 c001864:	e9d1 0100 	ldrd	r0, r1, [r1]
        if (actual == expected) {
 c001868:	428a      	cmp	r2, r1
 c00186a:	bf08      	it	eq
 c00186c:	4283      	cmpeq	r3, r0
            debug_match++;
 c00186e:	bf0b      	itete	eq
 c001870:	9902      	ldreq	r1, [sp, #8]
            debug_notmatch++;
 c001872:	9903      	ldrne	r1, [sp, #12]
            debug_match++;
 c001874:	3101      	addeq	r1, #1
            debug_notmatch++;
 c001876:	3101      	addne	r1, #1
            debug_match++;
 c001878:	bf0c      	ite	eq
 c00187a:	9102      	streq	r1, [sp, #8]
            debug_notmatch++;
 c00187c:	9103      	strne	r1, [sp, #12]
    for (uint32_t j = 0; j < 256; j++) {
 c00187e:	3301      	adds	r3, #1
 c001880:	f142 0200 	adc.w	r2, r2, #0
 c001884:	42aa      	cmp	r2, r5
 c001886:	bf08      	it	eq
 c001888:	42b3      	cmpeq	r3, r6
 c00188a:	d1e9      	bne.n	c001860 <__acle_se_Secure_EraseWriteVerify+0x118>
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c00188c:	4a07      	ldr	r2, [pc, #28]	@ (c0018ac <__acle_se_Secure_EraseWriteVerify+0x164>)
 c00188e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c001890:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c001894:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Enable();
 c001896:	f003 fb13 	bl	c004ec0 <HAL_ICACHE_Enable>
    if (debug_match == 256) {
 c00189a:	9b02      	ldr	r3, [sp, #8]
 c00189c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
        debug_step = 100;  //  Success
 c0018a0:	bf0c      	ite	eq
 c0018a2:	2364      	moveq	r3, #100	@ 0x64
        debug_step = 101;  //  Failed
 c0018a4:	2365      	movne	r3, #101	@ 0x65
 c0018a6:	9301      	str	r3, [sp, #4]
 c0018a8:	e764      	b.n	c001774 <__acle_se_Secure_EraseWriteVerify+0x2c>
 c0018aa:	bf00      	nop
 c0018ac:	50022000 	.word	0x50022000
 c0018b0:	45670123 	.word	0x45670123
 c0018b4:	30000010 	.word	0x30000010
 c0018b8:	0807f800 	.word	0x0807f800
 c0018bc:	12345678 	.word	0x12345678
 c0018c0:	9abcdef0 	.word	0x9abcdef0
 c0018c4:	9abcdff0 	.word	0x9abcdff0
 c0018c8:	32210080 	.word	0x32210080

0c0018cc <__acle_se_Simulate_flash_write_128KB>:



__attribute__((cmse_nonsecure_entry))
void Simulate_flash_write_128KB(uint32_t start_addr, uint8_t start_val, uint32_t *success)
{
 c0018cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int num_pages = 4;
    uint32_t page_size = FLASH_PAGE_SIZE;  // 2KB = 0x800

    // Initialize as failed
    *success = 0;
 c0018d0:	2300      	movs	r3, #0
 c0018d2:	4e61      	ldr	r6, [pc, #388]	@ (c001a58 <__acle_se_Simulate_flash_write_128KB+0x18c>)
{
 c0018d4:	4615      	mov	r5, r2
    *success = 0;
 c0018d6:	6013      	str	r3, [r2, #0]
{
 c0018d8:	4604      	mov	r4, r0
    *success = 0;
 c0018da:	4632      	mov	r2, r6
{
 c0018dc:	b2c9      	uxtb	r1, r1

    static  uint8_t data[FLASH_PAGE_SIZE];
    for(int i = 0; i < 2048; i++) {
        data[i] = i + start_val;
 c0018de:	18c8      	adds	r0, r1, r3
    for(int i = 0; i < 2048; i++) {
 c0018e0:	3301      	adds	r3, #1
 c0018e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
        data[i] = i + start_val;
 c0018e6:	f802 0b01 	strb.w	r0, [r2], #1
    for(int i = 0; i < 2048; i++) {
 c0018ea:	d1f8      	bne.n	c0018de <__acle_se_Simulate_flash_write_128KB+0x12>
    }
    HAL_ICACHE_Disable();
 c0018ec:	f003 faf2 	bl	c004ed4 <HAL_ICACHE_Disable>

    // Unlock NS Flash
    FLASH->NSKEYR = FLASH_KEY1;
 c0018f0:	4b5a      	ldr	r3, [pc, #360]	@ (c001a5c <__acle_se_Simulate_flash_write_128KB+0x190>)
 c0018f2:	4a5b      	ldr	r2, [pc, #364]	@ (c001a60 <__acle_se_Simulate_flash_write_128KB+0x194>)
 c0018f4:	609a      	str	r2, [r3, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c0018f6:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c0018fa:	609a      	str	r2, [r3, #8]

    if (FLASH->NSCR & FLASH_NSCR_NSLOCK) {
 c0018fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0018fe:	2a00      	cmp	r2, #0
 c001900:	da37      	bge.n	c001972 <__acle_se_Simulate_flash_write_128KB+0xa6>
        HAL_ICACHE_Enable();
 c001902:	f003 fadd 	bl	c004ec0 <HAL_ICACHE_Enable>
        }
    }

    // All verification passed
    *success = 1;
}
 c001906:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00190a:	4670      	mov	r0, lr
 c00190c:	4671      	mov	r1, lr
 c00190e:	4672      	mov	r2, lr
 c001910:	4673      	mov	r3, lr
 c001912:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001916:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00191a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00191e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001922:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001926:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00192a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00192e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001932:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001936:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00193a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00193e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001942:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001946:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00194a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00194e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001952:	f38e 8c00 	msr	CPSR_fs, lr
 c001956:	b410      	push	{r4}
 c001958:	eef1 ca10 	vmrs	ip, fpscr
 c00195c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001960:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001964:	ea0c 0c04 	and.w	ip, ip, r4
 c001968:	eee1 ca10 	vmsr	fpscr, ip
 c00196c:	bc10      	pop	{r4}
 c00196e:	46f4      	mov	ip, lr
 c001970:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001972:	2102      	movs	r1, #2
    FLASH->NSSR = 0xFFFFFFFF;
 c001974:	f04f 38ff 	mov.w	r8, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001978:	4a3a      	ldr	r2, [pc, #232]	@ (c001a64 <__acle_se_Simulate_flash_write_128KB+0x198>)
 c00197a:	6091      	str	r1, [r2, #8]
    FLASH->NSSR = 0xFFFFFFFF;
 c00197c:	f8c3 8020 	str.w	r8, [r3, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c001980:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001984:	f3bf 8f6f 	isb	sy
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001988:	4627      	mov	r7, r4
    	uint32_t end_addr = start_addr + (num_pages * page_size) - 8;  // 8KB - 8 bytes
 c00198a:	f504 5eff 	add.w	lr, r4, #8160	@ 0x1fe0
 c00198e:	f10e 0e18 	add.w	lr, lr, #24
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001992:	4577      	cmp	r7, lr
 c001994:	d92c      	bls.n	c0019f0 <__acle_se_Simulate_flash_write_128KB+0x124>
  __ASM volatile ("dsb 0xF":::"memory");
 c001996:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c00199a:	f3bf 8f6f 	isb	sy
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c00199e:	4a2f      	ldr	r2, [pc, #188]	@ (c001a5c <__acle_se_Simulate_flash_write_128KB+0x190>)
 c0019a0:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c0019a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c0019a6:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Invalidate();
 c0019a8:	f003 fae8 	bl	c004f7c <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c0019ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0019b0:	f3bf 8f6f 	isb	sy
    HAL_ICACHE_Enable();
 c0019b4:	f003 fa84 	bl	c004ec0 <HAL_ICACHE_Enable>
    for (int page = 0; page < num_pages; page++) {
 c0019b8:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
        for (uint32_t i = 0; i < page_size; i++) {
 c0019bc:	4a2a      	ldr	r2, [pc, #168]	@ (c001a68 <__acle_se_Simulate_flash_write_128KB+0x19c>)
 c0019be:	2300      	movs	r3, #0
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c0019c0:	4611      	mov	r1, r2
            buf[i] = *(volatile uint8_t*)(page_addr + i);
 c0019c2:	5d1f      	ldrb	r7, [r3, r4]
        for (uint32_t i = 0; i < page_size; i++) {
 c0019c4:	3301      	adds	r3, #1
 c0019c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
            buf[i] = *(volatile uint8_t*)(page_addr + i);
 c0019ca:	f801 7b01 	strb.w	r7, [r1], #1
        for (uint32_t i = 0; i < page_size; i++) {
 c0019ce:	d1f8      	bne.n	c0019c2 <__acle_se_Simulate_flash_write_128KB+0xf6>
 c0019d0:	4631      	mov	r1, r6
            if (buf[i] != data[i]) {
 c0019d2:	f812 cb01 	ldrb.w	ip, [r2], #1
 c0019d6:	f811 7b01 	ldrb.w	r7, [r1], #1
 c0019da:	45bc      	cmp	ip, r7
 c0019dc:	d193      	bne.n	c001906 <__acle_se_Simulate_flash_write_128KB+0x3a>
        for (uint32_t i = 0; i < page_size; i++) {
 c0019de:	3b01      	subs	r3, #1
 c0019e0:	d1f7      	bne.n	c0019d2 <__acle_se_Simulate_flash_write_128KB+0x106>
    for (int page = 0; page < num_pages; page++) {
 c0019e2:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 c0019e6:	4284      	cmp	r4, r0
 c0019e8:	d1e8      	bne.n	c0019bc <__acle_se_Simulate_flash_write_128KB+0xf0>
    *success = 1;
 c0019ea:	2301      	movs	r3, #1
 c0019ec:	602b      	str	r3, [r5, #0]
 c0019ee:	e78a      	b.n	c001906 <__acle_se_Simulate_flash_write_128KB+0x3a>
           uint32_t offset = (addr - start_addr) % page_size;  // Offset within current page
 c0019f0:	2200      	movs	r2, #0
           uint64_t value = 0;
 c0019f2:	4692      	mov	sl, r2
 c0019f4:	4691      	mov	r9, r2
           uint32_t offset = (addr - start_addr) % page_size;  // Offset within current page
 c0019f6:	eba7 0c04 	sub.w	ip, r7, r4
 c0019fa:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
 c0019fe:	44b4      	add	ip, r6
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a00:	f81c 0b01 	ldrb.w	r0, [ip], #1
 c001a04:	f1a2 0120 	sub.w	r1, r2, #32
 c001a08:	f1c2 0b20 	rsb	fp, r2, #32
 c001a0c:	fa00 f101 	lsl.w	r1, r0, r1
 c001a10:	fa20 fb0b 	lsr.w	fp, r0, fp
 c001a14:	ea41 010b 	orr.w	r1, r1, fp
 c001a18:	4090      	lsls	r0, r2
           for (int b = 0; b < 8; b++) {
 c001a1a:	3208      	adds	r2, #8
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a1c:	ea40 000a 	orr.w	r0, r0, sl
 c001a20:	ea41 0109 	orr.w	r1, r1, r9
           for (int b = 0; b < 8; b++) {
 c001a24:	2a40      	cmp	r2, #64	@ 0x40
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a26:	4682      	mov	sl, r0
 c001a28:	4689      	mov	r9, r1
           for (int b = 0; b < 8; b++) {
 c001a2a:	d1e9      	bne.n	c001a00 <__acle_se_Simulate_flash_write_128KB+0x134>
           while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001a2c:	6a1a      	ldr	r2, [r3, #32]
 c001a2e:	03d2      	lsls	r2, r2, #15
 c001a30:	d4fc      	bmi.n	c001a2c <__acle_se_Simulate_flash_write_128KB+0x160>
           FLASH->NSSR = 0xFFFFFFFF;
 c001a32:	f8c3 8020 	str.w	r8, [r3, #32]
           SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c001a38:	f042 0201 	orr.w	r2, r2, #1
 c001a3c:	629a      	str	r2, [r3, #40]	@ 0x28
           *(volatile uint32_t*)addr = (uint32_t)(value);
 c001a3e:	6038      	str	r0, [r7, #0]
 c001a40:	f3bf 8f6f 	isb	sy
           *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001a44:	6079      	str	r1, [r7, #4]
           while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001a46:	6a1a      	ldr	r2, [r3, #32]
 c001a48:	03d2      	lsls	r2, r2, #15
 c001a4a:	d4fc      	bmi.n	c001a46 <__acle_se_Simulate_flash_write_128KB+0x17a>
           CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001a4e:	3708      	adds	r7, #8
           CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a50:	f022 0201 	bic.w	r2, r2, #1
 c001a54:	629a      	str	r2, [r3, #40]	@ 0x28
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001a56:	e79c      	b.n	c001992 <__acle_se_Simulate_flash_write_128KB+0xc6>
 c001a58:	300008a4 	.word	0x300008a4
 c001a5c:	50022000 	.word	0x50022000
 c001a60:	45670123 	.word	0x45670123
 c001a64:	30000010 	.word	0x30000010
 c001a68:	300000a4 	.word	0x300000a4

0c001a6c <__acle_se_Secure_WriteFlash_128KB>:


__attribute__((cmse_nonsecure_entry))
void Secure_WriteFlash_128KB(uint32_t *success_words, uint32_t *failed_words)
{
 c001a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c001a70:	4607      	mov	r7, r0
 c001a72:	460e      	mov	r6, r1
    uint32_t total_words = (end_addr - start_addr + 1) / 8;  // 16,384 words

    uint32_t success = 0;
    uint32_t failed = 0;

    HAL_ICACHE_Disable();
 c001a74:	f003 fa2e 	bl	c004ed4 <HAL_ICACHE_Disable>

    // Unlock NS Flash
    FLASH->NSKEYR = FLASH_KEY1;
 c001a78:	4b4c      	ldr	r3, [pc, #304]	@ (c001bac <__acle_se_Secure_WriteFlash_128KB+0x140>)
 c001a7a:	4a4d      	ldr	r2, [pc, #308]	@ (c001bb0 <__acle_se_Secure_WriteFlash_128KB+0x144>)
 c001a7c:	609a      	str	r2, [r3, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c001a7e:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c001a82:	609a      	str	r2, [r3, #8]

    if (FLASH->NSCR & FLASH_NSCR_NSLOCK) {
 c001a84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c001a86:	2a00      	cmp	r2, #0
 c001a88:	da3c      	bge.n	c001b04 <__acle_se_Secure_WriteFlash_128KB+0x98>
        HAL_ICACHE_Enable();
 c001a8a:	f003 fa19 	bl	c004ec0 <HAL_ICACHE_Enable>
        *success_words = 0;
        *failed_words = total_words;
        return;
 c001a8e:	2400      	movs	r4, #0
 c001a90:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
        *success_words = 0;
 c001a94:	603c      	str	r4, [r7, #0]
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
    HAL_ICACHE_Enable();

    *success_words = success;
    *failed_words = failed;
}
 c001a96:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001a9a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001a9e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001aa2:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001aa6:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001aaa:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001aae:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ab2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001ab6:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001aba:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001abe:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001ac2:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001ac6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001ace:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
        *failed_words = total_words;
 c001ad2:	6035      	str	r5, [r6, #0]
}
 c001ad4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001ad8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001adc:	4670      	mov	r0, lr
 c001ade:	4671      	mov	r1, lr
 c001ae0:	4672      	mov	r2, lr
 c001ae2:	4673      	mov	r3, lr
 c001ae4:	f38e 8c00 	msr	CPSR_fs, lr
 c001ae8:	b410      	push	{r4}
 c001aea:	eef1 ca10 	vmrs	ip, fpscr
 c001aee:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001af2:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001af6:	ea0c 0c04 	and.w	ip, ip, r4
 c001afa:	eee1 ca10 	vmsr	fpscr, ip
 c001afe:	bc10      	pop	{r4}
 c001b00:	46f4      	mov	ip, lr
 c001b02:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001b04:	2102      	movs	r1, #2
    FLASH->NSSR = 0xFFFFFFFF;
 c001b06:	f04f 35ff 	mov.w	r5, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001b0a:	4a2a      	ldr	r2, [pc, #168]	@ (c001bb4 <__acle_se_Secure_WriteFlash_128KB+0x148>)
 c001b0c:	6091      	str	r1, [r2, #8]
    FLASH->NSSR = 0xFFFFFFFF;
 c001b0e:	621d      	str	r5, [r3, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c001b10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b14:	f3bf 8f6f 	isb	sy
 c001b18:	4927      	ldr	r1, [pc, #156]	@ (c001bb8 <__acle_se_Secure_WriteFlash_128KB+0x14c>)
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b1a:	4a28      	ldr	r2, [pc, #160]	@ (c001bbc <__acle_se_Secure_WriteFlash_128KB+0x150>)
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001b1c:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ c001bc0 <__acle_se_Secure_WriteFlash_128KB+0x154>
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b20:	f8df c0a0 	ldr.w	ip, [pc, #160]	@ c001bc4 <__acle_se_Secure_WriteFlash_128KB+0x158>
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001b24:	6a18      	ldr	r0, [r3, #32]
 c001b26:	03c0      	lsls	r0, r0, #15
 c001b28:	d4fc      	bmi.n	c001b24 <__acle_se_Secure_WriteFlash_128KB+0xb8>
        FLASH->NSSR = 0xFFFFFFFF;
 c001b2a:	621d      	str	r5, [r3, #32]
        SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b2c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c001b2e:	f040 0001 	orr.w	r0, r0, #1
 c001b32:	6298      	str	r0, [r3, #40]	@ 0x28
        *(volatile uint32_t*)addr = (uint32_t)(value);
 c001b34:	6011      	str	r1, [r2, #0]
 c001b36:	f3bf 8f6f 	isb	sy
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001b3a:	f8c2 8004 	str.w	r8, [r2, #4]
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001b3e:	6a1c      	ldr	r4, [r3, #32]
 c001b40:	f414 3480 	ands.w	r4, r4, #65536	@ 0x10000
 c001b44:	d1fb      	bne.n	c001b3e <__acle_se_Secure_WriteFlash_128KB+0xd2>
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b46:	6a98      	ldr	r0, [r3, #40]	@ 0x28
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b48:	3208      	adds	r2, #8
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b4a:	f020 0001 	bic.w	r0, r0, #1
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b4e:	4562      	cmp	r2, ip
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b50:	6298      	str	r0, [r3, #40]	@ 0x28
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b52:	f101 0101 	add.w	r1, r1, #1
 c001b56:	d1e5      	bne.n	c001b24 <__acle_se_Secure_WriteFlash_128KB+0xb8>
  __ASM volatile ("dsb 0xF":::"memory");
 c001b58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b5c:	f3bf 8f6f 	isb	sy
    HAL_ICACHE_Invalidate();
 c001b60:	f003 fa0c 	bl	c004f7c <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c001b64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b68:	f3bf 8f6f 	isb	sy
    uint32_t failed = 0;
 c001b6c:	4625      	mov	r5, r4
 c001b6e:	4b12      	ldr	r3, [pc, #72]	@ (c001bb8 <__acle_se_Secure_WriteFlash_128KB+0x14c>)
 c001b70:	4a13      	ldr	r2, [pc, #76]	@ (c001bc0 <__acle_se_Secure_WriteFlash_128KB+0x154>)
        uint64_t actual = *(volatile uint64_t*)addr;
 c001b72:	f8df e054 	ldr.w	lr, [pc, #84]	@ c001bc8 <__acle_se_Secure_WriteFlash_128KB+0x15c>
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b76:	f8df c054 	ldr.w	ip, [pc, #84]	@ c001bcc <__acle_se_Secure_WriteFlash_128KB+0x160>
        uint64_t actual = *(volatile uint64_t*)addr;
 c001b7a:	eb0e 01c3 	add.w	r1, lr, r3, lsl #3
 c001b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
        if (actual == expected) {
 c001b82:	428a      	cmp	r2, r1
 c001b84:	bf08      	it	eq
 c001b86:	4283      	cmpeq	r3, r0
            success++;
 c001b88:	bf0c      	ite	eq
 c001b8a:	3401      	addeq	r4, #1
            failed++;
 c001b8c:	3501      	addne	r5, #1
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b8e:	3301      	adds	r3, #1
 c001b90:	f142 0200 	adc.w	r2, r2, #0
 c001b94:	4542      	cmp	r2, r8
 c001b96:	bf08      	it	eq
 c001b98:	4563      	cmpeq	r3, ip
 c001b9a:	d1ee      	bne.n	c001b7a <__acle_se_Secure_WriteFlash_128KB+0x10e>
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c001b9c:	4a03      	ldr	r2, [pc, #12]	@ (c001bac <__acle_se_Secure_WriteFlash_128KB+0x140>)
 c001b9e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c001ba0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c001ba4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Enable();
 c001ba6:	f003 f98b 	bl	c004ec0 <HAL_ICACHE_Enable>
    *failed_words = failed;
 c001baa:	e773      	b.n	c001a94 <__acle_se_Secure_WriteFlash_128KB+0x28>
 c001bac:	50022000 	.word	0x50022000
 c001bb0:	45670123 	.word	0x45670123
 c001bb4:	30000010 	.word	0x30000010
 c001bb8:	9abcdef0 	.word	0x9abcdef0
 c001bbc:	08060000 	.word	0x08060000
 c001bc0:	12345678 	.word	0x12345678
 c001bc4:	08080000 	.word	0x08080000
 c001bc8:	321f0880 	.word	0x321f0880
 c001bcc:	9abd1ef0 	.word	0x9abd1ef0

0c001bd0 <__acle_se_Secure_Flash256KB>:



__attribute__((cmse_nonsecure_entry))
void Secure_Flash256KB(FlashResult_t *result)
{
 c001bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001bd4:	b091      	sub	sp, #68	@ 0x44
 c001bd6:	2100      	movs	r1, #0
 c001bd8:	46eb      	mov	fp, sp
	// just run 10 pages
    if (!result) return;
 c001bda:	4604      	mov	r4, r0
{
 c001bdc:	af02      	add	r7, sp, #8
    if (!result) return;
 c001bde:	b3a0      	cbz	r0, c001c4a <__acle_se_Secure_Flash256KB+0x7a>
    const uint64_t FLASH_TEST_DATA_BASE = 0x1234567890ABCDEFULL;

    HAL_StatusTypeDef status;
    uint32_t PageError = 0;

    result->total_pages = TOTAL_PAGES;
 c001be0:	230a      	movs	r3, #10
    result->success_pages = 0;
    result->failed_pages = 0;
    result->total_words = 0;
 c001be2:	e9c0 1102 	strd	r1, r1, [r0, #8]
    result->success_pages = 0;
 c001be6:	e9c0 3100 	strd	r3, r1, [r0]
    result->success_words = 0;
    result->failed_words = 0;
 c001bea:	e9c0 1104 	strd	r1, r1, [r0, #16]

    // --- BB Attribute Management Variables ---
    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c001bee:	2210      	movs	r2, #16
 c001bf0:	f107 0028 	add.w	r0, r7, #40	@ 0x28
    uint32_t PageError = 0;
 c001bf4:	60f9      	str	r1, [r7, #12]
    uint32_t saved_attr_array[4] = {0}; // Bank 2 has 128 pages, 128/32 = 4 uint32_t values
    uint8_t original_page_is_secure[TOTAL_PAGES];

    flash_bb_attr.Bank = FLASH_BANK_2;
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001bf6:	2501      	movs	r5, #1
    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c001bf8:	f008 fa0e 	bl	c00a018 <memset>
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001bfc:	2302      	movs	r3, #2
    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c001bfe:	f107 0020 	add.w	r0, r7, #32
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001c02:	e9c7 3508 	strd	r3, r5, [r7, #32]
    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c001c06:	f002 f97b 	bl	c003f00 <HAL_FLASHEx_GetConfigBBAttributes>

    if (status != HAL_OK) {
 c001c0a:	23f6      	movs	r3, #246	@ 0xf6
           uint32_t page = START_PAGE + i;
           uint32_t attr_index = page / 32;
           uint32_t attr_bit = page % 32;

           // Check if it's already secure
           if (flash_bb_attr.BBAttributes_array[attr_index] & (1U << attr_bit)) {
 c001c0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
           uint32_t attr_bit = page % 32;
 c001c0e:	f003 011f 	and.w	r1, r3, #31
           if (flash_bb_attr.BBAttributes_array[attr_index] & (1U << attr_bit)) {
 c001c12:	fa05 f101 	lsl.w	r1, r5, r1
 c001c16:	420a      	tst	r2, r1
               original_page_is_secure[i] = 1;
           } else {
               original_page_is_secure[i] = 0;
               // Set bit to make page Secure
               flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001c18:	bf08      	it	eq
 c001c1a:	430a      	orreq	r2, r1
       for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001c1c:	f103 0301 	add.w	r3, r3, #1
               flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001c20:	bf08      	it	eq
 c001c22:	647a      	streq	r2, [r7, #68]	@ 0x44
       for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001c24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 c001c28:	d1f0      	bne.n	c001c0c <__acle_se_Secure_Flash256KB+0x3c>
           }
       }

       // Apply the new (all-secure) attributes
          status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c001c2a:	f107 0020 	add.w	r0, r7, #32
 c001c2e:	f002 f93d 	bl	c003eac <HAL_FLASHEx_ConfigBBAttributes>
          if (status != HAL_OK) {
 c001c32:	b950      	cbnz	r0, c001c4a <__acle_se_Secure_Flash256KB+0x7a>
              // Failed to promote pages, cannot proceed
              return;
          }

    uint32_t start_time = HAL_GetTick();
 c001c34:	f000 fd9c 	bl	c002770 <HAL_GetTick>
 c001c38:	4681      	mov	r9, r0

    status = HAL_FLASH_Unlock();
 c001c3a:	f001 fe45 	bl	c0038c8 <HAL_FLASH_Unlock>
    if (status != HAL_OK) {
 c001c3e:	b3e8      	cbz	r0, c001cbc <__acle_se_Secure_Flash256KB+0xec>
        }
    }

    HAL_FLASH_Lock();

    result->time_ms = HAL_GetTick() - start_time;
 c001c40:	f000 fd96 	bl	c002770 <HAL_GetTick>
 c001c44:	eba0 0009 	sub.w	r0, r0, r9
 c001c48:	61a0      	str	r0, [r4, #24]
    if (!result) return;
 c001c4a:	46dd      	mov	sp, fp
}
 c001c4c:	373c      	adds	r7, #60	@ 0x3c
 c001c4e:	46bd      	mov	sp, r7
 c001c50:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001c54:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001c58:	4670      	mov	r0, lr
 c001c5a:	4671      	mov	r1, lr
 c001c5c:	4672      	mov	r2, lr
 c001c5e:	4673      	mov	r3, lr
 c001c60:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001c64:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001c68:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001c6c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001c70:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001c74:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001c78:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001c7c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001c80:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001c84:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001c88:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001c8c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001c90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001c94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001c98:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001c9c:	f38e 8c00 	msr	CPSR_fs, lr
 c001ca0:	b410      	push	{r4}
 c001ca2:	eef1 ca10 	vmrs	ip, fpscr
 c001ca6:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001caa:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001cae:	ea0c 0c04 	and.w	ip, ip, r4
 c001cb2:	eee1 ca10 	vmsr	fpscr, ip
 c001cb6:	bc10      	pop	{r4}
 c001cb8:	46f4      	mov	ip, lr
 c001cba:	4774      	bxns	lr
 c001cbc:	4d42      	ldr	r5, [pc, #264]	@ (c001dc8 <__acle_se_Secure_Flash256KB+0x1f8>)
 c001cbe:	f8df 8124 	ldr.w	r8, [pc, #292]	@ c001de4 <__acle_se_Secure_Flash256KB+0x214>
        uint32_t page = START_PAGE + i;
 c001cc2:	4e42      	ldr	r6, [pc, #264]	@ (c001dcc <__acle_se_Secure_Flash256KB+0x1fc>)
        while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {};
 c001cc4:	4b42      	ldr	r3, [pc, #264]	@ (c001dd0 <__acle_se_Secure_Flash256KB+0x200>)
        uint32_t page = START_PAGE + i;
 c001cc6:	19ae      	adds	r6, r5, r6
        while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {};
 c001cc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c001cca:	03d2      	lsls	r2, r2, #15
 c001ccc:	d4fc      	bmi.n	c001cc8 <__acle_se_Secure_Flash256KB+0xf8>
        if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS)) {
 c001cce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001cd0:	4940      	ldr	r1, [pc, #256]	@ (c001dd4 <__acle_se_Secure_Flash256KB+0x204>)
 c001cd2:	420a      	tst	r2, r1
 c001cd4:	d009      	beq.n	c001cea <__acle_se_Secure_Flash256KB+0x11a>
            __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 c001cd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001cd8:	f042 4270 	orr.w	r2, r2, #4026531840	@ 0xf0000000
 c001cdc:	631a      	str	r2, [r3, #48]	@ 0x30
 c001cde:	6a1a      	ldr	r2, [r3, #32]
 c001ce0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 c001ce4:	621a      	str	r2, [r3, #32]
 c001ce6:	22fa      	movs	r2, #250	@ 0xfa
 c001ce8:	625a      	str	r2, [r3, #36]	@ 0x24
        EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 c001cea:	2302      	movs	r3, #2
        EraseInit.Banks = FLASH_BANK_2;
 c001cec:	e9c7 3304 	strd	r3, r3, [r7, #16]
        EraseInit.NbPages = 1;
 c001cf0:	2301      	movs	r3, #1
        status = HAL_FLASHEx_Erase(&EraseInit, &PageError);
 c001cf2:	f107 010c 	add.w	r1, r7, #12
 c001cf6:	f107 0010 	add.w	r0, r7, #16
        EraseInit.Page = page;
 c001cfa:	61be      	str	r6, [r7, #24]
        EraseInit.NbPages = 1;
 c001cfc:	61fb      	str	r3, [r7, #28]
        status = HAL_FLASHEx_Erase(&EraseInit, &PageError);
 c001cfe:	f002 f9d1 	bl	c0040a4 <HAL_FLASHEx_Erase>
        if (status != HAL_OK || PageError != 0xFFFFFFFF) {
 c001d02:	4682      	mov	sl, r0
 c001d04:	b910      	cbnz	r0, c001d0c <__acle_se_Secure_Flash256KB+0x13c>
 c001d06:	68fb      	ldr	r3, [r7, #12]
 c001d08:	3301      	adds	r3, #1
 c001d0a:	d018      	beq.n	c001d3e <__acle_se_Secure_Flash256KB+0x16e>
        	    uint32_t flash_error = HAL_FLASH_GetError();
 c001d0c:	f001 fe3a 	bl	c003984 <HAL_FLASH_GetError>
        	    printf(" Erase FAIL on Page %lu! HAL_Status=%d, Flash_Error_Flags=0x%08lX, PageError=0x%08lX\r\n",
 c001d10:	68fa      	ldr	r2, [r7, #12]
        	    uint32_t flash_error = HAL_FLASH_GetError();
 c001d12:	4603      	mov	r3, r0
        	    printf(" Erase FAIL on Page %lu! HAL_Status=%d, Flash_Error_Flags=0x%08lX, PageError=0x%08lX\r\n",
 c001d14:	9200      	str	r2, [sp, #0]
 c001d16:	4631      	mov	r1, r6
 c001d18:	4652      	mov	r2, sl
 c001d1a:	482f      	ldr	r0, [pc, #188]	@ (c001dd8 <__acle_se_Secure_Flash256KB+0x208>)
 c001d1c:	f008 f834 	bl	c009d88 <iprintf>
        	    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 c001d20:	4b2b      	ldr	r3, [pc, #172]	@ (c001dd0 <__acle_se_Secure_Flash256KB+0x200>)
 c001d22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001d24:	f042 4270 	orr.w	r2, r2, #4026531840	@ 0xf0000000
 c001d28:	631a      	str	r2, [r3, #48]	@ 0x30
 c001d2a:	6a1a      	ldr	r2, [r3, #32]
 c001d2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 c001d30:	621a      	str	r2, [r3, #32]
 c001d32:	22fa      	movs	r2, #250	@ 0xfa
 c001d34:	625a      	str	r2, [r3, #36]	@ 0x24
            result->failed_pages++;
 c001d36:	68a3      	ldr	r3, [r4, #8]
 c001d38:	3301      	adds	r3, #1
 c001d3a:	60a3      	str	r3, [r4, #8]
 c001d3c:	e037      	b.n	c001dae <__acle_se_Secure_Flash256KB+0x1de>
  __ASM volatile ("dsb 0xF":::"memory");
 c001d3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001d42:	f3bf 8f6f 	isb	sy
 c001d46:	462e      	mov	r6, r5
 c001d48:	46c2      	mov	sl, r8
 c001d4a:	4b24      	ldr	r3, [pc, #144]	@ (c001ddc <__acle_se_Secure_Flash256KB+0x20c>)
 c001d4c:	eb03 23c5 	add.w	r3, r3, r5, lsl #11
 c001d50:	607b      	str	r3, [r7, #4]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001d52:	f505 7380 	add.w	r3, r5, #256	@ 0x100
 c001d56:	603b      	str	r3, [r7, #0]
            result->total_words++;
 c001d58:	68e3      	ldr	r3, [r4, #12]
            status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001d5a:	4632      	mov	r2, r6
            result->total_words++;
 c001d5c:	3301      	adds	r3, #1
 c001d5e:	60e3      	str	r3, [r4, #12]
            status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001d60:	2001      	movs	r0, #1
 c001d62:	4653      	mov	r3, sl
 c001d64:	6879      	ldr	r1, [r7, #4]
 c001d66:	f001 fe4f 	bl	c003a08 <HAL_FLASH_Program>
            if (status != HAL_OK) {
 c001d6a:	b118      	cbz	r0, c001d74 <__acle_se_Secure_Flash256KB+0x1a4>
                result->failed_words++;
 c001d6c:	6963      	ldr	r3, [r4, #20]
 c001d6e:	3301      	adds	r3, #1
 c001d70:	6163      	str	r3, [r4, #20]
 c001d72:	e7e0      	b.n	c001d36 <__acle_se_Secure_Flash256KB+0x166>
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 c001d74:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 c001d78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001d7c:	f3bf 8f6f 	isb	sy
            uint64_t verify_value = *(volatile uint64_t*)target_addr;
 c001d80:	687b      	ldr	r3, [r7, #4]
 c001d82:	e9d3 2300 	ldrd	r2, r3, [r3]
            if (verify_value == test_value) {
 c001d86:	4553      	cmp	r3, sl
 c001d88:	bf08      	it	eq
 c001d8a:	42b2      	cmpeq	r2, r6
 c001d8c:	d1ee      	bne.n	c001d6c <__acle_se_Secure_Flash256KB+0x19c>
                result->success_words++;
 c001d8e:	6923      	ldr	r3, [r4, #16]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001d90:	3601      	adds	r6, #1
                result->success_words++;
 c001d92:	f103 0301 	add.w	r3, r3, #1
 c001d96:	6123      	str	r3, [r4, #16]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001d98:	687b      	ldr	r3, [r7, #4]
 c001d9a:	f14a 0a00 	adc.w	sl, sl, #0
 c001d9e:	3308      	adds	r3, #8
 c001da0:	607b      	str	r3, [r7, #4]
 c001da2:	683b      	ldr	r3, [r7, #0]
 c001da4:	42b3      	cmp	r3, r6
 c001da6:	d1d7      	bne.n	c001d58 <__acle_se_Secure_Flash256KB+0x188>
            result->success_pages++;
 c001da8:	6863      	ldr	r3, [r4, #4]
 c001daa:	3301      	adds	r3, #1
 c001dac:	6063      	str	r3, [r4, #4]
    for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001dae:	3501      	adds	r5, #1
 c001db0:	4b0b      	ldr	r3, [pc, #44]	@ (c001de0 <__acle_se_Secure_Flash256KB+0x210>)
 c001db2:	4a0c      	ldr	r2, [pc, #48]	@ (c001de4 <__acle_se_Secure_Flash256KB+0x214>)
 c001db4:	f148 0800 	adc.w	r8, r8, #0
 c001db8:	4590      	cmp	r8, r2
 c001dba:	bf08      	it	eq
 c001dbc:	429d      	cmpeq	r5, r3
 c001dbe:	d180      	bne.n	c001cc2 <__acle_se_Secure_Flash256KB+0xf2>
    HAL_FLASH_Lock();
 c001dc0:	f001 fda2 	bl	c003908 <HAL_FLASH_Lock>
 c001dc4:	e73c      	b.n	c001c40 <__acle_se_Secure_Flash256KB+0x70>
 c001dc6:	bf00      	nop
 c001dc8:	90abcee5 	.word	0x90abcee5
 c001dcc:	6f543211 	.word	0x6f543211
 c001dd0:	50022000 	.word	0x50022000
 c001dd4:	f00020fa 	.word	0xf00020fa
 c001dd8:	0c00b1c3 	.word	0x0c00b1c3
 c001ddc:	a9948800 	.word	0xa9948800
 c001de0:	90abceef 	.word	0x90abceef
 c001de4:	12345678 	.word	0x12345678

0c001de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c001de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001dea:	4b14      	ldr	r3, [pc, #80]	@ (c001e3c <HAL_MspInit+0x54>)

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001dec:	2008      	movs	r0, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001dee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 c001df0:	f042 0201 	orr.w	r2, r2, #1
 c001df4:	661a      	str	r2, [r3, #96]	@ 0x60
 c001df6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 c001df8:	f002 0201 	and.w	r2, r2, #1
 c001dfc:	9201      	str	r2, [sp, #4]
 c001dfe:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 c001e00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c001e02:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c001e06:	659a      	str	r2, [r3, #88]	@ 0x58
 c001e08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c001e0a:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 c001e0e:	9202      	str	r2, [sp, #8]
 c001e10:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c001e14:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 c001e18:	649a      	str	r2, [r3, #72]	@ 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e1a:	2200      	movs	r2, #0
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e1e:	4611      	mov	r1, r2
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 c001e24:	9303      	str	r3, [sp, #12]
 c001e26:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e28:	f000 fe1a 	bl	c002a60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c001e2c:	2008      	movs	r0, #8
 c001e2e:	f000 fe47 	bl	c002ac0 <HAL_NVIC_EnableIRQ>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c001e32:	b005      	add	sp, #20
 c001e34:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 c001e38:	f003 bdfc 	b.w	c005a34 <HAL_PWREx_DisableUCPDDeadBattery>
 c001e3c:	50021000 	.word	0x50021000

0c001e40 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 c001e40:	4770      	bx	lr

0c001e42 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c001e42:	e7fe      	b.n	c001e42 <HardFault_Handler>

0c001e44 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c001e44:	e7fe      	b.n	c001e44 <MemManage_Handler>

0c001e46 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c001e46:	e7fe      	b.n	c001e46 <BusFault_Handler>

0c001e48 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c001e48:	e7fe      	b.n	c001e48 <UsageFault_Handler>

0c001e4a <SecureFault_Handler>:
void SecureFault_Handler(void)
{
  /* USER CODE BEGIN SecureFault_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */

  if(pSecureFaultCallback != (funcptr_NS)NULL)
 c001e4a:	4b18      	ldr	r3, [pc, #96]	@ (c001eac <SecureFault_Handler+0x62>)
{
 c001e4c:	b510      	push	{r4, lr}
  if(pSecureFaultCallback != (funcptr_NS)NULL)
 c001e4e:	681c      	ldr	r4, [r3, #0]
 c001e50:	b354      	cbz	r4, c001ea8 <SecureFault_Handler+0x5e>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureFaultCallback);

   callback_NS();
 c001e52:	f024 0401 	bic.w	r4, r4, #1
 c001e56:	0864      	lsrs	r4, r4, #1
 c001e58:	0064      	lsls	r4, r4, #1
 c001e5a:	4620      	mov	r0, r4
 c001e5c:	4621      	mov	r1, r4
 c001e5e:	4622      	mov	r2, r4
 c001e60:	4623      	mov	r3, r4
 c001e62:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001e66:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001e6a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001e6e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001e72:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001e76:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001e7a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001e7e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001e82:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001e86:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001e8a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001e8e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001e92:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001e9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001e9e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001ea2:	f007 fa60 	bl	c009366 <__gnu_cmse_nonsecure_call>
  while (1)
  {
    /* USER CODE BEGIN W1_SecureFault_IRQn 0 */
    /* USER CODE END W1_SecureFault_IRQn 0 */
  }
}
 c001ea6:	bd10      	pop	{r4, pc}
  while (1)
 c001ea8:	e7fe      	b.n	c001ea8 <SecureFault_Handler+0x5e>
 c001eaa:	bf00      	nop
 c001eac:	3000169c 	.word	0x3000169c

0c001eb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 c001eb0:	4770      	bx	lr

0c001eb2 <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 c001eb2:	4770      	bx	lr

0c001eb4 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 c001eb4:	4770      	bx	lr

0c001eb6 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c001eb6:	f000 bc50 	b.w	c00275a <HAL_IncTick>

0c001eba <GTZC_IRQHandler>:

/**
  * @brief This function handles Global TrustZone controller global interrupt.
  */
void GTZC_IRQHandler(void)
{
 c001eba:	b510      	push	{r4, lr}
  /* USER CODE BEGIN GTZC_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */
  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c001ebc:	f002 ff97 	bl	c004dee <HAL_GTZC_IRQHandler>
  /* USER CODE BEGIN GTZC_IRQn 1 */
  if(pSecureErrorCallback != (funcptr_NS)NULL)
 c001ec0:	4b17      	ldr	r3, [pc, #92]	@ (c001f20 <GTZC_IRQHandler+0x66>)
 c001ec2:	681c      	ldr	r4, [r3, #0]
 c001ec4:	b354      	cbz	r4, c001f1c <GTZC_IRQHandler+0x62>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureErrorCallback);

   callback_NS();
 c001ec6:	f024 0401 	bic.w	r4, r4, #1
 c001eca:	0864      	lsrs	r4, r4, #1
 c001ecc:	0064      	lsls	r4, r4, #1
 c001ece:	4620      	mov	r0, r4
 c001ed0:	4621      	mov	r1, r4
 c001ed2:	4622      	mov	r2, r4
 c001ed4:	4623      	mov	r3, r4
 c001ed6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001eda:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001ede:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001ee2:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001ee6:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001eea:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001eee:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ef2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001ef6:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001efa:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001efe:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001f02:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001f06:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001f0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001f0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001f12:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001f16:	f007 fa26 	bl	c009366 <__gnu_cmse_nonsecure_call>
  {
    /* Something went wrong in test case */
    while(1);
  }
  /* USER CODE END GTZC_IRQn 1 */
}
 c001f1a:	bd10      	pop	{r4, pc}
    while(1);
 c001f1c:	e7fe      	b.n	c001f1c <GTZC_IRQHandler+0x62>
 c001f1e:	bf00      	nop
 c001f20:	30001698 	.word	0x30001698

0c001f24 <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 c001f24:	4770      	bx	lr

0c001f26 <_getpid>:

int _getpid(void)
{
  return 1;
}
 c001f26:	2001      	movs	r0, #1
 c001f28:	4770      	bx	lr

0c001f2a <_kill>:

int _kill(int pid, int sig)
{
 c001f2a:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 c001f2c:	f008 f8e6 	bl	c00a0fc <__errno>
 c001f30:	2316      	movs	r3, #22
 c001f32:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001f34:	f04f 30ff 	mov.w	r0, #4294967295
 c001f38:	bd08      	pop	{r3, pc}

0c001f3a <_exit>:

void _exit (int status)
{
 c001f3a:	b508      	push	{r3, lr}
  errno = EINVAL;
 c001f3c:	f008 f8de 	bl	c00a0fc <__errno>
 c001f40:	2316      	movs	r3, #22
 c001f42:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 c001f44:	e7fe      	b.n	c001f44 <_exit+0xa>

0c001f46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 c001f46:	b570      	push	{r4, r5, r6, lr}
 c001f48:	460d      	mov	r5, r1
 c001f4a:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f4c:	460e      	mov	r6, r1
 c001f4e:	1b73      	subs	r3, r6, r5
 c001f50:	429c      	cmp	r4, r3
 c001f52:	dc01      	bgt.n	c001f58 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 c001f54:	4620      	mov	r0, r4
 c001f56:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 c001f58:	f3af 8000 	nop.w
 c001f5c:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f60:	e7f5      	b.n	c001f4e <_read+0x8>

0c001f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 c001f62:	b570      	push	{r4, r5, r6, lr}
 c001f64:	460d      	mov	r5, r1
 c001f66:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f68:	460e      	mov	r6, r1
 c001f6a:	1b73      	subs	r3, r6, r5
 c001f6c:	429c      	cmp	r4, r3
 c001f6e:	dc01      	bgt.n	c001f74 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 c001f70:	4620      	mov	r0, r4
 c001f72:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 c001f74:	f816 0b01 	ldrb.w	r0, [r6], #1
 c001f78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f7c:	e7f5      	b.n	c001f6a <_write+0x8>

0c001f7e <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 c001f7e:	f04f 30ff 	mov.w	r0, #4294967295
 c001f82:	4770      	bx	lr

0c001f84 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 c001f84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 c001f88:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 c001f8a:	604b      	str	r3, [r1, #4]
}
 c001f8c:	4770      	bx	lr

0c001f8e <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 c001f8e:	2001      	movs	r0, #1
 c001f90:	4770      	bx	lr

0c001f92 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 c001f92:	2000      	movs	r0, #0
 c001f94:	4770      	bx	lr

0c001f96 <_open>:

int _open(char *path, int flags, ...)
{
 c001f96:	b40e      	push	{r1, r2, r3}
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
}
 c001f98:	f04f 30ff 	mov.w	r0, #4294967295
 c001f9c:	b003      	add	sp, #12
 c001f9e:	4770      	bx	lr

0c001fa0 <_wait>:

int _wait(int *status)
{
 c001fa0:	b508      	push	{r3, lr}
  (void)status;
  errno = ECHILD;
 c001fa2:	f008 f8ab 	bl	c00a0fc <__errno>
 c001fa6:	230a      	movs	r3, #10
 c001fa8:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001faa:	f04f 30ff 	mov.w	r0, #4294967295
 c001fae:	bd08      	pop	{r3, pc}

0c001fb0 <_unlink>:

int _unlink(char *name)
{
 c001fb0:	b508      	push	{r3, lr}
  (void)name;
  errno = ENOENT;
 c001fb2:	f008 f8a3 	bl	c00a0fc <__errno>
 c001fb6:	2302      	movs	r3, #2
 c001fb8:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001fba:	f04f 30ff 	mov.w	r0, #4294967295
 c001fbe:	bd08      	pop	{r3, pc}

0c001fc0 <_times>:

int _times(struct tms *buf)
{
  (void)buf;
  return -1;
}
 c001fc0:	f04f 30ff 	mov.w	r0, #4294967295
 c001fc4:	4770      	bx	lr

0c001fc6 <_stat>:

int _stat(char *file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 c001fc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 c001fca:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 c001fcc:	604b      	str	r3, [r1, #4]
}
 c001fce:	4770      	bx	lr

0c001fd0 <_link>:

int _link(char *old, char *new)
{
 c001fd0:	b508      	push	{r3, lr}
  (void)old;
  (void)new;
  errno = EMLINK;
 c001fd2:	f008 f893 	bl	c00a0fc <__errno>
 c001fd6:	231f      	movs	r3, #31
 c001fd8:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001fda:	f04f 30ff 	mov.w	r0, #4294967295
 c001fde:	bd08      	pop	{r3, pc}

0c001fe0 <_fork>:

int _fork(void)
{
 c001fe0:	b508      	push	{r3, lr}
  errno = EAGAIN;
 c001fe2:	f008 f88b 	bl	c00a0fc <__errno>
 c001fe6:	230b      	movs	r3, #11
 c001fe8:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001fea:	f04f 30ff 	mov.w	r0, #4294967295
 c001fee:	bd08      	pop	{r3, pc}

0c001ff0 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 c001ff0:	b508      	push	{r3, lr}
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 c001ff2:	f008 f883 	bl	c00a0fc <__errno>
 c001ff6:	230c      	movs	r3, #12
 c001ff8:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001ffa:	f04f 30ff 	mov.w	r0, #4294967295
 c001ffe:	bd08      	pop	{r3, pc}

0c002000 <_gettimeofday>:
int _gettimeofday(struct timeval *tv, void *tz)
{
  (void)tv;
  (void)tz;
  return 0;  // Return dummy value
}
 c002000:	2000      	movs	r0, #0
 c002002:	4770      	bx	lr

0c002004 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 c002004:	4a0b      	ldr	r2, [pc, #44]	@ (c002034 <_sbrk+0x30>)
{
 c002006:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 c002008:	6811      	ldr	r1, [r2, #0]
{
 c00200a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 c00200c:	b909      	cbnz	r1, c002012 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 c00200e:	490a      	ldr	r1, [pc, #40]	@ (c002038 <_sbrk+0x34>)
 c002010:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 c002012:	6810      	ldr	r0, [r2, #0]
 c002014:	4909      	ldr	r1, [pc, #36]	@ (c00203c <_sbrk+0x38>)
 c002016:	4c0a      	ldr	r4, [pc, #40]	@ (c002040 <_sbrk+0x3c>)
 c002018:	4403      	add	r3, r0
 c00201a:	1b09      	subs	r1, r1, r4
 c00201c:	428b      	cmp	r3, r1
 c00201e:	d906      	bls.n	c00202e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 c002020:	f008 f86c 	bl	c00a0fc <__errno>
 c002024:	230c      	movs	r3, #12
 c002026:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 c002028:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 c00202c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 c00202e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 c002030:	e7fc      	b.n	c00202c <_sbrk+0x28>
 c002032:	bf00      	nop
 c002034:	300016a0 	.word	0x300016a0
 c002038:	30004240 	.word	0x30004240
 c00203c:	30018000 	.word	0x30018000
 c002040:	00000400 	.word	0x00000400

0c002044 <BSP_GetVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
int32_t BSP_GetVersion(void)
{
  return ((int32_t)STM32L5xx_NUCLEO_BSP_VERSION);
}
 c002044:	4800      	ldr	r0, [pc, #0]	@ (c002048 <BSP_GetVersion+0x4>)
 c002046:	4770      	bx	lr
 c002048:	01000400 	.word	0x01000400

0c00204c <BSP_GetBoardName>:
  * @retval pointer to the board name string
  */
const uint8_t* BSP_GetBoardName(void)
{
  return (const uint8_t*)STM32L5XX_NUCLEO_BSP_BOARD_NAME;
}
 c00204c:	4800      	ldr	r0, [pc, #0]	@ (c002050 <BSP_GetBoardName+0x4>)
 c00204e:	4770      	bx	lr
 c002050:	0c00b21d 	.word	0x0c00b21d

0c002054 <BSP_GetBoardID>:
  * @retval pointer to the board ID string
  */
const uint8_t* BSP_GetBoardID(void)
{
  return (const uint8_t*)STM32L5XX_NUCLEO_BSP_BOARD_ID;
}
 c002054:	4800      	ldr	r0, [pc, #0]	@ (c002058 <BSP_GetBoardID+0x4>)
 c002056:	4770      	bx	lr
 c002058:	0c00b22e 	.word	0x0c00b22e

0c00205c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 c00205c:	b530      	push	{r4, r5, lr}
 c00205e:	4b1c      	ldr	r3, [pc, #112]	@ (c0020d0 <BSP_LED_Init+0x74>)
 c002060:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
  {
    LED1_GPIO_CLK_ENABLE();
 c002062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  if (Led == LED1)
 c002064:	b9f8      	cbnz	r0, c0020a6 <BSP_LED_Init+0x4a>
    LED1_GPIO_CLK_ENABLE();
 c002066:	f042 0204 	orr.w	r2, r2, #4
 c00206a:	64da      	str	r2, [r3, #76]	@ 0x4c
 c00206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00206e:	f003 0304 	and.w	r3, r3, #4
 c002072:	9300      	str	r3, [sp, #0]
 c002074:	9b00      	ldr	r3, [sp, #0]
  {
    LED3_GPIO_CLK_ENABLE();
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 c002076:	4b17      	ldr	r3, [pc, #92]	@ (c0020d4 <BSP_LED_Init+0x78>)
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull  = GPIO_PULLUP;
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c002078:	a903      	add	r1, sp, #12
  GPIO_Init.Pin   = LED_PIN[Led];
 c00207a:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 c00207e:	2301      	movs	r3, #1
  GPIO_Init.Pull  = GPIO_PULLUP;
 c002080:	e9cd 3304 	strd	r3, r3, [sp, #16]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 c002084:	2303      	movs	r3, #3
 c002086:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c002088:	4b13      	ldr	r3, [pc, #76]	@ (c0020d8 <BSP_LED_Init+0x7c>)
  GPIO_Init.Pin   = LED_PIN[Led];
 c00208a:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c00208c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 c002090:	4620      	mov	r0, r4
 c002092:	f002 f899 	bl	c0041c8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c002096:	4620      	mov	r0, r4
 c002098:	2200      	movs	r2, #0
 c00209a:	4629      	mov	r1, r5
 c00209c:	f002 f9e6 	bl	c00446c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c0020a0:	2000      	movs	r0, #0
 c0020a2:	b009      	add	sp, #36	@ 0x24
 c0020a4:	bd30      	pop	{r4, r5, pc}
  else if (Led == LED2)
 c0020a6:	2801      	cmp	r0, #1
 c0020a8:	d108      	bne.n	c0020bc <BSP_LED_Init+0x60>
    LED2_GPIO_CLK_ENABLE();
 c0020aa:	f042 0202 	orr.w	r2, r2, #2
 c0020ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 c0020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0020b2:	f003 0302 	and.w	r3, r3, #2
 c0020b6:	9301      	str	r3, [sp, #4]
 c0020b8:	9b01      	ldr	r3, [sp, #4]
 c0020ba:	e7dc      	b.n	c002076 <BSP_LED_Init+0x1a>
    LED3_GPIO_CLK_ENABLE();
 c0020bc:	f042 0201 	orr.w	r2, r2, #1
 c0020c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 c0020c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0020c4:	f003 0301 	and.w	r3, r3, #1
 c0020c8:	9302      	str	r3, [sp, #8]
 c0020ca:	9b02      	ldr	r3, [sp, #8]
 c0020cc:	e7d3      	b.n	c002076 <BSP_LED_Init+0x1a>
 c0020ce:	bf00      	nop
 c0020d0:	50021000 	.word	0x50021000
 c0020d4:	0c00b344 	.word	0x0c00b344
 c0020d8:	0c00b338 	.word	0x0c00b338

0c0020dc <BSP_LED_DeInit>:
  *     @arg  LED3
  * @note BSP_LED_DeInit() does not disable the GPIO clock
  * @retval BSP error code
  */
int32_t BSP_LED_DeInit(Led_TypeDef Led)
{
 c0020dc:	b538      	push	{r3, r4, r5, lr}
  GPIO_InitTypeDef GPIO_Init;

  /* DeInit the GPIO_LED pin */
  GPIO_Init.Pin = LED_PIN[Led];
 c0020de:	4b08      	ldr	r3, [pc, #32]	@ (c002100 <BSP_LED_DeInit+0x24>)

  /* Turn off LED */
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c0020e0:	2200      	movs	r2, #0
  GPIO_Init.Pin = LED_PIN[Led];
 c0020e2:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c0020e6:	4b07      	ldr	r3, [pc, #28]	@ (c002104 <BSP_LED_DeInit+0x28>)
 c0020e8:	4629      	mov	r1, r5
 c0020ea:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 c0020ee:	4620      	mov	r0, r4
 c0020f0:	f002 f9bc 	bl	c00446c <HAL_GPIO_WritePin>
  HAL_GPIO_DeInit(LED_PORT[Led], GPIO_Init.Pin);
 c0020f4:	4620      	mov	r0, r4
 c0020f6:	4629      	mov	r1, r5
 c0020f8:	f002 f928 	bl	c00434c <HAL_GPIO_DeInit>
  return BSP_ERROR_NONE;
}
 c0020fc:	2000      	movs	r0, #0
 c0020fe:	bd38      	pop	{r3, r4, r5, pc}
 c002100:	0c00b344 	.word	0x0c00b344
 c002104:	0c00b338 	.word	0x0c00b338

0c002108 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 c002108:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 c00210a:	4b05      	ldr	r3, [pc, #20]	@ (c002120 <BSP_LED_On+0x18>)
 c00210c:	2201      	movs	r2, #1
 c00210e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002112:	4b04      	ldr	r3, [pc, #16]	@ (c002124 <BSP_LED_On+0x1c>)
 c002114:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002118:	f002 f9a8 	bl	c00446c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c00211c:	2000      	movs	r0, #0
 c00211e:	bd08      	pop	{r3, pc}
 c002120:	0c00b344 	.word	0x0c00b344
 c002124:	0c00b338 	.word	0x0c00b338

0c002128 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 c002128:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c00212a:	4b05      	ldr	r3, [pc, #20]	@ (c002140 <BSP_LED_Off+0x18>)
 c00212c:	2200      	movs	r2, #0
 c00212e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002132:	4b04      	ldr	r3, [pc, #16]	@ (c002144 <BSP_LED_Off+0x1c>)
 c002134:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002138:	f002 f998 	bl	c00446c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c00213c:	2000      	movs	r0, #0
 c00213e:	bd08      	pop	{r3, pc}
 c002140:	0c00b344 	.word	0x0c00b344
 c002144:	0c00b338 	.word	0x0c00b338

0c002148 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 c002148:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 c00214a:	4b05      	ldr	r3, [pc, #20]	@ (c002160 <BSP_LED_Toggle+0x18>)
 c00214c:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002150:	4b04      	ldr	r3, [pc, #16]	@ (c002164 <BSP_LED_Toggle+0x1c>)
 c002152:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002156:	f002 f98e 	bl	c004476 <HAL_GPIO_TogglePin>
  return BSP_ERROR_NONE;
}
 c00215a:	2000      	movs	r0, #0
 c00215c:	bd08      	pop	{r3, pc}
 c00215e:	bf00      	nop
 c002160:	0c00b344 	.word	0x0c00b344
 c002164:	0c00b338 	.word	0x0c00b338

0c002168 <BSP_LED_GetState>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval 0 means off, 1 means on.
  */
int32_t BSP_LED_GetState(Led_TypeDef Led)
{
 c002168:	b508      	push	{r3, lr}
  int32_t status;

  status = (HAL_GPIO_ReadPin(LED_PORT[Led], LED_PIN[Led]) == GPIO_PIN_SET) ? 1 : 0;
 c00216a:	4b06      	ldr	r3, [pc, #24]	@ (c002184 <BSP_LED_GetState+0x1c>)
 c00216c:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002170:	4b05      	ldr	r3, [pc, #20]	@ (c002188 <BSP_LED_GetState+0x20>)
 c002172:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002176:	f002 f973 	bl	c004460 <HAL_GPIO_ReadPin>

  return status;
}
 c00217a:	1e43      	subs	r3, r0, #1
 c00217c:	4258      	negs	r0, r3
 c00217e:	4158      	adcs	r0, r3
 c002180:	bd08      	pop	{r3, pc}
 c002182:	bf00      	nop
 c002184:	0c00b344 	.word	0x0c00b344
 c002188:	0c00b338 	.word	0x0c00b338

0c00218c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 c00218c:	b570      	push	{r4, r5, r6, lr}
  uint32_t              BSP_BUTTON_IT_PRIO[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  uint32_t              BUTTON_EXTI_LINE[BUTTONn]   = {BUTTON_USER_EXTI_LINE};
  BSP_EXTI_LineCallback ButtonCallback[BUTTONn]     = {BUTTON_USER_EXTI_Callback};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 c00218e:	4b21      	ldr	r3, [pc, #132]	@ (c002214 <BSP_PB_Init+0x88>)
{
 c002190:	b086      	sub	sp, #24
  BUTTON_USER_GPIO_CLK_ENABLE();
 c002192:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
{
 c002194:	4606      	mov	r6, r0
  BUTTON_USER_GPIO_CLK_ENABLE();
 c002196:	f042 0204 	orr.w	r2, r2, #4
 c00219a:	64da      	str	r2, [r3, #76]	@ 0x4c
 c00219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c

  GPIO_Init.Pin   = BUTTON_PIN[Button];
  GPIO_Init.Pull  = GPIO_NOPULL;
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c00219e:	2000      	movs	r0, #0
  BUTTON_USER_GPIO_CLK_ENABLE();
 c0021a0:	f003 0304 	and.w	r3, r3, #4
 c0021a4:	9300      	str	r3, [sp, #0]
 c0021a6:	9b00      	ldr	r3, [sp, #0]
  GPIO_Init.Pin   = BUTTON_PIN[Button];
 c0021a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 c0021ac:	9301      	str	r3, [sp, #4]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c0021ae:	2302      	movs	r3, #2

  if (ButtonMode == BUTTON_MODE_GPIO)
 c0021b0:	460c      	mov	r4, r1
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c0021b2:	e9cd 0303 	strd	r0, r3, [sp, #12]
  if (ButtonMode == BUTTON_MODE_GPIO)
 c0021b6:	b931      	cbnz	r1, c0021c6 <BSP_PB_Init+0x3a>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 c0021b8:	9102      	str	r1, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021ba:	4817      	ldr	r0, [pc, #92]	@ (c002218 <BSP_PB_Init+0x8c>)
 c0021bc:	a901      	add	r1, sp, #4
 c0021be:	f002 f803 	bl	c0041c8 <HAL_GPIO_Init>
  int32_t               status = BSP_ERROR_NONE;
 c0021c2:	2000      	movs	r0, #0
    {
      status = BSP_ERROR_PERIPH_FAILURE;
    }
  }

  return status;
 c0021c4:	e013      	b.n	c0021ee <BSP_PB_Init+0x62>
  if (ButtonMode == BUTTON_MODE_EXTI)
 c0021c6:	2901      	cmp	r1, #1
 c0021c8:	d1fb      	bne.n	c0021c2 <BSP_PB_Init+0x36>
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 c0021ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021ce:	4812      	ldr	r0, [pc, #72]	@ (c002218 <BSP_PB_Init+0x8c>)
 c0021d0:	a901      	add	r1, sp, #4
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 c0021d2:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021d4:	f001 fff8 	bl	c0041c8 <HAL_GPIO_Init>
    if (HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) == HAL_OK)
 c0021d8:	230c      	movs	r3, #12
 c0021da:	4d10      	ldr	r5, [pc, #64]	@ (c00221c <BSP_PB_Init+0x90>)
 c0021dc:	4910      	ldr	r1, [pc, #64]	@ (c002220 <BSP_PB_Init+0x94>)
 c0021de:	fb03 5506 	mla	r5, r3, r6, r5
 c0021e2:	4628      	mov	r0, r5
 c0021e4:	f001 fa37 	bl	c003656 <HAL_EXTI_GetHandle>
 c0021e8:	b118      	cbz	r0, c0021f2 <BSP_PB_Init+0x66>
        status = BSP_ERROR_PERIPH_FAILURE;
 c0021ea:	f06f 0003 	mvn.w	r0, #3
}
 c0021ee:	b006      	add	sp, #24
 c0021f0:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_RISING_CB_ID, ButtonCallback[Button]) == HAL_OK)
 c0021f2:	4a0c      	ldr	r2, [pc, #48]	@ (c002224 <BSP_PB_Init+0x98>)
 c0021f4:	4621      	mov	r1, r4
 c0021f6:	4628      	mov	r0, r5
 c0021f8:	f001 fa20 	bl	c00363c <HAL_EXTI_RegisterCallback>
 c0021fc:	4602      	mov	r2, r0
 c0021fe:	2800      	cmp	r0, #0
 c002200:	d1f3      	bne.n	c0021ea <BSP_PB_Init+0x5e>
        HAL_NVIC_SetPriority(BUTTON_IRQn[Button], BSP_BUTTON_IT_PRIO[Button], 0x00);
 c002202:	2107      	movs	r1, #7
 c002204:	2018      	movs	r0, #24
 c002206:	f000 fc2b 	bl	c002a60 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
 c00220a:	2018      	movs	r0, #24
 c00220c:	f000 fc58 	bl	c002ac0 <HAL_NVIC_EnableIRQ>
 c002210:	e7d7      	b.n	c0021c2 <BSP_PB_Init+0x36>
 c002212:	bf00      	nop
 c002214:	50021000 	.word	0x50021000
 c002218:	52020800 	.word	0x52020800
 c00221c:	300016a4 	.word	0x300016a4
 c002220:	0600000d 	.word	0x0600000d
 c002224:	0c00225f 	.word	0x0c00225f

0c002228 <BSP_PB_DeInit>:
  *   This parameter should be: BUTTON_USER
  * @note BSP_PB_DeInit() does not disable the GPIO clock
  * @retval BSP error code
  */
int32_t BSP_PB_DeInit(Button_TypeDef Button)
{
 c002228:	b508      	push	{r3, lr}
  GPIO_InitTypeDef GPIO_Init;

  GPIO_Init.Pin = BUTTON_PIN[Button];
  HAL_NVIC_DisableIRQ(BUTTON_IRQn[Button]);
 c00222a:	2018      	movs	r0, #24
 c00222c:	f000 fc56 	bl	c002adc <HAL_NVIC_DisableIRQ>
  HAL_GPIO_DeInit(BUTTON_PORT[Button], GPIO_Init.Pin);
 c002230:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 c002234:	4802      	ldr	r0, [pc, #8]	@ (c002240 <BSP_PB_DeInit+0x18>)
 c002236:	f002 f889 	bl	c00434c <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
}
 c00223a:	2000      	movs	r0, #0
 c00223c:	bd08      	pop	{r3, pc}
 c00223e:	bf00      	nop
 c002240:	52020800 	.word	0x52020800

0c002244 <BSP_PB_GetState>:
  * @param  Button Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER
  * @retval 0 means released, 1 means pressed.
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 c002244:	b508      	push	{r3, lr}
  int32_t status;

  status = (HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_SET) ? 1 : 0;
 c002246:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 c00224a:	4803      	ldr	r0, [pc, #12]	@ (c002258 <BSP_PB_GetState+0x14>)
 c00224c:	f002 f908 	bl	c004460 <HAL_GPIO_ReadPin>

  return status;
}
 c002250:	1e43      	subs	r3, r0, #1
 c002252:	4258      	negs	r0, r3
 c002254:	4158      	adcs	r0, r3
 c002256:	bd08      	pop	{r3, pc}
 c002258:	52020800 	.word	0x52020800

0c00225c <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 c00225c:	4770      	bx	lr

0c00225e <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 c00225e:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 c002260:	2000      	movs	r0, #0
 c002262:	f7ff fffb 	bl	c00225c <BSP_PB_Callback>
}
 c002266:	bd08      	pop	{r3, pc}

0c002268 <BSP_PB_IRQHandler>:
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 c002268:	220c      	movs	r2, #12
 c00226a:	4b02      	ldr	r3, [pc, #8]	@ (c002274 <BSP_PB_IRQHandler+0xc>)
 c00226c:	fb02 3000 	mla	r0, r2, r0, r3
 c002270:	f001 b9f7 	b.w	c003662 <HAL_EXTI_IRQHandler>
 c002274:	300016a4 	.word	0x300016a4

0c002278 <BSP_COM_DeInit>:
{
 c002278:	b5f0      	push	{r4, r5, r6, r7, lr}
  hcom_uart[COM].Instance = COM_UART[COM];
 c00227a:	2494      	movs	r4, #148	@ 0x94
 c00227c:	4344      	muls	r4, r0
 c00227e:	4b1e      	ldr	r3, [pc, #120]	@ (c0022f8 <BSP_COM_DeInit+0x80>)
 c002280:	4d1e      	ldr	r5, [pc, #120]	@ (c0022fc <BSP_COM_DeInit+0x84>)
 c002282:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
{
 c002286:	b087      	sub	sp, #28
  if (HAL_UART_DeInit(&hcom_uart[COM]) != HAL_OK)
 c002288:	1928      	adds	r0, r5, r4
  hcom_uart[COM].Instance = COM_UART[COM];
 c00228a:	512b      	str	r3, [r5, r4]
  if (HAL_UART_DeInit(&hcom_uart[COM]) != HAL_OK)
 c00228c:	f004 fc9b 	bl	c006bc6 <HAL_UART_DeInit>
 c002290:	2800      	cmp	r0, #0
 c002292:	d12e      	bne.n	c0022f2 <BSP_COM_DeInit+0x7a>
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN, COM2_TX_PIN};
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
  COM_TypeDef      COM;

  /* Get COM according instance */
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c002294:	592e      	ldr	r6, [r5, r4]
 c002296:	4d1a      	ldr	r5, [pc, #104]	@ (c002300 <BSP_COM_DeInit+0x88>)
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c002298:	4a1a      	ldr	r2, [pc, #104]	@ (c002304 <BSP_COM_DeInit+0x8c>)
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c00229a:	1b74      	subs	r4, r6, r5
 c00229c:	bf18      	it	ne
 c00229e:	2401      	movne	r4, #1
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c0022a0:	4b19      	ldr	r3, [pc, #100]	@ (c002308 <BSP_COM_DeInit+0x90>)
 c0022a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 c0022a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 c0022aa:	4a18      	ldr	r2, [pc, #96]	@ (c00230c <BSP_COM_DeInit+0x94>)
 c0022ac:	4b18      	ldr	r3, [pc, #96]	@ (c002310 <BSP_COM_DeInit+0x98>)
 c0022ae:	e9cd 2300 	strd	r2, r3, [sp]

  /* Disable GPIOs and COM clock */
  HAL_GPIO_DeInit(COM_TX_PORT[COM], COM_TX_PIN[COM]);
 c0022b2:	ab06      	add	r3, sp, #24
 c0022b4:	eb03 0744 	add.w	r7, r3, r4, lsl #1
 c0022b8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 c0022bc:	f837 1c18 	ldrh.w	r1, [r7, #-24]
 c0022c0:	f854 0c10 	ldr.w	r0, [r4, #-16]
 c0022c4:	f002 f842 	bl	c00434c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(COM_RX_PORT[COM], COM_RX_PIN[COM]);
 c0022c8:	f854 0c08 	ldr.w	r0, [r4, #-8]
 c0022cc:	f837 1c14 	ldrh.w	r1, [r7, #-20]
 c0022d0:	f002 f83c 	bl	c00434c <HAL_GPIO_DeInit>
  int32_t status = BSP_ERROR_NONE;
 c0022d4:	2000      	movs	r0, #0
 c0022d6:	4b0f      	ldr	r3, [pc, #60]	@ (c002314 <BSP_COM_DeInit+0x9c>)
  switch (COM)
 c0022d8:	42ae      	cmp	r6, r5
  {
    case COM1:
      COM1_CLK_DISABLE();
 c0022da:	bf0b      	itete	eq
 c0022dc:	6dda      	ldreq	r2, [r3, #92]	@ 0x5c
      break;
    case COM2:
      COM2_CLK_DISABLE();
 c0022de:	6d9a      	ldrne	r2, [r3, #88]	@ 0x58
      COM1_CLK_DISABLE();
 c0022e0:	f022 0201 	biceq.w	r2, r2, #1
      COM2_CLK_DISABLE();
 c0022e4:	f422 2280 	bicne.w	r2, r2, #262144	@ 0x40000
      COM1_CLK_DISABLE();
 c0022e8:	bf0c      	ite	eq
 c0022ea:	65da      	streq	r2, [r3, #92]	@ 0x5c
      COM2_CLK_DISABLE();
 c0022ec:	659a      	strne	r2, [r3, #88]	@ 0x58
}
 c0022ee:	b007      	add	sp, #28
 c0022f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = BSP_ERROR_PERIPH_FAILURE;
 c0022f2:	f06f 0003 	mvn.w	r0, #3
  return status;
 c0022f6:	e7fa      	b.n	c0022ee <BSP_COM_DeInit+0x76>
 c0022f8:	0c00b330 	.word	0x0c00b330
 c0022fc:	300016b0 	.word	0x300016b0
 c002300:	50008000 	.word	0x50008000
 c002304:	52021800 	.word	0x52021800
 c002308:	52020c00 	.word	0x52020c00
 c00230c:	01000080 	.word	0x01000080
 c002310:	02000100 	.word	0x02000100
 c002314:	50021000 	.word	0x50021000

0c002318 <MX_LPUART1_Init>:
  huart->Init.BaudRate       = MXInit->BaudRate;
 c002318:	680a      	ldr	r2, [r1, #0]
 c00231a:	6042      	str	r2, [r0, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 c00231c:	684a      	ldr	r2, [r1, #4]
 c00231e:	6082      	str	r2, [r0, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 c002320:	890a      	ldrh	r2, [r1, #8]
 c002322:	60c2      	str	r2, [r0, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 c002324:	894a      	ldrh	r2, [r1, #10]
 c002326:	6102      	str	r2, [r0, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 c002328:	220c      	movs	r2, #12
 c00232a:	6142      	str	r2, [r0, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 c00232c:	898a      	ldrh	r2, [r1, #12]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c00232e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 c002332:	6182      	str	r2, [r0, #24]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c002334:	2200      	movs	r2, #0
 c002336:	e9c0 1207 	strd	r1, r2, [r0, #28]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c00233a:	6242      	str	r2, [r0, #36]	@ 0x24
  return HAL_UART_Init(huart);
 c00233c:	f006 b8ce 	b.w	c0084dc <HAL_UART_Init>

0c002340 <MX_USART3_Init>:
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
 c002340:	e7ea      	b.n	c002318 <MX_LPUART1_Init>

0c002342 <BSP_COM_Init>:
{
 c002342:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c002346:	4607      	mov	r7, r0
  if (COM_Init == NULL)
 c002348:	460e      	mov	r6, r1
{
 c00234a:	b095      	sub	sp, #84	@ 0x54
  if (COM_Init == NULL)
 c00234c:	2900      	cmp	r1, #0
 c00234e:	f000 8097 	beq.w	c002480 <BSP_COM_Init+0x13e>
    hcom_uart[COM].Instance = COM_UART[COM];
 c002352:	4b4d      	ldr	r3, [pc, #308]	@ (c002488 <BSP_COM_Init+0x146>)
 c002354:	494d      	ldr	r1, [pc, #308]	@ (c00248c <BSP_COM_Init+0x14a>)
 c002356:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 c00235a:	2394      	movs	r3, #148	@ 0x94
 c00235c:	4343      	muls	r3, r0
 c00235e:	eb01 0803 	add.w	r8, r1, r3
 c002362:	50ca      	str	r2, [r1, r3]
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c002364:	494a      	ldr	r1, [pc, #296]	@ (c002490 <BSP_COM_Init+0x14e>)
 c002366:	4b4b      	ldr	r3, [pc, #300]	@ (c002494 <BSP_COM_Init+0x152>)
 c002368:	4c4b      	ldr	r4, [pc, #300]	@ (c002498 <BSP_COM_Init+0x156>)
 c00236a:	e9cd 130b 	strd	r1, r3, [sp, #44]	@ 0x2c
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 c00236e:	e9cd 130d 	strd	r1, r3, [sp, #52]	@ 0x34
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 c002372:	4b4a      	ldr	r3, [pc, #296]	@ (c00249c <BSP_COM_Init+0x15a>)
 c002374:	494a      	ldr	r1, [pc, #296]	@ (c0024a0 <BSP_COM_Init+0x15e>)
 c002376:	e9cd 1302 	strd	r1, r3, [sp, #8]
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF, COM2_TX_AF};
 c00237a:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 c00237e:	f8ad 3000 	strh.w	r3, [sp]
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF, COM2_RX_AF};
 c002382:	f8ad 3004 	strh.w	r3, [sp, #4]
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c002386:	4b47      	ldr	r3, [pc, #284]	@ (c0024a4 <BSP_COM_Init+0x162>)
 c002388:	429a      	cmp	r2, r3
 c00238a:	bf14      	ite	ne
 c00238c:	2501      	movne	r5, #1
 c00238e:	2500      	moveq	r5, #0
  if (COM == COM1)
 c002390:	d155      	bne.n	c00243e <BSP_COM_Init+0xfc>
    __HAL_RCC_PWR_CLK_ENABLE();
 c002392:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c002394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c002398:	65a3      	str	r3, [r4, #88]	@ 0x58
 c00239a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c00239c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c0023a0:	9304      	str	r3, [sp, #16]
 c0023a2:	9b04      	ldr	r3, [sp, #16]
    HAL_PWREx_EnableVddIO2();
 c0023a4:	f002 ffd2 	bl	c00534c <HAL_PWREx_EnableVddIO2>
    COM1_TX_GPIO_CLK_ENABLE();
 c0023a8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0023ae:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0023b0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0023b6:	9305      	str	r3, [sp, #20]
 c0023b8:	9b05      	ldr	r3, [sp, #20]
    COM1_RX_GPIO_CLK_ENABLE();
 c0023ba:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0023c0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0023c2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0023c8:	9306      	str	r3, [sp, #24]
 c0023ca:	9b06      	ldr	r3, [sp, #24]
    COM1_CLK_ENABLE();
 c0023cc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c0023ce:	f043 0301 	orr.w	r3, r3, #1
 c0023d2:	65e3      	str	r3, [r4, #92]	@ 0x5c
 c0023d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c0023d6:	f003 0301 	and.w	r3, r3, #1
 c0023da:	9307      	str	r3, [sp, #28]
 c0023dc:	9b07      	ldr	r3, [sp, #28]
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 c0023de:	ab14      	add	r3, sp, #80	@ 0x50
 c0023e0:	eb03 0945 	add.w	r9, r3, r5, lsl #1
 c0023e4:	f839 3c48 	ldrh.w	r3, [r9, #-72]
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 c0023e8:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 c0023ea:	930f      	str	r3, [sp, #60]	@ 0x3c
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 c0023ec:	2302      	movs	r3, #2
 c0023ee:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 c0023f0:	9312      	str	r3, [sp, #72]	@ 0x48
  GPIO_Init.Pull      = GPIO_PULLUP;
 c0023f2:	2301      	movs	r3, #1
 c0023f4:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_Init.Alternate = COM_TX_AF[COM];
 c0023f6:	f105 0350 	add.w	r3, r5, #80	@ 0x50
 c0023fa:	eb0d 0403 	add.w	r4, sp, r3
 c0023fe:	f814 3c50 	ldrb.w	r3, [r4, #-80]
 c002402:	9313      	str	r3, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 c002404:	ab14      	add	r3, sp, #80	@ 0x50
 c002406:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 c00240a:	f855 0c24 	ldr.w	r0, [r5, #-36]
 c00240e:	f001 fedb 	bl	c0041c8 <HAL_GPIO_Init>
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 c002412:	f839 3c44 	ldrh.w	r3, [r9, #-68]
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c002416:	f855 0c1c 	ldr.w	r0, [r5, #-28]
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 c00241a:	930f      	str	r3, [sp, #60]	@ 0x3c
  GPIO_Init.Alternate = COM_RX_AF[COM];
 c00241c:	f814 3c4c 	ldrb.w	r3, [r4, #-76]
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c002420:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_Init.Alternate = COM_RX_AF[COM];
 c002422:	9313      	str	r3, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c002424:	f001 fed0 	bl	c0041c8 <HAL_GPIO_Init>
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c002428:	4631      	mov	r1, r6
 c00242a:	4640      	mov	r0, r8
      if (COM == COM1)
 c00242c:	bb2f      	cbnz	r7, c00247a <BSP_COM_Init+0x138>
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c00242e:	f7ff ff73 	bl	c002318 <MX_LPUART1_Init>
 c002432:	b300      	cbz	r0, c002476 <BSP_COM_Init+0x134>
          status = BSP_ERROR_PERIPH_FAILURE;
 c002434:	f06f 0003 	mvn.w	r0, #3
}
 c002438:	b015      	add	sp, #84	@ 0x54
 c00243a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    COM2_TX_GPIO_CLK_ENABLE();
 c00243e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002440:	f043 0308 	orr.w	r3, r3, #8
 c002444:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c002446:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002448:	f003 0308 	and.w	r3, r3, #8
 c00244c:	9308      	str	r3, [sp, #32]
 c00244e:	9b08      	ldr	r3, [sp, #32]
    COM2_RX_GPIO_CLK_ENABLE();
 c002450:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002452:	f043 0308 	orr.w	r3, r3, #8
 c002456:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c002458:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00245a:	f003 0308 	and.w	r3, r3, #8
 c00245e:	9309      	str	r3, [sp, #36]	@ 0x24
 c002460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    COM2_CLK_ENABLE();
 c002462:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c002464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 c002468:	65a3      	str	r3, [r4, #88]	@ 0x58
 c00246a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c00246c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 c002470:	930a      	str	r3, [sp, #40]	@ 0x28
 c002472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 c002474:	e7b3      	b.n	c0023de <BSP_COM_Init+0x9c>
  int32_t status = BSP_ERROR_NONE;
 c002476:	2000      	movs	r0, #0
 c002478:	e7de      	b.n	c002438 <BSP_COM_Init+0xf6>
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c00247a:	f7ff ff61 	bl	c002340 <MX_USART3_Init>
 c00247e:	e7d8      	b.n	c002432 <BSP_COM_Init+0xf0>
    status = BSP_ERROR_WRONG_PARAM;
 c002480:	f06f 0001 	mvn.w	r0, #1
  return status;
 c002484:	e7d8      	b.n	c002438 <BSP_COM_Init+0xf6>
 c002486:	bf00      	nop
 c002488:	0c00b330 	.word	0x0c00b330
 c00248c:	300016b0 	.word	0x300016b0
 c002490:	52021800 	.word	0x52021800
 c002494:	52020c00 	.word	0x52020c00
 c002498:	50021000 	.word	0x50021000
 c00249c:	02000100 	.word	0x02000100
 c0024a0:	01000080 	.word	0x01000080
 c0024a4:	50008000 	.word	0x50008000

0c0024a8 <SystemInit>:
{

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c0024a8:	2100      	movs	r1, #0
 c0024aa:	4b36      	ldr	r3, [pc, #216]	@ (c002584 <SystemInit+0xdc>)
 c0024ac:	4a36      	ldr	r2, [pc, #216]	@ (c002588 <SystemInit+0xe0>)
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c0024ae:	b510      	push	{r4, lr}
 c0024b0:	f8c3 10d8 	str.w	r1, [r3, #216]	@ 0xd8
 c0024b4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 c0024b8:	f502 52ff 	add.w	r2, r2, #8160	@ 0x1fe0
 c0024bc:	3203      	adds	r2, #3
 c0024be:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c0024c2:	2201      	movs	r2, #1
 c0024c4:	4831      	ldr	r0, [pc, #196]	@ (c00258c <SystemInit+0xe4>)
 c0024c6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 c0024ca:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c0024ce:	f500 307f 	add.w	r0, r0, #261120	@ 0x3fc00
 c0024d2:	f200 30e1 	addw	r0, r0, #993	@ 0x3e1
 c0024d6:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c0024da:	2002      	movs	r0, #2
 c0024dc:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c0024e0:	482b      	ldr	r0, [pc, #172]	@ (c002590 <SystemInit+0xe8>)
  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c0024e2:	f04f 44c0 	mov.w	r4, #1610612736	@ 0x60000000
    SAU_INIT_REGION(2);
 c0024e6:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c0024ea:	f500 301f 	add.w	r0, r0, #162816	@ 0x27c00
 c0024ee:	f200 30e1 	addw	r0, r0, #993	@ 0x3e1
 c0024f2:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(3);
 c0024f6:	2003      	movs	r0, #3
 c0024f8:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c0024fc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 c002500:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c002504:	4823      	ldr	r0, [pc, #140]	@ (c002594 <SystemInit+0xec>)
 c002506:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(4);
 c00250a:	2004      	movs	r0, #4
 c00250c:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c002510:	f8c3 40dc 	str.w	r4, [r3, #220]	@ 0xdc
 c002514:	4c20      	ldr	r4, [pc, #128]	@ (c002598 <SystemInit+0xf0>)
 c002516:	f8c3 40e0 	str.w	r4, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c00251a:	2405      	movs	r4, #5
 c00251c:	f8c3 40d8 	str.w	r4, [r3, #216]	@ 0xd8
 c002520:	4c1e      	ldr	r4, [pc, #120]	@ (c00259c <SystemInit+0xf4>)
 c002522:	f8c3 40dc 	str.w	r4, [r3, #220]	@ 0xdc
 c002526:	f504 34c7 	add.w	r4, r4, #101888	@ 0x18e00
 c00252a:	f204 14e1 	addw	r4, r4, #481	@ 0x1e1
 c00252e:	f8c3 40e0 	str.w	r4, [r3, #224]	@ 0xe0
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c002532:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002536:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00253a:	4c19      	ldr	r4, [pc, #100]	@ (c0025a0 <SystemInit+0xf8>)
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c00253c:	f442 6240 	orr.w	r2, r2, #3072	@ 0xc00
 c002540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002544:	6b62      	ldr	r2, [r4, #52]	@ 0x34
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c002546:	f022 52e0 	bic.w	r2, r2, #469762048	@ 0x1c000000
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c00254a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00254e:	6362      	str	r2, [r4, #52]	@ 0x34
  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c002550:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c002554:	4a13      	ldr	r2, [pc, #76]	@ (c0025a4 <SystemInit+0xfc>)
 c002556:	f8c2 1280 	str.w	r1, [r2, #640]	@ 0x280
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c00255a:	f8c2 4284 	str.w	r4, [r2, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c00255e:	f8c2 0288 	str.w	r0, [r2, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c002562:	f8c2 128c 	str.w	r1, [r2, #652]	@ 0x28c
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002566:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 c00256a:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 c00256e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002572:	4a0d      	ldr	r2, [pc, #52]	@ (c0025a8 <SystemInit+0x100>)
 c002574:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 c002578:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 c00257c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 c002580:	bd10      	pop	{r4, pc}
 c002582:	bf00      	nop
 c002584:	e000ed00 	.word	0xe000ed00
 c002588:	0c03e000 	.word	0x0c03e000
 c00258c:	08040000 	.word	0x08040000
 c002590:	20018000 	.word	0x20018000
 c002594:	4fffffe1 	.word	0x4fffffe1
 c002598:	9fffffe1 	.word	0x9fffffe1
 c00259c:	0bf90000 	.word	0x0bf90000
 c0025a0:	e000ef00 	.word	0xe000ef00
 c0025a4:	e000e100 	.word	0xe000e100
 c0025a8:	e002ed00 	.word	0xe002ed00

0c0025ac <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0025ac:	4a1f      	ldr	r2, [pc, #124]	@ (c00262c <SystemCoreClockUpdate+0x80>)
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c0025ae:	4920      	ldr	r1, [pc, #128]	@ (c002630 <SystemCoreClockUpdate+0x84>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0025b0:	6813      	ldr	r3, [r2, #0]
 c0025b2:	071b      	lsls	r3, r3, #28
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0025b4:	bf55      	itete	pl
 c0025b6:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	@ 0x94
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0025ba:	6813      	ldrmi	r3, [r2, #0]
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0025bc:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0025c0:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
  msirange = MSIRangeTable[msirange];
 c0025c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0025c8:	6891      	ldr	r1, [r2, #8]
 c0025ca:	f001 010c 	and.w	r1, r1, #12
 c0025ce:	2908      	cmp	r1, #8
 c0025d0:	d029      	beq.n	c002626 <SystemCoreClockUpdate+0x7a>
 c0025d2:	290c      	cmp	r1, #12
 c0025d4:	d00d      	beq.n	c0025f2 <SystemCoreClockUpdate+0x46>
 c0025d6:	4a17      	ldr	r2, [pc, #92]	@ (c002634 <SystemCoreClockUpdate+0x88>)
 c0025d8:	2904      	cmp	r1, #4
 c0025da:	bf08      	it	eq
 c0025dc:	4613      	moveq	r3, r2
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c0025de:	4a13      	ldr	r2, [pc, #76]	@ (c00262c <SystemCoreClockUpdate+0x80>)
 c0025e0:	4915      	ldr	r1, [pc, #84]	@ (c002638 <SystemCoreClockUpdate+0x8c>)
 c0025e2:	6892      	ldr	r2, [r2, #8]
 c0025e4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c0025e8:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c0025ea:	40d3      	lsrs	r3, r2
 c0025ec:	4a13      	ldr	r2, [pc, #76]	@ (c00263c <SystemCoreClockUpdate+0x90>)
 c0025ee:	6013      	str	r3, [r2, #0]
}
 c0025f0:	4770      	bx	lr
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0025f2:	68d1      	ldr	r1, [r2, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c0025f4:	68d2      	ldr	r2, [r2, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0025f6:	f001 0103 	and.w	r1, r1, #3
      switch (pllsource)
 c0025fa:	3902      	subs	r1, #2
 c0025fc:	2901      	cmp	r1, #1
          pllvco = (HSE_VALUE / pllm);
 c0025fe:	bf98      	it	ls
 c002600:	4b0c      	ldrls	r3, [pc, #48]	@ (c002634 <SystemCoreClockUpdate+0x88>)
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c002602:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c002606:	3201      	adds	r2, #1
          pllvco = (msirange / pllm);
 c002608:	fbb3 f2f2 	udiv	r2, r3, r2
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c00260c:	4907      	ldr	r1, [pc, #28]	@ (c00262c <SystemCoreClockUpdate+0x80>)
 c00260e:	68cb      	ldr	r3, [r1, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002610:	68c9      	ldr	r1, [r1, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c002612:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c002616:	4353      	muls	r3, r2
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002618:	f3c1 6241 	ubfx	r2, r1, #25, #2
 c00261c:	3201      	adds	r2, #1
 c00261e:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 c002620:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
 c002624:	e7db      	b.n	c0025de <SystemCoreClockUpdate+0x32>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c002626:	4b03      	ldr	r3, [pc, #12]	@ (c002634 <SystemCoreClockUpdate+0x88>)
 c002628:	e7d9      	b.n	c0025de <SystemCoreClockUpdate+0x32>
 c00262a:	bf00      	nop
 c00262c:	50021000 	.word	0x50021000
 c002630:	0c00b34c 	.word	0x0c00b34c
 c002634:	00f42400 	.word	0x00f42400
 c002638:	0c00b394 	.word	0x0c00b394
 c00263c:	30000004 	.word	0x30000004

0c002640 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002640:	b508      	push	{r3, lr}
  SystemCoreClockUpdate();
 c002642:	f7ff ffb3 	bl	c0025ac <SystemCoreClockUpdate>
  
  return SystemCoreClock;
}
 c002646:	4b1b      	ldr	r3, [pc, #108]	@ (c0026b4 <__acle_se_SECURE_SystemCoreClockUpdate+0x74>)
 c002648:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00264c:	6818      	ldr	r0, [r3, #0]
 c00264e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c002652:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c002656:	4671      	mov	r1, lr
 c002658:	4672      	mov	r2, lr
 c00265a:	4673      	mov	r3, lr
 c00265c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002660:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c002664:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c002668:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00266c:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002670:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002674:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c002678:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00267c:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002680:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002684:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c002688:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00268c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002690:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002694:	f38e 8c00 	msr	CPSR_fs, lr
 c002698:	b410      	push	{r4}
 c00269a:	eef1 ca10 	vmrs	ip, fpscr
 c00269e:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0026a2:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0026a6:	ea0c 0c04 	and.w	ip, ip, r4
 c0026aa:	eee1 ca10 	vmsr	fpscr, ip
 c0026ae:	bc10      	pop	{r4}
 c0026b0:	46f4      	mov	ip, lr
 c0026b2:	4774      	bxns	lr
 c0026b4:	30000004 	.word	0x30000004
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 c0026b8:	4770      	bx	lr

0c0026ba <HAL_MspDeInit>:

/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 c0026ba:	4770      	bx	lr

0c0026bc <HAL_DeInit>:
{
 c0026bc:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 c0026be:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 c0026c2:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 c0026c4:	4b08      	ldr	r3, [pc, #32]	@ (c0026e8 <HAL_DeInit+0x2c>)
 c0026c6:	639a      	str	r2, [r3, #56]	@ 0x38
 c0026c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 c0026ca:	639c      	str	r4, [r3, #56]	@ 0x38
 c0026cc:	63dc      	str	r4, [r3, #60]	@ 0x3c
  __HAL_RCC_APB2_FORCE_RESET();
 c0026ce:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 c0026d0:	641c      	str	r4, [r3, #64]	@ 0x40
  __HAL_RCC_AHB1_FORCE_RESET();
 c0026d2:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 c0026d4:	629c      	str	r4, [r3, #40]	@ 0x28
  __HAL_RCC_AHB2_FORCE_RESET();
 c0026d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 c0026d8:	62dc      	str	r4, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB3_FORCE_RESET();
 c0026da:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 c0026dc:	631c      	str	r4, [r3, #48]	@ 0x30
  HAL_MspDeInit();
 c0026de:	f7ff ffec 	bl	c0026ba <HAL_MspDeInit>
}
 c0026e2:	4620      	mov	r0, r4
 c0026e4:	bd10      	pop	{r4, pc}
 c0026e6:	bf00      	nop
 c0026e8:	50021000 	.word	0x50021000

0c0026ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c0026ec:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c0026ee:	4b0f      	ldr	r3, [pc, #60]	@ (c00272c <HAL_InitTick+0x40>)
{
 c0026f0:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 c0026f2:	781a      	ldrb	r2, [r3, #0]
 c0026f4:	b90a      	cbnz	r2, c0026fa <HAL_InitTick+0xe>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 c0026f6:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 c0026f8:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c0026fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 c0026fe:	fbb3 f3f2 	udiv	r3, r3, r2
 c002702:	4a0b      	ldr	r2, [pc, #44]	@ (c002730 <HAL_InitTick+0x44>)
 c002704:	6810      	ldr	r0, [r2, #0]
 c002706:	fbb0 f0f3 	udiv	r0, r0, r3
 c00270a:	f000 fa0b 	bl	c002b24 <HAL_SYSTICK_Config>
 c00270e:	4604      	mov	r4, r0
 c002710:	2800      	cmp	r0, #0
 c002712:	d1f0      	bne.n	c0026f6 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c002714:	2d07      	cmp	r5, #7
 c002716:	d8ee      	bhi.n	c0026f6 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c002718:	4602      	mov	r2, r0
 c00271a:	4629      	mov	r1, r5
 c00271c:	f04f 30ff 	mov.w	r0, #4294967295
 c002720:	f000 f99e 	bl	c002a60 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c002724:	4b03      	ldr	r3, [pc, #12]	@ (c002734 <HAL_InitTick+0x48>)
 c002726:	4620      	mov	r0, r4
 c002728:	601d      	str	r5, [r3, #0]
  return status;
 c00272a:	e7e5      	b.n	c0026f8 <HAL_InitTick+0xc>
 c00272c:	30000008 	.word	0x30000008
 c002730:	30000004 	.word	0x30000004
 c002734:	3000000c 	.word	0x3000000c

0c002738 <HAL_Init>:
{
 c002738:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c00273a:	2004      	movs	r0, #4
 c00273c:	f000 f97d 	bl	c002a3a <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 c002740:	f7ff ff34 	bl	c0025ac <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c002744:	2000      	movs	r0, #0
 c002746:	f7ff ffd1 	bl	c0026ec <HAL_InitTick>
 c00274a:	4604      	mov	r4, r0
 c00274c:	b918      	cbnz	r0, c002756 <HAL_Init+0x1e>
    HAL_MspInit();
 c00274e:	f7ff fb4b 	bl	c001de8 <HAL_MspInit>
}
 c002752:	4620      	mov	r0, r4
 c002754:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 c002756:	2401      	movs	r4, #1
 c002758:	e7fb      	b.n	c002752 <HAL_Init+0x1a>

0c00275a <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 c00275a:	4a03      	ldr	r2, [pc, #12]	@ (c002768 <HAL_IncTick+0xe>)
 c00275c:	4b03      	ldr	r3, [pc, #12]	@ (c00276c <HAL_IncTick+0x12>)
 c00275e:	6811      	ldr	r1, [r2, #0]
 c002760:	781b      	ldrb	r3, [r3, #0]
 c002762:	440b      	add	r3, r1
 c002764:	6013      	str	r3, [r2, #0]
}
 c002766:	4770      	bx	lr
 c002768:	300017d8 	.word	0x300017d8
 c00276c:	30000008 	.word	0x30000008

0c002770 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 c002770:	4b01      	ldr	r3, [pc, #4]	@ (c002778 <HAL_GetTick+0x8>)
 c002772:	6818      	ldr	r0, [r3, #0]
}
 c002774:	4770      	bx	lr
 c002776:	bf00      	nop
 c002778:	300017d8 	.word	0x300017d8

0c00277c <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 c00277c:	4b01      	ldr	r3, [pc, #4]	@ (c002784 <HAL_GetTickPrio+0x8>)
 c00277e:	6818      	ldr	r0, [r3, #0]
 c002780:	4770      	bx	lr
 c002782:	bf00      	nop
 c002784:	3000000c 	.word	0x3000000c

0c002788 <HAL_SetTickFreq>:
  * @brief Set new tick Freq.
  * @param Freq tick frequency
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 c002788:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  HAL_TickFreqTypeDef prevTickFreq;

  if (uwTickFreq != Freq)
 c00278a:	4c07      	ldr	r4, [pc, #28]	@ (c0027a8 <HAL_SetTickFreq+0x20>)
 c00278c:	7825      	ldrb	r5, [r4, #0]
 c00278e:	4285      	cmp	r5, r0
 c002790:	d007      	beq.n	c0027a2 <HAL_SetTickFreq+0x1a>

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 c002792:	4b06      	ldr	r3, [pc, #24]	@ (c0027ac <HAL_SetTickFreq+0x24>)
    uwTickFreq = Freq;
 c002794:	7020      	strb	r0, [r4, #0]
    status = HAL_InitTick(uwTickPrio);
 c002796:	6818      	ldr	r0, [r3, #0]
 c002798:	f7ff ffa8 	bl	c0026ec <HAL_InitTick>
    if (status != HAL_OK)
 c00279c:	b100      	cbz	r0, c0027a0 <HAL_SetTickFreq+0x18>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 c00279e:	7025      	strb	r5, [r4, #0]
    }
  }

  return status;
}
 c0027a0:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 c0027a2:	2000      	movs	r0, #0
 c0027a4:	e7fc      	b.n	c0027a0 <HAL_SetTickFreq+0x18>
 c0027a6:	bf00      	nop
 c0027a8:	30000008 	.word	0x30000008
 c0027ac:	3000000c 	.word	0x3000000c

0c0027b0 <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 c0027b0:	4b01      	ldr	r3, [pc, #4]	@ (c0027b8 <HAL_GetTickFreq+0x8>)
 c0027b2:	7818      	ldrb	r0, [r3, #0]
 c0027b4:	4770      	bx	lr
 c0027b6:	bf00      	nop
 c0027b8:	30000008 	.word	0x30000008

0c0027bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 c0027bc:	b538      	push	{r3, r4, r5, lr}
 c0027be:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 c0027c0:	f7ff ffd6 	bl	c002770 <HAL_GetTick>
 c0027c4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 c0027c6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 c0027c8:	bf1e      	ittt	ne
 c0027ca:	4b04      	ldrne	r3, [pc, #16]	@ (c0027dc <HAL_Delay+0x20>)
 c0027cc:	781b      	ldrbne	r3, [r3, #0]
 c0027ce:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 c0027d0:	f7ff ffce 	bl	c002770 <HAL_GetTick>
 c0027d4:	1b43      	subs	r3, r0, r5
 c0027d6:	42a3      	cmp	r3, r4
 c0027d8:	d3fa      	bcc.n	c0027d0 <HAL_Delay+0x14>
  {
  }
}
 c0027da:	bd38      	pop	{r3, r4, r5, pc}
 c0027dc:	30000008 	.word	0x30000008

0c0027e0 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 c0027e0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c0027e4:	6913      	ldr	r3, [r2, #16]
 c0027e6:	f023 0302 	bic.w	r3, r3, #2
 c0027ea:	6113      	str	r3, [r2, #16]
}
 c0027ec:	4770      	bx	lr

0c0027ee <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 c0027ee:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c0027f2:	6913      	ldr	r3, [r2, #16]
 c0027f4:	f043 0302 	orr.w	r3, r3, #2
 c0027f8:	6113      	str	r3, [r2, #16]
}
 c0027fa:	4770      	bx	lr

0c0027fc <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return STM32L5XX_HAL_VERSION;
}
 c0027fc:	4800      	ldr	r0, [pc, #0]	@ (c002800 <HAL_GetHalVersion+0x4>)
 c0027fe:	4770      	bx	lr
 c002800:	01000600 	.word	0x01000600

0c002804 <HAL_GetREVID>:
  * @brief  Return the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 c002804:	4b01      	ldr	r3, [pc, #4]	@ (c00280c <HAL_GetREVID+0x8>)
 c002806:	6818      	ldr	r0, [r3, #0]
}
 c002808:	0c00      	lsrs	r0, r0, #16
 c00280a:	4770      	bx	lr
 c00280c:	e0044000 	.word	0xe0044000

0c002810 <HAL_GetDEVID>:
  * @brief  Return the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
 c002810:	4b02      	ldr	r3, [pc, #8]	@ (c00281c <HAL_GetDEVID+0xc>)
 c002812:	6818      	ldr	r0, [r3, #0]
}
 c002814:	f3c0 000b 	ubfx	r0, r0, #0, #12
 c002818:	4770      	bx	lr
 c00281a:	bf00      	nop
 c00281c:	e0044000 	.word	0xe0044000

0c002820 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 c002820:	4b01      	ldr	r3, [pc, #4]	@ (c002828 <HAL_GetUIDw0+0x8>)
 c002822:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
 c002826:	4770      	bx	lr
 c002828:	0bfa0000 	.word	0x0bfa0000

0c00282c <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 c00282c:	4b01      	ldr	r3, [pc, #4]	@ (c002834 <HAL_GetUIDw1+0x8>)
 c00282e:	f8d3 0594 	ldr.w	r0, [r3, #1428]	@ 0x594
 c002832:	4770      	bx	lr
 c002834:	0bfa0000 	.word	0x0bfa0000

0c002838 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 c002838:	4b01      	ldr	r3, [pc, #4]	@ (c002840 <HAL_GetUIDw2+0x8>)
 c00283a:	f8d3 0598 	ldr.w	r0, [r3, #1432]	@ 0x598
 c00283e:	4770      	bx	lr
 c002840:	0bfa0000 	.word	0x0bfa0000

0c002844 <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 c002844:	4a02      	ldr	r2, [pc, #8]	@ (c002850 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 c002846:	6853      	ldr	r3, [r2, #4]
 c002848:	f043 0302 	orr.w	r3, r3, #2
 c00284c:	6053      	str	r3, [r2, #4]
}
 c00284e:	4770      	bx	lr
 c002850:	e0044000 	.word	0xe0044000

0c002854 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 c002854:	4a02      	ldr	r2, [pc, #8]	@ (c002860 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 c002856:	6853      	ldr	r3, [r2, #4]
 c002858:	f023 0302 	bic.w	r3, r3, #2
 c00285c:	6053      	str	r3, [r2, #4]
}
 c00285e:	4770      	bx	lr
 c002860:	e0044000 	.word	0xe0044000

0c002864 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 c002864:	4a02      	ldr	r2, [pc, #8]	@ (c002870 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 c002866:	6853      	ldr	r3, [r2, #4]
 c002868:	f043 0304 	orr.w	r3, r3, #4
 c00286c:	6053      	str	r3, [r2, #4]
}
 c00286e:	4770      	bx	lr
 c002870:	e0044000 	.word	0xe0044000

0c002874 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 c002874:	4a02      	ldr	r2, [pc, #8]	@ (c002880 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 c002876:	6853      	ldr	r3, [r2, #4]
 c002878:	f023 0304 	bic.w	r3, r3, #4
 c00287c:	6053      	str	r3, [r2, #4]
}
 c00287e:	4770      	bx	lr
 c002880:	e0044000 	.word	0xe0044000

0c002884 <HAL_SYSCFG_SRAM2Erase>:
  * @retval None
  */
void HAL_SYSCFG_SRAM2Erase(void)
{
  /* unlock the write protection of the SRAM2ER bit */
  SYSCFG->SKR = 0xCA;
 c002884:	22ca      	movs	r2, #202	@ 0xca
 c002886:	4b04      	ldr	r3, [pc, #16]	@ (c002898 <HAL_SYSCFG_SRAM2Erase+0x14>)
 c002888:	61da      	str	r2, [r3, #28]
  SYSCFG->SKR = 0x53;
 c00288a:	2253      	movs	r2, #83	@ 0x53
 c00288c:	61da      	str	r2, [r3, #28]

  /* Starts a hardware SRAM2 erase operation*/
  SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 c00288e:	699a      	ldr	r2, [r3, #24]
 c002890:	f042 0201 	orr.w	r2, r2, #1
 c002894:	619a      	str	r2, [r3, #24]
}
 c002896:	4770      	bx	lr
 c002898:	50010000 	.word	0x50010000

0c00289c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 c00289c:	4a03      	ldr	r2, [pc, #12]	@ (c0028ac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 c00289e:	6813      	ldr	r3, [r2, #0]
 c0028a0:	f023 0302 	bic.w	r3, r3, #2
 c0028a4:	4303      	orrs	r3, r0
 c0028a6:	6013      	str	r3, [r2, #0]
}
 c0028a8:	4770      	bx	lr
 c0028aa:	bf00      	nop
 c0028ac:	50010100 	.word	0x50010100

0c0028b0 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
 c0028b0:	4a03      	ldr	r2, [pc, #12]	@ (c0028c0 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x10>)
 c0028b2:	6853      	ldr	r3, [r2, #4]
 c0028b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 c0028b8:	4303      	orrs	r3, r0
 c0028ba:	6053      	str	r3, [r2, #4]
}
 c0028bc:	4770      	bx	lr
 c0028be:	bf00      	nop
 c0028c0:	50010100 	.word	0x50010100

0c0028c4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 c0028c4:	4a08      	ldr	r2, [pc, #32]	@ (c0028e8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 c0028c6:	6813      	ldr	r3, [r2, #0]
 c0028c8:	f023 0304 	bic.w	r3, r3, #4
 c0028cc:	4303      	orrs	r3, r0
 c0028ce:	6013      	str	r3, [r2, #0]
  if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0)
 c0028d0:	4b06      	ldr	r3, [pc, #24]	@ (c0028ec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x28>)
 c0028d2:	b928      	cbnz	r0, c0028e0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x1c>
    TrimmingValue = ((uint32_t) *VREFBUF_SC0_CAL_ADDR) & 0x3FU;
 c0028d4:	f893 0079 	ldrb.w	r0, [r3, #121]	@ 0x79
    TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 c0028d8:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
  HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue);
 c0028dc:	f7ff bfe8 	b.w	c0028b0 <HAL_SYSCFG_VREFBUF_TrimmingConfig>
    TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 c0028e0:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 c0028e4:	e7f8      	b.n	c0028d8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x14>
 c0028e6:	bf00      	nop
 c0028e8:	50010100 	.word	0x50010100
 c0028ec:	0bfa0500 	.word	0x0bfa0500

0c0028f0 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 c0028f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 c0028f2:	4c0a      	ldr	r4, [pc, #40]	@ (c00291c <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 c0028f4:	6823      	ldr	r3, [r4, #0]
 c0028f6:	f043 0301 	orr.w	r3, r3, #1
 c0028fa:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c0028fc:	f7ff ff38 	bl	c002770 <HAL_GetTick>
 c002900:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 c002902:	6823      	ldr	r3, [r4, #0]
 c002904:	071b      	lsls	r3, r3, #28
 c002906:	d501      	bpl.n	c00290c <HAL_SYSCFG_EnableVREFBUF+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 c002908:	2000      	movs	r0, #0
}
 c00290a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 c00290c:	f7ff ff30 	bl	c002770 <HAL_GetTick>
 c002910:	1b40      	subs	r0, r0, r5
 c002912:	280a      	cmp	r0, #10
 c002914:	d9f5      	bls.n	c002902 <HAL_SYSCFG_EnableVREFBUF+0x12>
      return HAL_TIMEOUT;
 c002916:	2003      	movs	r0, #3
 c002918:	e7f7      	b.n	c00290a <HAL_SYSCFG_EnableVREFBUF+0x1a>
 c00291a:	bf00      	nop
 c00291c:	50010100 	.word	0x50010100

0c002920 <HAL_SYSCFG_DisableVREFBUF>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 c002920:	4a02      	ldr	r2, [pc, #8]	@ (c00292c <HAL_SYSCFG_DisableVREFBUF+0xc>)
 c002922:	6813      	ldr	r3, [r2, #0]
 c002924:	f023 0301 	bic.w	r3, r3, #1
 c002928:	6013      	str	r3, [r2, #0]
}
 c00292a:	4770      	bx	lr
 c00292c:	50010100 	.word	0x50010100

0c002930 <HAL_SYSCFG_EnableIOAnalogBooster>:
  * @note   Insure low VDDA voltage operation with I/O analog switch control
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogBooster(void)
{
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_BOOSTEN | SYSCFG_CFGR1_ANASWVDD), SYSCFG_CFGR1_BOOSTEN);
 c002930:	4a03      	ldr	r2, [pc, #12]	@ (c002940 <HAL_SYSCFG_EnableIOAnalogBooster+0x10>)
 c002932:	6853      	ldr	r3, [r2, #4]
 c002934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c002938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c00293c:	6053      	str	r3, [r2, #4]
}
 c00293e:	4770      	bx	lr
 c002940:	50010000 	.word	0x50010000

0c002944 <HAL_SYSCFG_DisableIOAnalogBooster>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogBooster(void)
{
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 c002944:	4a02      	ldr	r2, [pc, #8]	@ (c002950 <HAL_SYSCFG_DisableIOAnalogBooster+0xc>)
 c002946:	6853      	ldr	r3, [r2, #4]
 c002948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c00294c:	6053      	str	r3, [r2, #4]
}
 c00294e:	4770      	bx	lr
 c002950:	50010000 	.word	0x50010000

0c002954 <HAL_SYSCFG_EnableIOAnalogSwitchVdd>:
  * @note   To be used when I/O analog switch voltage booster is not enabled
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogSwitchVdd(void)
{
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_BOOSTEN | SYSCFG_CFGR1_ANASWVDD), SYSCFG_CFGR1_ANASWVDD);
 c002954:	4a03      	ldr	r2, [pc, #12]	@ (c002964 <HAL_SYSCFG_EnableIOAnalogSwitchVdd+0x10>)
 c002956:	6853      	ldr	r3, [r2, #4]
 c002958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c00295c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c002960:	6053      	str	r3, [r2, #4]
}
 c002962:	4770      	bx	lr
 c002964:	50010000 	.word	0x50010000

0c002968 <HAL_SYSCFG_DisableIOAnalogSwitchVdd>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogSwitchVdd(void)
{
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 c002968:	4a02      	ldr	r2, [pc, #8]	@ (c002974 <HAL_SYSCFG_DisableIOAnalogSwitchVdd+0xc>)
 c00296a:	6853      	ldr	r3, [r2, #4]
 c00296c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c002970:	6053      	str	r3, [r2, #4]
}
 c002972:	4770      	bx	lr
 c002974:	50010000 	.word	0x50010000

0c002978 <HAL_SYSCFG_Lock>:
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_LOCK_ITEMS(Item));

  /* Privilege secure/non-secure locks */
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
 c002978:	4b02      	ldr	r3, [pc, #8]	@ (c002984 <HAL_SYSCFG_Lock+0xc>)
 c00297a:	b282      	uxth	r2, r0

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Privilege secure only locks */
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
 c00297c:	0c00      	lsrs	r0, r0, #16
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
 c00297e:	60da      	str	r2, [r3, #12]
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
 c002980:	6118      	str	r0, [r3, #16]
#endif /* __ARM_FEATURE_CMSE */
}
 c002982:	4770      	bx	lr
 c002984:	50010000 	.word	0x50010000

0c002988 <HAL_SYSCFG_GetLock>:
HAL_StatusTypeDef HAL_SYSCFG_GetLock(uint32_t *pItem)
{
  uint32_t tmp_lock;

  /* Check null pointer */
  if (pItem == NULL)
 c002988:	b138      	cbz	r0, c00299a <HAL_SYSCFG_GetLock+0x12>
  {
    return HAL_ERROR;
  }

  /* Get the non-secure lock state */
  tmp_lock = SYSCFG->CNSLCKR;
 c00298a:	4a05      	ldr	r2, [pc, #20]	@ (c0029a0 <HAL_SYSCFG_GetLock+0x18>)
 c00298c:	68d3      	ldr	r3, [r2, #12]

  /* Get the secure lock state in secure code */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  tmp_lock |= (SYSCFG->CSLCKR << 16U);
 c00298e:	6912      	ldr	r2, [r2, #16]
 c002990:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
#endif /* __ARM_FEATURE_CMSE */

  /* Return overall lock status */
  *pItem = tmp_lock;
 c002994:	6003      	str	r3, [r0, #0]

  return HAL_OK;
 c002996:	2000      	movs	r0, #0
 c002998:	4770      	bx	lr
    return HAL_ERROR;
 c00299a:	2001      	movs	r0, #1
}
 c00299c:	4770      	bx	lr
 c00299e:	bf00      	nop
 c0029a0:	50010000 	.word	0x50010000

0c0029a4 <HAL_SYSCFG_ConfigAttributes>:

  /* Check the parameters */
  assert_param(IS_SYSCFG_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_SYSCFG_ATTRIBUTES(Attributes));

  tmp = SYSCFG_S->SECCFGR;
 c0029a4:	4a03      	ldr	r2, [pc, #12]	@ (c0029b4 <HAL_SYSCFG_ConfigAttributes+0x10>)

  /* Set or reset Item */
  if ((Attributes & SYSCFG_SEC) != 0x00U)
 c0029a6:	07c9      	lsls	r1, r1, #31
  tmp = SYSCFG_S->SECCFGR;
 c0029a8:	6813      	ldr	r3, [r2, #0]
  {
    tmp |= Item;
 c0029aa:	bf4c      	ite	mi
 c0029ac:	4303      	orrmi	r3, r0
  }
  else
  {
    tmp &= ~Item;
 c0029ae:	4383      	bicpl	r3, r0
  }

  /* Set secure attributes */
  SYSCFG_S->SECCFGR = tmp;
 c0029b0:	6013      	str	r3, [r2, #0]
}
 c0029b2:	4770      	bx	lr
 c0029b4:	50010000 	.word	0x50010000

0c0029b8 <HAL_SYSCFG_GetConfigAttributes>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SYSCFG_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
  /* Check null pointer */
  if (pAttributes == NULL)
 c0029b8:	b139      	cbz	r1, c0029ca <HAL_SYSCFG_GetConfigAttributes+0x12>

  /* Check the parameters */
  assert_param(IS_SYSCFG_ITEMS_ATTRIBUTES(Item));

  /* Get the secure attribute state */
  if ((SYSCFG_S->SECCFGR & Item) != 0U)
 c0029ba:	4b05      	ldr	r3, [pc, #20]	@ (c0029d0 <HAL_SYSCFG_GetConfigAttributes+0x18>)
 c0029bc:	681b      	ldr	r3, [r3, #0]
 c0029be:	4003      	ands	r3, r0
  {
    *pAttributes = SYSCFG_SEC;
 c0029c0:	bf18      	it	ne
 c0029c2:	2301      	movne	r3, #1
  else
  {
    *pAttributes = SYSCFG_NSEC;
  }

  return HAL_OK;
 c0029c4:	2000      	movs	r0, #0
    *pAttributes = SYSCFG_SEC;
 c0029c6:	600b      	str	r3, [r1, #0]
 c0029c8:	4770      	bx	lr
    return HAL_ERROR;
 c0029ca:	2001      	movs	r0, #1
}
 c0029cc:	4770      	bx	lr
 c0029ce:	bf00      	nop
 c0029d0:	50010000 	.word	0x50010000

0c0029d4 <MPU_ConfigRegion>:
  __ASM volatile ("dmb 0xF":::"memory");
 c0029d4:	f3bf 8f5f 	dmb	sy

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = MPU_RegionInit->Number;
 c0029d8:	784b      	ldrb	r3, [r1, #1]
 c0029da:	6083      	str	r3, [r0, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 c0029dc:	6903      	ldr	r3, [r0, #16]
 c0029de:	f023 0301 	bic.w	r3, r3, #1
 c0029e2:	6103      	str	r3, [r0, #16]

  /* Apply configuration */
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0029e4:	684b      	ldr	r3, [r1, #4]
                ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
                ((uint32_t)MPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 c0029e6:	7b8a      	ldrb	r2, [r1, #14]
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0029e8:	f023 031f 	bic.w	r3, r3, #31
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c0029ec:	4313      	orrs	r3, r2
                ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c0029ee:	7bca      	ldrb	r2, [r1, #15]
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c0029f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 c0029f4:	7b4a      	ldrb	r2, [r1, #13]
 c0029f6:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0029fa:	60c3      	str	r3, [r0, #12]

  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c0029fc:	688b      	ldr	r3, [r1, #8]
                ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
                ((uint32_t)MPU_RegionInit->Enable          << MPU_RLAR_EN_Pos));
 c0029fe:	780a      	ldrb	r2, [r1, #0]
  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c002a00:	f023 031f 	bic.w	r3, r3, #31
                ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c002a04:	4313      	orrs	r3, r2
 c002a06:	7b0a      	ldrb	r2, [r1, #12]
 c002a08:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c002a0c:	6103      	str	r3, [r0, #16]
}
 c002a0e:	4770      	bx	lr

0c002a10 <MPU_ConfigMemoryAttributes>:

static void MPU_ConfigMemoryAttributes(MPU_Type* MPUx, MPU_Attributes_InitTypeDef *MPU_AttributesInit)
{
 c002a10:	b510      	push	{r4, lr}
 c002a12:	f3bf 8f5f 	dmb	sy
    mair = &(MPUx->MAIR1);
    attr_number = (uint32_t)MPU_AttributesInit->Number - 4U;
  }

  attr_values = *(mair);
  attr_values &=  ~(0xFFU << (attr_number * 8U));
 c002a16:	24ff      	movs	r4, #255	@ 0xff
  if(MPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 c002a18:	780b      	ldrb	r3, [r1, #0]
  *(mair) = attr_values | ((uint32_t)MPU_AttributesInit->Attributes << (attr_number * 8U));
 c002a1a:	7849      	ldrb	r1, [r1, #1]
  if(MPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 c002a1c:	2b03      	cmp	r3, #3
    mair = &(MPUx->MAIR0);
 c002a1e:	bf92      	itee	ls
 c002a20:	3030      	addls	r0, #48	@ 0x30
    mair = &(MPUx->MAIR1);
 c002a22:	3034      	addhi	r0, #52	@ 0x34
    attr_number = (uint32_t)MPU_AttributesInit->Number - 4U;
 c002a24:	3b04      	subhi	r3, #4
  attr_values = *(mair);
 c002a26:	6802      	ldr	r2, [r0, #0]
  attr_values &=  ~(0xFFU << (attr_number * 8U));
 c002a28:	00db      	lsls	r3, r3, #3
 c002a2a:	409c      	lsls	r4, r3
 c002a2c:	ea22 0204 	bic.w	r2, r2, r4
  *(mair) = attr_values | ((uint32_t)MPU_AttributesInit->Attributes << (attr_number * 8U));
 c002a30:	fa01 f303 	lsl.w	r3, r1, r3
 c002a34:	4313      	orrs	r3, r2
 c002a36:	6003      	str	r3, [r0, #0]
}
 c002a38:	bd10      	pop	{r4, pc}

0c002a3a <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002a3a:	4908      	ldr	r1, [pc, #32]	@ (c002a5c <HAL_NVIC_SetPriorityGrouping+0x22>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002a3c:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002a3e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002a40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c002a44:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 c002a48:	0412      	lsls	r2, r2, #16
 c002a4a:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c002a4c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c002a4e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c002a52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 c002a56:	60cb      	str	r3, [r1, #12]
}
 c002a58:	4770      	bx	lr
 c002a5a:	bf00      	nop
 c002a5c:	e000ed00 	.word	0xe000ed00

0c002a60 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002a60:	4b15      	ldr	r3, [pc, #84]	@ (c002ab8 <HAL_NVIC_SetPriority+0x58>)
{
 c002a62:	b530      	push	{r4, r5, lr}
 c002a64:	68dc      	ldr	r4, [r3, #12]
 c002a66:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002a6a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002a6e:	1ce5      	adds	r5, r4, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002a70:	2b03      	cmp	r3, #3
 c002a72:	bf28      	it	cs
 c002a74:	2303      	movcs	r3, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002a76:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002a78:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002a7c:	bf94      	ite	ls
 c002a7e:	2400      	movls	r4, #0
 c002a80:	3c04      	subhi	r4, #4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002a82:	fa05 f303 	lsl.w	r3, r5, r3
 c002a86:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c002a8a:	40a5      	lsls	r5, r4
 c002a8c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002a90:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 c002a92:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002a94:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002a98:	bfac      	ite	ge
 c002a9a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002a9e:	4a07      	ldrlt	r2, [pc, #28]	@ (c002abc <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002aa0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 c002aa4:	b2db      	uxtb	r3, r3
 c002aa6:	bfab      	itete	ge
 c002aa8:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002aac:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ab0:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ab4:	5413      	strblt	r3, [r2, r0]
}
 c002ab6:	bd30      	pop	{r4, r5, pc}
 c002ab8:	e000ed00 	.word	0xe000ed00
 c002abc:	e000ed14 	.word	0xe000ed14

0c002ac0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002ac0:	2800      	cmp	r0, #0
 c002ac2:	db07      	blt.n	c002ad4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002ac4:	2301      	movs	r3, #1
 c002ac6:	0941      	lsrs	r1, r0, #5
 c002ac8:	4a03      	ldr	r2, [pc, #12]	@ (c002ad8 <HAL_NVIC_EnableIRQ+0x18>)
 c002aca:	f000 001f 	and.w	r0, r0, #31
 c002ace:	4083      	lsls	r3, r0
 c002ad0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 c002ad4:	4770      	bx	lr
 c002ad6:	bf00      	nop
 c002ad8:	e000e100 	.word	0xe000e100

0c002adc <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002adc:	2800      	cmp	r0, #0
 c002ade:	db0c      	blt.n	c002afa <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002ae0:	2201      	movs	r2, #1
 c002ae2:	4906      	ldr	r1, [pc, #24]	@ (c002afc <HAL_NVIC_DisableIRQ+0x20>)
 c002ae4:	0943      	lsrs	r3, r0, #5
 c002ae6:	f000 001f 	and.w	r0, r0, #31
 c002aea:	4082      	lsls	r2, r0
 c002aec:	3320      	adds	r3, #32
 c002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 c002af2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002af6:	f3bf 8f6f 	isb	sy
}
 c002afa:	4770      	bx	lr
 c002afc:	e000e100 	.word	0xe000e100

0c002b00 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 c002b00:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c002b04:	4905      	ldr	r1, [pc, #20]	@ (c002b1c <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c002b06:	4b06      	ldr	r3, [pc, #24]	@ (c002b20 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c002b08:	68ca      	ldr	r2, [r1, #12]
 c002b0a:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c002b0e:	4313      	orrs	r3, r2
 c002b10:	60cb      	str	r3, [r1, #12]
 c002b12:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 c002b16:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 c002b18:	e7fd      	b.n	c002b16 <HAL_NVIC_SystemReset+0x16>
 c002b1a:	bf00      	nop
 c002b1c:	e000ed00 	.word	0xe000ed00
 c002b20:	05fa0004 	.word	0x05fa0004

0c002b24 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c002b24:	3801      	subs	r0, #1
 c002b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 c002b2a:	d20b      	bcs.n	c002b44 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002b2c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002b30:	21e0      	movs	r1, #224	@ 0xe0
 c002b32:	4a05      	ldr	r2, [pc, #20]	@ (c002b48 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002b34:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002b36:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002b3a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002b3c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002b3e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002b40:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c002b42:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 c002b44:	2001      	movs	r0, #1
}
 c002b46:	4770      	bx	lr
 c002b48:	e000ed00 	.word	0xe000ed00

0c002b4c <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002b4c:	4b02      	ldr	r3, [pc, #8]	@ (c002b58 <HAL_NVIC_GetPriorityGrouping+0xc>)
 c002b4e:	68d8      	ldr	r0, [r3, #12]
}
 c002b50:	f3c0 2002 	ubfx	r0, r0, #8, #3
 c002b54:	4770      	bx	lr
 c002b56:	bf00      	nop
 c002b58:	e000ed00 	.word	0xe000ed00

0c002b5c <HAL_NVIC_GetPriority>:
{
 c002b5c:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 c002b5e:	2800      	cmp	r0, #0
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002b60:	bfb8      	it	lt
 c002b62:	4c14      	ldrlt	r4, [pc, #80]	@ (c002bb4 <HAL_NVIC_GetPriority+0x58>)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c002b64:	f001 0107 	and.w	r1, r1, #7
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002b68:	bfad      	iteet	ge
 c002b6a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002b6e:	f000 000f 	andlt.w	r0, r0, #15
 c002b72:	5c20      	ldrblt	r0, [r4, r0]
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002b74:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002b78:	f1c1 0407 	rsb	r4, r1, #7
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002b7c:	bfa8      	it	ge
 c002b7e:	f890 0300 	ldrbge.w	r0, [r0, #768]	@ 0x300
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002b82:	1ccd      	adds	r5, r1, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002b84:	2c03      	cmp	r4, #3
 c002b86:	bf28      	it	cs
 c002b88:	2403      	movcs	r4, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002b8a:	2d06      	cmp	r5, #6
 c002b8c:	bf98      	it	ls
 c002b8e:	2100      	movls	r1, #0
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002b90:	f04f 35ff 	mov.w	r5, #4294967295
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002b94:	ea4f 1050 	mov.w	r0, r0, lsr #5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002b98:	bf88      	it	hi
 c002b9a:	3904      	subhi	r1, #4
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002b9c:	fa05 f404 	lsl.w	r4, r5, r4
 c002ba0:	fa20 f601 	lsr.w	r6, r0, r1
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002ba4:	408d      	lsls	r5, r1
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002ba6:	ea26 0404 	bic.w	r4, r6, r4
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002baa:	ea20 0005 	bic.w	r0, r0, r5
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002bae:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002bb0:	6018      	str	r0, [r3, #0]
}
 c002bb2:	bd70      	pop	{r4, r5, r6, pc}
 c002bb4:	e000ed14 	.word	0xe000ed14

0c002bb8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002bb8:	2800      	cmp	r0, #0
 c002bba:	db08      	blt.n	c002bce <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002bbc:	2201      	movs	r2, #1
 c002bbe:	0943      	lsrs	r3, r0, #5
 c002bc0:	4903      	ldr	r1, [pc, #12]	@ (c002bd0 <HAL_NVIC_SetPendingIRQ+0x18>)
 c002bc2:	f000 001f 	and.w	r0, r0, #31
 c002bc6:	4082      	lsls	r2, r0
 c002bc8:	3340      	adds	r3, #64	@ 0x40
 c002bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 c002bce:	4770      	bx	lr
 c002bd0:	e000e100 	.word	0xe000e100

0c002bd4 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002bd4:	2800      	cmp	r0, #0
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 c002bd6:	bfa1      	itttt	ge
 c002bd8:	0943      	lsrge	r3, r0, #5
 c002bda:	4a06      	ldrge	r2, [pc, #24]	@ (c002bf4 <HAL_NVIC_GetPendingIRQ+0x20>)
 c002bdc:	3340      	addge	r3, #64	@ 0x40
 c002bde:	f852 3023 	ldrge.w	r3, [r2, r3, lsl #2]
 c002be2:	bfa3      	ittte	ge
 c002be4:	f000 001f 	andge.w	r0, r0, #31
 c002be8:	fa23 f000 	lsrge.w	r0, r3, r0
 c002bec:	f000 0001 	andge.w	r0, r0, #1
    return(0U);
 c002bf0:	2000      	movlt	r0, #0
}
 c002bf2:	4770      	bx	lr
 c002bf4:	e000e100 	.word	0xe000e100

0c002bf8 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002bf8:	2800      	cmp	r0, #0
 c002bfa:	db08      	blt.n	c002c0e <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002bfc:	2201      	movs	r2, #1
 c002bfe:	0943      	lsrs	r3, r0, #5
 c002c00:	4903      	ldr	r1, [pc, #12]	@ (c002c10 <HAL_NVIC_ClearPendingIRQ+0x18>)
 c002c02:	f000 001f 	and.w	r0, r0, #31
 c002c06:	4082      	lsls	r2, r0
 c002c08:	3360      	adds	r3, #96	@ 0x60
 c002c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 c002c0e:	4770      	bx	lr
 c002c10:	e000e100 	.word	0xe000e100

0c002c14 <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 c002c14:	2800      	cmp	r0, #0
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 c002c16:	bfa1      	itttt	ge
 c002c18:	0943      	lsrge	r3, r0, #5
 c002c1a:	4a06      	ldrge	r2, [pc, #24]	@ (c002c34 <HAL_NVIC_GetActive+0x20>)
 c002c1c:	3380      	addge	r3, #128	@ 0x80
 c002c1e:	f852 3023 	ldrge.w	r3, [r2, r3, lsl #2]
 c002c22:	bfa3      	ittte	ge
 c002c24:	f000 001f 	andge.w	r0, r0, #31
 c002c28:	fa23 f000 	lsrge.w	r0, r3, r0
 c002c2c:	f000 0001 	andge.w	r0, r0, #1
    return(0U);
 c002c30:	2000      	movlt	r0, #0
}
 c002c32:	4770      	bx	lr
 c002c34:	e000e100 	.word	0xe000e100

0c002c38 <HAL_SYSTICK_CLKSourceConfig>:
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 c002c38:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 c002c3c:	691a      	ldr	r2, [r3, #16]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 c002c3e:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 c002c40:	bf0c      	ite	eq
 c002c42:	f042 0204 	orreq.w	r2, r2, #4
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 c002c46:	f022 0204 	bicne.w	r2, r2, #4
 c002c4a:	611a      	str	r2, [r3, #16]
}
 c002c4c:	4770      	bx	lr

0c002c4e <HAL_SYSTICK_Callback>:
}
 c002c4e:	4770      	bx	lr

0c002c50 <HAL_SYSTICK_IRQHandler>:
{
 c002c50:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 c002c52:	f7ff fffc 	bl	c002c4e <HAL_SYSTICK_Callback>
}
 c002c56:	bd08      	pop	{r3, pc}

0c002c58 <HAL_MPU_Enable>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002c58:	f3bf 8f5f 	dmb	sy
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c002c5c:	4b06      	ldr	r3, [pc, #24]	@ (c002c78 <HAL_MPU_Enable+0x20>)
 c002c5e:	f040 0001 	orr.w	r0, r0, #1
 c002c62:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c002c66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002c68:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c002c6c:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 c002c6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002c72:	f3bf 8f6f 	isb	sy
}
 c002c76:	4770      	bx	lr
 c002c78:	e000ed00 	.word	0xe000ed00

0c002c7c <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002c7c:	f3bf 8f5f 	dmb	sy
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c002c80:	4b07      	ldr	r3, [pc, #28]	@ (c002ca0 <HAL_MPU_Disable+0x24>)
 c002c82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002c84:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c002c88:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c002c8a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c002c8e:	f022 0201 	bic.w	r2, r2, #1
 c002c92:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 c002c96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002c9a:	f3bf 8f6f 	isb	sy
}
 c002c9e:	4770      	bx	lr
 c002ca0:	e000ed00 	.word	0xe000ed00

0c002ca4 <HAL_MPU_EnableRegion>:
  MPU->RNR = RegionNumber;
 c002ca4:	4b04      	ldr	r3, [pc, #16]	@ (c002cb8 <HAL_MPU_EnableRegion+0x14>)
 c002ca6:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 c002caa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002cae:	f042 0201 	orr.w	r2, r2, #1
 c002cb2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002cb6:	4770      	bx	lr
 c002cb8:	e000ed00 	.word	0xe000ed00

0c002cbc <HAL_MPU_DisableRegion>:
  MPU->RNR = RegionNumber;
 c002cbc:	4b04      	ldr	r3, [pc, #16]	@ (c002cd0 <HAL_MPU_DisableRegion+0x14>)
 c002cbe:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 c002cc2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002cc6:	f022 0201 	bic.w	r2, r2, #1
 c002cca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002cce:	4770      	bx	lr
 c002cd0:	e000ed00 	.word	0xe000ed00

0c002cd4 <HAL_MPU_ConfigRegion>:
{
 c002cd4:	4601      	mov	r1, r0
  MPU_ConfigRegion(MPU, MPU_RegionInit);
 c002cd6:	4801      	ldr	r0, [pc, #4]	@ (c002cdc <HAL_MPU_ConfigRegion+0x8>)
 c002cd8:	e67c      	b.n	c0029d4 <MPU_ConfigRegion>
 c002cda:	bf00      	nop
 c002cdc:	e000ed90 	.word	0xe000ed90

0c002ce0 <HAL_MPU_ConfigMemoryAttributes>:
{
 c002ce0:	4601      	mov	r1, r0
  MPU_ConfigMemoryAttributes(MPU, MPU_AttributesInit);
 c002ce2:	4801      	ldr	r0, [pc, #4]	@ (c002ce8 <HAL_MPU_ConfigMemoryAttributes+0x8>)
 c002ce4:	e694      	b.n	c002a10 <MPU_ConfigMemoryAttributes>
 c002ce6:	bf00      	nop
 c002ce8:	e000ed90 	.word	0xe000ed90

0c002cec <HAL_MPU_Enable_NS>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002cec:	f3bf 8f5f 	dmb	sy
  MPU_NS->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c002cf0:	4b06      	ldr	r3, [pc, #24]	@ (c002d0c <HAL_MPU_Enable_NS+0x20>)
 c002cf2:	f040 0001 	orr.w	r0, r0, #1
 c002cf6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c002cfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002cfc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c002d00:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 c002d02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002d06:	f3bf 8f6f 	isb	sy
}
 c002d0a:	4770      	bx	lr
 c002d0c:	e002ed00 	.word	0xe002ed00

0c002d10 <HAL_MPU_Disable_NS>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002d10:	f3bf 8f5f 	dmb	sy
  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c002d14:	4b07      	ldr	r3, [pc, #28]	@ (c002d34 <HAL_MPU_Disable_NS+0x24>)
 c002d16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002d18:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c002d1c:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c002d1e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c002d22:	f022 0201 	bic.w	r2, r2, #1
 c002d26:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 c002d2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002d2e:	f3bf 8f6f 	isb	sy
}
 c002d32:	4770      	bx	lr
 c002d34:	e002ed00 	.word	0xe002ed00

0c002d38 <HAL_MPU_EnableRegion_NS>:
  MPU_NS->RNR = RegionNumber;
 c002d38:	4b04      	ldr	r3, [pc, #16]	@ (c002d4c <HAL_MPU_EnableRegion_NS+0x14>)
 c002d3a:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 c002d3e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002d42:	f042 0201 	orr.w	r2, r2, #1
 c002d46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002d4a:	4770      	bx	lr
 c002d4c:	e002ed00 	.word	0xe002ed00

0c002d50 <HAL_MPU_DisableRegion_NS>:
  MPU_NS->RNR = RegionNumber;
 c002d50:	4b04      	ldr	r3, [pc, #16]	@ (c002d64 <HAL_MPU_DisableRegion_NS+0x14>)
 c002d52:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 c002d56:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002d5a:	f022 0201 	bic.w	r2, r2, #1
 c002d5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002d62:	4770      	bx	lr
 c002d64:	e002ed00 	.word	0xe002ed00

0c002d68 <HAL_MPU_ConfigRegion_NS>:
{
 c002d68:	4601      	mov	r1, r0
  MPU_ConfigRegion(MPU_NS, MPU_RegionInit);
 c002d6a:	4801      	ldr	r0, [pc, #4]	@ (c002d70 <HAL_MPU_ConfigRegion_NS+0x8>)
 c002d6c:	e632      	b.n	c0029d4 <MPU_ConfigRegion>
 c002d6e:	bf00      	nop
 c002d70:	e002ed90 	.word	0xe002ed90

0c002d74 <HAL_MPU_ConfigMemoryAttributes_NS>:
{
 c002d74:	4601      	mov	r1, r0
  MPU_ConfigMemoryAttributes(MPU_NS, MPU_AttributesInit);
 c002d76:	4801      	ldr	r0, [pc, #4]	@ (c002d7c <HAL_MPU_ConfigMemoryAttributes_NS+0x8>)
 c002d78:	e64a      	b.n	c002a10 <MPU_ConfigMemoryAttributes>
 c002d7a:	bf00      	nop
 c002d7c:	e002ed90 	.word	0xe002ed90

0c002d80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 c002d80:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002d82:	e9d0 4515 	ldrd	r4, r5, [r0, #84]	@ 0x54
 c002d86:	6065      	str	r5, [r4, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 c002d88:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 c002d8a:	b114      	cbz	r4, c002d92 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002d8c:	e9d0 4518 	ldrd	r4, r5, [r0, #96]	@ 0x60
 c002d90:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002d92:	e9d0 5412 	ldrd	r5, r4, [r0, #72]	@ 0x48
 c002d96:	f004 061c 	and.w	r6, r4, #28
 c002d9a:	2401      	movs	r4, #1
 c002d9c:	40b4      	lsls	r4, r6
 c002d9e:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 c002da0:	6804      	ldr	r4, [r0, #0]
 c002da2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 c002da4:	6883      	ldr	r3, [r0, #8]
 c002da6:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 c002da8:	bf0b      	itete	eq
 c002daa:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 c002dac:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CM0AR = SrcAddress;
 c002dae:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CM0AR = DstAddress;
 c002db0:	60e2      	strne	r2, [r4, #12]
  }
}
 c002db2:	bd70      	pop	{r4, r5, r6, pc}

0c002db4 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c002db4:	4a0e      	ldr	r2, [pc, #56]	@ (c002df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 c002db6:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c002db8:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c002dba:	4293      	cmp	r3, r2
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c002dbc:	bf88      	it	hi
 c002dbe:	4a0d      	ldrhi	r2, [pc, #52]	@ (c002df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c002dc0:	f021 0103 	bic.w	r1, r1, #3
 c002dc4:	bf9a      	itte	ls
 c002dc6:	f101 42a0 	addls.w	r2, r1, #1342177280	@ 0x50000000
 c002dca:	f502 3202 	addls.w	r2, r2, #133120	@ 0x20800
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c002dce:	1852      	addhi	r2, r2, r1
 c002dd0:	6502      	str	r2, [r0, #80]	@ 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c002dd2:	4a09      	ldr	r2, [pc, #36]	@ (c002df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c002dd4:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c002dd6:	6542      	str	r2, [r0, #84]	@ 0x54
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c002dd8:	2214      	movs	r2, #20
 c002dda:	3b08      	subs	r3, #8
 c002ddc:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 c002de0:	2201      	movs	r2, #1
 c002de2:	f003 031f 	and.w	r3, r3, #31
 c002de6:	fa02 f303 	lsl.w	r3, r2, r3
 c002dea:	6583      	str	r3, [r0, #88]	@ 0x58
}
 c002dec:	4770      	bx	lr
 c002dee:	bf00      	nop
 c002df0:	50020407 	.word	0x50020407
 c002df4:	50020820 	.word	0x50020820
 c002df8:	50020880 	.word	0x50020880

0c002dfc <HAL_DMA_Init>:
{
 c002dfc:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 c002dfe:	2800      	cmp	r0, #0
 c002e00:	d056      	beq.n	c002eb0 <HAL_DMA_Init+0xb4>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c002e02:	6802      	ldr	r2, [r0, #0]
 c002e04:	4b2b      	ldr	r3, [pc, #172]	@ (c002eb4 <HAL_DMA_Init+0xb8>)
 c002e06:	2114      	movs	r1, #20
 c002e08:	429a      	cmp	r2, r3
 c002e0a:	d845      	bhi.n	c002e98 <HAL_DMA_Init+0x9c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c002e0c:	4b2a      	ldr	r3, [pc, #168]	@ (c002eb8 <HAL_DMA_Init+0xbc>)
 c002e0e:	4413      	add	r3, r2
 c002e10:	fbb3 f3f1 	udiv	r3, r3, r1
 c002e14:	4929      	ldr	r1, [pc, #164]	@ (c002ebc <HAL_DMA_Init+0xc0>)
 c002e16:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 c002e18:	e9c0 1312 	strd	r1, r3, [r0, #72]	@ 0x48
  hdma->State = HAL_DMA_STATE_BUSY;
 c002e1c:	2302      	movs	r3, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e1e:	6905      	ldr	r5, [r0, #16]
  hdma->State = HAL_DMA_STATE_BUSY;
 c002e20:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 c002e24:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 c002e28:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e2a:	432b      	orrs	r3, r5
 c002e2c:	6945      	ldr	r5, [r0, #20]
  tmp = hdma->Instance->CCR;
 c002e2e:	6811      	ldr	r1, [r2, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e30:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002e32:	6985      	ldr	r5, [r0, #24]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 c002e34:	f36f 1110 	bfc	r1, #4, #13
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002e38:	432b      	orrs	r3, r5
 c002e3a:	69c5      	ldr	r5, [r0, #28]
 c002e3c:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 c002e3e:	6a05      	ldr	r5, [r0, #32]
 c002e40:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 c002e42:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 c002e44:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c002e46:	f7ff ffb5 	bl	c002db4 <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 c002e4a:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 c002e4e:	bf04      	itt	eq
 c002e50:	2300      	moveq	r3, #0
 c002e52:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c002e54:	6843      	ldr	r3, [r0, #4]
 c002e56:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c002e58:	b2da      	uxtb	r2, r3
  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002e5a:	3b01      	subs	r3, #1
 c002e5c:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c002e5e:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002e60:	e9d0 1415 	ldrd	r1, r4, [r0, #84]	@ 0x54
 c002e64:	604c      	str	r4, [r1, #4]
  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002e66:	d81e      	bhi.n	c002ea6 <HAL_DMA_Init+0xaa>
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c002e68:	4915      	ldr	r1, [pc, #84]	@ (c002ec0 <HAL_DMA_Init+0xc4>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002e6a:	4b16      	ldr	r3, [pc, #88]	@ (c002ec4 <HAL_DMA_Init+0xc8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c002e6c:	6601      	str	r1, [r0, #96]	@ 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002e6e:	2101      	movs	r1, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002e70:	4413      	add	r3, r2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002e72:	3a01      	subs	r2, #1
 c002e74:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002e78:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002e7a:	009b      	lsls	r3, r3, #2
 c002e7c:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002e7e:	6642      	str	r2, [r0, #100]	@ 0x64
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002e80:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002e82:	4b11      	ldr	r3, [pc, #68]	@ (c002ec8 <HAL_DMA_Init+0xcc>)
 c002e84:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002e86:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 c002e88:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002e8a:	6443      	str	r3, [r0, #68]	@ 0x44
  hdma->Lock = HAL_UNLOCKED;
 c002e8c:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 c002e90:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 c002e94:	4618      	mov	r0, r3
}
 c002e96:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c002e98:	4b0c      	ldr	r3, [pc, #48]	@ (c002ecc <HAL_DMA_Init+0xd0>)
 c002e9a:	4413      	add	r3, r2
 c002e9c:	fbb3 f3f1 	udiv	r3, r3, r1
 c002ea0:	490b      	ldr	r1, [pc, #44]	@ (c002ed0 <HAL_DMA_Init+0xd4>)
 c002ea2:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 c002ea4:	e7b8      	b.n	c002e18 <HAL_DMA_Init+0x1c>
    hdma->DMAmuxRequestGen = 0U;
 c002ea6:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 c002ea8:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGenStatusMask = 0U;
 c002eac:	6643      	str	r3, [r0, #100]	@ 0x64
 c002eae:	e7ea      	b.n	c002e86 <HAL_DMA_Init+0x8a>
    return HAL_ERROR;
 c002eb0:	2001      	movs	r0, #1
 c002eb2:	e7f0      	b.n	c002e96 <HAL_DMA_Init+0x9a>
 c002eb4:	50020407 	.word	0x50020407
 c002eb8:	affdfff8 	.word	0xaffdfff8
 c002ebc:	50020000 	.word	0x50020000
 c002ec0:	50020940 	.word	0x50020940
 c002ec4:	1400823f 	.word	0x1400823f
 c002ec8:	50020900 	.word	0x50020900
 c002ecc:	affdfbf8 	.word	0xaffdfbf8
 c002ed0:	50020400 	.word	0x50020400

0c002ed4 <HAL_DMA_DeInit>:
{
 c002ed4:	b538      	push	{r3, r4, r5, lr}
  if (NULL == hdma )
 c002ed6:	2800      	cmp	r0, #0
 c002ed8:	d042      	beq.n	c002f60 <HAL_DMA_DeInit+0x8c>
  __HAL_DMA_DISABLE(hdma);
 c002eda:	6802      	ldr	r2, [r0, #0]
 c002edc:	2114      	movs	r1, #20
 c002ede:	6813      	ldr	r3, [r2, #0]
 c002ee0:	f023 0301 	bic.w	r3, r3, #1
 c002ee4:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c002ee6:	4b1f      	ldr	r3, [pc, #124]	@ (c002f64 <HAL_DMA_DeInit+0x90>)
 c002ee8:	429a      	cmp	r2, r3
 c002eea:	d832      	bhi.n	c002f52 <HAL_DMA_DeInit+0x7e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c002eec:	4b1e      	ldr	r3, [pc, #120]	@ (c002f68 <HAL_DMA_DeInit+0x94>)
 c002eee:	4413      	add	r3, r2
 c002ef0:	fbb3 f3f1 	udiv	r3, r3, r1
 c002ef4:	491d      	ldr	r1, [pc, #116]	@ (c002f6c <HAL_DMA_DeInit+0x98>)
 c002ef6:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002ef8:	2401      	movs	r4, #1
  hdma->Instance->CCR = 0U;
 c002efa:	2500      	movs	r5, #0
    hdma->DmaBaseAddress = DMA1;
 c002efc:	e9c0 1312 	strd	r1, r3, [r0, #72]	@ 0x48
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002f00:	f003 031c 	and.w	r3, r3, #28
 c002f04:	fa04 f303 	lsl.w	r3, r4, r3
  hdma->Instance->CCR = 0U;
 c002f08:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002f0a:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c002f0c:	f7ff ff52 	bl	c002db4 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 c002f10:	6d03      	ldr	r3, [r0, #80]	@ 0x50
  if(((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002f12:	6841      	ldr	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = 0U;
 c002f14:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002f16:	e9d0 3215 	ldrd	r3, r2, [r0, #84]	@ 0x54
 c002f1a:	605a      	str	r2, [r3, #4]
  if(((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002f1c:	1e4a      	subs	r2, r1, #1
 c002f1e:	2a03      	cmp	r2, #3
 c002f20:	d806      	bhi.n	c002f30 <HAL_DMA_DeInit+0x5c>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002f22:	4b13      	ldr	r3, [pc, #76]	@ (c002f70 <HAL_DMA_DeInit+0x9c>)
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002f24:	4094      	lsls	r4, r2
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002f26:	440b      	add	r3, r1
 c002f28:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002f2a:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002f2c:	4b11      	ldr	r3, [pc, #68]	@ (c002f74 <HAL_DMA_DeInit+0xa0>)
 c002f2e:	645c      	str	r4, [r3, #68]	@ 0x44
  hdma->DMAmuxRequestGen = 0U;
 c002f30:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002f32:	6443      	str	r3, [r0, #68]	@ 0x44
  hdma->DMAmuxRequestGenStatus = 0U;
 c002f34:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  hdma->XferHalfCpltCallback = NULL;
 c002f38:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hdma->XferM1HalfCpltCallback = NULL;
 c002f3c:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 c002f40:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hdma->DMAmuxRequestGenStatusMask = 0U;
 c002f44:	6643      	str	r3, [r0, #100]	@ 0x64
  hdma->State = HAL_DMA_STATE_RESET;
 c002f46:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 c002f4a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  return HAL_OK;
 c002f4e:	4618      	mov	r0, r3
}
 c002f50:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c002f52:	4b09      	ldr	r3, [pc, #36]	@ (c002f78 <HAL_DMA_DeInit+0xa4>)
 c002f54:	4413      	add	r3, r2
 c002f56:	fbb3 f3f1 	udiv	r3, r3, r1
 c002f5a:	4908      	ldr	r1, [pc, #32]	@ (c002f7c <HAL_DMA_DeInit+0xa8>)
 c002f5c:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 c002f5e:	e7cb      	b.n	c002ef8 <HAL_DMA_DeInit+0x24>
    return HAL_ERROR;
 c002f60:	2001      	movs	r0, #1
 c002f62:	e7f5      	b.n	c002f50 <HAL_DMA_DeInit+0x7c>
 c002f64:	50020407 	.word	0x50020407
 c002f68:	affdfff8 	.word	0xaffdfff8
 c002f6c:	50020000 	.word	0x50020000
 c002f70:	1400823f 	.word	0x1400823f
 c002f74:	50020900 	.word	0x50020900
 c002f78:	affdfbf8 	.word	0xaffdfbf8
 c002f7c:	50020400 	.word	0x50020400

0c002f80 <HAL_DMA_Start>:
{
 c002f80:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 c002f82:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 c002f86:	2d01      	cmp	r5, #1
 c002f88:	d01b      	beq.n	c002fc2 <HAL_DMA_Start+0x42>
 c002f8a:	2501      	movs	r5, #1
 c002f8c:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c002f90:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 c002f94:	2d01      	cmp	r5, #1
 c002f96:	f04f 0500 	mov.w	r5, #0
 c002f9a:	d110      	bne.n	c002fbe <HAL_DMA_Start+0x3e>
    hdma->State = HAL_DMA_STATE_BUSY;
 c002f9c:	2602      	movs	r6, #2
    __HAL_DMA_DISABLE(hdma);
 c002f9e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 c002fa0:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002fa4:	6445      	str	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 c002fa6:	6826      	ldr	r6, [r4, #0]
 c002fa8:	f026 0601 	bic.w	r6, r6, #1
 c002fac:	6026      	str	r6, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 c002fae:	f7ff fee7 	bl	c002d80 <DMA_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 c002fb2:	4628      	mov	r0, r5
    __HAL_DMA_ENABLE(hdma);
 c002fb4:	6823      	ldr	r3, [r4, #0]
 c002fb6:	f043 0301 	orr.w	r3, r3, #1
 c002fba:	6023      	str	r3, [r4, #0]
}
 c002fbc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);
 c002fbe:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 c002fc2:	2002      	movs	r0, #2
 c002fc4:	e7fa      	b.n	c002fbc <HAL_DMA_Start+0x3c>

0c002fc6 <HAL_DMA_Start_IT>:
{
 c002fc6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 c002fc8:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
{
 c002fcc:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 c002fce:	2d01      	cmp	r5, #1
 c002fd0:	d037      	beq.n	c003042 <HAL_DMA_Start_IT+0x7c>
 c002fd2:	2501      	movs	r5, #1
 c002fd4:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c002fd8:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 c002fdc:	2d01      	cmp	r5, #1
 c002fde:	f04f 0500 	mov.w	r5, #0
 c002fe2:	d12c      	bne.n	c00303e <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 c002fe4:	2602      	movs	r6, #2
 c002fe6:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002fea:	6445      	str	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 c002fec:	6805      	ldr	r5, [r0, #0]
 c002fee:	682e      	ldr	r6, [r5, #0]
 c002ff0:	f026 0601 	bic.w	r6, r6, #1
 c002ff4:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 c002ff6:	f7ff fec3 	bl	c002d80 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 c002ffa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c002ffc:	b1bb      	cbz	r3, c00302e <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c002ffe:	682b      	ldr	r3, [r5, #0]
 c003000:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 c003004:	602b      	str	r3, [r5, #0]
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 c003006:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 c003008:	681a      	ldr	r2, [r3, #0]
 c00300a:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 c00300c:	bf42      	ittt	mi
 c00300e:	681a      	ldrmi	r2, [r3, #0]
 c003010:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 c003014:	601a      	strmi	r2, [r3, #0]
    if(hdma->DMAmuxRequestGen != 0U)
 c003016:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c003018:	b11b      	cbz	r3, c003022 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 c00301a:	681a      	ldr	r2, [r3, #0]
 c00301c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 c003020:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c003022:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 c003024:	682b      	ldr	r3, [r5, #0]
 c003026:	f043 0301 	orr.w	r3, r3, #1
 c00302a:	602b      	str	r3, [r5, #0]
}
 c00302c:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c00302e:	682b      	ldr	r3, [r5, #0]
 c003030:	f023 0304 	bic.w	r3, r3, #4
 c003034:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 c003036:	682b      	ldr	r3, [r5, #0]
 c003038:	f043 030a 	orr.w	r3, r3, #10
 c00303c:	e7e2      	b.n	c003004 <HAL_DMA_Start_IT+0x3e>
    __HAL_UNLOCK(hdma);
 c00303e:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 c003042:	2002      	movs	r0, #2
 c003044:	e7f2      	b.n	c00302c <HAL_DMA_Start_IT+0x66>

0c003046 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 c003046:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
{
 c00304a:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 c00304c:	2a02      	cmp	r2, #2
 c00304e:	d006      	beq.n	c00305e <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c003050:	2204      	movs	r2, #4
 c003052:	6442      	str	r2, [r0, #68]	@ 0x44
    return HAL_ERROR;
 c003054:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 c003056:	2200      	movs	r2, #0
 c003058:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c00305c:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c00305e:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c003060:	6d00      	ldr	r0, [r0, #80]	@ 0x50
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c003062:	6811      	ldr	r1, [r2, #0]
 c003064:	f021 010e 	bic.w	r1, r1, #14
 c003068:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c00306a:	6801      	ldr	r1, [r0, #0]
 c00306c:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 c003070:	6001      	str	r1, [r0, #0]
    __HAL_DMA_DISABLE(hdma);
 c003072:	6811      	ldr	r1, [r2, #0]
 c003074:	f021 0101 	bic.w	r1, r1, #1
 c003078:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c00307a:	e9d3 0212 	ldrd	r0, r2, [r3, #72]	@ 0x48
 c00307e:	f002 011c 	and.w	r1, r2, #28
 c003082:	2201      	movs	r2, #1
 c003084:	408a      	lsls	r2, r1
 c003086:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c003088:	e9d3 2115 	ldrd	r2, r1, [r3, #84]	@ 0x54
 c00308c:	6051      	str	r1, [r2, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 c00308e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c003090:	b132      	cbz	r2, c0030a0 <HAL_DMA_Abort+0x5a>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c003092:	6811      	ldr	r1, [r2, #0]
 c003094:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 c003098:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c00309a:	e9d3 2118 	ldrd	r2, r1, [r3, #96]	@ 0x60
 c00309e:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c0030a0:	2201      	movs	r2, #1
    return status;
 c0030a2:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 c0030a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    return status;
 c0030a8:	e7d5      	b.n	c003056 <HAL_DMA_Abort+0x10>

0c0030aa <HAL_DMA_Abort_IT>:
{
 c0030aa:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c0030ac:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 c0030b0:	2b02      	cmp	r3, #2
 c0030b2:	d003      	beq.n	c0030bc <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c0030b4:	2304      	movs	r3, #4
 c0030b6:	6443      	str	r3, [r0, #68]	@ 0x44
    status = HAL_ERROR;
 c0030b8:	2001      	movs	r0, #1
}
 c0030ba:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c0030bc:	6803      	ldr	r3, [r0, #0]
 c0030be:	681a      	ldr	r2, [r3, #0]
 c0030c0:	f022 020e 	bic.w	r2, r2, #14
 c0030c4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 c0030c6:	681a      	ldr	r2, [r3, #0]
 c0030c8:	f022 0201 	bic.w	r2, r2, #1
 c0030cc:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c0030ce:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 c0030d0:	6813      	ldr	r3, [r2, #0]
 c0030d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c0030d6:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0030d8:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	@ 0x48
 c0030dc:	f003 021c 	and.w	r2, r3, #28
 c0030e0:	2301      	movs	r3, #1
 c0030e2:	4093      	lsls	r3, r2
 c0030e4:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c0030e6:	e9d0 3215 	ldrd	r3, r2, [r0, #84]	@ 0x54
 c0030ea:	605a      	str	r2, [r3, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 c0030ec:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 c0030ee:	b133      	cbz	r3, c0030fe <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c0030f0:	681a      	ldr	r2, [r3, #0]
 c0030f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 c0030f6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c0030f8:	e9d0 3218 	ldrd	r3, r2, [r0, #96]	@ 0x60
 c0030fc:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c0030fe:	2301      	movs	r3, #1
 c003100:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 c003104:	2300      	movs	r3, #0
 c003106:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if(hdma->XferAbortCallback != NULL)
 c00310a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c00310c:	b103      	cbz	r3, c003110 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 c00310e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 c003110:	2000      	movs	r0, #0
 c003112:	e7d2      	b.n	c0030ba <HAL_DMA_Abort_IT+0x10>

0c003114 <HAL_DMA_PollForTransfer>:
{
 c003114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c003118:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
{
 c00311c:	4616      	mov	r6, r2
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c00311e:	2b02      	cmp	r3, #2
{
 c003120:	4604      	mov	r4, r0
 c003122:	4688      	mov	r8, r1
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c003124:	b2da      	uxtb	r2, r3
 c003126:	d005      	beq.n	c003134 <HAL_DMA_PollForTransfer+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c003128:	2304      	movs	r3, #4
 c00312a:	6443      	str	r3, [r0, #68]	@ 0x44
        __HAL_UNLOCK(hdma);
 c00312c:	2300      	movs	r3, #0
 c00312e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        return HAL_ERROR;
 c003132:	e006      	b.n	c003142 <HAL_DMA_PollForTransfer+0x2e>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
 c003134:	6803      	ldr	r3, [r0, #0]
 c003136:	681b      	ldr	r3, [r3, #0]
 c003138:	0699      	lsls	r1, r3, #26
 c00313a:	d504      	bpl.n	c003146 <HAL_DMA_PollForTransfer+0x32>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 c00313c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 c003140:	6443      	str	r3, [r0, #68]	@ 0x44
    return HAL_ERROR;
 c003142:	2001      	movs	r0, #1
 c003144:	e03c      	b.n	c0031c0 <HAL_DMA_PollForTransfer+0xac>
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 c003146:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 c003148:	f005 051c 	and.w	r5, r5, #28
  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 c00314c:	f1b8 0f00 	cmp.w	r8, #0
 c003150:	d138      	bne.n	c0031c4 <HAL_DMA_PollForTransfer+0xb0>
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 c003152:	fa02 f505 	lsl.w	r5, r2, r5
  tickstart = HAL_GetTick();
 c003156:	f7ff fb0b 	bl	c002770 <HAL_GetTick>
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c00315a:	f04f 0a08 	mov.w	sl, #8
  tickstart = HAL_GetTick();
 c00315e:	4681      	mov	r9, r0
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c003160:	e9d4 7312 	ldrd	r7, r3, [r4, #72]	@ 0x48
 c003164:	f003 031c 	and.w	r3, r3, #28
 c003168:	fa0a f103 	lsl.w	r1, sl, r3
  while((hdma->DmaBaseAddress->ISR & temp) == 0U)
 c00316c:	683a      	ldr	r2, [r7, #0]
 c00316e:	402a      	ands	r2, r5
 c003170:	d02c      	beq.n	c0031cc <HAL_DMA_PollForTransfer+0xb8>
  if(hdma->DMAmuxRequestGen != 0U)
 c003172:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 c003174:	b16a      	cbz	r2, c003192 <HAL_DMA_PollForTransfer+0x7e>
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 c003176:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 c003178:	6e65      	ldr	r5, [r4, #100]	@ 0x64
 c00317a:	6801      	ldr	r1, [r0, #0]
 c00317c:	4229      	tst	r1, r5
 c00317e:	d008      	beq.n	c003192 <HAL_DMA_PollForTransfer+0x7e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 c003180:	6811      	ldr	r1, [r2, #0]
 c003182:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 c003186:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c003188:	6045      	str	r5, [r0, #4]
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 c00318a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c00318c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 c003190:	6462      	str	r2, [r4, #68]	@ 0x44
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 c003192:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 c003194:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 c003196:	6810      	ldr	r0, [r2, #0]
 c003198:	4208      	tst	r0, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c00319a:	bf1f      	itttt	ne
 c00319c:	6051      	strne	r1, [r2, #4]
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 c00319e:	6c62      	ldrne	r2, [r4, #68]	@ 0x44
 c0031a0:	f442 7200 	orrne.w	r2, r2, #512	@ 0x200
 c0031a4:	6462      	strne	r2, [r4, #68]	@ 0x44
  if(HAL_DMA_FULL_TRANSFER == CompleteLevel)
 c0031a6:	f1b8 0f00 	cmp.w	r8, #0
 c0031aa:	d12c      	bne.n	c003206 <HAL_DMA_PollForTransfer+0xf2>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex& 0x1CU));
 c0031ac:	2202      	movs	r2, #2
 c0031ae:	fa02 f303 	lsl.w	r3, r2, r3
 c0031b2:	607b      	str	r3, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c0031b4:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 c0031b6:	f884 8024 	strb.w	r8, [r4, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 c0031ba:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  return HAL_OK;
 c0031be:	2000      	movs	r0, #0
}
 c0031c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
 c0031c4:	2304      	movs	r3, #4
 c0031c6:	fa03 f505 	lsl.w	r5, r3, r5
 c0031ca:	e7c4      	b.n	c003156 <HAL_DMA_PollForTransfer+0x42>
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c0031cc:	6838      	ldr	r0, [r7, #0]
 c0031ce:	4208      	tst	r0, r1
 c0031d0:	d009      	beq.n	c0031e6 <HAL_DMA_PollForTransfer+0xd2>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0031d2:	2101      	movs	r1, #1
 c0031d4:	fa01 f303 	lsl.w	r3, r1, r3
 c0031d8:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 c0031da:	6461      	str	r1, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hdma);
 c0031dc:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
      hdma->State= HAL_DMA_STATE_READY;
 c0031e0:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
      return HAL_ERROR;
 c0031e4:	e7ad      	b.n	c003142 <HAL_DMA_PollForTransfer+0x2e>
    if(Timeout != HAL_MAX_DELAY)
 c0031e6:	1c72      	adds	r2, r6, #1
 c0031e8:	d0c0      	beq.n	c00316c <HAL_DMA_PollForTransfer+0x58>
      if(((HAL_GetTick() - tickstart) > Timeout) ||  (Timeout == 0U))
 c0031ea:	f7ff fac1 	bl	c002770 <HAL_GetTick>
 c0031ee:	eba0 0009 	sub.w	r0, r0, r9
 c0031f2:	42b0      	cmp	r0, r6
 c0031f4:	d801      	bhi.n	c0031fa <HAL_DMA_PollForTransfer+0xe6>
 c0031f6:	2e00      	cmp	r6, #0
 c0031f8:	d1b2      	bne.n	c003160 <HAL_DMA_PollForTransfer+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 c0031fa:	2320      	movs	r3, #32
 c0031fc:	6463      	str	r3, [r4, #68]	@ 0x44
        hdma->State = HAL_DMA_STATE_READY;
 c0031fe:	2301      	movs	r3, #1
 c003200:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
 c003204:	e792      	b.n	c00312c <HAL_DMA_PollForTransfer+0x18>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
 c003206:	2204      	movs	r2, #4
 c003208:	fa02 f303 	lsl.w	r3, r2, r3
 c00320c:	607b      	str	r3, [r7, #4]
 c00320e:	e7d6      	b.n	c0031be <HAL_DMA_PollForTransfer+0xaa>

0c003210 <HAL_DMA_IRQHandler>:
{
 c003210:	b4f0      	push	{r4, r5, r6, r7}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003212:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 c003214:	6c84      	ldr	r4, [r0, #72]	@ 0x48
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003216:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 c003218:	6827      	ldr	r7, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c00321a:	f001 011c 	and.w	r1, r1, #28
  uint32_t source_it = hdma->Instance->CCR;
 c00321e:	6802      	ldr	r2, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003220:	408d      	lsls	r5, r1
 c003222:	423d      	tst	r5, r7
{
 c003224:	4603      	mov	r3, r0
  uint32_t source_it = hdma->Instance->CCR;
 c003226:	6816      	ldr	r6, [r2, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003228:	d01d      	beq.n	c003266 <HAL_DMA_IRQHandler+0x56>
 c00322a:	f016 0f04 	tst.w	r6, #4
 c00322e:	d01a      	beq.n	c003266 <HAL_DMA_IRQHandler+0x56>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c003230:	6811      	ldr	r1, [r2, #0]
 c003232:	0409      	lsls	r1, r1, #16
 c003234:	d509      	bpl.n	c00324a <HAL_DMA_IRQHandler+0x3a>
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c003236:	6065      	str	r5, [r4, #4]
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c003238:	6812      	ldr	r2, [r2, #0]
 c00323a:	03d7      	lsls	r7, r2, #15
        if(hdma->XferHalfCpltCallback != NULL)
 c00323c:	bf54      	ite	pl
 c00323e:	6b03      	ldrpl	r3, [r0, #48]	@ 0x30
        if(hdma->XferM1HalfCpltCallback != NULL)
 c003240:	6b9b      	ldrmi	r3, [r3, #56]	@ 0x38
 c003242:	2b00      	cmp	r3, #0
 c003244:	d043      	beq.n	c0032ce <HAL_DMA_IRQHandler+0xbe>
}
 c003246:	bcf0      	pop	{r4, r5, r6, r7}
          hdma->XferM1HalfCpltCallback(hdma);
 c003248:	4718      	bx	r3
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c00324a:	6811      	ldr	r1, [r2, #0]
 c00324c:	068e      	lsls	r6, r1, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c00324e:	bf5e      	ittt	pl
 c003250:	6811      	ldrpl	r1, [r2, #0]
 c003252:	f021 0104 	bicpl.w	r1, r1, #4
 c003256:	6011      	strpl	r1, [r2, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 c003258:	6b02      	ldr	r2, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c00325a:	6065      	str	r5, [r4, #4]
    if (hdma->XferErrorCallback != NULL)
 c00325c:	2a00      	cmp	r2, #0
 c00325e:	d036      	beq.n	c0032ce <HAL_DMA_IRQHandler+0xbe>
}
 c003260:	bcf0      	pop	{r4, r5, r6, r7}
      hdma->XferErrorCallback(hdma);
 c003262:	4618      	mov	r0, r3
 c003264:	4710      	bx	r2
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 c003266:	2002      	movs	r0, #2
 c003268:	4088      	lsls	r0, r1
 c00326a:	4238      	tst	r0, r7
 c00326c:	d019      	beq.n	c0032a2 <HAL_DMA_IRQHandler+0x92>
 c00326e:	07b5      	lsls	r5, r6, #30
 c003270:	d517      	bpl.n	c0032a2 <HAL_DMA_IRQHandler+0x92>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c003272:	6811      	ldr	r1, [r2, #0]
 c003274:	040f      	lsls	r7, r1, #16
 c003276:	d504      	bpl.n	c003282 <HAL_DMA_IRQHandler+0x72>
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c003278:	6812      	ldr	r2, [r2, #0]
 c00327a:	03d6      	lsls	r6, r2, #15
 c00327c:	d40f      	bmi.n	c00329e <HAL_DMA_IRQHandler+0x8e>
        if(hdma->XferM1CpltCallback != NULL)
 c00327e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c003280:	e7ec      	b.n	c00325c <HAL_DMA_IRQHandler+0x4c>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c003282:	6811      	ldr	r1, [r2, #0]
 c003284:	068d      	lsls	r5, r1, #26
 c003286:	d406      	bmi.n	c003296 <HAL_DMA_IRQHandler+0x86>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 c003288:	6811      	ldr	r1, [r2, #0]
 c00328a:	f021 010a 	bic.w	r1, r1, #10
 c00328e:	6011      	str	r1, [r2, #0]
        hdma->State = HAL_DMA_STATE_READY;
 c003290:	2201      	movs	r2, #1
 c003292:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      __HAL_UNLOCK(hdma);
 c003296:	2200      	movs	r2, #0
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 c003298:	6060      	str	r0, [r4, #4]
      __HAL_UNLOCK(hdma);
 c00329a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      if(hdma->XferCpltCallback != NULL)
 c00329e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0032a0:	e7dc      	b.n	c00325c <HAL_DMA_IRQHandler+0x4c>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 c0032a2:	2008      	movs	r0, #8
 c0032a4:	4088      	lsls	r0, r1
 c0032a6:	4238      	tst	r0, r7
 c0032a8:	d011      	beq.n	c0032ce <HAL_DMA_IRQHandler+0xbe>
 c0032aa:	0730      	lsls	r0, r6, #28
 c0032ac:	d50f      	bpl.n	c0032ce <HAL_DMA_IRQHandler+0xbe>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c0032ae:	6810      	ldr	r0, [r2, #0]
 c0032b0:	f020 000e 	bic.w	r0, r0, #14
 c0032b4:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0032b6:	2201      	movs	r2, #1
 c0032b8:	fa02 f101 	lsl.w	r1, r2, r1
 c0032bc:	6061      	str	r1, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 c0032be:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->State = HAL_DMA_STATE_READY;
 c0032c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 c0032c4:	2200      	movs	r2, #0
 c0032c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 c0032ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c0032cc:	e7c6      	b.n	c00325c <HAL_DMA_IRQHandler+0x4c>
}
 c0032ce:	bcf0      	pop	{r4, r5, r6, r7}
 c0032d0:	4770      	bx	lr

0c0032d2 <HAL_DMA_RegisterCallback>:
{
 c0032d2:	b510      	push	{r4, lr}
 c0032d4:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 c0032d6:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 c0032da:	2801      	cmp	r0, #1
 c0032dc:	d01d      	beq.n	c00331a <HAL_DMA_RegisterCallback+0x48>
  if(HAL_DMA_STATE_READY == hdma->State)
 c0032de:	f893 4025 	ldrb.w	r4, [r3, #37]	@ 0x25
 c0032e2:	2c01      	cmp	r4, #1
 c0032e4:	b2e0      	uxtb	r0, r4
 c0032e6:	d116      	bne.n	c003316 <HAL_DMA_RegisterCallback+0x44>
    switch (CallbackID)
 c0032e8:	2905      	cmp	r1, #5
 c0032ea:	d806      	bhi.n	c0032fa <HAL_DMA_RegisterCallback+0x28>
 c0032ec:	e8df f001 	tbb	[pc, r1]
 c0032f0:	0d0b0903 	.word	0x0d0b0903
 c0032f4:	110f      	.short	0x110f
           hdma->XferCpltCallback = pCallback;
 c0032f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 c0032f8:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 c0032fa:	2200      	movs	r2, #0
 c0032fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c003300:	bd10      	pop	{r4, pc}
           hdma->XferHalfCpltCallback = pCallback;
 c003302:	631a      	str	r2, [r3, #48]	@ 0x30
           break;
 c003304:	e7f8      	b.n	c0032f8 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferM1CpltCallback = pCallback;
 c003306:	635a      	str	r2, [r3, #52]	@ 0x34
           break;
 c003308:	e7f6      	b.n	c0032f8 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferM1HalfCpltCallback = pCallback;
 c00330a:	639a      	str	r2, [r3, #56]	@ 0x38
           break;
 c00330c:	e7f4      	b.n	c0032f8 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferErrorCallback = pCallback;
 c00330e:	63da      	str	r2, [r3, #60]	@ 0x3c
           break;
 c003310:	e7f2      	b.n	c0032f8 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferAbortCallback = pCallback;
 c003312:	641a      	str	r2, [r3, #64]	@ 0x40
           break;
 c003314:	e7f0      	b.n	c0032f8 <HAL_DMA_RegisterCallback+0x26>
 c003316:	2001      	movs	r0, #1
 c003318:	e7ef      	b.n	c0032fa <HAL_DMA_RegisterCallback+0x28>
  __HAL_LOCK(hdma);
 c00331a:	2002      	movs	r0, #2
 c00331c:	e7f0      	b.n	c003300 <HAL_DMA_RegisterCallback+0x2e>

0c00331e <HAL_DMA_UnRegisterCallback>:
{
 c00331e:	b510      	push	{r4, lr}
  __HAL_LOCK(hdma);
 c003320:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
{
 c003324:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 c003326:	2a01      	cmp	r2, #1
 c003328:	d027      	beq.n	c00337a <HAL_DMA_UnRegisterCallback+0x5c>
 c00332a:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 c00332c:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
  __HAL_LOCK(hdma);
 c003330:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c003334:	4294      	cmp	r4, r2
 c003336:	b2e0      	uxtb	r0, r4
 c003338:	d11d      	bne.n	c003376 <HAL_DMA_UnRegisterCallback+0x58>
    switch (CallbackID)
 c00333a:	2200      	movs	r2, #0
 c00333c:	2906      	cmp	r1, #6
 c00333e:	d807      	bhi.n	c003350 <HAL_DMA_UnRegisterCallback+0x32>
 c003340:	e8df f001 	tbb	[pc, r1]
 c003344:	0e0c0a04 	.word	0x0e0c0a04
 c003348:	1710      	.short	0x1710
 c00334a:	12          	.byte	0x12
 c00334b:	00          	.byte	0x00
           hdma->XferCpltCallback = NULL;
 c00334c:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 c00334e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 c003350:	2200      	movs	r2, #0
 c003352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c003356:	bd10      	pop	{r4, pc}
           hdma->XferHalfCpltCallback = NULL;
 c003358:	631a      	str	r2, [r3, #48]	@ 0x30
           break;
 c00335a:	e7f8      	b.n	c00334e <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferM1CpltCallback = NULL;
 c00335c:	635a      	str	r2, [r3, #52]	@ 0x34
           break;
 c00335e:	e7f6      	b.n	c00334e <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferM1HalfCpltCallback = NULL;
 c003360:	639a      	str	r2, [r3, #56]	@ 0x38
           break;
 c003362:	e7f4      	b.n	c00334e <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferErrorCallback = NULL;
 c003364:	63da      	str	r2, [r3, #60]	@ 0x3c
           break;
 c003366:	e7f2      	b.n	c00334e <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferHalfCpltCallback = NULL;
 c003368:	e9c3 220b 	strd	r2, r2, [r3, #44]	@ 0x2c
           hdma->XferM1HalfCpltCallback = NULL;
 c00336c:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
           hdma->XferErrorCallback = NULL;
 c003370:	63da      	str	r2, [r3, #60]	@ 0x3c
           hdma->XferAbortCallback = NULL;
 c003372:	641a      	str	r2, [r3, #64]	@ 0x40
           break;
 c003374:	e7eb      	b.n	c00334e <HAL_DMA_UnRegisterCallback+0x30>
 c003376:	4610      	mov	r0, r2
 c003378:	e7ea      	b.n	c003350 <HAL_DMA_UnRegisterCallback+0x32>
  __HAL_LOCK(hdma);
 c00337a:	2002      	movs	r0, #2
 c00337c:	e7eb      	b.n	c003356 <HAL_DMA_UnRegisterCallback+0x38>

0c00337e <HAL_DMA_GetState>:
  return hdma->State;
 c00337e:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
}
 c003382:	4770      	bx	lr

0c003384 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 c003384:	6c40      	ldr	r0, [r0, #68]	@ 0x44
}
 c003386:	4770      	bx	lr

0c003388 <HAL_DMA_ConfigChannelAttributes>:
{
 c003388:	b510      	push	{r4, lr}
  if(hdma == NULL)
 c00338a:	2800      	cmp	r0, #0
 c00338c:	d036      	beq.n	c0033fc <HAL_DMA_ConfigChannelAttributes+0x74>
  ccr = READ_REG(hdma->Instance->CCR);
 c00338e:	6804      	ldr	r4, [r0, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c003390:	06c8      	lsls	r0, r1, #27
  ccr = READ_REG(hdma->Instance->CCR);
 c003392:	6823      	ldr	r3, [r4, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c003394:	d505      	bpl.n	c0033a2 <HAL_DMA_ConfigChannelAttributes+0x1a>
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 c003396:	02ca      	lsls	r2, r1, #11
      SET_BIT(ccr, DMA_CCR_PRIV);
 c003398:	bf4c      	ite	mi
 c00339a:	f443 1380 	orrmi.w	r3, r3, #1048576	@ 0x100000
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 c00339e:	f423 1380 	bicpl.w	r3, r3, #1048576	@ 0x100000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c0033a2:	0788      	lsls	r0, r1, #30
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c0033a4:	6822      	ldr	r2, [r4, #0]
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c0033a6:	d415      	bmi.n	c0033d4 <HAL_DMA_ConfigChannelAttributes+0x4c>
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c0033a8:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_SRC_MASK) != 0U)
 c0033ac:	f011 0004 	ands.w	r0, r1, #4
 c0033b0:	d006      	beq.n	c0033c0 <HAL_DMA_ConfigChannelAttributes+0x38>
    if ((ChannelAttributes & DMA_CCR_SSEC) != 0x0U)
 c0033b2:	f411 2080 	ands.w	r0, r1, #262144	@ 0x40000
 c0033b6:	d017      	beq.n	c0033e8 <HAL_DMA_ConfigChannelAttributes+0x60>
      if (ccr_SECM == 0U)
 c0033b8:	b1ca      	cbz	r2, c0033ee <HAL_DMA_ConfigChannelAttributes+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 c0033ba:	2000      	movs	r0, #0
        SET_BIT(ccr, DMA_CCR_SSEC);
 c0033bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_DEST_MASK) != 0U)
 c0033c0:	f011 0f08 	tst.w	r1, #8
 c0033c4:	d004      	beq.n	c0033d0 <HAL_DMA_ConfigChannelAttributes+0x48>
    if((ChannelAttributes & DMA_CCR_DSEC) != 0U)
 c0033c6:	0309      	lsls	r1, r1, #12
 c0033c8:	d513      	bpl.n	c0033f2 <HAL_DMA_ConfigChannelAttributes+0x6a>
      if (ccr_SECM == 0U)
 c0033ca:	b1aa      	cbz	r2, c0033f8 <HAL_DMA_ConfigChannelAttributes+0x70>
        SET_BIT(ccr, DMA_CCR_DSEC);
 c0033cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
  WRITE_REG(hdma->Instance->CCR, ccr);
 c0033d0:	6023      	str	r3, [r4, #0]
}
 c0033d2:	bd10      	pop	{r4, pc}
    if((ChannelAttributes & DMA_CCR_SECM) != 0U)
 c0033d4:	f411 3200 	ands.w	r2, r1, #131072	@ 0x20000
      ccr_SECM = DMA_CCR_SECM;
 c0033d8:	bf1a      	itte	ne
 c0033da:	f44f 3200 	movne.w	r2, #131072	@ 0x20000
      SET_BIT(ccr, DMA_CCR_SECM);
 c0033de:	f443 3300 	orrne.w	r3, r3, #131072	@ 0x20000
      CLEAR_BIT(ccr, DMA_CCR_SECM);
 c0033e2:	f423 3300 	biceq.w	r3, r3, #131072	@ 0x20000
      ccr_SECM = 0U;
 c0033e6:	e7e1      	b.n	c0033ac <HAL_DMA_ConfigChannelAttributes+0x24>
      CLEAR_BIT(ccr, DMA_CCR_SSEC);
 c0033e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 c0033ec:	e7e8      	b.n	c0033c0 <HAL_DMA_ConfigChannelAttributes+0x38>
         status = HAL_ERROR;
 c0033ee:	2001      	movs	r0, #1
 c0033f0:	e7e6      	b.n	c0033c0 <HAL_DMA_ConfigChannelAttributes+0x38>
      CLEAR_BIT(ccr, DMA_CCR_DSEC);
 c0033f2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 c0033f6:	e7eb      	b.n	c0033d0 <HAL_DMA_ConfigChannelAttributes+0x48>
         status = HAL_ERROR;
 c0033f8:	2001      	movs	r0, #1
 c0033fa:	e7e9      	b.n	c0033d0 <HAL_DMA_ConfigChannelAttributes+0x48>
    return status;
 c0033fc:	2001      	movs	r0, #1
 c0033fe:	e7e8      	b.n	c0033d2 <HAL_DMA_ConfigChannelAttributes+0x4a>

0c003400 <HAL_DMA_GetConfigChannelAttributes>:
  if((hdma == NULL) || (ChannelAttributes == NULL))
 c003400:	b308      	cbz	r0, c003446 <HAL_DMA_GetConfigChannelAttributes+0x46>
 c003402:	b301      	cbz	r1, c003446 <HAL_DMA_GetConfigChannelAttributes+0x46>
  read_attributes = READ_BIT(hdma->Instance->CCR, DMA_CCR_PRIV | DMA_CCR_SECM | DMA_CCR_SSEC | DMA_CCR_DSEC);
 c003404:	6803      	ldr	r3, [r0, #0]
 c003406:	681b      	ldr	r3, [r3, #0]
  attributes = ((read_attributes & DMA_CCR_PRIV) == 0U) ? DMA_CHANNEL_NPRIV : DMA_CHANNEL_PRIV;
 c003408:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 c00340c:	bf14      	ite	ne
 c00340e:	f04f 1010 	movne.w	r0, #1048592	@ 0x100010
 c003412:	2010      	moveq	r0, #16
  attributes |= ((read_attributes & DMA_CCR_SECM) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
 c003414:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 c003418:	bf14      	ite	ne
 c00341a:	f04f 1202 	movne.w	r2, #131074	@ 0x20002
 c00341e:	2202      	moveq	r2, #2
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c003420:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
  attributes |= ((read_attributes & DMA_CCR_SECM) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
 c003424:	ea40 0002 	orr.w	r0, r0, r2
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c003428:	bf14      	ite	ne
 c00342a:	f04f 1204 	movne.w	r2, #262148	@ 0x40004
 c00342e:	2204      	moveq	r2, #4
  attributes |= ((read_attributes & DMA_CCR_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
 c003430:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 c003434:	bf14      	ite	ne
 c003436:	f04f 1308 	movne.w	r3, #524296	@ 0x80008
 c00343a:	2308      	moveq	r3, #8
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c00343c:	4302      	orrs	r2, r0
  attributes |= ((read_attributes & DMA_CCR_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
 c00343e:	4313      	orrs	r3, r2
  return HAL_OK;
 c003440:	2000      	movs	r0, #0
  *ChannelAttributes = attributes;
 c003442:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c003444:	4770      	bx	lr
    return HAL_ERROR;
 c003446:	2001      	movs	r0, #1
}
 c003448:	4770      	bx	lr
 c00344a:	bf00      	nop

0c00344c <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 c00344c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if((hexti == NULL) || (pExtiConfig == NULL))
 c00344e:	2800      	cmp	r0, #0
 c003450:	d04f      	beq.n	c0034f2 <HAL_EXTI_SetConfigLine+0xa6>
 c003452:	2900      	cmp	r1, #0
 c003454:	d04d      	beq.n	c0034f2 <HAL_EXTI_SetConfigLine+0xa6>
  hexti->Line = pExtiConfig->Line;

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c003456:	2301      	movs	r3, #1
  hexti->Line = pExtiConfig->Line;
 c003458:	680a      	ldr	r2, [r1, #0]
 c00345a:	6002      	str	r2, [r0, #0]

  /* Configure triggers for configurable lines */
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c00345c:	0195      	lsls	r5, r2, #6
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 c00345e:	f002 001f 	and.w	r0, r2, #31
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003462:	f3c2 4400 	ubfx	r4, r2, #16, #1
  maskline = (1UL << linepos);
 c003466:	fa03 f300 	lsl.w	r3, r3, r0
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c00346a:	d52e      	bpl.n	c0034ca <HAL_EXTI_SetConfigLine+0x7e>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c00346c:	ea4f 1c44 	mov.w	ip, r4, lsl #5
 c003470:	f10c 46a0 	add.w	r6, ip, #1342177280	@ 0x50000000
    regval = *regaddr;

    /* Mask or set line */
    if((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
 c003474:	688f      	ldr	r7, [r1, #8]
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003476:	f506 363d 	add.w	r6, r6, #193536	@ 0x2f400
    regval = *regaddr;
 c00347a:	6835      	ldr	r5, [r6, #0]
    if((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
 c00347c:	07ff      	lsls	r7, r7, #31
    {
      regval |= maskline;
 c00347e:	bf4c      	ite	mi
 c003480:	431d      	orrmi	r5, r3
    }
    else
    {
      regval &= ~maskline;
 c003482:	439d      	bicpl	r5, r3
    }

    /* Store rising trigger mode */
    *regaddr = regval;
 c003484:	6035      	str	r5, [r6, #0]

    /* Configure falling trigger */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003486:	4f1c      	ldr	r7, [pc, #112]	@ (c0034f8 <HAL_EXTI_SetConfigLine+0xac>)
    regval = *regaddr;

    /* Mask or set line */
    if((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
 c003488:	688e      	ldr	r6, [r1, #8]
    regval = *regaddr;
 c00348a:	f85c 5007 	ldr.w	r5, [ip, r7]
    if((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
 c00348e:	07b6      	lsls	r6, r6, #30
    {
      regval |= maskline;
 c003490:	bf4c      	ite	mi
 c003492:	431d      	orrmi	r5, r3
    }
    else
    {
      regval &= ~maskline;
 c003494:	439d      	bicpl	r5, r3
    }

    /* Store falling trigger mode */
    *regaddr = regval;
 c003496:	f84c 5007 	str.w	r5, [ip, r7]

    /* Configure gpio port selection in case of gpio exti line */
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c00349a:	680d      	ldr	r5, [r1, #0]
 c00349c:	f005 65c0 	and.w	r5, r5, #100663296	@ 0x6000000
 c0034a0:	f1b5 6fc0 	cmp.w	r5, #100663296	@ 0x6000000
 c0034a4:	d111      	bne.n	c0034ca <HAL_EXTI_SetConfigLine+0x7e>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[linepos >> 2U];
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034a6:	25ff      	movs	r5, #255	@ 0xff
 c0034a8:	f000 001c 	and.w	r0, r0, #28
 c0034ac:	f100 40a0 	add.w	r0, r0, #1342177280	@ 0x50000000
 c0034b0:	f500 303d 	add.w	r0, r0, #193536	@ 0x2f400
 c0034b4:	f002 0203 	and.w	r2, r2, #3
      regval = EXTI->EXTICR[linepos >> 2U];
 c0034b8:	6e06      	ldr	r6, [r0, #96]	@ 0x60
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034ba:	00d2      	lsls	r2, r2, #3
 c0034bc:	4095      	lsls	r5, r2
 c0034be:	ea26 0605 	bic.w	r6, r6, r5
      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034c2:	68cd      	ldr	r5, [r1, #12]
 c0034c4:	4095      	lsls	r5, r2
 c0034c6:	4335      	orrs	r5, r6
      EXTI->EXTICR[linepos >> 2U] = regval;
 c0034c8:	6605      	str	r5, [r0, #96]	@ 0x60
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0034ca:	0122      	lsls	r2, r4, #4
 c0034cc:	4c0b      	ldr	r4, [pc, #44]	@ (c0034fc <HAL_EXTI_SetConfigLine+0xb0>)
  regval = *regaddr;

  /* Mask or set line */
  if((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
 c0034ce:	684d      	ldr	r5, [r1, #4]
  regval = *regaddr;
 c0034d0:	5910      	ldr	r0, [r2, r4]
  if((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
 c0034d2:	07ed      	lsls	r5, r5, #31
  {
    regval |= maskline;
 c0034d4:	bf4c      	ite	mi
 c0034d6:	4318      	orrmi	r0, r3
  }
  else
  {
    regval &= ~maskline;
 c0034d8:	4398      	bicpl	r0, r3
  }

  /* Store interrupt mode */
  *regaddr = regval;
 c0034da:	5110      	str	r0, [r2, r4]

  /* Configure event mode : read current mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c0034dc:	4c08      	ldr	r4, [pc, #32]	@ (c003500 <HAL_EXTI_SetConfigLine+0xb4>)
  regval = *regaddr;

  /* Mask or set line */
  if((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
 c0034de:	6849      	ldr	r1, [r1, #4]
  regval = *regaddr;
 c0034e0:	5910      	ldr	r0, [r2, r4]
  if((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
 c0034e2:	0789      	lsls	r1, r1, #30
  {
    regval |= maskline;
 c0034e4:	bf4c      	ite	mi
 c0034e6:	4303      	orrmi	r3, r0
  }
  else
  {
    regval &= ~maskline;
 c0034e8:	ea20 0303 	bicpl.w	r3, r0, r3
  }

  /* Store event mode */
  *regaddr = regval;

  return HAL_OK;
 c0034ec:	2000      	movs	r0, #0
  *regaddr = regval;
 c0034ee:	5113      	str	r3, [r2, r4]
}
 c0034f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c0034f2:	2001      	movs	r0, #1
 c0034f4:	e7fc      	b.n	c0034f0 <HAL_EXTI_SetConfigLine+0xa4>
 c0034f6:	bf00      	nop
 c0034f8:	5002f404 	.word	0x5002f404
 c0034fc:	5002f480 	.word	0x5002f480
 c003500:	5002f484 	.word	0x5002f484

0c003504 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 c003504:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if((hexti == NULL) || (pExtiConfig == NULL))
 c003506:	2800      	cmp	r0, #0
 c003508:	d044      	beq.n	c003594 <HAL_EXTI_GetConfigLine+0x90>
 c00350a:	2900      	cmp	r1, #0
 c00350c:	d042      	beq.n	c003594 <HAL_EXTI_GetConfigLine+0x90>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configiguration structure */
  pExtiConfig->Line = hexti->Line;
 c00350e:	6803      	ldr	r3, [r0, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c003510:	2001      	movs	r0, #1

  /* 1] Get core mode : interrupt */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c003512:	4d21      	ldr	r5, [pc, #132]	@ (c003598 <HAL_EXTI_GetConfigLine+0x94>)
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003514:	f3c3 4400 	ubfx	r4, r3, #16, #1
  pExtiConfig->Line = hexti->Line;
 c003518:	600b      	str	r3, [r1, #0]
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c00351a:	0126      	lsls	r6, r4, #4
  regval = *regaddr;
 c00351c:	5975      	ldr	r5, [r6, r5]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 c00351e:	f003 021f 	and.w	r2, r3, #31
  maskline = (1UL << linepos);
 c003522:	4090      	lsls	r0, r2

  /* Check if selected line is enable */
  if((regval & maskline) != 0U)
 c003524:	4228      	tst	r0, r5
 c003526:	bf14      	ite	ne
 c003528:	2501      	movne	r5, #1
 c00352a:	2500      	moveq	r5, #0
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
  }

  /* Get event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c00352c:	4f1b      	ldr	r7, [pc, #108]	@ (c00359c <HAL_EXTI_GetConfigLine+0x98>)
 c00352e:	604d      	str	r5, [r1, #4]
  regval = *regaddr;
 c003530:	59f6      	ldr	r6, [r6, r7]

  /* Check if selected line is enable */
  if((regval & maskline) != 0U)
 c003532:	4230      	tst	r0, r6
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 c003534:	bf1c      	itt	ne
 c003536:	f045 0502 	orrne.w	r5, r5, #2
 c00353a:	604d      	strne	r5, [r1, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 c00353c:	2500      	movs	r5, #0
  pExtiConfig->GPIOSel = 0x00u;
 c00353e:	e9c1 5502 	strd	r5, r5, [r1, #8]

  /* 2] Get trigger for configurable lines : rising */
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c003542:	019d      	lsls	r5, r3, #6
 c003544:	d524      	bpl.n	c003590 <HAL_EXTI_GetConfigLine+0x8c>
  {
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003546:	0164      	lsls	r4, r4, #5
 c003548:	f104 45a0 	add.w	r5, r4, #1342177280	@ 0x50000000
 c00354c:	f505 353d 	add.w	r5, r5, #193536	@ 0x2f400
    regval = *regaddr;
 c003550:	682d      	ldr	r5, [r5, #0]
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
    }

    /* Get falling configuration */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003552:	4e13      	ldr	r6, [pc, #76]	@ (c0035a0 <HAL_EXTI_GetConfigLine+0x9c>)
    if((regval & maskline) != 0U)
 c003554:	4228      	tst	r0, r5
 c003556:	bf14      	ite	ne
 c003558:	2501      	movne	r5, #1
 c00355a:	2500      	moveq	r5, #0
 c00355c:	608d      	str	r5, [r1, #8]
    regval = *regaddr;
 c00355e:	59a4      	ldr	r4, [r4, r6]

    /* Check if configuration of selected line is enable */
    if((regval & maskline) != 0U)
 c003560:	4220      	tst	r0, r4
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 c003562:	bf18      	it	ne
 c003564:	f045 0502 	orrne.w	r5, r5, #2
    }

    /* Get Gpio port selection for gpio lines */
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c003568:	f003 60c0 	and.w	r0, r3, #100663296	@ 0x6000000
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 c00356c:	bf18      	it	ne
 c00356e:	608d      	strne	r5, [r1, #8]
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c003570:	f1b0 6fc0 	cmp.w	r0, #100663296	@ 0x6000000
 c003574:	d10c      	bne.n	c003590 <HAL_EXTI_GetConfigLine+0x8c>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[linepos >> 2U];
 c003576:	480b      	ldr	r0, [pc, #44]	@ (c0035a4 <HAL_EXTI_GetConfigLine+0xa0>)
 c003578:	0892      	lsrs	r2, r2, #2
 c00357a:	3218      	adds	r2, #24
 c00357c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
      pExtiConfig->GPIOSel = (regval >> (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & EXTI_EXTICR1_EXTI0;
 c003580:	f003 0303 	and.w	r3, r3, #3
 c003584:	00db      	lsls	r3, r3, #3
 c003586:	fa22 f303 	lsr.w	r3, r2, r3
 c00358a:	f003 0307 	and.w	r3, r3, #7
 c00358e:	60cb      	str	r3, [r1, #12]
    }
  }

  return HAL_OK;
 c003590:	2000      	movs	r0, #0
}
 c003592:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c003594:	2001      	movs	r0, #1
 c003596:	e7fc      	b.n	c003592 <HAL_EXTI_GetConfigLine+0x8e>
 c003598:	5002f480 	.word	0x5002f480
 c00359c:	5002f484 	.word	0x5002f484
 c0035a0:	5002f404 	.word	0x5002f404
 c0035a4:	5002f400 	.word	0x5002f400

0c0035a8 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 c0035a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if(hexti == NULL)
 c0035aa:	2800      	cmp	r0, #0
 c0035ac:	d040      	beq.n	c003630 <HAL_EXTI_ClearConfigLine+0x88>
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (hexti->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c0035ae:	2401      	movs	r4, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0035b0:	6802      	ldr	r2, [r0, #0]

  /* 1] Clear interrupt mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0035b2:	f8df c084 	ldr.w	ip, [pc, #132]	@ c003638 <HAL_EXTI_ClearConfigLine+0x90>
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0035b6:	f3c2 4100 	ubfx	r1, r2, #16, #1
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0035ba:	010e      	lsls	r6, r1, #4
  regval = (*regaddr & ~maskline);
 c0035bc:	f856 700c 	ldr.w	r7, [r6, ip]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 c0035c0:	f002 031f 	and.w	r3, r2, #31
  maskline = (1UL << linepos);
 c0035c4:	409c      	lsls	r4, r3
  regval = (*regaddr & ~maskline);
 c0035c6:	ea27 0704 	bic.w	r7, r7, r4
  *regaddr = regval;
 c0035ca:	f846 700c 	str.w	r7, [r6, ip]

  /* 2] Clear event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c0035ce:	f10c 0c04 	add.w	ip, ip, #4
  regval = (*regaddr & ~maskline);
 c0035d2:	f856 700c 	ldr.w	r7, [r6, ip]
  regval = (*regaddr & ~maskline);
 c0035d6:	43e5      	mvns	r5, r4
  regval = (*regaddr & ~maskline);
 c0035d8:	ea27 0404 	bic.w	r4, r7, r4
  *regaddr = regval;
 c0035dc:	f846 400c 	str.w	r4, [r6, ip]

  /* 3] Clear triggers in case of configurable lines */
  if((hexti->Line & EXTI_CONFIG) != 0U)
 c0035e0:	6804      	ldr	r4, [r0, #0]
 c0035e2:	01a4      	lsls	r4, r4, #6
 c0035e4:	d401      	bmi.n	c0035ea <HAL_EXTI_ClearConfigLine+0x42>
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
      EXTI->EXTICR[linepos >> 2U] = regval;
    }
  }

  return HAL_OK;
 c0035e6:	2000      	movs	r0, #0
}
 c0035e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c0035ea:	0149      	lsls	r1, r1, #5
 c0035ec:	f101 44a0 	add.w	r4, r1, #1342177280	@ 0x50000000
 c0035f0:	f504 343d 	add.w	r4, r4, #193536	@ 0x2f400
    regval = (*regaddr & ~maskline);
 c0035f4:	6826      	ldr	r6, [r4, #0]
 c0035f6:	402e      	ands	r6, r5
    *regaddr = regval;
 c0035f8:	6026      	str	r6, [r4, #0]
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c0035fa:	4c0e      	ldr	r4, [pc, #56]	@ (c003634 <HAL_EXTI_ClearConfigLine+0x8c>)
    regval = (*regaddr & ~maskline);
 c0035fc:	590e      	ldr	r6, [r1, r4]
 c0035fe:	4035      	ands	r5, r6
    *regaddr = regval;
 c003600:	510d      	str	r5, [r1, r4]
    if((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 c003602:	6801      	ldr	r1, [r0, #0]
 c003604:	f001 61c0 	and.w	r1, r1, #100663296	@ 0x6000000
 c003608:	f1b1 6fc0 	cmp.w	r1, #100663296	@ 0x6000000
 c00360c:	d1eb      	bne.n	c0035e6 <HAL_EXTI_ClearConfigLine+0x3e>
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c00360e:	20ff      	movs	r0, #255	@ 0xff
 c003610:	f003 031c 	and.w	r3, r3, #28
 c003614:	f103 43a0 	add.w	r3, r3, #1342177280	@ 0x50000000
 c003618:	f503 333d 	add.w	r3, r3, #193536	@ 0x2f400
 c00361c:	f002 0203 	and.w	r2, r2, #3
      regval = EXTI->EXTICR[linepos >> 2U];
 c003620:	6e19      	ldr	r1, [r3, #96]	@ 0x60
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c003622:	00d2      	lsls	r2, r2, #3
 c003624:	fa00 f202 	lsl.w	r2, r0, r2
 c003628:	ea21 0202 	bic.w	r2, r1, r2
      EXTI->EXTICR[linepos >> 2U] = regval;
 c00362c:	661a      	str	r2, [r3, #96]	@ 0x60
 c00362e:	e7da      	b.n	c0035e6 <HAL_EXTI_ClearConfigLine+0x3e>
    return HAL_ERROR;
 c003630:	2001      	movs	r0, #1
 c003632:	e7d9      	b.n	c0035e8 <HAL_EXTI_ClearConfigLine+0x40>
 c003634:	5002f404 	.word	0x5002f404
 c003638:	5002f480 	.word	0x5002f480

0c00363c <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 c00363c:	2901      	cmp	r1, #1
 c00363e:	d005      	beq.n	c00364c <HAL_EXTI_RegisterCallback+0x10>
 c003640:	2902      	cmp	r1, #2
 c003642:	d001      	beq.n	c003648 <HAL_EXTI_RegisterCallback+0xc>
 c003644:	b929      	cbnz	r1, c003652 <HAL_EXTI_RegisterCallback+0x16>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 c003646:	6042      	str	r2, [r0, #4]
    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
      break;

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 c003648:	6082      	str	r2, [r0, #8]
      break;
 c00364a:	e000      	b.n	c00364e <HAL_EXTI_RegisterCallback+0x12>
      hexti->RisingCallback = pPendingCbfn;
 c00364c:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c00364e:	2000      	movs	r0, #0
 c003650:	4770      	bx	lr
  switch (CallbackID)
 c003652:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c003654:	4770      	bx	lr

0c003656 <HAL_EXTI_GetHandle>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
  /* Check null pointer */
  if(hexti == NULL)
 c003656:	b110      	cbz	r0, c00365e <HAL_EXTI_GetHandle+0x8>

  /* Check parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Store line number as handle private field */
  hexti->Line = ExtiLine;
 c003658:	6001      	str	r1, [r0, #0]

  return HAL_OK;
 c00365a:	2000      	movs	r0, #0
 c00365c:	4770      	bx	lr
    return HAL_ERROR;
 c00365e:	2001      	movs	r0, #1
}
 c003660:	4770      	bx	lr

0c003662 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 c003662:	b570      	push	{r4, r5, r6, lr}
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003664:	2501      	movs	r5, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003666:	6804      	ldr	r4, [r0, #0]
{
 c003668:	4606      	mov	r6, r0
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c00366a:	f004 031f 	and.w	r3, r4, #31
 c00366e:	409d      	lsls	r5, r3
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003670:	f3c4 4400 	ubfx	r4, r4, #16, #1

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c003674:	4b09      	ldr	r3, [pc, #36]	@ (c00369c <HAL_EXTI_IRQHandler+0x3a>)
 c003676:	0164      	lsls	r4, r4, #5
  regval = (*regaddr & maskline);
 c003678:	58e2      	ldr	r2, [r4, r3]

  if(regval != 0U)
 c00367a:	422a      	tst	r2, r5
 c00367c:	d003      	beq.n	c003686 <HAL_EXTI_IRQHandler+0x24>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 c00367e:	50e5      	str	r5, [r4, r3]

    /* Call rising callback */
    if(hexti->RisingCallback != NULL)
 c003680:	6843      	ldr	r3, [r0, #4]
 c003682:	b103      	cbz	r3, c003686 <HAL_EXTI_IRQHandler+0x24>
    {
      hexti->RisingCallback();
 c003684:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c003686:	4b06      	ldr	r3, [pc, #24]	@ (c0036a0 <HAL_EXTI_IRQHandler+0x3e>)
  regval = (*regaddr & maskline);
 c003688:	58e2      	ldr	r2, [r4, r3]

  if(regval != 0U)
 c00368a:	422a      	tst	r2, r5
 c00368c:	d005      	beq.n	c00369a <HAL_EXTI_IRQHandler+0x38>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 c00368e:	50e5      	str	r5, [r4, r3]

    /* Call rising callback */
    if(hexti->FallingCallback != NULL)
 c003690:	68b3      	ldr	r3, [r6, #8]
 c003692:	b113      	cbz	r3, c00369a <HAL_EXTI_IRQHandler+0x38>
    {
      hexti->FallingCallback();
    }
  }
}
 c003694:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      hexti->FallingCallback();
 c003698:	4718      	bx	r3
}
 c00369a:	bd70      	pop	{r4, r5, r6, pc}
 c00369c:	5002f40c 	.word	0x5002f40c
 c0036a0:	5002f410 	.word	0x5002f410

0c0036a4 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 c0036a4:	b510      	push	{r4, lr}
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (hexti->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c0036a6:	2401      	movs	r4, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036a8:	6803      	ldr	r3, [r0, #0]

  if(Edge != EXTI_TRIGGER_RISING)
 c0036aa:	2901      	cmp	r1, #1
  linepos = (hexti->Line & EXTI_PIN_MASK);
 c0036ac:	f003 001f 	and.w	r0, r3, #31
  {
    /* Get falling edge pending bit */
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036b0:	bf14      	ite	ne
 c0036b2:	4a06      	ldrne	r2, [pc, #24]	@ (c0036cc <HAL_EXTI_GetPending+0x28>)
  }
  else
  {
    /* Get rising edge pending bit */
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036b4:	4a06      	ldreq	r2, [pc, #24]	@ (c0036d0 <HAL_EXTI_GetPending+0x2c>)
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036b6:	f3c3 4300 	ubfx	r3, r3, #16, #1
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036ba:	015b      	lsls	r3, r3, #5
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036bc:	441a      	add	r2, r3
  }

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
 c0036be:	6813      	ldr	r3, [r2, #0]
  maskline = (1UL << linepos);
 c0036c0:	4084      	lsls	r4, r0
  regval = ((*regaddr & maskline) >> linepos);
 c0036c2:	4023      	ands	r3, r4
  return regval;
}
 c0036c4:	fa23 f000 	lsr.w	r0, r3, r0
 c0036c8:	bd10      	pop	{r4, pc}
 c0036ca:	bf00      	nop
 c0036cc:	5002f410 	.word	0x5002f410
 c0036d0:	5002f40c 	.word	0x5002f40c

0c0036d4 <HAL_EXTI_ClearPending>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036d4:	6803      	ldr	r3, [r0, #0]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c0036d6:	2001      	movs	r0, #1
 c0036d8:	f003 021f 	and.w	r2, r3, #31

  if(Edge != EXTI_TRIGGER_RISING)
 c0036dc:	2901      	cmp	r1, #1
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c0036de:	fa00 f002 	lsl.w	r0, r0, r2
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036e2:	f3c3 4300 	ubfx	r3, r3, #16, #1
  {
    /* Get falling edge pending register address */
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036e6:	bf14      	ite	ne
 c0036e8:	4a02      	ldrne	r2, [pc, #8]	@ (c0036f4 <HAL_EXTI_ClearPending+0x20>)
  }
  else
  {
    /* Get falling edge pending register address */
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036ea:	4a03      	ldreq	r2, [pc, #12]	@ (c0036f8 <HAL_EXTI_ClearPending+0x24>)
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036ec:	015b      	lsls	r3, r3, #5
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036ee:	441a      	add	r2, r3
  }

  /* Clear Pending bit */
  *regaddr =  maskline;
 c0036f0:	6010      	str	r0, [r2, #0]
}
 c0036f2:	4770      	bx	lr
 c0036f4:	5002f410 	.word	0x5002f410
 c0036f8:	5002f40c 	.word	0x5002f40c

0c0036fc <HAL_EXTI_GenerateSWI>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c0036fc:	2201      	movs	r2, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036fe:	6803      	ldr	r3, [r0, #0]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003700:	f003 011f 	and.w	r1, r3, #31
 c003704:	408a      	lsls	r2, r1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003706:	f3c3 4300 	ubfx	r3, r3, #16, #1

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 c00370a:	4902      	ldr	r1, [pc, #8]	@ (c003714 <HAL_EXTI_GenerateSWI+0x18>)
 c00370c:	015b      	lsls	r3, r3, #5
  *regaddr = maskline;
 c00370e:	505a      	str	r2, [r3, r1]
}
 c003710:	4770      	bx	lr
 c003712:	bf00      	nop
 c003714:	5002f408 	.word	0x5002f408

0c003718 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
 c003718:	b530      	push	{r4, r5, lr}
  /* Configure privilege or non-privilege attributes */
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
  regval = *regaddr;

  /* Mask or set line */
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c00371a:	f240 2502 	movw	r5, #514	@ 0x202
  maskline = (1UL << linepos);
 c00371e:	2301      	movs	r3, #1
  linepos = (ExtiLine & EXTI_PIN_MASK);
 c003720:	f000 021f 	and.w	r2, r0, #31
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c003724:	4c0d      	ldr	r4, [pc, #52]	@ (c00375c <HAL_EXTI_ConfigLineAttributes+0x44>)
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003726:	f3c0 4000 	ubfx	r0, r0, #16, #1
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c00372a:	0100      	lsls	r0, r0, #4
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c00372c:	438d      	bics	r5, r1
  maskline = (1UL << linepos);
 c00372e:	fa03 f302 	lsl.w	r3, r3, r2
  regval = *regaddr;
 c003732:	5902      	ldr	r2, [r0, r4]
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c003734:	d10a      	bne.n	c00374c <HAL_EXTI_ConfigLineAttributes+0x34>
  {
    regval |= maskline;
 c003736:	431a      	orrs	r2, r3
  /* Configure secure or non-secure attributes */
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
  regval = *regaddr;

  /* Mask or set line */
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c003738:	f240 1501 	movw	r5, #257	@ 0x101
  *regaddr = regval;
 c00373c:	5102      	str	r2, [r0, r4]
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
 c00373e:	4c08      	ldr	r4, [pc, #32]	@ (c003760 <HAL_EXTI_ConfigLineAttributes+0x48>)
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c003740:	438d      	bics	r5, r1
  regval = *regaddr;
 c003742:	5902      	ldr	r2, [r0, r4]
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c003744:	d106      	bne.n	c003754 <HAL_EXTI_ConfigLineAttributes+0x3c>
  {
    regval |= maskline;
 c003746:	431a      	orrs	r2, r3
  {
    /* do nothing */
  }

  /* Store secure or non-secure attribute */
  *regaddr = regval;
 c003748:	5102      	str	r2, [r0, r4]

#endif /* __ARM_FEATURE_CMSE */
}
 c00374a:	bd30      	pop	{r4, r5, pc}
  else if((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
 c00374c:	058d      	lsls	r5, r1, #22
    regval &= ~maskline;
 c00374e:	bf48      	it	mi
 c003750:	439a      	bicmi	r2, r3
 c003752:	e7f1      	b.n	c003738 <HAL_EXTI_ConfigLineAttributes+0x20>
  else if((LineAttributes & EXTI_LINE_NSEC) == EXTI_LINE_NSEC)
 c003754:	05c9      	lsls	r1, r1, #23
    regval &= ~maskline;
 c003756:	bf48      	it	mi
 c003758:	439a      	bicmi	r2, r3
 c00375a:	e7f5      	b.n	c003748 <HAL_EXTI_ConfigLineAttributes+0x30>
 c00375c:	5002f418 	.word	0x5002f418
 c003760:	5002f414 	.word	0x5002f414

0c003764 <HAL_EXTI_GetConfigLineAttributes>:
  uint32_t maskline;
  uint32_t offset;
  uint32_t attributes;

  /* Check null pointer */
  if(pLineAttributes == NULL)
 c003764:	2301      	movs	r3, #1
{
 c003766:	b510      	push	{r4, lr}
  if(pLineAttributes == NULL)
 c003768:	b1c9      	cbz	r1, c00379e <HAL_EXTI_GetConfigLineAttributes+0x3a>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (ExtiLine & EXTI_PIN_MASK);
 c00376a:	f000 021f 	and.w	r2, r0, #31
  maskline = (1UL << linepos);
 c00376e:	fa03 f402 	lsl.w	r4, r3, r2
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003772:	f3c0 4000 	ubfx	r0, r0, #16, #1

  /* Get privilege or non-privilege attribute */
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c003776:	4b0b      	ldr	r3, [pc, #44]	@ (c0037a4 <HAL_EXTI_GetConfigLineAttributes+0x40>)
 c003778:	0102      	lsls	r2, r0, #4

  if((*regaddr & maskline) != 0U)
 c00377a:	58d3      	ldr	r3, [r2, r3]
  }

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Get secure or non-secure attribute */
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
 c00377c:	480a      	ldr	r0, [pc, #40]	@ (c0037a8 <HAL_EXTI_GetConfigLineAttributes+0x44>)
    attributes = EXTI_LINE_PRIV;
 c00377e:	4223      	tst	r3, r4
 c003780:	f240 2302 	movw	r3, #514	@ 0x202
 c003784:	bf08      	it	eq
 c003786:	f44f 7300 	moveq.w	r3, #512	@ 0x200

  if((*regaddr & maskline) != 0U)
 c00378a:	5812      	ldr	r2, [r2, r0]
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pLineAttributes = attributes;

  return HAL_OK;
 c00378c:	2000      	movs	r0, #0
    attributes |= EXTI_LINE_SEC;
 c00378e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
  if((*regaddr & maskline) != 0U)
 c003792:	4222      	tst	r2, r4
    attributes |= EXTI_LINE_SEC;
 c003794:	bf18      	it	ne
 c003796:	f043 0301 	orrne.w	r3, r3, #1
  *pLineAttributes = attributes;
 c00379a:	600b      	str	r3, [r1, #0]
}
 c00379c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 c00379e:	4618      	mov	r0, r3
 c0037a0:	e7fc      	b.n	c00379c <HAL_EXTI_GetConfigLineAttributes+0x38>
 c0037a2:	bf00      	nop
 c0037a4:	5002f418 	.word	0x5002f418
 c0037a8:	5002f414 	.word	0x5002f414

0c0037ac <FLASH_Program_DoubleWord>:
  __IO uint32_t *reg;
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037ac:	490b      	ldr	r1, [pc, #44]	@ (c0037dc <FLASH_Program_DoubleWord+0x30>)
{
 c0037ae:	b530      	push	{r4, r5, lr}
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037b0:	688d      	ldr	r5, [r1, #8]
 c0037b2:	4c0b      	ldr	r4, [pc, #44]	@ (c0037e0 <FLASH_Program_DoubleWord+0x34>)
 c0037b4:	490b      	ldr	r1, [pc, #44]	@ (c0037e4 <FLASH_Program_DoubleWord+0x38>)
 c0037b6:	ea11 0125 	ands.w	r1, r1, r5, asr #32
 c0037ba:	bf38      	it	cc
 c0037bc:	4621      	movcc	r1, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c0037be:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c0037c2:	b672      	cpsid	i
  /* Disable interrupts to avoid any interruption during the double word programming */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Set PG bit */
  SET_BIT((*reg), FLASH_NSCR_NSPG);
 c0037c4:	680c      	ldr	r4, [r1, #0]
 c0037c6:	f044 0401 	orr.w	r4, r4, #1
 c0037ca:	600c      	str	r4, [r1, #0]

  /* Program first word */
  *(uint32_t*)Address = (uint32_t)Data;
 c0037cc:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 c0037ce:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t*)(Address+4U) = (uint32_t)(Data >> 32U);
 c0037d2:	6043      	str	r3, [r0, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c0037d4:	f385 8810 	msr	PRIMASK, r5

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 c0037d8:	bd30      	pop	{r4, r5, pc}
 c0037da:	bf00      	nop
 c0037dc:	30000010 	.word	0x30000010
 c0037e0:	5002202c 	.word	0x5002202c
 c0037e4:	40022028 	.word	0x40022028

0c0037e8 <HAL_FLASH_EndOfOperationCallback>:
}
 c0037e8:	4770      	bx	lr

0c0037ea <HAL_FLASH_OperationErrorCallback>:
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
 c0037ea:	4770      	bx	lr

0c0037ec <HAL_FLASH_IRQHandler>:
{
 c0037ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c0037f0:	4c30      	ldr	r4, [pc, #192]	@ (c0038b4 <HAL_FLASH_IRQHandler+0xc8>)
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037f2:	4d31      	ldr	r5, [pc, #196]	@ (c0038b8 <HAL_FLASH_IRQHandler+0xcc>)
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c0037f4:	68a3      	ldr	r3, [r4, #8]
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037f6:	4f31      	ldr	r7, [pc, #196]	@ (c0038bc <HAL_FLASH_IRQHandler+0xd0>)
 c0037f8:	2b00      	cmp	r3, #0
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c0037fa:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037fe:	4b30      	ldr	r3, [pc, #192]	@ (c0038c0 <HAL_FLASH_IRQHandler+0xd4>)
 c003800:	bfa8      	it	ge
 c003802:	461d      	movge	r5, r3
 c003804:	f1a3 0308 	sub.w	r3, r3, #8
 c003808:	bfa8      	it	ge
 c00380a:	461f      	movge	r7, r3
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c00380c:	3b24      	subs	r3, #36	@ 0x24
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
 c00380e:	683a      	ldr	r2, [r7, #0]
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c003810:	6a1b      	ldr	r3, [r3, #32]
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
 c003812:	f002 02fa 	and.w	r2, r2, #250	@ 0xfa
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c003816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(type == FLASH_TYPEERASE_PAGES)
 c00381a:	f1b8 0f02 	cmp.w	r8, #2
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c00381e:	ea43 0302 	orr.w	r3, r3, r2
  if(type == FLASH_TYPEERASE_PAGES)
 c003822:	d133      	bne.n	c00388c <HAL_FLASH_IRQHandler+0xa0>
    param = pFlash.Page;
 c003824:	6966      	ldr	r6, [r4, #20]
  CLEAR_BIT((*reg), type);
 c003826:	682a      	ldr	r2, [r5, #0]
 c003828:	ea22 0208 	bic.w	r2, r2, r8
 c00382c:	602a      	str	r2, [r5, #0]
  if(error != 0U)
 c00382e:	b17b      	cbz	r3, c003850 <HAL_FLASH_IRQHandler+0x64>
    pFlash.ErrorCode |= error;
 c003830:	6862      	ldr	r2, [r4, #4]
    HAL_FLASH_OperationErrorCallback(param);
 c003832:	4630      	mov	r0, r6
    pFlash.ErrorCode |= error;
 c003834:	431a      	orrs	r2, r3
 c003836:	6062      	str	r2, [r4, #4]
    if ((error & FLASH_FLAG_OPTWERR) != 0U)
 c003838:	049a      	lsls	r2, r3, #18
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c00383a:	bf48      	it	mi
 c00383c:	f44f 5200 	movmi.w	r2, #8192	@ 0x2000
    (*reg_sr) = error;
 c003840:	603b      	str	r3, [r7, #0]
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c003842:	bf44      	itt	mi
 c003844:	4b1f      	ldrmi	r3, [pc, #124]	@ (c0038c4 <HAL_FLASH_IRQHandler+0xd8>)
 c003846:	621a      	strmi	r2, [r3, #32]
    pFlash.ProcedureOnGoing = 0U;
 c003848:	2300      	movs	r3, #0
 c00384a:	60a3      	str	r3, [r4, #8]
    HAL_FLASH_OperationErrorCallback(param);
 c00384c:	f7ff ffcd 	bl	c0037ea <HAL_FLASH_OperationErrorCallback>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 c003850:	683b      	ldr	r3, [r7, #0]
 c003852:	07db      	lsls	r3, r3, #31
 c003854:	d511      	bpl.n	c00387a <HAL_FLASH_IRQHandler+0x8e>
    (*reg_sr) = FLASH_FLAG_EOP;
 c003856:	2301      	movs	r3, #1
    if(type == FLASH_TYPEERASE_PAGES)
 c003858:	f1b8 0f02 	cmp.w	r8, #2
    (*reg_sr) = FLASH_FLAG_EOP;
 c00385c:	603b      	str	r3, [r7, #0]
    if(type == FLASH_TYPEERASE_PAGES)
 c00385e:	d125      	bne.n	c0038ac <HAL_FLASH_IRQHandler+0xc0>
      pFlash.NbPagesToErase--;
 c003860:	69a3      	ldr	r3, [r4, #24]
 c003862:	3b01      	subs	r3, #1
 c003864:	61a3      	str	r3, [r4, #24]
      if(pFlash.NbPagesToErase != 0U)
 c003866:	b1eb      	cbz	r3, c0038a4 <HAL_FLASH_IRQHandler+0xb8>
        pFlash.Page++;
 c003868:	6960      	ldr	r0, [r4, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
 c00386a:	6921      	ldr	r1, [r4, #16]
        pFlash.Page++;
 c00386c:	3001      	adds	r0, #1
 c00386e:	6160      	str	r0, [r4, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
 c003870:	f000 fbe6 	bl	c004040 <FLASH_PageErase>
    HAL_FLASH_EndOfOperationCallback(param);
 c003874:	4630      	mov	r0, r6
 c003876:	f7ff ffb7 	bl	c0037e8 <HAL_FLASH_EndOfOperationCallback>
  if(pFlash.ProcedureOnGoing == 0U)
 c00387a:	68a2      	ldr	r2, [r4, #8]
 c00387c:	b922      	cbnz	r2, c003888 <HAL_FLASH_IRQHandler+0x9c>
    (*reg) &= ~(FLASH_IT_EOP | FLASH_IT_OPERR);
 c00387e:	682b      	ldr	r3, [r5, #0]
 c003880:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 c003884:	602b      	str	r3, [r5, #0]
    __HAL_UNLOCK(&pFlash);
 c003886:	7022      	strb	r2, [r4, #0]
}
 c003888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(type == FLASH_TYPEERASE_MASSERASE)
 c00388c:	f248 0204 	movw	r2, #32772	@ 0x8004
 c003890:	4590      	cmp	r8, r2
 c003892:	d101      	bne.n	c003898 <HAL_FLASH_IRQHandler+0xac>
    param = pFlash.Bank;
 c003894:	6926      	ldr	r6, [r4, #16]
 c003896:	e7c6      	b.n	c003826 <HAL_FLASH_IRQHandler+0x3a>
  else if(type == FLASH_TYPEPROGRAM_DOUBLEWORD)
 c003898:	f1b8 0f01 	cmp.w	r8, #1
  uint32_t param = 0U;
 c00389c:	bf14      	ite	ne
 c00389e:	2600      	movne	r6, #0
    param = pFlash.Address;
 c0038a0:	68e6      	ldreq	r6, [r4, #12]
 c0038a2:	e7c0      	b.n	c003826 <HAL_FLASH_IRQHandler+0x3a>
        param = 0xFFFFFFFFU;
 c0038a4:	f04f 36ff 	mov.w	r6, #4294967295
        pFlash.ProcedureOnGoing = 0U;
 c0038a8:	60a3      	str	r3, [r4, #8]
        param = 0xFFFFFFFFU;
 c0038aa:	e7e3      	b.n	c003874 <HAL_FLASH_IRQHandler+0x88>
      pFlash.ProcedureOnGoing = 0U;
 c0038ac:	2300      	movs	r3, #0
 c0038ae:	60a3      	str	r3, [r4, #8]
 c0038b0:	e7e0      	b.n	c003874 <HAL_FLASH_IRQHandler+0x88>
 c0038b2:	bf00      	nop
 c0038b4:	30000010 	.word	0x30000010
 c0038b8:	40022028 	.word	0x40022028
 c0038bc:	40022020 	.word	0x40022020
 c0038c0:	5002202c 	.word	0x5002202c
 c0038c4:	50022000 	.word	0x50022000

0c0038c8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c0038c8:	4b0d      	ldr	r3, [pc, #52]	@ (c003900 <HAL_FLASH_Unlock+0x38>)
 c0038ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0038cc:	2a00      	cmp	r2, #0
 c0038ce:	db04      	blt.n	c0038da <HAL_FLASH_Unlock+0x12>
    if(READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c0038d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0038d2:	2a00      	cmp	r2, #0
 c0038d4:	db0b      	blt.n	c0038ee <HAL_FLASH_Unlock+0x26>
 c0038d6:	2000      	movs	r0, #0
 c0038d8:	4770      	bx	lr
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 c0038da:	4a0a      	ldr	r2, [pc, #40]	@ (c003904 <HAL_FLASH_Unlock+0x3c>)
 c0038dc:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 c0038de:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c0038e2:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c0038e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0038e6:	2a00      	cmp	r2, #0
 c0038e8:	daf2      	bge.n	c0038d0 <HAL_FLASH_Unlock+0x8>
      status = HAL_ERROR;
 c0038ea:	2001      	movs	r0, #1
}
 c0038ec:	4770      	bx	lr
      WRITE_REG(FLASH->SECKEYR, FLASH_KEY1);
 c0038ee:	4a05      	ldr	r2, [pc, #20]	@ (c003904 <HAL_FLASH_Unlock+0x3c>)
 c0038f0:	60da      	str	r2, [r3, #12]
      WRITE_REG(FLASH->SECKEYR, FLASH_KEY2);
 c0038f2:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c0038f6:	60da      	str	r2, [r3, #12]
      if (READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c0038f8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 c0038fa:	0fc0      	lsrs	r0, r0, #31
 c0038fc:	4770      	bx	lr
 c0038fe:	bf00      	nop
 c003900:	50022000 	.word	0x50022000
 c003904:	45670123 	.word	0x45670123

0c003908 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c003908:	4b08      	ldr	r3, [pc, #32]	@ (c00392c <HAL_FLASH_Lock+0x24>)
 c00390a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c00390c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 c003910:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c003912:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c003914:	2a00      	cmp	r2, #0
    SET_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK);
 c003916:	bfbf      	itttt	lt
 c003918:	6ada      	ldrlt	r2, [r3, #44]	@ 0x2c
    status = HAL_OK;
 c00391a:	2000      	movlt	r0, #0
    SET_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK);
 c00391c:	f042 4200 	orrlt.w	r2, r2, #2147483648	@ 0x80000000
 c003920:	62da      	strlt	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_ERROR;
 c003922:	bfac      	ite	ge
 c003924:	2001      	movge	r0, #1
    if (READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c003926:	6adb      	ldrlt	r3, [r3, #44]	@ 0x2c
}
 c003928:	4770      	bx	lr
 c00392a:	bf00      	nop
 c00392c:	50022000 	.word	0x50022000

0c003930 <HAL_FLASH_OB_Unlock>:
  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c003930:	4b06      	ldr	r3, [pc, #24]	@ (c00394c <HAL_FLASH_OB_Unlock+0x1c>)
 c003932:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c003934:	f010 4080 	ands.w	r0, r0, #1073741824	@ 0x40000000
 c003938:	d007      	beq.n	c00394a <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 c00393a:	4a05      	ldr	r2, [pc, #20]	@ (c003950 <HAL_FLASH_OB_Unlock+0x20>)
 c00393c:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 c00393e:	f102 3244 	add.w	r2, r2, #1145324612	@ 0x44444444
 c003942:	611a      	str	r2, [r3, #16]
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c003944:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c003946:	f3c0 7080 	ubfx	r0, r0, #30, #1
}
 c00394a:	4770      	bx	lr
 c00394c:	50022000 	.word	0x50022000
 c003950:	08192a3b 	.word	0x08192a3b

0c003954 <HAL_FLASH_OB_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK);
 c003954:	4b05      	ldr	r3, [pc, #20]	@ (c00396c <HAL_FLASH_OB_Lock+0x18>)
 c003956:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c003958:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 c00395c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c00395e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c003960:	f080 4080 	eor.w	r0, r0, #1073741824	@ 0x40000000
}
 c003964:	f3c0 7080 	ubfx	r0, r0, #30, #1
 c003968:	4770      	bx	lr
 c00396a:	bf00      	nop
 c00396c:	50022000 	.word	0x50022000

0c003970 <HAL_FLASH_OB_Launch>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
 c003970:	4a03      	ldr	r2, [pc, #12]	@ (c003980 <HAL_FLASH_OB_Launch+0x10>)
}
 c003972:	2001      	movs	r0, #1
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
 c003974:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c003976:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 c00397a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 c00397c:	4770      	bx	lr
 c00397e:	bf00      	nop
 c003980:	50022000 	.word	0x50022000

0c003984 <HAL_FLASH_GetError>:
}
 c003984:	4b01      	ldr	r3, [pc, #4]	@ (c00398c <HAL_FLASH_GetError+0x8>)
 c003986:	6858      	ldr	r0, [r3, #4]
 c003988:	4770      	bx	lr
 c00398a:	bf00      	nop
 c00398c:	30000010 	.word	0x30000010

0c003990 <FLASH_WaitForLastOperation>:
{
 c003990:	b570      	push	{r4, r5, r6, lr}
 c003992:	4604      	mov	r4, r0
  uint32_t timeout = HAL_GetTick() + Timeout;
 c003994:	f7fe feec 	bl	c002770 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 c003998:	4d17      	ldr	r5, [pc, #92]	@ (c0039f8 <FLASH_WaitForLastOperation+0x68>)
  uint32_t timeout = HAL_GetTick() + Timeout;
 c00399a:	1906      	adds	r6, r0, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 c00399c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 c00399e:	03d9      	lsls	r1, r3, #15
 c0039a0:	d41a      	bmi.n	c0039d8 <FLASH_WaitForLastOperation+0x48>
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 c0039a2:	4816      	ldr	r0, [pc, #88]	@ (c0039fc <FLASH_WaitForLastOperation+0x6c>)
 c0039a4:	4b16      	ldr	r3, [pc, #88]	@ (c003a00 <FLASH_WaitForLastOperation+0x70>)
 c0039a6:	6881      	ldr	r1, [r0, #8]
 c0039a8:	4a16      	ldr	r2, [pc, #88]	@ (c003a04 <FLASH_WaitForLastOperation+0x74>)
 c0039aa:	ea12 0221 	ands.w	r2, r2, r1, asr #32
 c0039ae:	bf38      	it	cc
 c0039b0:	461a      	movcc	r2, r3
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 c0039b2:	6811      	ldr	r1, [r2, #0]
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c0039b4:	6a2b      	ldr	r3, [r5, #32]
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 c0039b6:	f001 01fa 	and.w	r1, r1, #250	@ 0xfa
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c0039ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(error != 0u)
 c0039be:	430b      	orrs	r3, r1
 c0039c0:	d012      	beq.n	c0039e8 <FLASH_WaitForLastOperation+0x58>
    pFlash.ErrorCode |= error;
 c0039c2:	6841      	ldr	r1, [r0, #4]
 c0039c4:	4319      	orrs	r1, r3
 c0039c6:	6041      	str	r1, [r0, #4]
    (*reg_sr) = error;
 c0039c8:	6013      	str	r3, [r2, #0]
    if ((error & FLASH_FLAG_OPTWERR) != 0U)
 c0039ca:	049a      	lsls	r2, r3, #18
 c0039cc:	d502      	bpl.n	c0039d4 <FLASH_WaitForLastOperation+0x44>
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c0039ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 c0039d2:	622b      	str	r3, [r5, #32]
    return HAL_ERROR;
 c0039d4:	2001      	movs	r0, #1
 c0039d6:	e00b      	b.n	c0039f0 <FLASH_WaitForLastOperation+0x60>
    if(Timeout != HAL_MAX_DELAY)
 c0039d8:	1c60      	adds	r0, r4, #1
 c0039da:	d0df      	beq.n	c00399c <FLASH_WaitForLastOperation+0xc>
      if(HAL_GetTick() >= timeout)
 c0039dc:	f7fe fec8 	bl	c002770 <HAL_GetTick>
 c0039e0:	42b0      	cmp	r0, r6
 c0039e2:	d3db      	bcc.n	c00399c <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 c0039e4:	2003      	movs	r0, #3
 c0039e6:	e003      	b.n	c0039f0 <FLASH_WaitForLastOperation+0x60>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 c0039e8:	6813      	ldr	r3, [r2, #0]
 c0039ea:	07db      	lsls	r3, r3, #31
 c0039ec:	d401      	bmi.n	c0039f2 <FLASH_WaitForLastOperation+0x62>
  return HAL_OK;
 c0039ee:	2000      	movs	r0, #0
}
 c0039f0:	bd70      	pop	{r4, r5, r6, pc}
    (*reg_sr) = FLASH_FLAG_EOP;
 c0039f2:	2301      	movs	r3, #1
 c0039f4:	6013      	str	r3, [r2, #0]
 c0039f6:	e7fa      	b.n	c0039ee <FLASH_WaitForLastOperation+0x5e>
 c0039f8:	50022000 	.word	0x50022000
 c0039fc:	30000010 	.word	0x30000010
 c003a00:	50022024 	.word	0x50022024
 c003a04:	40022020 	.word	0x40022020

0c003a08 <HAL_FLASH_Program>:
{
 c003a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 c003a0c:	4c16      	ldr	r4, [pc, #88]	@ (c003a68 <HAL_FLASH_Program+0x60>)
{
 c003a0e:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 c003a10:	7823      	ldrb	r3, [r4, #0]
{
 c003a12:	4606      	mov	r6, r0
  __HAL_LOCK(&pFlash);
 c003a14:	2b01      	cmp	r3, #1
{
 c003a16:	460f      	mov	r7, r1
 c003a18:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 c003a1a:	d023      	beq.n	c003a64 <HAL_FLASH_Program+0x5c>
 c003a1c:	2301      	movs	r3, #1
 c003a1e:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a20:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a26:	6063      	str	r3, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a28:	f7ff ffb2 	bl	c003990 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 c003a2c:	b9b0      	cbnz	r0, c003a5c <HAL_FLASH_Program+0x54>
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003a2e:	4b0f      	ldr	r3, [pc, #60]	@ (c003a6c <HAL_FLASH_Program+0x64>)
 c003a30:	4d0f      	ldr	r5, [pc, #60]	@ (c003a70 <HAL_FLASH_Program+0x68>)
    FLASH_Program_DoubleWord(Address, Data);
 c003a32:	464a      	mov	r2, r9
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003a34:	ea15 0526 	ands.w	r5, r5, r6, asr #32
 c003a38:	bf38      	it	cc
 c003a3a:	461d      	movcc	r5, r3
    FLASH_Program_DoubleWord(Address, Data);
 c003a3c:	4638      	mov	r0, r7
 c003a3e:	4643      	mov	r3, r8
    pFlash.ProcedureOnGoing = TypeProgram;
 c003a40:	60a6      	str	r6, [r4, #8]
    FLASH_Program_DoubleWord(Address, Data);
 c003a42:	f7ff feb3 	bl	c0037ac <FLASH_Program_DoubleWord>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a46:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c003a4a:	f7ff ffa1 	bl	c003990 <FLASH_WaitForLastOperation>
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 c003a4e:	68a2      	ldr	r2, [r4, #8]
 c003a50:	682b      	ldr	r3, [r5, #0]
 c003a52:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 c003a56:	ea23 0302 	bic.w	r3, r3, r2
 c003a5a:	602b      	str	r3, [r5, #0]
  __HAL_UNLOCK(&pFlash);
 c003a5c:	2300      	movs	r3, #0
 c003a5e:	7023      	strb	r3, [r4, #0]
}
 c003a60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 c003a64:	2002      	movs	r0, #2
 c003a66:	e7fb      	b.n	c003a60 <HAL_FLASH_Program+0x58>
 c003a68:	30000010 	.word	0x30000010
 c003a6c:	5002202c 	.word	0x5002202c
 c003a70:	40022028 	.word	0x40022028

0c003a74 <HAL_FLASH_Program_IT>:
{
 c003a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 c003a78:	4c16      	ldr	r4, [pc, #88]	@ (c003ad4 <HAL_FLASH_Program_IT+0x60>)
{
 c003a7a:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 c003a7c:	7823      	ldrb	r3, [r4, #0]
{
 c003a7e:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 c003a80:	2b01      	cmp	r3, #1
{
 c003a82:	460e      	mov	r6, r1
 c003a84:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 c003a86:	d022      	beq.n	c003ace <HAL_FLASH_Program_IT+0x5a>
 c003a88:	2301      	movs	r3, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a8a:	f04f 0a00 	mov.w	sl, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c003a92:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a94:	f8c4 a004 	str.w	sl, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a98:	f7ff ff7a 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status != HAL_OK)
 c003a9c:	4605      	mov	r5, r0
 c003a9e:	b120      	cbz	r0, c003aaa <HAL_FLASH_Program_IT+0x36>
    __HAL_UNLOCK(&pFlash);
 c003aa0:	f884 a000 	strb.w	sl, [r4]
}
 c003aa4:	4628      	mov	r0, r5
 c003aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003aaa:	4b0b      	ldr	r3, [pc, #44]	@ (c003ad8 <HAL_FLASH_Program_IT+0x64>)
 c003aac:	490b      	ldr	r1, [pc, #44]	@ (c003adc <HAL_FLASH_Program_IT+0x68>)
    pFlash.Address = Address;
 c003aae:	e9c4 7602 	strd	r7, r6, [r4, #8]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003ab2:	ea11 0127 	ands.w	r1, r1, r7, asr #32
 c003ab6:	bf38      	it	cc
 c003ab8:	4619      	movcc	r1, r3
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c003aba:	680b      	ldr	r3, [r1, #0]
    FLASH_Program_DoubleWord(Address, Data);
 c003abc:	464a      	mov	r2, r9
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c003abe:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 c003ac2:	600b      	str	r3, [r1, #0]
    FLASH_Program_DoubleWord(Address, Data);
 c003ac4:	4630      	mov	r0, r6
 c003ac6:	4643      	mov	r3, r8
 c003ac8:	f7ff fe70 	bl	c0037ac <FLASH_Program_DoubleWord>
 c003acc:	e7ea      	b.n	c003aa4 <HAL_FLASH_Program_IT+0x30>
  __HAL_LOCK(&pFlash);
 c003ace:	2502      	movs	r5, #2
 c003ad0:	e7e8      	b.n	c003aa4 <HAL_FLASH_Program_IT+0x30>
 c003ad2:	bf00      	nop
 c003ad4:	30000010 	.word	0x30000010
 c003ad8:	5002202c 	.word	0x5002202c
 c003adc:	40022028 	.word	0x40022028

0c003ae0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 c003ae0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c003ae2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c003ae6:	b672      	cpsid	i
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003ae8:	4b12      	ldr	r3, [pc, #72]	@ (c003b34 <FLASH_MassErase+0x54>)
 c003aea:	4a13      	ldr	r2, [pc, #76]	@ (c003b38 <FLASH_MassErase+0x58>)
 c003aec:	689c      	ldr	r4, [r3, #8]
 c003aee:	4b13      	ldr	r3, [pc, #76]	@ (c003b3c <FLASH_MassErase+0x5c>)
 c003af0:	ea13 0324 	ands.w	r3, r3, r4, asr #32
 c003af4:	bf38      	it	cc
 c003af6:	4613      	movcc	r3, r2

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 c003af8:	3a2c      	subs	r2, #44	@ 0x2c
 c003afa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c003afc:	0252      	lsls	r2, r2, #9
 c003afe:	d512      	bpl.n	c003b26 <FLASH_MassErase+0x46>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 c003b00:	07c4      	lsls	r4, r0, #31
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER1);
 c003b02:	bf42      	ittt	mi
 c003b04:	681a      	ldrmi	r2, [r3, #0]
 c003b06:	f042 0204 	orrmi.w	r2, r2, #4
 c003b0a:	601a      	strmi	r2, [r3, #0]
    }

    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 c003b0c:	0782      	lsls	r2, r0, #30
 c003b0e:	d503      	bpl.n	c003b18 <FLASH_MassErase+0x38>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER2);
 c003b10:	681a      	ldr	r2, [r3, #0]
 c003b12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
    }
  }
  else
  {
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 c003b16:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase all sectors */
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 c003b18:	681a      	ldr	r2, [r3, #0]
 c003b1a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c003b1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c003b20:	f381 8810 	msr	PRIMASK, r1

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 c003b24:	bd10      	pop	{r4, pc}
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 c003b26:	681a      	ldr	r2, [r3, #0]
 c003b28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 c003b2c:	f042 0204 	orr.w	r2, r2, #4
 c003b30:	e7f1      	b.n	c003b16 <FLASH_MassErase+0x36>
 c003b32:	bf00      	nop
 c003b34:	30000010 	.word	0x30000010
 c003b38:	5002202c 	.word	0x5002202c
 c003b3c:	40022028 	.word	0x40022028

0c003b40 <HAL_FLASHEx_OBProgram>:
{
 c003b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 c003b42:	4e97      	ldr	r6, [pc, #604]	@ (c003da0 <HAL_FLASHEx_OBProgram+0x260>)
{
 c003b44:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c003b46:	7833      	ldrb	r3, [r6, #0]
 c003b48:	2b01      	cmp	r3, #1
 c003b4a:	f000 8127 	beq.w	c003d9c <HAL_FLASHEx_OBProgram+0x25c>
 c003b4e:	2301      	movs	r3, #1
 c003b50:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003b52:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003b54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003b58:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003b5a:	f7ff ff19 	bl	c003990 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 c003b5e:	2800      	cmp	r0, #0
 c003b60:	f040 80e5 	bne.w	c003d2e <HAL_FLASHEx_OBProgram+0x1ee>
    if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 c003b64:	6828      	ldr	r0, [r5, #0]
 c003b66:	07c1      	lsls	r1, r0, #31
 c003b68:	d517      	bpl.n	c003b9a <HAL_FLASHEx_OBProgram+0x5a>
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset);
 c003b6a:	e9d5 4102 	ldrd	r4, r1, [r5, #8]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));

  /* Configure the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 c003b6e:	686a      	ldr	r2, [r5, #4]
 c003b70:	4b8c      	ldr	r3, [pc, #560]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003b72:	3a01      	subs	r2, #1
 c003b74:	2a07      	cmp	r2, #7
 c003b76:	d810      	bhi.n	c003b9a <HAL_FLASHEx_OBProgram+0x5a>
 c003b78:	e8df f012 	tbh	[pc, r2, lsl #1]
 c003b7c:	00dc0008 	.word	0x00dc0008
 c003b80:	00e4000f 	.word	0x00e4000f
 c003b84:	000f000f 	.word	0x000f000f
 c003b88:	00ec000f 	.word	0x00ec000f
  {
    MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_PSTRT | FLASH_WRP1AR_WRP1A_PEND),
 c003b8c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c003b8e:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003b92:	4322      	orrs	r2, r4
 c003b94:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003b98:	659a      	str	r2, [r3, #88]	@ 0x58
    if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 c003b9a:	0782      	lsls	r2, r0, #30
 c003b9c:	d506      	bpl.n	c003bac <HAL_FLASHEx_OBProgram+0x6c>
{
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 c003b9e:	4a81      	ldr	r2, [pc, #516]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003ba0:	6929      	ldr	r1, [r5, #16]
 c003ba2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c003ba4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 c003ba8:	430b      	orrs	r3, r1
 c003baa:	6413      	str	r3, [r2, #64]	@ 0x40
    if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 c003bac:	0743      	lsls	r3, r0, #29
 c003bae:	d579      	bpl.n	c003ca4 <HAL_FLASHEx_OBProgram+0x164>
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 c003bb0:	e9d5 4105 	ldrd	r4, r1, [r5, #20]
  uint32_t optr_reg_mask = 0;

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if((UserType & OB_USER_BOR_LEV) != 0U)
 c003bb4:	f014 0301 	ands.w	r3, r4, #1
  uint32_t optr_reg_mask = 0;
 c003bb8:	bf0e      	itee	eq
 c003bba:	461a      	moveq	r2, r3
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 c003bbc:	f44f 62e0 	movne.w	r2, #1792	@ 0x700
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 c003bc0:	f401 63e0 	andne.w	r3, r1, #1792	@ 0x700
  }

  if((UserType & OB_USER_nRST_STOP) != 0U)
 c003bc4:	07a7      	lsls	r7, r4, #30
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 c003bc6:	bf42      	ittt	mi
 c003bc8:	f401 5780 	andmi.w	r7, r1, #4096	@ 0x1000
 c003bcc:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 c003bce:	f442 5280 	orrmi.w	r2, r2, #4096	@ 0x1000
  }

  if((UserType & OB_USER_nRST_STDBY) != 0U)
 c003bd2:	0767      	lsls	r7, r4, #29
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 c003bd4:	bf42      	ittt	mi
 c003bd6:	f401 5700 	andmi.w	r7, r1, #8192	@ 0x2000
 c003bda:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 c003bdc:	f442 5200 	orrmi.w	r2, r2, #8192	@ 0x2000
  }

  if((UserType & OB_USER_nRST_SHDW) != 0U)
 c003be0:	0727      	lsls	r7, r4, #28
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 c003be2:	bf42      	ittt	mi
 c003be4:	f401 4780 	andmi.w	r7, r1, #16384	@ 0x4000
 c003be8:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 c003bea:	f442 4280 	orrmi.w	r2, r2, #16384	@ 0x4000
  }

  if((UserType & OB_USER_IWDG_SW) != 0U)
 c003bee:	06e7      	lsls	r7, r4, #27
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 c003bf0:	bf42      	ittt	mi
 c003bf2:	f401 3780 	andmi.w	r7, r1, #65536	@ 0x10000
 c003bf6:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 c003bf8:	f442 3280 	orrmi.w	r2, r2, #65536	@ 0x10000
  }

  if((UserType & OB_USER_IWDG_STOP) != 0U)
 c003bfc:	06a7      	lsls	r7, r4, #26
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 c003bfe:	bf42      	ittt	mi
 c003c00:	f401 3700 	andmi.w	r7, r1, #131072	@ 0x20000
 c003c04:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 c003c06:	f442 3200 	orrmi.w	r2, r2, #131072	@ 0x20000
  }

  if((UserType & OB_USER_IWDG_STDBY) != 0U)
 c003c0a:	0667      	lsls	r7, r4, #25
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 c003c0c:	bf42      	ittt	mi
 c003c0e:	f401 2780 	andmi.w	r7, r1, #262144	@ 0x40000
 c003c12:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 c003c14:	f442 2280 	orrmi.w	r2, r2, #262144	@ 0x40000
  }

  if((UserType & OB_USER_WWDG_SW) != 0U)
 c003c18:	0627      	lsls	r7, r4, #24
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 c003c1a:	bf42      	ittt	mi
 c003c1c:	f401 2700 	andmi.w	r7, r1, #524288	@ 0x80000
 c003c20:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 c003c22:	f442 2200 	orrmi.w	r2, r2, #524288	@ 0x80000
  }

  if((UserType & OB_USER_SWAP_BANK) != 0U)
 c003c26:	05e7      	lsls	r7, r4, #23
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
 c003c28:	bf42      	ittt	mi
 c003c2a:	f401 1780 	andmi.w	r7, r1, #1048576	@ 0x100000
 c003c2e:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
 c003c30:	f442 1280 	orrmi.w	r2, r2, #1048576	@ 0x100000
  }

  if((UserType & OB_USER_DUALBANK) != 0U)
 c003c34:	05a7      	lsls	r7, r4, #22
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DB256K));

    /* Set value and mask for DB256K option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DB256K);
 c003c36:	bf42      	ittt	mi
 c003c38:	f401 1700 	andmi.w	r7, r1, #2097152	@ 0x200000
 c003c3c:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_DB256K;
 c003c3e:	f442 1200 	orrmi.w	r2, r2, #2097152	@ 0x200000
  }

  if((UserType & OB_USER_SRAM2_PE) != 0U)
 c003c42:	0527      	lsls	r7, r4, #20
  {
    /* SRAM2_PAR option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

    /* Set value and mask for SRAM2_PAR option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 c003c44:	bf42      	ittt	mi
 c003c46:	f001 7780 	andmi.w	r7, r1, #16777216	@ 0x1000000
 c003c4a:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 c003c4c:	f042 7280 	orrmi.w	r2, r2, #16777216	@ 0x1000000
  }

  if((UserType & OB_USER_SRAM2_RST) != 0U)
 c003c50:	04e7      	lsls	r7, r4, #19
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 c003c52:	bf42      	ittt	mi
 c003c54:	f001 7700 	andmi.w	r7, r1, #33554432	@ 0x2000000
 c003c58:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 c003c5a:	f042 7200 	orrmi.w	r2, r2, #33554432	@ 0x2000000
  }

  if((UserType & OB_USER_nSWBOOT0) != 0U)
 c003c5e:	04a7      	lsls	r7, r4, #18
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
 c003c60:	bf42      	ittt	mi
 c003c62:	f001 6780 	andmi.w	r7, r1, #67108864	@ 0x4000000
 c003c66:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
 c003c68:	f042 6280 	orrmi.w	r2, r2, #67108864	@ 0x4000000
  }

  if((UserType & OB_USER_nBOOT0) != 0U)
 c003c6c:	0467      	lsls	r7, r4, #17
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
 c003c6e:	bf42      	ittt	mi
 c003c70:	f001 6700 	andmi.w	r7, r1, #134217728	@ 0x8000000
 c003c74:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
 c003c76:	f042 6200 	orrmi.w	r2, r2, #134217728	@ 0x8000000
  }

  if((UserType & OB_USER_PA15_PUPEN) != 0U)
 c003c7a:	0427      	lsls	r7, r4, #16
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
 c003c7c:	bf42      	ittt	mi
 c003c7e:	f001 5780 	andmi.w	r7, r1, #268435456	@ 0x10000000
 c003c82:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
 c003c84:	f042 5280 	orrmi.w	r2, r2, #268435456	@ 0x10000000
  }

  if((UserType & OB_USER_TZEN) != 0U)
 c003c88:	03e4      	lsls	r4, r4, #15
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
    optr_reg_mask |= FLASH_OPTR_TZEN;
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003c8a:	4c46      	ldr	r4, [pc, #280]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
 c003c8c:	bf44      	itt	mi
 c003c8e:	f001 4100 	andmi.w	r1, r1, #2147483648	@ 0x80000000
 c003c92:	430b      	orrmi	r3, r1
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003c94:	6c21      	ldr	r1, [r4, #64]	@ 0x40
    optr_reg_mask |= FLASH_OPTR_TZEN;
 c003c96:	bf48      	it	mi
 c003c98:	f042 4200 	orrmi.w	r2, r2, #2147483648	@ 0x80000000
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003c9c:	ea21 0202 	bic.w	r2, r1, r2
 c003ca0:	4313      	orrs	r3, r2
 c003ca2:	6423      	str	r3, [r4, #64]	@ 0x40
    if((pOBInit->OptionType & OPTIONBYTE_WMSEC) != 0U)
 c003ca4:	06c3      	lsls	r3, r0, #27
 c003ca6:	d524      	bpl.n	c003cf2 <HAL_FLASHEx_OBProgram+0x1b2>
      FLASH_OB_WMSECConfig(pOBInit->WMSecConfig, pOBInit->WMSecStartPage, pOBInit->WMSecEndPage, pOBInit->WMHDPEndPage);
 c003ca8:	e9d5 1407 	ldrd	r1, r4, [r5, #28]
 c003cac:	e9d5 ec09 	ldrd	lr, ip, [r5, #36]	@ 0x24
  assert_param(IS_FLASH_PAGE(WMSecStartPage));
  assert_param(IS_FLASH_PAGE(WMSecEndPage));
  assert_param(IS_FLASH_PAGE(WMHDPEndPage));

  /* Read SECWM registers */
  if ((WMSecConfig & OB_WMSEC_AREA1) != 0U)
 c003cb0:	f011 0701 	ands.w	r7, r1, #1
 c003cb4:	4b3b      	ldr	r3, [pc, #236]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003cb6:	d055      	beq.n	c003d64 <HAL_FLASHEx_OBProgram+0x224>
  {
    tmp_secwm1 = FLASH->SECWM1R1;
 c003cb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
    tmp_secwm2 = FLASH->SECWM1R2;
 c003cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  {
    /* Nothing to do */
  }

  /* Configure Secure Area */
  if ((WMSecConfig & OB_WMSEC_SECURE_AREA_CONFIG) != 0U)
 c003cbc:	f011 0f10 	tst.w	r1, #16
  {
    MODIFY_REG(tmp_secwm1, (FLASH_SECWM1R1_SECWM1_PSTRT | FLASH_SECWM1R1_SECWM1_PEND),
 c003cc0:	bf1e      	ittt	ne
 c003cc2:	ea44 440e 	orrne.w	r4, r4, lr, lsl #16
 c003cc6:	f022 127f 	bicne.w	r2, r2, #8323199	@ 0x7f007f
 c003cca:	4322      	orrne	r2, r4
               ((WMSecEndPage << FLASH_SECWM1R1_SECWM1_PEND_Pos) | WMSecStartPage));
  }

  /* Configure Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_CONFIG) != 0U)
 c003ccc:	068c      	lsls	r4, r1, #26
  {
    tmp_secwm2 &= (~(FLASH_SECWM1R2_HDP1_PEND));
 c003cce:	bf44      	itt	mi
 c003cd0:	f423 03fe 	bicmi.w	r3, r3, #8323072	@ 0x7f0000
    tmp_secwm2 |= (WMHDPEndPage << FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003cd4:	ea43 430c 	orrmi.w	r3, r3, ip, lsl #16
  }

  /* Enable Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_ENABLE) != 0U)
 c003cd8:	060c      	lsls	r4, r1, #24
  {
    tmp_secwm2 |= FLASH_SECWM1R2_HDP1EN;
 c003cda:	bf48      	it	mi
 c003cdc:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
  }

  /* Disable Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_DISABLE) != 0U)
 c003ce0:	05cc      	lsls	r4, r1, #23
  {
    tmp_secwm2 &= (~FLASH_SECWM1R2_HDP1EN);
 c003ce2:	bf48      	it	mi
 c003ce4:	f023 4300 	bicmi.w	r3, r3, #2147483648	@ 0x80000000
  }

  /* Write SECWM registers */
  if ((WMSecConfig & OB_WMSEC_AREA1) != 0U)
 c003ce8:	4c2e      	ldr	r4, [pc, #184]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003cea:	2f00      	cmp	r7, #0
 c003cec:	d041      	beq.n	c003d72 <HAL_FLASHEx_OBProgram+0x232>
  {
    FLASH->SECWM1R1 = tmp_secwm1;
 c003cee:	6522      	str	r2, [r4, #80]	@ 0x50
    FLASH->SECWM1R2 = tmp_secwm2;
 c003cf0:	6563      	str	r3, [r4, #84]	@ 0x54
    if((pOBInit->OptionType & OPTIONBYTE_BOOT_LOCK) != 0U)
 c003cf2:	0682      	lsls	r2, r0, #26
 c003cf4:	d506      	bpl.n	c003d04 <HAL_FLASHEx_OBProgram+0x1c4>
{
  /* Check the parameters */
  assert_param(IS_OB_BOOT_LOCK(BootLockConfig));

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->SECBOOTADD0R, FLASH_SECBOOTADD0R_BOOT_LOCK, BootLockConfig);
 c003cf6:	4a2b      	ldr	r2, [pc, #172]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003cf8:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 c003cfa:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 c003cfc:	f023 0301 	bic.w	r3, r3, #1
 c003d00:	430b      	orrs	r3, r1
 c003d02:	64d3      	str	r3, [r2, #76]	@ 0x4c
    if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
 c003d04:	0703      	lsls	r3, r0, #28
 c003d06:	d509      	bpl.n	c003d1c <HAL_FLASHEx_OBProgram+0x1dc>
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
 c003d08:	e9d5 210c 	ldrd	r2, r1, [r5, #48]	@ 0x30
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003d0c:	2a01      	cmp	r2, #1
 c003d0e:	4b25      	ldr	r3, [pc, #148]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
 c003d10:	d134      	bne.n	c003d7c <HAL_FLASHEx_OBProgram+0x23c>
  {
    MODIFY_REG(FLASH->NSBOOTADD0R, FLASH_NSBOOTADD0R_NSBOOTADD0, BootAddr);
 c003d12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c003d14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003d18:	430a      	orrs	r2, r1
 c003d1a:	645a      	str	r2, [r3, #68]	@ 0x44
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
 c003d1c:	4a21      	ldr	r2, [pc, #132]	@ (c003da4 <HAL_FLASHEx_OBProgram+0x264>)
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003d1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
 c003d22:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c003d24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 c003d28:	6293      	str	r3, [r2, #40]	@ 0x28
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003d2a:	f7ff fe31 	bl	c003990 <FLASH_WaitForLastOperation>
  __HAL_UNLOCK(&pFlash);
 c003d2e:	2300      	movs	r3, #0
 c003d30:	7033      	strb	r3, [r6, #0]
}
 c003d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_PSTRT | FLASH_WRP1BR_WRP1B_PEND),
 c003d34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c003d36:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d3a:	4322      	orrs	r2, r4
 c003d3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d40:	65da      	str	r2, [r3, #92]	@ 0x5c
 c003d42:	e72a      	b.n	c003b9a <HAL_FLASHEx_OBProgram+0x5a>
    MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_PSTRT | FLASH_WRP2AR_WRP2A_PEND),
 c003d44:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 c003d46:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d4a:	4322      	orrs	r2, r4
 c003d4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d50:	669a      	str	r2, [r3, #104]	@ 0x68
 c003d52:	e722      	b.n	c003b9a <HAL_FLASHEx_OBProgram+0x5a>
    MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_PSTRT | FLASH_WRP2BR_WRP2B_PEND),
 c003d54:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 c003d56:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d5a:	4322      	orrs	r2, r4
 c003d5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d60:	66da      	str	r2, [r3, #108]	@ 0x6c
 c003d62:	e71a      	b.n	c003b9a <HAL_FLASHEx_OBProgram+0x5a>
  else if ((WMSecConfig & OB_WMSEC_AREA2) != 0U)
 c003d64:	f011 0202 	ands.w	r2, r1, #2
    tmp_secwm1 = FLASH->SECWM2R1;
 c003d68:	bf16      	itet	ne
 c003d6a:	6e1a      	ldrne	r2, [r3, #96]	@ 0x60
  uint32_t tmp_secwm1 = 0U, tmp_secwm2 = 0U;
 c003d6c:	4613      	moveq	r3, r2
    tmp_secwm2 = FLASH->SECWM2R2;
 c003d6e:	6e5b      	ldrne	r3, [r3, #100]	@ 0x64
 c003d70:	e7a4      	b.n	c003cbc <HAL_FLASHEx_OBProgram+0x17c>
  else if ((WMSecConfig & OB_WMSEC_AREA2) != 0U)
 c003d72:	0789      	lsls	r1, r1, #30
    FLASH->SECWM2R1 = tmp_secwm1;
 c003d74:	bf44      	itt	mi
 c003d76:	6622      	strmi	r2, [r4, #96]	@ 0x60
    FLASH->SECWM2R2 = tmp_secwm2;
 c003d78:	6663      	strmi	r3, [r4, #100]	@ 0x64
 c003d7a:	e7ba      	b.n	c003cf2 <HAL_FLASHEx_OBProgram+0x1b2>
  }
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 c003d7c:	2a02      	cmp	r2, #2
 c003d7e:	d105      	bne.n	c003d8c <HAL_FLASHEx_OBProgram+0x24c>
  {
    MODIFY_REG(FLASH->NSBOOTADD1R, FLASH_NSBOOTADD1R_NSBOOTADD1, BootAddr);
 c003d80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c003d82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003d86:	430a      	orrs	r2, r1
 c003d88:	649a      	str	r2, [r3, #72]	@ 0x48
 c003d8a:	e7c7      	b.n	c003d1c <HAL_FLASHEx_OBProgram+0x1dc>
  }
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  else if (BootAddrConfig == OB_BOOTADDR_SEC0)
 c003d8c:	2a04      	cmp	r2, #4
  {
    MODIFY_REG(FLASH->SECBOOTADD0R, FLASH_SECBOOTADD0R_SECBOOTADD0, BootAddr);
 c003d8e:	bf01      	itttt	eq
 c003d90:	6cda      	ldreq	r2, [r3, #76]	@ 0x4c
 c003d92:	f002 027f 	andeq.w	r2, r2, #127	@ 0x7f
 c003d96:	430a      	orreq	r2, r1
 c003d98:	64da      	streq	r2, [r3, #76]	@ 0x4c
 c003d9a:	e7bf      	b.n	c003d1c <HAL_FLASHEx_OBProgram+0x1dc>
  __HAL_LOCK(&pFlash);
 c003d9c:	2002      	movs	r0, #2
 c003d9e:	e7c8      	b.n	c003d32 <HAL_FLASHEx_OBProgram+0x1f2>
 c003da0:	30000010 	.word	0x30000010
 c003da4:	50022000 	.word	0x50022000

0c003da8 <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 c003da8:	2306      	movs	r3, #6
{
 c003daa:	b510      	push	{r4, lr}
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 c003dac:	6003      	str	r3, [r0, #0]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 c003dae:	6843      	ldr	r3, [r0, #4]
 c003db0:	2b08      	cmp	r3, #8
 c003db2:	d818      	bhi.n	c003de6 <HAL_FLASHEx_OBGetConfig+0x3e>
 c003db4:	f44f 728b 	mov.w	r2, #278	@ 0x116
 c003db8:	40da      	lsrs	r2, r3
 c003dba:	07d2      	lsls	r2, r2, #31
 c003dbc:	d513      	bpl.n	c003de6 <HAL_FLASHEx_OBGetConfig+0x3e>
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 c003dbe:	2207      	movs	r2, #7
 c003dc0:	6002      	str	r2, [r0, #0]
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRPEndOffset)
{
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 c003dc2:	1e5a      	subs	r2, r3, #1
 c003dc4:	4b38      	ldr	r3, [pc, #224]	@ (c003ea8 <HAL_FLASHEx_OBGetConfig+0x100>)
 c003dc6:	2a07      	cmp	r2, #7
 c003dc8:	d80d      	bhi.n	c003de6 <HAL_FLASHEx_OBGetConfig+0x3e>
 c003dca:	e8df f002 	tbb	[pc, r2]
 c003dce:	5404      	.short	0x5404
 c003dd0:	0c0c5a0c 	.word	0x0c0c5a0c
 c003dd4:	600c      	.short	0x600c
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
 c003dd6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c003dd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003ddc:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
 c003dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
  }
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
 c003de0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 c003de4:	60c3      	str	r3, [r0, #12]
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 c003de6:	4a30      	ldr	r2, [pc, #192]	@ (c003ea8 <HAL_FLASHEx_OBGetConfig+0x100>)
 c003de8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c003dea:	b2db      	uxtb	r3, r3

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
 c003dec:	2baa      	cmp	r3, #170	@ 0xaa
 c003dee:	d005      	beq.n	c003dfc <HAL_FLASHEx_OBGetConfig+0x54>
 c003df0:	2b55      	cmp	r3, #85	@ 0x55
 c003df2:	d003      	beq.n	c003dfc <HAL_FLASHEx_OBGetConfig+0x54>
 c003df4:	2bcc      	cmp	r3, #204	@ 0xcc
 c003df6:	bf0c      	ite	eq
 c003df8:	23cc      	moveq	r3, #204	@ 0xcc
 c003dfa:	23bb      	movne	r3, #187	@ 0xbb
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 c003dfc:	6103      	str	r3, [r0, #16]
  *         @ref OB_USER_nSWBOOT0, @ref OB_USER_nBOOT0, @ref FLASH_OB_USER_PA15_PUPEN
  *         and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
  uint32_t user_config = READ_REG(FLASH->OPTR);
 c003dfe:	6c13      	ldr	r3, [r2, #64]	@ 0x40
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 c003e00:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
  pOBInit->USERConfig = FLASH_OB_GetUser();
 c003e04:	6183      	str	r3, [r0, #24]
  if ((pOBInit->WMSecConfig == OB_WMSEC_AREA1) || (pOBInit->WMSecConfig == OB_WMSEC_AREA2))
 c003e06:	69c3      	ldr	r3, [r0, #28]
 c003e08:	1e59      	subs	r1, r3, #1
 c003e0a:	2901      	cmp	r1, #1
 c003e0c:	d81a      	bhi.n	c003e44 <HAL_FLASHEx_OBGetConfig+0x9c>
    pOBInit->OptionType |= OPTIONBYTE_WMSEC;
 c003e0e:	6801      	ldr	r1, [r0, #0]
  /* Check the parameters */
  assert_param(IS_OB_WMSEC_CONFIG(*WMSecConfig));
  assert_param(IS_FLASH_BANK_EXCLUSIVE((*WMSecConfig) & 0x3U));

  /* Read SECWM registers */
  if (((*WMSecConfig) & OB_WMSEC_AREA1) != 0U)
 c003e10:	2b01      	cmp	r3, #1
    pOBInit->OptionType |= OPTIONBYTE_WMSEC;
 c003e12:	f041 0110 	orr.w	r1, r1, #16
 c003e16:	6001      	str	r1, [r0, #0]
  {
    tmp_secwm1 = FLASH->SECWM1R1;
 c003e18:	bf0b      	itete	eq
 c003e1a:	6d11      	ldreq	r1, [r2, #80]	@ 0x50
    tmp_secwm2 = FLASH->SECWM1R2;
  }
  else if (((*WMSecConfig) & OB_WMSEC_AREA2) != 0U)
  {
    tmp_secwm1 = FLASH->SECWM2R1;
 c003e1c:	6e11      	ldrne	r1, [r2, #96]	@ 0x60
    tmp_secwm2 = FLASH->SECWM1R2;
 c003e1e:	6d52      	ldreq	r2, [r2, #84]	@ 0x54
    tmp_secwm2 = FLASH->SECWM2R2;
 c003e20:	6e52      	ldrne	r2, [r2, #100]	@ 0x64
  {
    /* Nothing to do */
  }

  /* Configuration of secure area */
  *WMSecStartPage = (tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PSTRT);
 c003e22:	f001 047f 	and.w	r4, r1, #127	@ 0x7f
  *WMSecEndPage = ((tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PEND) >> FLASH_SECWM1R1_SECWM1_PEND_Pos);

  /* Configuration of secure hide area */
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);

  if ((tmp_secwm2 & FLASH_SECWM1R2_HDP1EN) == 0U)
 c003e26:	2a00      	cmp	r2, #0
  *WMSecEndPage = ((tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PEND) >> FLASH_SECWM1R1_SECWM1_PEND_Pos);
 c003e28:	f3c1 4106 	ubfx	r1, r1, #16, #7
 c003e2c:	6241      	str	r1, [r0, #36]	@ 0x24
  {
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_DISABLE);
 c003e2e:	bfa8      	it	ge
 c003e30:	f443 7380 	orrge.w	r3, r3, #256	@ 0x100
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003e34:	f3c2 4106 	ubfx	r1, r2, #16, #7
  }
  else
  {
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_ENABLE);
 c003e38:	bfb8      	it	lt
 c003e3a:	f043 0380 	orrlt.w	r3, r3, #128	@ 0x80
  *WMSecStartPage = (tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PSTRT);
 c003e3e:	6204      	str	r4, [r0, #32]
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003e40:	6281      	str	r1, [r0, #40]	@ 0x28
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_ENABLE);
 c003e42:	61c3      	str	r3, [r0, #28]
  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;
 c003e44:	6802      	ldr	r2, [r0, #0]
  *            @arg OB_BOOT_LOCK_DISABLE: Boot Lock mode deactivated
  *            @arg OB_BOOT_LOCK_ENABLE: Boot Lock mode activated
  */
static uint32_t FLASH_OB_GetBootLock(void)
{
  return (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_BOOT_LOCK);
 c003e46:	4918      	ldr	r1, [pc, #96]	@ (c003ea8 <HAL_FLASHEx_OBGetConfig+0x100>)
  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;
 c003e48:	f042 0320 	orr.w	r3, r2, #32
 c003e4c:	6003      	str	r3, [r0, #0]
  return (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_BOOT_LOCK);
 c003e4e:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 c003e50:	f003 0301 	and.w	r3, r3, #1
  pOBInit->BootLock = FLASH_OB_GetBootLock();
 c003e54:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
 c003e56:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c003e58:	1e5c      	subs	r4, r3, #1
 c003e5a:	2c01      	cmp	r4, #1
 c003e5c:	d901      	bls.n	c003e62 <HAL_FLASHEx_OBGetConfig+0xba>
 c003e5e:	2b04      	cmp	r3, #4
 c003e60:	d108      	bne.n	c003e74 <HAL_FLASHEx_OBGetConfig+0xcc>
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
 c003e62:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t * BootAddr)
{
  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003e66:	2b01      	cmp	r3, #1
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
 c003e68:	6002      	str	r2, [r0, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003e6a:	d116      	bne.n	c003e9a <HAL_FLASHEx_OBGetConfig+0xf2>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
 c003e6c:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
  }
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  else if (BootAddrConfig == OB_BOOTADDR_SEC0)
  {
    *BootAddr = (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_SECBOOTADD0);
 c003e6e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 c003e72:	6343      	str	r3, [r0, #52]	@ 0x34
}
 c003e74:	bd10      	pop	{r4, pc}
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
 c003e76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c003e78:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003e7c:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
 c003e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 c003e80:	e7ae      	b.n	c003de0 <HAL_FLASHEx_OBGetConfig+0x38>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
 c003e82:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 c003e84:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003e88:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
 c003e8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 c003e8c:	e7a8      	b.n	c003de0 <HAL_FLASHEx_OBGetConfig+0x38>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
 c003e8e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 c003e90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003e94:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
 c003e96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 c003e98:	e7a2      	b.n	c003de0 <HAL_FLASHEx_OBGetConfig+0x38>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 c003e9a:	2b02      	cmp	r3, #2
 c003e9c:	4b02      	ldr	r3, [pc, #8]	@ (c003ea8 <HAL_FLASHEx_OBGetConfig+0x100>)
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
 c003e9e:	bf0c      	ite	eq
 c003ea0:	6c9b      	ldreq	r3, [r3, #72]	@ 0x48
    *BootAddr = (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_SECBOOTADD0);
 c003ea2:	6cdb      	ldrne	r3, [r3, #76]	@ 0x4c
 c003ea4:	e7e3      	b.n	c003e6e <HAL_FLASHEx_OBGetConfig+0xc6>
 c003ea6:	bf00      	nop
 c003ea8:	50022000 	.word	0x50022000

0c003eac <HAL_FLASHEx_ConfigBBAttributes>:
{
 c003eac:	b538      	push	{r3, r4, r5, lr}
 c003eae:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003eb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c003eb4:	f7ff fd6c 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c003eb8:	b9c0      	cbnz	r0, c003eec <HAL_FLASHEx_ConfigBBAttributes+0x40>
    if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
 c003eba:	6863      	ldr	r3, [r4, #4]
 c003ebc:	2b01      	cmp	r3, #1
 c003ebe:	d113      	bne.n	c003ee8 <HAL_FLASHEx_ConfigBBAttributes+0x3c>
      if (pBBAttributes->Bank == FLASH_BANK_1)
 c003ec0:	4623      	mov	r3, r4
        reg = &(FLASH->SECBB1R1);
 c003ec2:	4a0c      	ldr	r2, [pc, #48]	@ (c003ef4 <HAL_FLASHEx_ConfigBBAttributes+0x48>)
      if (pBBAttributes->Bank == FLASH_BANK_1)
 c003ec4:	f853 4b04 	ldr.w	r4, [r3], #4
        reg = &(FLASH->SECBB1R1);
 c003ec8:	490b      	ldr	r1, [pc, #44]	@ (c003ef8 <HAL_FLASHEx_ConfigBBAttributes+0x4c>)
 c003eca:	2c01      	cmp	r4, #1
 c003ecc:	bf08      	it	eq
 c003ece:	460a      	moveq	r2, r1
 c003ed0:	f102 0410 	add.w	r4, r2, #16
        *reg = pBBAttributes->BBAttributes_array[index];
 c003ed4:	f853 1f04 	ldr.w	r1, [r3, #4]!
 c003ed8:	6011      	str	r1, [r2, #0]
        if (*reg != pBBAttributes->BBAttributes_array[index])
 c003eda:	f852 5b04 	ldr.w	r5, [r2], #4
          status = HAL_ERROR;
 c003ede:	42a9      	cmp	r1, r5
 c003ee0:	bf18      	it	ne
 c003ee2:	2001      	movne	r0, #1
      for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003ee4:	4294      	cmp	r4, r2
 c003ee6:	d1f5      	bne.n	c003ed4 <HAL_FLASHEx_ConfigBBAttributes+0x28>
  __ASM volatile ("isb 0xF":::"memory");
 c003ee8:	f3bf 8f6f 	isb	sy
  __HAL_UNLOCK(&pFlash);
 c003eec:	2200      	movs	r2, #0
 c003eee:	4b03      	ldr	r3, [pc, #12]	@ (c003efc <HAL_FLASHEx_ConfigBBAttributes+0x50>)
 c003ef0:	701a      	strb	r2, [r3, #0]
}
 c003ef2:	bd38      	pop	{r3, r4, r5, pc}
 c003ef4:	500220a0 	.word	0x500220a0
 c003ef8:	50022080 	.word	0x50022080
 c003efc:	30000010 	.word	0x30000010

0c003f00 <HAL_FLASHEx_GetConfigBBAttributes>:
  if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
 c003f00:	6843      	ldr	r3, [r0, #4]
 c003f02:	2b01      	cmp	r3, #1
 c003f04:	d10e      	bne.n	c003f24 <HAL_FLASHEx_GetConfigBBAttributes+0x24>
      reg = &(FLASH->SECBB1R1);
 c003f06:	4a08      	ldr	r2, [pc, #32]	@ (c003f28 <HAL_FLASHEx_GetConfigBBAttributes+0x28>)
    if (pBBAttributes->Bank == FLASH_BANK_1)
 c003f08:	f850 1b04 	ldr.w	r1, [r0], #4
      reg = &(FLASH->SECBB1R1);
 c003f0c:	4b07      	ldr	r3, [pc, #28]	@ (c003f2c <HAL_FLASHEx_GetConfigBBAttributes+0x2c>)
 c003f0e:	2901      	cmp	r1, #1
 c003f10:	bf08      	it	eq
 c003f12:	4613      	moveq	r3, r2
 c003f14:	f103 0210 	add.w	r2, r3, #16
      pBBAttributes->BBAttributes_array[index] = *reg;
 c003f18:	f853 1b04 	ldr.w	r1, [r3], #4
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003f1c:	4293      	cmp	r3, r2
      pBBAttributes->BBAttributes_array[index] = *reg;
 c003f1e:	f840 1f04 	str.w	r1, [r0, #4]!
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003f22:	d1f9      	bne.n	c003f18 <HAL_FLASHEx_GetConfigBBAttributes+0x18>
}
 c003f24:	4770      	bx	lr
 c003f26:	bf00      	nop
 c003f28:	50022080 	.word	0x50022080
 c003f2c:	500220a0 	.word	0x500220a0

0c003f30 <HAL_FLASHEx_EnableSecHideProtection>:
  if ((Banks & FLASH_BANK_1) != 0U)
 c003f30:	07c2      	lsls	r2, r0, #31
    SET_BIT(FLASH->SECHDPCR, FLASH_SECHDPCR_HDP1_ACCDIS);
 c003f32:	bf41      	itttt	mi
 c003f34:	4a08      	ldrmi	r2, [pc, #32]	@ (c003f58 <HAL_FLASHEx_EnableSecHideProtection+0x28>)
 c003f36:	f8d2 30c0 	ldrmi.w	r3, [r2, #192]	@ 0xc0
 c003f3a:	f043 0301 	orrmi.w	r3, r3, #1
 c003f3e:	f8c2 30c0 	strmi.w	r3, [r2, #192]	@ 0xc0
  if((Banks & FLASH_BANK_2) != 0U)
 c003f42:	0783      	lsls	r3, r0, #30
    SET_BIT(FLASH->SECHDPCR, FLASH_SECHDPCR_HDP2_ACCDIS);
 c003f44:	bf41      	itttt	mi
 c003f46:	4a04      	ldrmi	r2, [pc, #16]	@ (c003f58 <HAL_FLASHEx_EnableSecHideProtection+0x28>)
 c003f48:	f8d2 30c0 	ldrmi.w	r3, [r2, #192]	@ 0xc0
 c003f4c:	f043 0302 	orrmi.w	r3, r3, #2
 c003f50:	f8c2 30c0 	strmi.w	r3, [r2, #192]	@ 0xc0
}
 c003f54:	4770      	bx	lr
 c003f56:	bf00      	nop
 c003f58:	50022000 	.word	0x50022000

0c003f5c <HAL_FLASHEx_ConfigPrivMode>:
  MODIFY_REG(FLASH->PRIVCFGR, FLASH_PRIVCFGR_PRIV, PrivMode);
 c003f5c:	4a04      	ldr	r2, [pc, #16]	@ (c003f70 <HAL_FLASHEx_ConfigPrivMode+0x14>)
 c003f5e:	f8d2 30c4 	ldr.w	r3, [r2, #196]	@ 0xc4
 c003f62:	f023 0301 	bic.w	r3, r3, #1
 c003f66:	4303      	orrs	r3, r0
 c003f68:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
}
 c003f6c:	4770      	bx	lr
 c003f6e:	bf00      	nop
 c003f70:	50022000 	.word	0x50022000

0c003f74 <HAL_FLASHEx_GetPrivMode>:
  return (FLASH->PRIVCFGR & FLASH_PRIVCFGR_PRIV);
 c003f74:	4b02      	ldr	r3, [pc, #8]	@ (c003f80 <HAL_FLASHEx_GetPrivMode+0xc>)
 c003f76:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
}
 c003f7a:	f000 0001 	and.w	r0, r0, #1
 c003f7e:	4770      	bx	lr
 c003f80:	50022000 	.word	0x50022000

0c003f84 <HAL_FLASHEx_ConfigSecInversion>:
{
 c003f84:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(&pFlash);
 c003f86:	4c0b      	ldr	r4, [pc, #44]	@ (c003fb4 <HAL_FLASHEx_ConfigSecInversion+0x30>)
{
 c003f88:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c003f8a:	7823      	ldrb	r3, [r4, #0]
 c003f8c:	2b01      	cmp	r3, #1
 c003f8e:	d00f      	beq.n	c003fb0 <HAL_FLASHEx_ConfigSecInversion+0x2c>
 c003f90:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003f92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c003f96:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003f98:	f7ff fcfa 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c003f9c:	b928      	cbnz	r0, c003faa <HAL_FLASHEx_ConfigSecInversion+0x26>
    MODIFY_REG(FLASH->SECCR, FLASH_SECCR_SECINV, SecInvState);
 c003f9e:	4a06      	ldr	r2, [pc, #24]	@ (c003fb8 <HAL_FLASHEx_ConfigSecInversion+0x34>)
 c003fa0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 c003fa2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 c003fa6:	432b      	orrs	r3, r5
 c003fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  __HAL_UNLOCK(&pFlash);
 c003faa:	2300      	movs	r3, #0
 c003fac:	7023      	strb	r3, [r4, #0]
}
 c003fae:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(&pFlash);
 c003fb0:	2002      	movs	r0, #2
 c003fb2:	e7fc      	b.n	c003fae <HAL_FLASHEx_ConfigSecInversion+0x2a>
 c003fb4:	30000010 	.word	0x30000010
 c003fb8:	50022000 	.word	0x50022000

0c003fbc <HAL_FLASHEx_GetSecInversion>:
  return (FLASH->SECCR & FLASH_SECCR_SECINV);
 c003fbc:	4b02      	ldr	r3, [pc, #8]	@ (c003fc8 <HAL_FLASHEx_GetSecInversion+0xc>)
 c003fbe:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
}
 c003fc0:	f000 5000 	and.w	r0, r0, #536870912	@ 0x20000000
 c003fc4:	4770      	bx	lr
 c003fc6:	bf00      	nop
 c003fc8:	50022000 	.word	0x50022000

0c003fcc <HAL_FLASHEx_ConfigLVEPin>:
{
 c003fcc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 c003fce:	4d14      	ldr	r5, [pc, #80]	@ (c004020 <HAL_FLASHEx_ConfigLVEPin+0x54>)
{
 c003fd0:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 c003fd2:	782b      	ldrb	r3, [r5, #0]
 c003fd4:	2b01      	cmp	r3, #1
 c003fd6:	d020      	beq.n	c00401a <HAL_FLASHEx_ConfigLVEPin+0x4e>
 c003fd8:	2601      	movs	r6, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003fda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c003fde:	702e      	strb	r6, [r5, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003fe0:	f7ff fcd6 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c003fe4:	b9a0      	cbnz	r0, c004010 <HAL_FLASHEx_ConfigLVEPin+0x44>
    if (HAL_PWREx_GetVoltageRange() == PWR_REGULATOR_VOLTAGE_SCALE2)
 c003fe6:	f001 f983 	bl	c0052f0 <HAL_PWREx_GetVoltageRange>
 c003fea:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 c003fee:	d112      	bne.n	c004016 <HAL_FLASHEx_ConfigLVEPin+0x4a>
      FLASH->LVEKEYR = FLASH_LVEKEY1;
 c003ff0:	4b0c      	ldr	r3, [pc, #48]	@ (c004024 <HAL_FLASHEx_ConfigLVEPin+0x58>)
 c003ff2:	4a0d      	ldr	r2, [pc, #52]	@ (c004028 <HAL_FLASHEx_ConfigLVEPin+0x5c>)
 c003ff4:	615a      	str	r2, [r3, #20]
      FLASH->LVEKEYR = FLASH_LVEKEY2;
 c003ff6:	4a0d      	ldr	r2, [pc, #52]	@ (c00402c <HAL_FLASHEx_ConfigLVEPin+0x60>)
 c003ff8:	615a      	str	r2, [r3, #20]
      MODIFY_REG(FLASH->ACR, FLASH_ACR_LVEN, ConfigLVE);
 c003ffa:	681a      	ldr	r2, [r3, #0]
 c003ffc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 c004000:	4322      	orrs	r2, r4
 c004002:	601a      	str	r2, [r3, #0]
      if (READ_BIT(FLASH->ACR, FLASH_ACR_LVEN) != ConfigLVE)
 c004004:	681b      	ldr	r3, [r3, #0]
 c004006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 c00400a:	1b18      	subs	r0, r3, r4
 c00400c:	bf18      	it	ne
 c00400e:	2001      	movne	r0, #1
  __HAL_UNLOCK(&pFlash);
 c004010:	2300      	movs	r3, #0
 c004012:	702b      	strb	r3, [r5, #0]
}
 c004014:	bd70      	pop	{r4, r5, r6, pc}
        status = HAL_ERROR;
 c004016:	4630      	mov	r0, r6
 c004018:	e7fa      	b.n	c004010 <HAL_FLASHEx_ConfigLVEPin+0x44>
  __HAL_LOCK(&pFlash);
 c00401a:	2002      	movs	r0, #2
 c00401c:	e7fa      	b.n	c004014 <HAL_FLASHEx_ConfigLVEPin+0x48>
 c00401e:	bf00      	nop
 c004020:	30000010 	.word	0x30000010
 c004024:	50022000 	.word	0x50022000
 c004028:	f4f5f6f7 	.word	0xf4f5f6f7
 c00402c:	0a1b2c3d 	.word	0x0a1b2c3d

0c004030 <HAL_FLASHEx_GetLVEPin>:
  return (FLASH->ACR & FLASH_ACR_LVEN);
 c004030:	4b02      	ldr	r3, [pc, #8]	@ (c00403c <HAL_FLASHEx_GetLVEPin+0xc>)
 c004032:	6818      	ldr	r0, [r3, #0]
}
 c004034:	f400 4000 	and.w	r0, r0, #32768	@ 0x8000
 c004038:	4770      	bx	lr
 c00403a:	bf00      	nop
 c00403c:	50022000 	.word	0x50022000

0c004040 <FLASH_PageErase>:
{
 c004040:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c004042:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c004046:	b672      	cpsid	i
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c004048:	4b13      	ldr	r3, [pc, #76]	@ (c004098 <FLASH_PageErase+0x58>)
 c00404a:	4a14      	ldr	r2, [pc, #80]	@ (c00409c <FLASH_PageErase+0x5c>)
 c00404c:	689d      	ldr	r5, [r3, #8]
 c00404e:	4b14      	ldr	r3, [pc, #80]	@ (c0040a0 <FLASH_PageErase+0x60>)
 c004050:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 c004054:	bf38      	it	cc
 c004056:	4613      	movcc	r3, r2
  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 c004058:	3a2c      	subs	r2, #44	@ 0x2c
 c00405a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c00405c:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
    CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 c004060:	681a      	ldr	r2, [r3, #0]
  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 c004062:	d113      	bne.n	c00408c <FLASH_PageErase+0x4c>
      CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 c004064:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 c004068:	601a      	str	r2, [r3, #0]
  MODIFY_REG((*reg), (FLASH_NSCR_NSPNB | FLASH_NSCR_NSPER), ((Page << FLASH_NSCR_NSPNB_Pos) | FLASH_NSCR_NSPER));
 c00406a:	681a      	ldr	r2, [r3, #0]
 c00406c:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 c004070:	f022 0202 	bic.w	r2, r2, #2
 c004074:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 c004078:	f042 0202 	orr.w	r2, r2, #2
 c00407c:	601a      	str	r2, [r3, #0]
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 c00407e:	681a      	ldr	r2, [r3, #0]
 c004080:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c004084:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c004086:	f384 8810 	msr	PRIMASK, r4
}
 c00408a:	bd30      	pop	{r4, r5, pc}
    if((Banks & FLASH_BANK_1) != 0U)
 c00408c:	07c9      	lsls	r1, r1, #31
 c00408e:	d4e9      	bmi.n	c004064 <FLASH_PageErase+0x24>
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 c004090:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 c004094:	e7e8      	b.n	c004068 <FLASH_PageErase+0x28>
 c004096:	bf00      	nop
 c004098:	30000010 	.word	0x30000010
 c00409c:	5002202c 	.word	0x5002202c
 c0040a0:	40022028 	.word	0x40022028

0c0040a4 <HAL_FLASHEx_Erase>:
{
 c0040a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 c0040a8:	4e26      	ldr	r6, [pc, #152]	@ (c004144 <HAL_FLASHEx_Erase+0xa0>)
{
 c0040aa:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c0040ac:	7833      	ldrb	r3, [r6, #0]
{
 c0040ae:	4689      	mov	r9, r1
  __HAL_LOCK(&pFlash);
 c0040b0:	2b01      	cmp	r3, #1
 c0040b2:	d045      	beq.n	c004140 <HAL_FLASHEx_Erase+0x9c>
 c0040b4:	2301      	movs	r3, #1
 c0040b6:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c0040b8:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c0040ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c0040be:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c0040c0:	f7ff fc66 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c0040c4:	4604      	mov	r4, r0
 c0040c6:	b9f0      	cbnz	r0, c004106 <HAL_FLASHEx_Erase+0x62>
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0040c8:	682b      	ldr	r3, [r5, #0]
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0040ca:	4a1f      	ldr	r2, [pc, #124]	@ (c004148 <HAL_FLASHEx_Erase+0xa4>)
 c0040cc:	491f      	ldr	r1, [pc, #124]	@ (c00414c <HAL_FLASHEx_Erase+0xa8>)
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0040ce:	60b3      	str	r3, [r6, #8]
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0040d0:	ea11 0823 	ands.w	r8, r1, r3, asr #32
 c0040d4:	bf38      	it	cc
 c0040d6:	4690      	movcc	r8, r2
    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 c0040d8:	f248 0204 	movw	r2, #32772	@ 0x8004
 c0040dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c0040e0:	4293      	cmp	r3, r2
 c0040e2:	d115      	bne.n	c004110 <HAL_FLASHEx_Erase+0x6c>
      FLASH_MassErase(pEraseInit->Banks);
 c0040e4:	6868      	ldr	r0, [r5, #4]
 c0040e6:	f7ff fcfb 	bl	c003ae0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c0040ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c0040ee:	f7ff fc4f 	bl	c003990 <FLASH_WaitForLastOperation>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 c0040f2:	4604      	mov	r4, r0
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 c0040f4:	68b2      	ldr	r2, [r6, #8]
 c0040f6:	f8d8 3000 	ldr.w	r3, [r8]
 c0040fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 c0040fe:	ea23 0302 	bic.w	r3, r3, r2
 c004102:	f8c8 3000 	str.w	r3, [r8]
  __HAL_UNLOCK(&pFlash);
 c004106:	2300      	movs	r3, #0
 c004108:	7033      	strb	r3, [r6, #0]
}
 c00410a:	4620      	mov	r0, r4
 c00410c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      *PageError = 0xFFFFFFFFU;
 c004110:	f04f 33ff 	mov.w	r3, #4294967295
 c004114:	f8c9 3000 	str.w	r3, [r9]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 c004118:	68af      	ldr	r7, [r5, #8]
 c00411a:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 c00411e:	4413      	add	r3, r2
 c004120:	42bb      	cmp	r3, r7
 c004122:	d9e7      	bls.n	c0040f4 <HAL_FLASHEx_Erase+0x50>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 c004124:	4638      	mov	r0, r7
 c004126:	6869      	ldr	r1, [r5, #4]
 c004128:	f7ff ff8a 	bl	c004040 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 c00412c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c004130:	f7ff fc2e 	bl	c003990 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 c004134:	b110      	cbz	r0, c00413c <HAL_FLASHEx_Erase+0x98>
          *PageError = page_index;
 c004136:	f8c9 7000 	str.w	r7, [r9]
 c00413a:	e7da      	b.n	c0040f2 <HAL_FLASHEx_Erase+0x4e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 c00413c:	3701      	adds	r7, #1
 c00413e:	e7ec      	b.n	c00411a <HAL_FLASHEx_Erase+0x76>
  __HAL_LOCK(&pFlash);
 c004140:	2402      	movs	r4, #2
 c004142:	e7e2      	b.n	c00410a <HAL_FLASHEx_Erase+0x66>
 c004144:	30000010 	.word	0x30000010
 c004148:	5002202c 	.word	0x5002202c
 c00414c:	40022028 	.word	0x40022028

0c004150 <HAL_FLASHEx_Erase_IT>:
{
 c004150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 c004152:	4c1a      	ldr	r4, [pc, #104]	@ (c0041bc <HAL_FLASHEx_Erase_IT+0x6c>)
{
 c004154:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c004156:	7823      	ldrb	r3, [r4, #0]
 c004158:	2b01      	cmp	r3, #1
 c00415a:	d02d      	beq.n	c0041b8 <HAL_FLASHEx_Erase_IT+0x68>
 c00415c:	2301      	movs	r3, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c00415e:	2700      	movs	r7, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004160:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c004164:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c004166:	6067      	str	r7, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004168:	f7ff fc12 	bl	c003990 <FLASH_WaitForLastOperation>
  if (status != HAL_OK)
 c00416c:	4606      	mov	r6, r0
 c00416e:	b110      	cbz	r0, c004176 <HAL_FLASHEx_Erase_IT+0x26>
    __HAL_UNLOCK(&pFlash);
 c004170:	7027      	strb	r7, [r4, #0]
}
 c004172:	4630      	mov	r0, r6
 c004174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.Bank = pEraseInit->Banks;
 c004176:	686b      	ldr	r3, [r5, #4]
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c004178:	682a      	ldr	r2, [r5, #0]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c00417a:	4911      	ldr	r1, [pc, #68]	@ (c0041c0 <HAL_FLASHEx_Erase_IT+0x70>)
    pFlash.Bank = pEraseInit->Banks;
 c00417c:	6123      	str	r3, [r4, #16]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c00417e:	4b11      	ldr	r3, [pc, #68]	@ (c0041c4 <HAL_FLASHEx_Erase_IT+0x74>)
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c004180:	60a2      	str	r2, [r4, #8]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c004182:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 c004186:	bf38      	it	cc
 c004188:	460b      	movcc	r3, r1
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c00418a:	681a      	ldr	r2, [r3, #0]
 c00418c:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 c004190:	601a      	str	r2, [r3, #0]
    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 c004192:	f248 0204 	movw	r2, #32772	@ 0x8004
 c004196:	68a3      	ldr	r3, [r4, #8]
 c004198:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c00419c:	4293      	cmp	r3, r2
 c00419e:	d103      	bne.n	c0041a8 <HAL_FLASHEx_Erase_IT+0x58>
      FLASH_MassErase(pEraseInit->Banks);
 c0041a0:	6868      	ldr	r0, [r5, #4]
 c0041a2:	f7ff fc9d 	bl	c003ae0 <FLASH_MassErase>
 c0041a6:	e7e4      	b.n	c004172 <HAL_FLASHEx_Erase_IT+0x22>
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 c0041a8:	68eb      	ldr	r3, [r5, #12]
      pFlash.Page = pEraseInit->Page;
 c0041aa:	68a8      	ldr	r0, [r5, #8]
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
 c0041ac:	6869      	ldr	r1, [r5, #4]
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 c0041ae:	61a3      	str	r3, [r4, #24]
      pFlash.Page = pEraseInit->Page;
 c0041b0:	6160      	str	r0, [r4, #20]
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
 c0041b2:	f7ff ff45 	bl	c004040 <FLASH_PageErase>
 c0041b6:	e7dc      	b.n	c004172 <HAL_FLASHEx_Erase_IT+0x22>
  __HAL_LOCK(&pFlash);
 c0041b8:	2602      	movs	r6, #2
 c0041ba:	e7da      	b.n	c004172 <HAL_FLASHEx_Erase_IT+0x22>
 c0041bc:	30000010 	.word	0x30000010
 c0041c0:	5002202c 	.word	0x5002202c
 c0041c4:	50022028 	.word	0x50022028

0c0041c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c0041c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 c0041cc:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c0041ce:	f04f 090f 	mov.w	r9, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
        EXTI->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c0041d2:	4c5c      	ldr	r4, [pc, #368]	@ (c004344 <HAL_GPIO_Init+0x17c>)
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0041d4:	680a      	ldr	r2, [r1, #0]
 c0041d6:	fa32 f503 	lsrs.w	r5, r2, r3
 c0041da:	d101      	bne.n	c0041e0 <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
 c0041dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c0041e0:	2501      	movs	r5, #1
 c0041e2:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0U)
 c0041e6:	ea18 0202 	ands.w	r2, r8, r2
 c0041ea:	f000 809d 	beq.w	c004328 <HAL_GPIO_Init+0x160>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c0041ee:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c0041f0:	684e      	ldr	r6, [r1, #4]
 c0041f2:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 c0041f6:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c0041fa:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c0041fe:	1e6f      	subs	r7, r5, #1
 c004200:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c004202:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c004206:	d832      	bhi.n	c00426e <HAL_GPIO_Init+0xa6>
        temp = GPIOx->OSPEEDR;
 c004208:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c00420a:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 c00420e:	68cf      	ldr	r7, [r1, #12]
 c004210:	fa07 f70e 	lsl.w	r7, r7, lr
 c004214:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 c004218:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 c00421a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c00421c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 c004220:	f3c6 1700 	ubfx	r7, r6, #4, #1
 c004224:	409f      	lsls	r7, r3
 c004226:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 c00422a:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 c00422c:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c00422e:	2d02      	cmp	r5, #2
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c004230:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 c004234:	688f      	ldr	r7, [r1, #8]
 c004236:	fa07 f70e 	lsl.w	r7, r7, lr
 c00423a:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 c00423e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c004240:	d117      	bne.n	c004272 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 c004242:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 c004246:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c00424a:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 c00424e:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c004252:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 c004256:	fa09 fb0a 	lsl.w	fp, r9, sl
 c00425a:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c00425e:	690f      	ldr	r7, [r1, #16]
 c004260:	fa07 f70a 	lsl.w	r7, r7, sl
 c004264:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 c004268:	f8c8 7020 	str.w	r7, [r8, #32]
 c00426c:	e001      	b.n	c004272 <HAL_GPIO_Init+0xaa>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 c00426e:	2d03      	cmp	r5, #3
 c004270:	d1dc      	bne.n	c00422c <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 c004272:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c004274:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c004278:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c00427c:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c00427e:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 c004282:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c004284:	d050      	beq.n	c004328 <HAL_GPIO_Init+0x160>
        temp = EXTI->EXTICR[position >> 2U];
 c004286:	f023 0703 	bic.w	r7, r3, #3
 c00428a:	f107 47a0 	add.w	r7, r7, #1342177280	@ 0x50000000
 c00428e:	f507 373d 	add.w	r7, r7, #193536	@ 0x2f400
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c004292:	f003 0c03 	and.w	ip, r3, #3
        temp = EXTI->EXTICR[position >> 2U];
 c004296:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c004298:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 c00429c:	fa09 fe0c 	lsl.w	lr, r9, ip
 c0042a0:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0042a4:	4d28      	ldr	r5, [pc, #160]	@ (c004348 <HAL_GPIO_Init+0x180>)
 c0042a6:	42a8      	cmp	r0, r5
 c0042a8:	d040      	beq.n	c00432c <HAL_GPIO_Init+0x164>
 c0042aa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042ae:	42a8      	cmp	r0, r5
 c0042b0:	d03e      	beq.n	c004330 <HAL_GPIO_Init+0x168>
 c0042b2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042b6:	42a8      	cmp	r0, r5
 c0042b8:	d03c      	beq.n	c004334 <HAL_GPIO_Init+0x16c>
 c0042ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042be:	42a8      	cmp	r0, r5
 c0042c0:	d03a      	beq.n	c004338 <HAL_GPIO_Init+0x170>
 c0042c2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042c6:	42a8      	cmp	r0, r5
 c0042c8:	d038      	beq.n	c00433c <HAL_GPIO_Init+0x174>
 c0042ca:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042ce:	42a8      	cmp	r0, r5
 c0042d0:	d036      	beq.n	c004340 <HAL_GPIO_Init+0x178>
 c0042d2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042d6:	42a8      	cmp	r0, r5
 c0042d8:	bf14      	ite	ne
 c0042da:	2507      	movne	r5, #7
 c0042dc:	2506      	moveq	r5, #6
 c0042de:	fa05 f50c 	lsl.w	r5, r5, ip
 c0042e2:	ea45 050e 	orr.w	r5, r5, lr
        EXTI->EXTICR[position >> 2U] = temp;
 c0042e6:	663d      	str	r5, [r7, #96]	@ 0x60
        temp &= ~(iocurrent);
 c0042e8:	43d7      	mvns	r7, r2
        temp = EXTI->RTSR1;
 c0042ea:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 c0042ec:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 c0042f0:	bf0c      	ite	eq
 c0042f2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c0042f4:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 c0042f6:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 c0042f8:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 c0042fa:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 c0042fe:	bf0c      	ite	eq
 c004300:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c004302:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 c004304:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 c004306:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 c00430a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 c00430e:	bf0c      	ite	eq
 c004310:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c004312:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 c004314:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI->IMR1;
 c004318:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 c00431c:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 c00431e:	bf54      	ite	pl
 c004320:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c004322:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 c004324:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 c004328:	3301      	adds	r3, #1
 c00432a:	e753      	b.n	c0041d4 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c00432c:	2500      	movs	r5, #0
 c00432e:	e7d6      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c004330:	2501      	movs	r5, #1
 c004332:	e7d4      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c004334:	2502      	movs	r5, #2
 c004336:	e7d2      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c004338:	2503      	movs	r5, #3
 c00433a:	e7d0      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c00433c:	2504      	movs	r5, #4
 c00433e:	e7ce      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c004340:	2505      	movs	r5, #5
 c004342:	e7cc      	b.n	c0042de <HAL_GPIO_Init+0x116>
 c004344:	5002f400 	.word	0x5002f400
 c004348:	52020000 	.word	0x52020000

0c00434c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 c00434c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 c004350:	2200      	movs	r2, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 c004352:	f04f 0a01 	mov.w	sl, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      temp = EXTI->EXTICR[position >> 2U];
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c004356:	f04f 080f 	mov.w	r8, #15
        EXTI->EXTICR[position >> 2U] &= ~temp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c00435a:	f04f 0b03 	mov.w	fp, #3
        EXTI->IMR1 &= ~(iocurrent);
 c00435e:	4c3e      	ldr	r4, [pc, #248]	@ (c004458 <HAL_GPIO_DeInit+0x10c>)
  while ((GPIO_Pin >> position) != 0U)
 c004360:	fa31 f302 	lsrs.w	r3, r1, r2
 c004364:	d101      	bne.n	c00436a <HAL_GPIO_DeInit+0x1e>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
    }

    position++;
  }
}
 c004366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1UL << position);
 c00436a:	fa0a fc02 	lsl.w	ip, sl, r2
    if (iocurrent != 0U)
 c00436e:	ea1c 0601 	ands.w	r6, ip, r1
 c004372:	d063      	beq.n	c00443c <HAL_GPIO_DeInit+0xf0>
      temp = EXTI->EXTICR[position >> 2U];
 c004374:	f022 0503 	bic.w	r5, r2, #3
 c004378:	f105 45a0 	add.w	r5, r5, #1342177280	@ 0x50000000
 c00437c:	f505 353d 	add.w	r5, r5, #193536	@ 0x2f400
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c004380:	f002 0703 	and.w	r7, r2, #3
      temp = EXTI->EXTICR[position >> 2U];
 c004384:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c004386:	00ff      	lsls	r7, r7, #3
 c004388:	fa08 f907 	lsl.w	r9, r8, r7
 c00438c:	ea09 0e03 	and.w	lr, r9, r3
      if (temp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 c004390:	4b32      	ldr	r3, [pc, #200]	@ (c00445c <HAL_GPIO_DeInit+0x110>)
 c004392:	4298      	cmp	r0, r3
 c004394:	d054      	beq.n	c004440 <HAL_GPIO_DeInit+0xf4>
 c004396:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c00439a:	4298      	cmp	r0, r3
 c00439c:	d052      	beq.n	c004444 <HAL_GPIO_DeInit+0xf8>
 c00439e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043a2:	4298      	cmp	r0, r3
 c0043a4:	d050      	beq.n	c004448 <HAL_GPIO_DeInit+0xfc>
 c0043a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043aa:	4298      	cmp	r0, r3
 c0043ac:	d04e      	beq.n	c00444c <HAL_GPIO_DeInit+0x100>
 c0043ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043b2:	4298      	cmp	r0, r3
 c0043b4:	d04c      	beq.n	c004450 <HAL_GPIO_DeInit+0x104>
 c0043b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043ba:	4298      	cmp	r0, r3
 c0043bc:	d04a      	beq.n	c004454 <HAL_GPIO_DeInit+0x108>
 c0043be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043c2:	4298      	cmp	r0, r3
 c0043c4:	bf14      	ite	ne
 c0043c6:	2307      	movne	r3, #7
 c0043c8:	2306      	moveq	r3, #6
 c0043ca:	40bb      	lsls	r3, r7
 c0043cc:	4573      	cmp	r3, lr
 c0043ce:	d117      	bne.n	c004400 <HAL_GPIO_DeInit+0xb4>
        EXTI->IMR1 &= ~(iocurrent);
 c0043d0:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 c0043d4:	ea23 0306 	bic.w	r3, r3, r6
 c0043d8:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 c0043dc:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 c0043e0:	ea23 0306 	bic.w	r3, r3, r6
 c0043e4:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 c0043e8:	6863      	ldr	r3, [r4, #4]
 c0043ea:	ea23 0306 	bic.w	r3, r3, r6
 c0043ee:	6063      	str	r3, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 c0043f0:	6823      	ldr	r3, [r4, #0]
 c0043f2:	ea23 0306 	bic.w	r3, r3, r6
 c0043f6:	6023      	str	r3, [r4, #0]
        EXTI->EXTICR[position >> 2U] &= ~temp;
 c0043f8:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 c0043fa:	ea23 0309 	bic.w	r3, r3, r9
 c0043fe:	662b      	str	r3, [r5, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c004400:	6805      	ldr	r5, [r0, #0]
 c004402:	0053      	lsls	r3, r2, #1
 c004404:	fa0b f303 	lsl.w	r3, fp, r3
 c004408:	431d      	orrs	r5, r3
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c00440a:	08d6      	lsrs	r6, r2, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c00440c:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c00440e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 c004412:	f002 0507 	and.w	r5, r2, #7
 c004416:	6a37      	ldr	r7, [r6, #32]
 c004418:	00ad      	lsls	r5, r5, #2
 c00441a:	fa08 f505 	lsl.w	r5, r8, r5
 c00441e:	ea27 0705 	bic.w	r7, r7, r5
 c004422:	6237      	str	r7, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c004424:	6885      	ldr	r5, [r0, #8]
 c004426:	ea25 0503 	bic.w	r5, r5, r3
 c00442a:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 c00442c:	6845      	ldr	r5, [r0, #4]
 c00442e:	ea25 050c 	bic.w	r5, r5, ip
 c004432:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c004434:	68c5      	ldr	r5, [r0, #12]
 c004436:	ea25 0303 	bic.w	r3, r5, r3
 c00443a:	60c3      	str	r3, [r0, #12]
    position++;
 c00443c:	3201      	adds	r2, #1
 c00443e:	e78f      	b.n	c004360 <HAL_GPIO_DeInit+0x14>
      if (temp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 c004440:	2300      	movs	r3, #0
 c004442:	e7c2      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c004444:	2301      	movs	r3, #1
 c004446:	e7c0      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c004448:	2302      	movs	r3, #2
 c00444a:	e7be      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c00444c:	2303      	movs	r3, #3
 c00444e:	e7bc      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c004450:	2304      	movs	r3, #4
 c004452:	e7ba      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c004454:	2305      	movs	r3, #5
 c004456:	e7b8      	b.n	c0043ca <HAL_GPIO_DeInit+0x7e>
 c004458:	5002f400 	.word	0x5002f400
 c00445c:	52020000 	.word	0x52020000

0c004460 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 c004460:	6903      	ldr	r3, [r0, #16]
 c004462:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 c004464:	bf14      	ite	ne
 c004466:	2001      	movne	r0, #1
 c004468:	2000      	moveq	r0, #0
 c00446a:	4770      	bx	lr

0c00446c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c00446c:	b10a      	cbz	r2, c004472 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c00446e:	6181      	str	r1, [r0, #24]
 c004470:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c004472:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 c004474:	4770      	bx	lr

0c004476 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 c004476:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 c004478:	ea01 0203 	and.w	r2, r1, r3
 c00447c:	ea21 0103 	bic.w	r1, r1, r3
 c004480:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c004484:	6181      	str	r1, [r0, #24]
}
 c004486:	4770      	bx	lr

0c004488 <HAL_GPIO_LockPin>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t temp = GPIO_LCKR_LCKK;
 c004488:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
{
 c00448c:	b082      	sub	sp, #8
  __IO uint32_t temp = GPIO_LCKR_LCKK;
 c00448e:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  temp |= GPIO_Pin;
 c004490:	9b01      	ldr	r3, [sp, #4]
 c004492:	430b      	orrs	r3, r1
 c004494:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = temp;
 c004496:	9b01      	ldr	r3, [sp, #4]
 c004498:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 c00449a:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = temp;
 c00449c:	9b01      	ldr	r3, [sp, #4]
 c00449e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  temp = GPIOx->LCKR;
 c0044a0:	69c3      	ldr	r3, [r0, #28]
 c0044a2:	9301      	str	r3, [sp, #4]

  /* read again in order to confirm lock is active */
  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0U)
 c0044a4:	69c0      	ldr	r0, [r0, #28]
 c0044a6:	f480 3080 	eor.w	r0, r0, #65536	@ 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 c0044aa:	f3c0 4000 	ubfx	r0, r0, #16, #1
 c0044ae:	b002      	add	sp, #8
 c0044b0:	4770      	bx	lr

0c0044b2 <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 c0044b2:	4770      	bx	lr

0c0044b4 <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 c0044b4:	4770      	bx	lr

0c0044b6 <HAL_GPIO_EXTI_IRQHandler>:
{
 c0044b6:	b538      	push	{r3, r4, r5, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 c0044b8:	4d07      	ldr	r5, [pc, #28]	@ (c0044d8 <HAL_GPIO_EXTI_IRQHandler+0x22>)
{
 c0044ba:	4604      	mov	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 c0044bc:	68eb      	ldr	r3, [r5, #12]
 c0044be:	4203      	tst	r3, r0
 c0044c0:	d002      	beq.n	c0044c8 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 c0044c2:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 c0044c4:	f7ff fff5 	bl	c0044b2 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 c0044c8:	692b      	ldr	r3, [r5, #16]
 c0044ca:	421c      	tst	r4, r3
 c0044cc:	d003      	beq.n	c0044d6 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 c0044ce:	4620      	mov	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 c0044d0:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 c0044d2:	f7ff ffef 	bl	c0044b4 <HAL_GPIO_EXTI_Falling_Callback>
}
 c0044d6:	bd38      	pop	{r3, r4, r5, pc}
 c0044d8:	5002f400 	.word	0x5002f400

0c0044dc <HAL_GPIO_ConfigPinAttributes>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  /* Configure the port pins */
  temp = GPIOx->SECCFGR;
 c0044dc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  if (PinAttributes != GPIO_PIN_NSEC)
 c0044de:	b112      	cbz	r2, c0044e6 <HAL_GPIO_ConfigPinAttributes+0xa>
  {
    temp |= (uint32_t)GPIO_Pin;
 c0044e0:	430b      	orrs	r3, r1
  {
    temp &= ~((uint32_t)GPIO_Pin);
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c0044e2:	6303      	str	r3, [r0, #48]	@ 0x30
}
 c0044e4:	4770      	bx	lr
    temp &= ~((uint32_t)GPIO_Pin);
 c0044e6:	ea23 0301 	bic.w	r3, r3, r1
 c0044ea:	e7fa      	b.n	c0044e2 <HAL_GPIO_ConfigPinAttributes+0x6>

0c0044ec <HAL_GPIO_GetConfigPinAttributes>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_GPIO_GetConfigPinAttributes(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint32_t *pPinAttributes)
{
  /* Check null pointer */
  if (pPinAttributes == NULL)
 c0044ec:	b142      	cbz	r2, c004500 <HAL_GPIO_GetConfigPinAttributes+0x14>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin) && (GPIO_Pin != GPIO_PIN_All));

  /* Get secure attribute of the port pin */
  if ((GPIOx->SECCFGR & GPIO_Pin) != 0x00U)
 c0044ee:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c0044f0:	4019      	ands	r1, r3
 c0044f2:	d003      	beq.n	c0044fc <HAL_GPIO_GetConfigPinAttributes+0x10>
  {
    *pPinAttributes = GPIO_PIN_SEC;
 c0044f4:	2301      	movs	r3, #1
 c0044f6:	6013      	str	r3, [r2, #0]
  else
  {
    *pPinAttributes = GPIO_PIN_NSEC;
  }

  return HAL_OK;
 c0044f8:	2000      	movs	r0, #0
 c0044fa:	4770      	bx	lr
    *pPinAttributes = GPIO_PIN_NSEC;
 c0044fc:	6011      	str	r1, [r2, #0]
 c0044fe:	e7fb      	b.n	c0044f8 <HAL_GPIO_GetConfigPinAttributes+0xc>
    return HAL_ERROR;
 c004500:	2001      	movs	r0, #1
}
 c004502:	4770      	bx	lr

0c004504 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
                                                       uint32_t PeriphAttributes)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c004504:	f5b1 7f41 	cmp.w	r1, #772	@ 0x304
{
 c004508:	b530      	push	{r4, r5, lr}
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c00450a:	d265      	bcs.n	c0045d8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c00450c:	0f05      	lsrs	r5, r0, #28
 c00450e:	f000 021f 	and.w	r2, r0, #31
 c004512:	eb02 1445 	add.w	r4, r2, r5, lsl #5
 c004516:	2c32      	cmp	r4, #50	@ 0x32
 c004518:	d85e      	bhi.n	c0045d8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c00451a:	0683      	lsls	r3, r0, #26
 c00451c:	d533      	bpl.n	c004586 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x82>
 c00451e:	2c00      	cmp	r4, #0
 c004520:	d15a      	bne.n	c0045d8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c004522:	f240 1301 	movw	r3, #257	@ 0x101
 c004526:	438b      	bics	r3, r1
 c004528:	d119      	bne.n	c00455e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x5a>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00452a:	4b2c      	ldr	r3, [pc, #176]	@ (c0045dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c00452c:	691a      	ldr	r2, [r3, #16]
 c00452e:	f04f 32ff 	mov.w	r2, #4294967295
 c004532:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c004534:	6958      	ldr	r0, [r3, #20]
 c004536:	f502 22ee 	add.w	r2, r2, #487424	@ 0x77000
 c00453a:	4302      	orrs	r2, r0
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c00453c:	615a      	str	r2, [r3, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c00453e:	f240 2302 	movw	r3, #514	@ 0x202
 c004542:	438b      	bics	r3, r1
 c004544:	d114      	bne.n	c004570 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x6c>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c004546:	4b25      	ldr	r3, [pc, #148]	@ (c0045dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c004548:	6a1a      	ldr	r2, [r3, #32]
 c00454a:	f04f 32ff 	mov.w	r2, #4294967295
 c00454e:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c004550:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c004552:	f502 22ee 	add.w	r2, r2, #487424	@ 0x77000
 c004556:	430a      	orrs	r2, r1
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c004558:	625a      	str	r2, [r3, #36]	@ 0x24
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c00455a:	2000      	movs	r0, #0
}
 c00455c:	bd30      	pop	{r4, r5, pc}
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c00455e:	05cd      	lsls	r5, r1, #23
 c004560:	d5ed      	bpl.n	c00453e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x3a>
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c004562:	4b1e      	ldr	r3, [pc, #120]	@ (c0045dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c004564:	691a      	ldr	r2, [r3, #16]
 c004566:	611c      	str	r4, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c004568:	6958      	ldr	r0, [r3, #20]
 c00456a:	4a1d      	ldr	r2, [pc, #116]	@ (c0045e0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xdc>)
 c00456c:	4002      	ands	r2, r0
 c00456e:	e7e5      	b.n	c00453c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x38>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c004570:	058c      	lsls	r4, r1, #22
 c004572:	d5f2      	bpl.n	c00455a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c004574:	4b19      	ldr	r3, [pc, #100]	@ (c0045dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c004576:	6a1a      	ldr	r2, [r3, #32]
 c004578:	2200      	movs	r2, #0
 c00457a:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c00457c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c00457e:	f5a2 22ee 	sub.w	r2, r2, #487424	@ 0x77000
 c004582:	400a      	ands	r2, r1
 c004584:	e7e8      	b.n	c004558 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x54>
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c004586:	f240 1001 	movw	r0, #257	@ 0x101
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c00458a:	4b16      	ldr	r3, [pc, #88]	@ (c0045e4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe0>)
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c00458c:	4388      	bics	r0, r1
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c00458e:	442b      	add	r3, r5
 c004590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c004594:	d10f      	bne.n	c0045b6 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xb2>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004596:	2001      	movs	r0, #1
 c004598:	681c      	ldr	r4, [r3, #0]
 c00459a:	4090      	lsls	r0, r2
 c00459c:	4320      	orrs	r0, r4
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c00459e:	6018      	str	r0, [r3, #0]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0045a0:	f240 2002 	movw	r0, #514	@ 0x202
 c0045a4:	4388      	bics	r0, r1
 c0045a6:	d10e      	bne.n	c0045c6 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xc2>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045a8:	2101      	movs	r1, #1
 c0045aa:	6918      	ldr	r0, [r3, #16]
 c0045ac:	fa01 f202 	lsl.w	r2, r1, r2
 c0045b0:	4302      	orrs	r2, r0
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045b2:	611a      	str	r2, [r3, #16]
 c0045b4:	e7d1      	b.n	c00455a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c0045b6:	05c8      	lsls	r0, r1, #23
 c0045b8:	d5f2      	bpl.n	c0045a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045ba:	2401      	movs	r4, #1
 c0045bc:	6818      	ldr	r0, [r3, #0]
 c0045be:	4094      	lsls	r4, r2
 c0045c0:	ea20 0004 	bic.w	r0, r0, r4
 c0045c4:	e7eb      	b.n	c00459e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9a>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0045c6:	0589      	lsls	r1, r1, #22
 c0045c8:	d5c7      	bpl.n	c00455a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045ca:	2001      	movs	r0, #1
 c0045cc:	6919      	ldr	r1, [r3, #16]
 c0045ce:	fa00 f202 	lsl.w	r2, r0, r2
 c0045d2:	ea21 0202 	bic.w	r2, r1, r2
 c0045d6:	e7ec      	b.n	c0045b2 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xae>
    return HAL_ERROR;
 c0045d8:	2001      	movs	r0, #1
 c0045da:	e7bf      	b.n	c00455c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x58>
 c0045dc:	50032400 	.word	0x50032400
 c0045e0:	fff89000 	.word	0xfff89000
 c0045e4:	1400c904 	.word	0x1400c904

0c0045e8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes>:
  *         GTZC_TZSC_PERIPH_NUMBER elements is to be provided.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_GetConfigPeriphAttributes(uint32_t PeriphId,
                                                          uint32_t *PeriphAttributes)
{
 c0045e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i;
  uint32_t reg_value;
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes == NULL)
 c0045ea:	2900      	cmp	r1, #0
 c0045ec:	d079      	beq.n	c0046e2 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c0045ee:	0f02      	lsrs	r2, r0, #28
 c0045f0:	f000 041f 	and.w	r4, r0, #31
 c0045f4:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 c0045f8:	2b32      	cmp	r3, #50	@ 0x32
 c0045fa:	d872      	bhi.n	c0046e2 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c0045fc:	0680      	lsls	r0, r0, #26
 c0045fe:	d558      	bpl.n	c0046b2 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xca>
 c004600:	2b00      	cmp	r3, #0
 c004602:	d16e      	bne.n	c0046e2 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* get secure configuration: read each register and deploy each bit value
     * of corresponding index in the destination array
     */
    reg_value = READ_REG(GTZC_TZSC->SECCFGR1);
 c004604:	4a38      	ldr	r2, [pc, #224]	@ (c0046e8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
    for (i = 0U; i < 32U; i++)
    {
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004606:	2601      	movs	r6, #1
    reg_value = READ_REG(GTZC_TZSC->SECCFGR1);
 c004608:	6915      	ldr	r5, [r2, #16]
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c00460a:	f240 1401 	movw	r4, #257	@ 0x101
    for (i = 0U; i < 32U; i++)
 c00460e:	461a      	mov	r2, r3
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004610:	fa06 f002 	lsl.w	r0, r6, r2
 c004614:	4028      	ands	r0, r5
 c004616:	40d0      	lsrs	r0, r2
 c004618:	bf14      	ite	ne
 c00461a:	4620      	movne	r0, r4
 c00461c:	f44f 7080 	moveq.w	r0, #256	@ 0x100
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_SEC;
 c004620:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    for (i = 0U; i < 32U; i++)
 c004624:	3201      	adds	r2, #1
 c004626:	2a20      	cmp	r2, #32
 c004628:	d1f2      	bne.n	c004610 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x28>
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_NSEC;
      }
    }

    reg_value = READ_REG(GTZC_TZSC->SECCFGR2);
 c00462a:	4a2f      	ldr	r2, [pc, #188]	@ (c0046e8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
 c00462c:	f101 047c 	add.w	r4, r1, #124	@ 0x7c
 c004630:	6957      	ldr	r7, [r2, #20]
 c004632:	4625      	mov	r5, r4
 c004634:	2200      	movs	r2, #0
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
    {
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c004636:	f04f 0c01 	mov.w	ip, #1
 c00463a:	f240 1601 	movw	r6, #257	@ 0x101
 c00463e:	fa0c f002 	lsl.w	r0, ip, r2
 c004642:	4038      	ands	r0, r7
 c004644:	40d0      	lsrs	r0, r2
 c004646:	bf14      	ite	ne
 c004648:	4630      	movne	r0, r6
 c00464a:	f44f 7080 	moveq.w	r0, #256	@ 0x100
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c00464e:	3201      	adds	r2, #1
 c004650:	2a13      	cmp	r2, #19
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_SEC;
 c004652:	f845 0f04 	str.w	r0, [r5, #4]!
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c004656:	d1f2      	bne.n	c00463e <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x56>
    }

    /* get privilege configuration: read each register and deploy each bit value
     * of corresponding index in the destination array
     */
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR1);
 c004658:	4a23      	ldr	r2, [pc, #140]	@ (c0046e8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
    for (i = 0U; i < 32U; i++)
    {
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c00465a:	2701      	movs	r7, #1
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR1);
 c00465c:	6a16      	ldr	r6, [r2, #32]
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c00465e:	f240 2c02 	movw	ip, #514	@ 0x202
    for (i = 0U; i < 32U; i++)
 c004662:	2200      	movs	r2, #0
 c004664:	3904      	subs	r1, #4
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004666:	fa07 f502 	lsl.w	r5, r7, r2
 c00466a:	4035      	ands	r5, r6
 c00466c:	40d5      	lsrs	r5, r2
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c00466e:	f851 0f04 	ldr.w	r0, [r1, #4]!
    for (i = 0U; i < 32U; i++)
 c004672:	f102 0201 	add.w	r2, r2, #1
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004676:	bf14      	ite	ne
 c004678:	ea40 000c 	orrne.w	r0, r0, ip
      }
      else
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_NPRIV;
 c00467c:	f440 7000 	orreq.w	r0, r0, #512	@ 0x200
    for (i = 0U; i < 32U; i++)
 c004680:	2a20      	cmp	r2, #32
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004682:	6008      	str	r0, [r1, #0]
    for (i = 0U; i < 32U; i++)
 c004684:	d1ef      	bne.n	c004666 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x7e>
    }

    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR2);
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
    {
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c004686:	2501      	movs	r5, #1
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004688:	f240 2602 	movw	r6, #514	@ 0x202
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR2);
 c00468c:	4a16      	ldr	r2, [pc, #88]	@ (c0046e8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
 c00468e:	6a50      	ldr	r0, [r2, #36]	@ 0x24
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c004690:	fa05 f103 	lsl.w	r1, r5, r3
 c004694:	4001      	ands	r1, r0
 c004696:	40d9      	lsrs	r1, r3
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004698:	f854 2f04 	ldr.w	r2, [r4, #4]!
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c00469c:	f103 0301 	add.w	r3, r3, #1
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046a0:	bf14      	ite	ne
 c0046a2:	4332      	orrne	r2, r6
      }
      else
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_NPRIV;
 c0046a4:	f442 7200 	orreq.w	r2, r2, #512	@ 0x200
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c0046a8:	2b13      	cmp	r3, #19
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046aa:	6022      	str	r2, [r4, #0]
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c0046ac:	d1f0      	bne.n	c004690 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xa8>
    else
    {
      *PeriphAttributes |= GTZC_TZSC_PERIPH_NPRIV;
    }
  }
  return HAL_OK;
 c0046ae:	2000      	movs	r0, #0
}
 c0046b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0046b2:	480e      	ldr	r0, [pc, #56]	@ (c0046ec <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x104>)
 c0046b4:	4410      	add	r0, r2
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046b6:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0046b8:	0080      	lsls	r0, r0, #2
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046ba:	6803      	ldr	r3, [r0, #0]
 c0046bc:	40a2      	lsls	r2, r4
 c0046be:	4013      	ands	r3, r2
      *PeriphAttributes = GTZC_TZSC_PERIPH_SEC;
 c0046c0:	40e3      	lsrs	r3, r4
 c0046c2:	f240 1301 	movw	r3, #257	@ 0x101
 c0046c6:	bf08      	it	eq
 c0046c8:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 c0046cc:	600b      	str	r3, [r1, #0]
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046ce:	6900      	ldr	r0, [r0, #16]
      *PeriphAttributes |= GTZC_TZSC_PERIPH_PRIV;
 c0046d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046d4:	4002      	ands	r2, r0
 c0046d6:	40e2      	lsrs	r2, r4
      *PeriphAttributes |= GTZC_TZSC_PERIPH_PRIV;
 c0046d8:	bf18      	it	ne
 c0046da:	f043 0302 	orrne.w	r3, r3, #2
      *PeriphAttributes |= GTZC_TZSC_PERIPH_NPRIV;
 c0046de:	600b      	str	r3, [r1, #0]
 c0046e0:	e7e5      	b.n	c0046ae <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xc6>
    return HAL_ERROR;
 c0046e2:	2001      	movs	r0, #1
 c0046e4:	e7e4      	b.n	c0046b0 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xc8>
 c0046e6:	bf00      	nop
 c0046e8:	50032400 	.word	0x50032400
 c0046ec:	1400c904 	.word	0x1400c904

0c0046f0 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes(uint32_t MemBaseAddress,
                                                          const MPCWM_ConfigTypeDef *pMPCWM_Desc)
{
 c0046f0:	4603      	mov	r3, r0
  uint32_t size;
  uint32_t start_pos, start_msk;
  uint32_t length_pos, length_msk;

  /* check entry parameters */
  if ((pMPCWM_Desc->AreaId > GTZC_TZSC_MPCWM_ID2)
 c0046f2:	6808      	ldr	r0, [r1, #0]
{
 c0046f4:	b510      	push	{r4, lr}
  if ((pMPCWM_Desc->AreaId > GTZC_TZSC_MPCWM_ID2)
 c0046f6:	2801      	cmp	r0, #1
 c0046f8:	d815      	bhi.n	c004726 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((MemBaseAddress == FMC_BANK3) && (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID2))
 c0046fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 c0046fe:	d101      	bne.n	c004704 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x14>
 c004700:	2801      	cmp	r0, #1
 c004702:	d02a      	beq.n	c00475a <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6a>
      || ((pMPCWM_Desc->Offset % GTZC_TZSC_MPCWM_GRANULARITY) != 0U)
 c004704:	684a      	ldr	r2, [r1, #4]
 c004706:	f3c2 0410 	ubfx	r4, r2, #0, #17
 c00470a:	b964      	cbnz	r4, c004726 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((pMPCWM_Desc->Length % GTZC_TZSC_MPCWM_GRANULARITY) != 0U))
 c00470c:	688c      	ldr	r4, [r1, #8]
 c00470e:	f3c4 0110 	ubfx	r1, r4, #0, #17
 c004712:	b941      	cbnz	r1, c004726 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
  {
    return HAL_ERROR;
  }

  /* check descriptor content vs. memory capacity */
  switch (MemBaseAddress)
 c004714:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 c004718:	d023      	beq.n	c004762 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x72>
 c00471a:	f1b3 4f10 	cmp.w	r3, #2415919104	@ 0x90000000
 c00471e:	d004      	beq.n	c00472a <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x3a>
 c004720:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 c004724:	d01a      	beq.n	c00475c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6c>
 c004726:	2001      	movs	r0, #1
 c004728:	e017      	b.n	c00475a <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6a>
  {
    case OCTOSPI1_BASE:
      size = GTZC_TZSC_MPCWM1_MEM_SIZE;
      if (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID1)
      {
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR1);
 c00472a:	4b0f      	ldr	r3, [pc, #60]	@ (c004768 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x78>)
 c00472c:	490f      	ldr	r1, [pc, #60]	@ (c00476c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x7c>)
      break;
    case FMC_BANK1:
      size = GTZC_TZSC_MPCWM1_MEM_SIZE;
      if (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID1)
      {
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM2_NSWMR1);
 c00472e:	2800      	cmp	r0, #0
 c004730:	bf08      	it	eq
 c004732:	460b      	moveq	r3, r1
    default:
      return HAL_ERROR;
      break;
  }

  if ((pMPCWM_Desc->Offset > size)
 c004734:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 c004738:	d8f5      	bhi.n	c004726 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((pMPCWM_Desc->Offset + pMPCWM_Desc->Length) > size))
 c00473a:	1911      	adds	r1, r2, r4
 c00473c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 c004740:	d8f1      	bhi.n	c004726 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
  {
    return HAL_ERROR;
  }

  /* write descriptor value */
  reg_value = ((pMPCWM_Desc->Offset / GTZC_TZSC_MPCWM_GRANULARITY) << start_pos) & start_msk;
 c004742:	f3c2 414a 	ubfx	r1, r2, #17, #11
  reg_value |= ((pMPCWM_Desc->Length / GTZC_TZSC_MPCWM_GRANULARITY) << length_pos) & length_msk;
 c004746:	4a0a      	ldr	r2, [pc, #40]	@ (c004770 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x80>)
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c004748:	6818      	ldr	r0, [r3, #0]
  reg_value |= ((pMPCWM_Desc->Length / GTZC_TZSC_MPCWM_GRANULARITY) << length_pos) & length_msk;
 c00474a:	ea02 0254 	and.w	r2, r2, r4, lsr #1
 c00474e:	430a      	orrs	r2, r1
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c004750:	4908      	ldr	r1, [pc, #32]	@ (c004774 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x84>)
 c004752:	4001      	ands	r1, r0

  return HAL_OK;
 c004754:	2000      	movs	r0, #0
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c004756:	430a      	orrs	r2, r1
 c004758:	601a      	str	r2, [r3, #0]
}
 c00475a:	bd10      	pop	{r4, pc}
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM2_NSWMR1);
 c00475c:	4b06      	ldr	r3, [pc, #24]	@ (c004778 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x88>)
 c00475e:	4907      	ldr	r1, [pc, #28]	@ (c00477c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x8c>)
 c004760:	e7e5      	b.n	c00472e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x3e>
  switch (MemBaseAddress)
 c004762:	4b07      	ldr	r3, [pc, #28]	@ (c004780 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x90>)
 c004764:	e7e6      	b.n	c004734 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x44>
 c004766:	bf00      	nop
 c004768:	50032434 	.word	0x50032434
 c00476c:	50032430 	.word	0x50032430
 c004770:	0fff0000 	.word	0x0fff0000
 c004774:	f000f800 	.word	0xf000f800
 c004778:	5003243c 	.word	0x5003243c
 c00477c:	50032438 	.word	0x50032438
 c004780:	50032440 	.word	0x50032440

0c004784 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes>:
  uint32_t reg_value;
  uint32_t start_pos, start_msk;
  uint32_t length_pos, length_msk;

  /* firstly take care of the first area, present on all MPCWM sub-blocks */
  switch (MemBaseAddress)
 c004784:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 c004788:	d016      	beq.n	c0047b8 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x34>
 c00478a:	f1b0 4f10 	cmp.w	r0, #2415919104	@ 0x90000000
 c00478e:	d015      	beq.n	c0047bc <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x38>
 c004790:	f1b0 4fc0 	cmp.w	r0, #1610612736	@ 0x60000000
 c004794:	d126      	bne.n	c0047e4 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x60>
 c004796:	4b14      	ldr	r3, [pc, #80]	@ (c0047e8 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x64>)
      break;
  }

  /* read register and update the descriptor for first area*/
  reg_value = READ_REG(*(__IO uint32_t *)register_address);
  pMPCWM_Desc[0].AreaId = GTZC_TZSC_MPCWM_ID1;
 c004798:	2200      	movs	r2, #0
  reg_value = READ_REG(*(__IO uint32_t *)register_address);
 c00479a:	681b      	ldr	r3, [r3, #0]
  pMPCWM_Desc[0].AreaId = GTZC_TZSC_MPCWM_ID1;
 c00479c:	600a      	str	r2, [r1, #0]
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c00479e:	f3c3 020a 	ubfx	r2, r3, #0, #11
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047a2:	f3c3 430b 	ubfx	r3, r3, #16, #12
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047a6:	0452      	lsls	r2, r2, #17
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047a8:	045b      	lsls	r3, r3, #17

  if (MemBaseAddress != FMC_BANK3)
 c0047aa:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047ae:	604a      	str	r2, [r1, #4]
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047b0:	608b      	str	r3, [r1, #8]
  if (MemBaseAddress != FMC_BANK3)
 c0047b2:	d105      	bne.n	c0047c0 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x3c>
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
  }

  return HAL_OK;
 c0047b4:	2000      	movs	r0, #0
 c0047b6:	4770      	bx	lr
      register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM3_NSWMR1);
 c0047b8:	4b0c      	ldr	r3, [pc, #48]	@ (c0047ec <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x68>)
 c0047ba:	e7ed      	b.n	c004798 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x14>
      register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR1);
 c0047bc:	4b0c      	ldr	r3, [pc, #48]	@ (c0047f0 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x6c>)
 c0047be:	e7eb      	b.n	c004798 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x14>
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR2);
 c0047c0:	4a0c      	ldr	r2, [pc, #48]	@ (c0047f4 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x70>)
 c0047c2:	4b0d      	ldr	r3, [pc, #52]	@ (c0047f8 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x74>)
 c0047c4:	f1b0 4fc0 	cmp.w	r0, #1610612736	@ 0x60000000
 c0047c8:	bf18      	it	ne
 c0047ca:	4613      	movne	r3, r2
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
 c0047cc:	2201      	movs	r2, #1
    reg_value = READ_REG(*(__IO uint32_t *)register_address);
 c0047ce:	681b      	ldr	r3, [r3, #0]
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
 c0047d0:	610a      	str	r2, [r1, #16]
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047d6:	f3c3 430b 	ubfx	r3, r3, #16, #12
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047da:	0452      	lsls	r2, r2, #17
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047dc:	045b      	lsls	r3, r3, #17
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047de:	614a      	str	r2, [r1, #20]
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047e0:	618b      	str	r3, [r1, #24]
 c0047e2:	e7e7      	b.n	c0047b4 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x30>
      return HAL_ERROR;
 c0047e4:	2001      	movs	r0, #1
}
 c0047e6:	4770      	bx	lr
 c0047e8:	50032438 	.word	0x50032438
 c0047ec:	50032440 	.word	0x50032440
 c0047f0:	50032430 	.word	0x50032430
 c0047f4:	50032434 	.word	0x50032434
 c0047f8:	5003243c 	.word	0x5003243c

0c0047fc <HAL_GTZC_TZSC_Lock>:
  */
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

void HAL_GTZC_TZSC_Lock(GTZC_TZSC_TypeDef *TZSC_Instance)
{
  SET_BIT(TZSC_Instance->CR, GTZC_TZSC_CR_LCK_Msk);
 c0047fc:	6803      	ldr	r3, [r0, #0]
 c0047fe:	f043 0301 	orr.w	r3, r3, #1
 c004802:	6003      	str	r3, [r0, #0]
}
 c004804:	4770      	bx	lr

0c004806 <HAL_GTZC_TZSC_GetLock>:
  * @param  TZSC_Instance TZSC sub-block instance.
  * @retval Lock State (GTZC_TZSC_LOCK_OFF or GTZC_TZSC_LOCK_ON)
  */
uint32_t HAL_GTZC_TZSC_GetLock(const GTZC_TZSC_TypeDef *TZSC_Instance)
{
  return READ_BIT(TZSC_Instance->CR, GTZC_TZSC_CR_LCK_Msk);
 c004806:	6800      	ldr	r0, [r0, #0]
}
 c004808:	f000 0001 	and.w	r0, r0, #1
 c00480c:	4770      	bx	lr

0c00480e <HAL_GTZC_MPCBB_ConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00480e:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c004812:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
 c004816:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004818:	d002      	beq.n	c004820 <HAL_GTZC_MPCBB_ConfigMem+0x12>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c00481a:	4b18      	ldr	r3, [pc, #96]	@ (c00487c <HAL_GTZC_MPCBB_ConfigMem+0x6e>)
 c00481c:	4298      	cmp	r0, r3
 c00481e:	d12b      	bne.n	c004878 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c004820:	680b      	ldr	r3, [r1, #0]
 c004822:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 c004826:	d127      	bne.n	c004878 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c004828:	684d      	ldr	r5, [r1, #4]
 c00482a:	f035 4480 	bics.w	r4, r5, #1073741824	@ 0x40000000
 c00482e:	d123      	bne.n	c004878 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
    mpcbb_ptr = GTZC_MPCBB2_S;
    mem_size = GTZC_MEM_SIZE(SRAM2);
  }

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c004830:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c004834:	bf14      	ite	ne
 c004836:	2008      	movne	r0, #8
 c004838:	2018      	moveq	r0, #24
 c00483a:	4a11      	ldr	r2, [pc, #68]	@ (c004880 <HAL_GTZC_MPCBB_ConfigMem+0x72>)
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c00483c:	ea45 0503 	orr.w	r5, r5, r3
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c004840:	4b10      	ldr	r3, [pc, #64]	@ (c004884 <HAL_GTZC_MPCBB_ConfigMem+0x76>)
 c004842:	bf08      	it	eq
 c004844:	4613      	moveq	r3, r2
 c004846:	1d0a      	adds	r2, r1, #4
  for (i = 0U; i < size_in_superblocks; i++)
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c004848:	f104 0640 	add.w	r6, r4, #64	@ 0x40
 c00484c:	f852 7f04 	ldr.w	r7, [r2, #4]!
  for (i = 0U; i < size_in_superblocks; i++)
 c004850:	3401      	adds	r4, #1
 c004852:	4284      	cmp	r4, r0
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c004854:	f843 7026 	str.w	r7, [r3, r6, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c004858:	d1f6      	bne.n	c004848 <HAL_GTZC_MPCBB_ConfigMem+0x3a>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c00485a:	681a      	ldr	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);

  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c00485c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
  MODIFY_REG(mpcbb_ptr->CR,
 c00485e:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 c004862:	432a      	orrs	r2, r5
 c004864:	601a      	str	r2, [r3, #0]
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c004866:	f04f 32ff 	mov.w	r2, #4294967295
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c00486a:	6918      	ldr	r0, [r3, #16]
 c00486c:	40a2      	lsls	r2, r4
 c00486e:	4002      	ands	r2, r0

  return HAL_OK;
 c004870:	2000      	movs	r0, #0
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c004872:	430a      	orrs	r2, r1
 c004874:	611a      	str	r2, [r3, #16]
}
 c004876:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c004878:	2001      	movs	r0, #1
 c00487a:	e7fc      	b.n	c004876 <HAL_GTZC_MPCBB_ConfigMem+0x68>
 c00487c:	20030000 	.word	0x20030000
 c004880:	50032c00 	.word	0x50032c00
 c004884:	50033000 	.word	0x50033000

0c004888 <HAL_GTZC_MPCBB_GetConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if (!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004888:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c00488c:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
 c004890:	b510      	push	{r4, lr}
  if (!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004892:	d021      	beq.n	c0048d8 <HAL_GTZC_MPCBB_GetConfigMem+0x50>
      && !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c004894:	4b13      	ldr	r3, [pc, #76]	@ (c0048e4 <HAL_GTZC_MPCBB_GetConfigMem+0x5c>)
 c004896:	4298      	cmp	r0, r3
 c004898:	d122      	bne.n	c0048e0 <HAL_GTZC_MPCBB_GetConfigMem+0x58>
    mem_size = GTZC_MEM_SIZE(SRAM1);
  }
  else
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c00489a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
    mpcbb_ptr = GTZC_MPCBB2_S;
 c00489e:	4812      	ldr	r0, [pc, #72]	@ (c0048e8 <HAL_GTZC_MPCBB_GetConfigMem+0x60>)
  }

  /* read configuration and lock register information */
  reg_value = READ_REG(mpcbb_ptr->CR);
 c0048a0:	6802      	ldr	r2, [r0, #0]
  pMPCBB_desc->InvertSecureState = (reg_value & GTZC_MPCBB_CR_INVSECSTATE_Msk);
  pMPCBB_desc->SecureRWIllegalMode = (reg_value & GTZC_MPCBB_CR_SRWILADIS_Msk);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c0048a2:	0b5b      	lsrs	r3, r3, #13
  pMPCBB_desc->InvertSecureState = (reg_value & GTZC_MPCBB_CR_INVSECSTATE_Msk);
 c0048a4:	f002 4480 	and.w	r4, r2, #1073741824	@ 0x40000000
 c0048a8:	604c      	str	r4, [r1, #4]
  /* limitation: code not portable with memory > 256K */
  pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0] = READ_REG(mpcbb_ptr->LCKVTR1)& size_mask;
 c0048aa:	f04f 34ff 	mov.w	r4, #4294967295
  pMPCBB_desc->SecureRWIllegalMode = (reg_value & GTZC_MPCBB_CR_SRWILADIS_Msk);
 c0048ae:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 c0048b2:	600a      	str	r2, [r1, #0]
  pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0] = READ_REG(mpcbb_ptr->LCKVTR1)& size_mask;
 c0048b4:	6902      	ldr	r2, [r0, #16]
 c0048b6:	409c      	lsls	r4, r3
 c0048b8:	ea22 0204 	bic.w	r2, r2, r4
 c0048bc:	668a      	str	r2, [r1, #104]	@ 0x68

  /* read vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
  for (i = 0U; i < size_in_superblocks; i++)
 c0048be:	2200      	movs	r2, #0
 c0048c0:	3104      	adds	r1, #4
  {
    pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i] = mpcbb_ptr->VCTR[i];
 c0048c2:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 c0048c6:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c0048ca:	3201      	adds	r2, #1
 c0048cc:	4293      	cmp	r3, r2
    pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i] = mpcbb_ptr->VCTR[i];
 c0048ce:	f841 4f04 	str.w	r4, [r1, #4]!
  for (i = 0U; i < size_in_superblocks; i++)
 c0048d2:	d1f6      	bne.n	c0048c2 <HAL_GTZC_MPCBB_GetConfigMem+0x3a>
  }

  return HAL_OK;
 c0048d4:	2000      	movs	r0, #0
}
 c0048d6:	bd10      	pop	{r4, pc}
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c0048d8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c0048dc:	4803      	ldr	r0, [pc, #12]	@ (c0048ec <HAL_GTZC_MPCBB_GetConfigMem+0x64>)
 c0048de:	e7df      	b.n	c0048a0 <HAL_GTZC_MPCBB_GetConfigMem+0x18>
    return HAL_ERROR;
 c0048e0:	2001      	movs	r0, #1
 c0048e2:	e7f8      	b.n	c0048d6 <HAL_GTZC_MPCBB_GetConfigMem+0x4e>
 c0048e4:	20030000 	.word	0x20030000
 c0048e8:	50033000 	.word	0x50033000
 c0048ec:	50032c00 	.word	0x50032c00

0c0048f0 <HAL_GTZC_MPCBB_ConfigMemAttributes>:
  uint32_t base_address, end_address;
  uint32_t block_start, offset_reg_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 256 Bytes aligned */
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c0048f0:	b2c3      	uxtb	r3, r0
{
 c0048f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c0048f6:	b963      	cbnz	r3, c004912 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
    return HAL_ERROR;
  }

  /* check entry parameters and deduce physical base address */
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
  if (((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c0048f8:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
       && (IS_ADDRESS_IN_NS(SRAM1, end_address))) != 0U)
 c0048fc:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
 c004900:	eb00 2301 	add.w	r3, r0, r1, lsl #8
       && (IS_ADDRESS_IN_NS(SRAM1, end_address))) != 0U)
 c004904:	d207      	bcs.n	c004916 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x26>
 c004906:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c00490a:	3b01      	subs	r3, #1
 c00490c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004910:	d32c      	bcc.n	c00496c <HAL_GTZC_MPCBB_ConfigMemAttributes+0x7c>
    return HAL_ERROR;
 c004912:	2001      	movs	r0, #1
 c004914:	e055      	b.n	c0049c2 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xd2>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_NS;
  }
  else if (((IS_ADDRESS_IN_S(SRAM1, MemAddress))
 c004916:	f100 4450 	add.w	r4, r0, #3489660928	@ 0xd0000000
            && (IS_ADDRESS_IN_S(SRAM1, end_address))) != 0U)
 c00491a:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c00491e:	d208      	bcs.n	c004932 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x42>
 c004920:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 c004924:	3b01      	subs	r3, #1
 c004926:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c00492a:	d2f2      	bcs.n	c004912 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_S;
 c00492c:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 c004930:	e01e      	b.n	c004970 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x80>
  }
  else if (((IS_ADDRESS_IN_NS(SRAM2, MemAddress))
 c004932:	f100 445f 	add.w	r4, r0, #3741319168	@ 0xdf000000
 c004936:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
            && (IS_ADDRESS_IN_NS(SRAM2, end_address))) != 0U)
 c00493a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c00493e:	d206      	bcs.n	c00494e <HAL_GTZC_MPCBB_ConfigMemAttributes+0x5e>
 c004940:	4c27      	ldr	r4, [pc, #156]	@ (c0049e0 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf0>)
 c004942:	441c      	add	r4, r3
 c004944:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004948:	d2e3      	bcs.n	c004912 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_NS;
 c00494a:	4b26      	ldr	r3, [pc, #152]	@ (c0049e4 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf4>)
 c00494c:	e00c      	b.n	c004968 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x78>
  }
  else if (((IS_ADDRESS_IN_S(SRAM2, MemAddress))
 c00494e:	f100 444f 	add.w	r4, r0, #3472883712	@ 0xcf000000
 c004952:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
            && (IS_ADDRESS_IN_S(SRAM2, end_address))) != 0U)
 c004956:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c00495a:	d2da      	bcs.n	c004912 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
 c00495c:	4c22      	ldr	r4, [pc, #136]	@ (c0049e8 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf8>)
 c00495e:	441c      	add	r4, r3
 c004960:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004964:	d2d5      	bcs.n	c004912 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_S;
 c004966:	4b21      	ldr	r3, [pc, #132]	@ (c0049ec <HAL_GTZC_MPCBB_ConfigMemAttributes+0xfc>)
    mpcbb_ptr = GTZC_MPCBB2_S;
 c004968:	4c21      	ldr	r4, [pc, #132]	@ (c0049f0 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x100>)
 c00496a:	e002      	b.n	c004972 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x82>
    base_address = SRAM1_BASE_NS;
 c00496c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c004970:	4c20      	ldr	r4, [pc, #128]	@ (c0049f4 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x104>)
  {
    return HAL_ERROR;
  }

  /* get start coordinates of the configuration */
  block_start = (MemAddress - base_address) / GTZC_MPCBB_BLOCK_SIZE;
 c004972:	1ac0      	subs	r0, r0, r3
  offset_reg_start = block_start / 32U;
 c004974:	0b46      	lsrs	r6, r0, #13
  offset_bit_start = block_start % 32U;
 c004976:	f3c0 2304 	ubfx	r3, r0, #8, #5

  for (i = 0U; i < NbBlocks; i++)
  {
    if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_SEC)
 c00497a:	f240 1e01 	movw	lr, #257	@ 0x101
  for (i = 0U; i < NbBlocks; i++)
 c00497e:	2000      	movs	r0, #0
      SET_BIT(mpcbb_ptr->VCTR[offset_reg_start],
              1UL << (offset_bit_start % 32U));
    }
    else if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_NSEC)
    {
      CLEAR_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004980:	f04f 0c01 	mov.w	ip, #1
  for (i = 0U; i < NbBlocks; i++)
 c004984:	4288      	cmp	r0, r1
 c004986:	d019      	beq.n	c0049bc <HAL_GTZC_MPCBB_ConfigMemAttributes+0xcc>
    if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_SEC)
 c004988:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 c00498c:	4575      	cmp	r5, lr
 c00498e:	d112      	bne.n	c0049b6 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xc6>
      SET_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004990:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 c004994:	f8d7 8100 	ldr.w	r8, [r7, #256]	@ 0x100
 c004998:	f003 051f 	and.w	r5, r3, #31
 c00499c:	fa0c f505 	lsl.w	r5, ip, r5
 c0049a0:	ea45 0508 	orr.w	r5, r5, r8
 c0049a4:	f8c7 5100 	str.w	r5, [r7, #256]	@ 0x100
    else
    {
      break;
    }

    offset_bit_start++;
 c0049a8:	3301      	adds	r3, #1
    if (offset_bit_start == 32U)
 c0049aa:	2b20      	cmp	r3, #32
    {
      offset_bit_start = 0U;
 c0049ac:	bf04      	itt	eq
 c0049ae:	2300      	moveq	r3, #0
      offset_reg_start++;
 c0049b0:	3601      	addeq	r6, #1
  for (i = 0U; i < NbBlocks; i++)
 c0049b2:	3001      	adds	r0, #1
 c0049b4:	e7e6      	b.n	c004984 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x94>
    else if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_NSEC)
 c0049b6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 c0049ba:	d004      	beq.n	c0049c6 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xd6>
    }
  }

  /* an unexpected value in pMemAttributes array leads to error status */
  if (i != NbBlocks)
 c0049bc:	1a40      	subs	r0, r0, r1
 c0049be:	bf18      	it	ne
 c0049c0:	2001      	movne	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c0049c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      CLEAR_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c0049c6:	eb04 0886 	add.w	r8, r4, r6, lsl #2
 c0049ca:	f8d8 5100 	ldr.w	r5, [r8, #256]	@ 0x100
 c0049ce:	f003 071f 	and.w	r7, r3, #31
 c0049d2:	fa0c f707 	lsl.w	r7, ip, r7
 c0049d6:	ea25 0507 	bic.w	r5, r5, r7
 c0049da:	f8c8 5100 	str.w	r5, [r8, #256]	@ 0x100
 c0049de:	e7e3      	b.n	c0049a8 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xb8>
 c0049e0:	dffcffff 	.word	0xdffcffff
 c0049e4:	20030000 	.word	0x20030000
 c0049e8:	cffcffff 	.word	0xcffcffff
 c0049ec:	30030000 	.word	0x30030000
 c0049f0:	50033000 	.word	0x50033000
 c0049f4:	50032c00 	.word	0x50032c00

0c0049f8 <HAL_GTZC_MPCBB_GetConfigMemAttributes>:
  uint32_t base_address, end_address;
  uint32_t block_start, offset_reg_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 256 Bytes aligned */
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c0049f8:	b2c3      	uxtb	r3, r0
{
 c0049fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c0049fc:	b963      	cbnz	r3, c004a18 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
    return HAL_ERROR;
  }

  /* check entry parameters and deduce physical base address */
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
  if ((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c0049fe:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 c004a02:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
 c004a06:	eb00 2301 	add.w	r3, r0, r1, lsl #8
  if ((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c004a0a:	d207      	bcs.n	c004a1c <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x24>
      && (IS_ADDRESS_IN_NS(SRAM1, end_address)))
 c004a0c:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004a10:	3b01      	subs	r3, #1
 c004a12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004a16:	d32c      	bcc.n	c004a72 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x7a>
    return HAL_ERROR;
 c004a18:	2001      	movs	r0, #1
 c004a1a:	e037      	b.n	c004a8c <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x94>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_NS;
  }
  else if ((IS_ADDRESS_IN_S(SRAM1, MemAddress))
 c004a1c:	f100 4450 	add.w	r4, r0, #3489660928	@ 0xd0000000
 c004a20:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004a24:	d208      	bcs.n	c004a38 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x40>
           && (IS_ADDRESS_IN_S(SRAM1, end_address)))
 c004a26:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 c004a2a:	3b01      	subs	r3, #1
 c004a2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004a30:	d2f2      	bcs.n	c004a18 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_S;
 c004a32:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 c004a36:	e01e      	b.n	c004a76 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x7e>
  }
  else if ((IS_ADDRESS_IN_NS(SRAM2, MemAddress))
 c004a38:	f100 445f 	add.w	r4, r0, #3741319168	@ 0xdf000000
 c004a3c:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
 c004a40:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a44:	d206      	bcs.n	c004a54 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x5c>
           && (IS_ADDRESS_IN_NS(SRAM2, end_address)))
 c004a46:	4c1c      	ldr	r4, [pc, #112]	@ (c004ab8 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc0>)
 c004a48:	441c      	add	r4, r3
 c004a4a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a4e:	d2e3      	bcs.n	c004a18 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_NS;
 c004a50:	4b1a      	ldr	r3, [pc, #104]	@ (c004abc <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc4>)
 c004a52:	e00c      	b.n	c004a6e <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x76>
  }
  else if ((IS_ADDRESS_IN_S(SRAM2, MemAddress))
 c004a54:	f100 444f 	add.w	r4, r0, #3472883712	@ 0xcf000000
 c004a58:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
 c004a5c:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a60:	d2da      	bcs.n	c004a18 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
           && (IS_ADDRESS_IN_S(SRAM2, end_address)))
 c004a62:	4c17      	ldr	r4, [pc, #92]	@ (c004ac0 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc8>)
 c004a64:	441c      	add	r4, r3
 c004a66:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a6a:	d2d5      	bcs.n	c004a18 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_S;
 c004a6c:	4b15      	ldr	r3, [pc, #84]	@ (c004ac4 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xcc>)
    mpcbb_ptr = GTZC_MPCBB2_S;
 c004a6e:	4c16      	ldr	r4, [pc, #88]	@ (c004ac8 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xd0>)
 c004a70:	e002      	b.n	c004a78 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x80>
    base_address = SRAM1_BASE_NS;
 c004a72:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c004a76:	4c15      	ldr	r4, [pc, #84]	@ (c004acc <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xd4>)
  offset_reg_start = block_start / 32U;
  offset_bit_start = block_start % 32U;

  for (i = 0U; i < NbBlocks; i++)
  {
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004a78:	2701      	movs	r7, #1
  block_start = (MemAddress - base_address) / GTZC_MPCBB_BLOCK_SIZE;
 c004a7a:	1ac0      	subs	r0, r0, r3
  offset_reg_start = block_start / 32U;
 c004a7c:	0b45      	lsrs	r5, r0, #13
  offset_bit_start = block_start % 32U;
 c004a7e:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 c004a82:	f3c0 2004 	ubfx	r0, r0, #8, #5
  for (i = 0U; i < NbBlocks; i++)
 c004a86:	428a      	cmp	r2, r1
 c004a88:	d101      	bne.n	c004a8e <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x96>
      offset_bit_start = 0U;
      offset_reg_start++;
    }
  }

  return HAL_OK;
 c004a8a:	2000      	movs	r0, #0
}
 c004a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004a8e:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 c004a92:	f854 c023 	ldr.w	ip, [r4, r3, lsl #2]
 c004a96:	f000 061f 	and.w	r6, r0, #31
 c004a9a:	fa07 f306 	lsl.w	r3, r7, r6
    offset_bit_start++;
 c004a9e:	3001      	adds	r0, #1
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004aa0:	ea03 030c 	and.w	r3, r3, ip
    if (offset_bit_start == 32U)
 c004aa4:	2820      	cmp	r0, #32
                        >> (offset_bit_start % 32U);
 c004aa6:	fa23 f306 	lsr.w	r3, r3, r6
      offset_bit_start = 0U;
 c004aaa:	bf08      	it	eq
 c004aac:	2000      	moveq	r0, #0
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004aae:	f842 3b04 	str.w	r3, [r2], #4
      offset_reg_start++;
 c004ab2:	bf08      	it	eq
 c004ab4:	3501      	addeq	r5, #1
  for (i = 0U; i < NbBlocks; i++)
 c004ab6:	e7e6      	b.n	c004a86 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x8e>
 c004ab8:	dffcffff 	.word	0xdffcffff
 c004abc:	20030000 	.word	0x20030000
 c004ac0:	cffcffff 	.word	0xcffcffff
 c004ac4:	30030000 	.word	0x30030000
 c004ac8:	50033000 	.word	0x50033000
 c004acc:	50032c00 	.word	0x50032c00

0c004ad0 <HAL_GTZC_MPCBB_LockConfig>:
  uint32_t base_address;
  uint32_t superblock_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 8KBytes aligned */
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004ad0:	f3c0 030c 	ubfx	r3, r0, #0, #13
{
 c004ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004ad6:	b95b      	cbnz	r3, c004af0 <HAL_GTZC_MPCBB_LockConfig+0x20>
  {
    return HAL_ERROR;
  }

  /* check entry parameters */
  if ((IS_ADDRESS_IN(SRAM1, MemAddress))
 c004ad8:	f020 5480 	bic.w	r4, r0, #268435456	@ 0x10000000
 c004adc:	f104 4460 	add.w	r4, r4, #3758096384	@ 0xe0000000
 c004ae0:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004ae4:	d306      	bcc.n	c004af4 <HAL_GTZC_MPCBB_LockConfig+0x24>
  {
    base_address = GTZC_BASE_ADDRESS(SRAM1);
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB1_S->LCKVTR1;
  }
  else if ((IS_ADDRESS_IN(SRAM2, MemAddress))
 c004ae6:	4c22      	ldr	r4, [pc, #136]	@ (c004b70 <HAL_GTZC_MPCBB_LockConfig+0xa0>)
 c004ae8:	4d22      	ldr	r5, [pc, #136]	@ (c004b74 <HAL_GTZC_MPCBB_LockConfig+0xa4>)
 c004aea:	4004      	ands	r4, r0
 c004aec:	42ac      	cmp	r4, r5
 c004aee:	d00f      	beq.n	c004b10 <HAL_GTZC_MPCBB_LockConfig+0x40>
    return HAL_ERROR;
 c004af0:	2001      	movs	r0, #1
 c004af2:	e032      	b.n	c004b5a <HAL_GTZC_MPCBB_LockConfig+0x8a>
      && (IS_ADDRESS_IN(SRAM1, (MemAddress
 c004af4:	eb00 3441 	add.w	r4, r0, r1, lsl #13
 c004af8:	f024 5480 	bic.w	r4, r4, #268435456	@ 0x10000000
 c004afc:	f104 4460 	add.w	r4, r4, #3758096384	@ 0xe0000000
 c004b00:	3c01      	subs	r4, #1
 c004b02:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004b06:	d2f3      	bcs.n	c004af0 <HAL_GTZC_MPCBB_LockConfig+0x20>
    base_address = GTZC_BASE_ADDRESS(SRAM1);
 c004b08:	f04f 5440 	mov.w	r4, #805306368	@ 0x30000000
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB1_S->LCKVTR1;
 c004b0c:	4e1a      	ldr	r6, [pc, #104]	@ (c004b78 <HAL_GTZC_MPCBB_LockConfig+0xa8>)
 c004b0e:	e00a      	b.n	c004b26 <HAL_GTZC_MPCBB_LockConfig+0x56>
           && (IS_ADDRESS_IN(SRAM2, (MemAddress
 c004b10:	4c1a      	ldr	r4, [pc, #104]	@ (c004b7c <HAL_GTZC_MPCBB_LockConfig+0xac>)
 c004b12:	eb00 3541 	add.w	r5, r0, r1, lsl #13
 c004b16:	f025 5580 	bic.w	r5, r5, #268435456	@ 0x10000000
 c004b1a:	442c      	add	r4, r5
 c004b1c:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004b20:	d2e6      	bcs.n	c004af0 <HAL_GTZC_MPCBB_LockConfig+0x20>
                                     + (NbSuperBlocks * GTZC_MPCBB_SUPERBLOCK_SIZE)
                                     - 1U))))
  {
    base_address = GTZC_BASE_ADDRESS(SRAM2);
 c004b22:	4c17      	ldr	r4, [pc, #92]	@ (c004b80 <HAL_GTZC_MPCBB_LockConfig+0xb0>)
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB2_S->LCKVTR1;
 c004b24:	4e17      	ldr	r6, [pc, #92]	@ (c004b84 <HAL_GTZC_MPCBB_LockConfig+0xb4>)
    {
      SET_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
    }
    else if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_UNLOCKED)
    {
      CLEAR_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b26:	2701      	movs	r7, #1
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
 c004b28:	1b00      	subs	r0, r0, r4
  offset_bit_start = superblock_start % 32U;
 c004b2a:	f3c0 3044 	ubfx	r0, r0, #13, #5
  for (i = 0U; i < NbSuperBlocks; i++)
 c004b2e:	428b      	cmp	r3, r1
 c004b30:	eb03 0400 	add.w	r4, r3, r0
 c004b34:	d00e      	beq.n	c004b54 <HAL_GTZC_MPCBB_LockConfig+0x84>
    if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_LOCKED)
 c004b36:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 c004b3a:	2d01      	cmp	r5, #1
 c004b3c:	d109      	bne.n	c004b52 <HAL_GTZC_MPCBB_LockConfig+0x82>
      SET_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b3e:	f8d6 c000 	ldr.w	ip, [r6]
 c004b42:	f004 041f 	and.w	r4, r4, #31
 c004b46:	40a5      	lsls	r5, r4
 c004b48:	ea45 050c 	orr.w	r5, r5, ip
 c004b4c:	6035      	str	r5, [r6, #0]
  for (i = 0U; i < NbSuperBlocks; i++)
 c004b4e:	3301      	adds	r3, #1
 c004b50:	e7ed      	b.n	c004b2e <HAL_GTZC_MPCBB_LockConfig+0x5e>
    else if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_UNLOCKED)
 c004b52:	b11d      	cbz	r5, c004b5c <HAL_GTZC_MPCBB_LockConfig+0x8c>

    offset_bit_start++;
  }

  /* an unexpected value in pLockAttributes array leads to an error status */
  if (i != NbSuperBlocks)
 c004b54:	1a58      	subs	r0, r3, r1
 c004b56:	bf18      	it	ne
 c004b58:	2001      	movne	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c004b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b5c:	6835      	ldr	r5, [r6, #0]
 c004b5e:	f004 041f 	and.w	r4, r4, #31
 c004b62:	fa07 f404 	lsl.w	r4, r7, r4
 c004b66:	ea25 0404 	bic.w	r4, r5, r4
 c004b6a:	6034      	str	r4, [r6, #0]
 c004b6c:	e7ef      	b.n	c004b4e <HAL_GTZC_MPCBB_LockConfig+0x7e>
 c004b6e:	bf00      	nop
 c004b70:	efff0000 	.word	0xefff0000
 c004b74:	20030000 	.word	0x20030000
 c004b78:	50032c10 	.word	0x50032c10
 c004b7c:	dffcffff 	.word	0xdffcffff
 c004b80:	30030000 	.word	0x30030000
 c004b84:	50033010 	.word	0x50033010

0c004b88 <HAL_GTZC_MPCBB_GetLockConfig>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_GetLockConfig(uint32_t MemAddress,
                                               uint32_t NbSuperBlocks,
                                               uint32_t *pLockAttributes)
{
 c004b88:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t base_address;
  uint32_t superblock_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 8KBytes aligned */
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004b8a:	f3c0 040c 	ubfx	r4, r0, #0, #13
 c004b8e:	b95c      	cbnz	r4, c004ba8 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
  {
    return HAL_ERROR;
  }

  /* check entry parameters */
  if ((IS_ADDRESS_IN(SRAM1, MemAddress))
 c004b90:	f020 5380 	bic.w	r3, r0, #268435456	@ 0x10000000
 c004b94:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004b98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004b9c:	d306      	bcc.n	c004bac <HAL_GTZC_MPCBB_GetLockConfig+0x24>
  {
    base_address = GTZC_BASE_ADDRESS(SRAM1);
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = GTZC_MPCBB1_S->LCKVTR1;
  }
  else if ((IS_ADDRESS_IN(SRAM2, MemAddress))
 c004b9e:	4b1a      	ldr	r3, [pc, #104]	@ (c004c08 <HAL_GTZC_MPCBB_GetLockConfig+0x80>)
 c004ba0:	4d1a      	ldr	r5, [pc, #104]	@ (c004c0c <HAL_GTZC_MPCBB_GetLockConfig+0x84>)
 c004ba2:	4003      	ands	r3, r0
 c004ba4:	42ab      	cmp	r3, r5
 c004ba6:	d016      	beq.n	c004bd6 <HAL_GTZC_MPCBB_GetLockConfig+0x4e>
    return HAL_ERROR;
 c004ba8:	2001      	movs	r0, #1
 c004baa:	e013      	b.n	c004bd4 <HAL_GTZC_MPCBB_GetLockConfig+0x4c>
      && (IS_ADDRESS_IN(SRAM1, (MemAddress
 c004bac:	eb00 3341 	add.w	r3, r0, r1, lsl #13
 c004bb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c004bb4:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004bb8:	3b01      	subs	r3, #1
 c004bba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004bbe:	d2f3      	bcs.n	c004ba8 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
    reg_mpcbb = GTZC_MPCBB1_S->LCKVTR1;
 c004bc0:	4b13      	ldr	r3, [pc, #76]	@ (c004c10 <HAL_GTZC_MPCBB_GetLockConfig+0x88>)
 c004bc2:	691e      	ldr	r6, [r3, #16]
    base_address = GTZC_BASE_ADDRESS(SRAM1);
 c004bc4:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
  offset_bit_start = superblock_start % 32U;

  for (i = 0U; i < NbSuperBlocks; i++)
  {
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004bc8:	2701      	movs	r7, #1
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
 c004bca:	1ac0      	subs	r0, r0, r3
 c004bcc:	0b40      	lsrs	r0, r0, #13
  for (i = 0U; i < NbSuperBlocks; i++)
 c004bce:	428c      	cmp	r4, r1
 c004bd0:	d10e      	bne.n	c004bf0 <HAL_GTZC_MPCBB_GetLockConfig+0x68>
                         >> (offset_bit_start % 32U);
    offset_bit_start++;
  }

  return HAL_OK;
 c004bd2:	2000      	movs	r0, #0
}
 c004bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
           && (IS_ADDRESS_IN(SRAM2, (MemAddress
 c004bd6:	4b0f      	ldr	r3, [pc, #60]	@ (c004c14 <HAL_GTZC_MPCBB_GetLockConfig+0x8c>)
 c004bd8:	eb00 3541 	add.w	r5, r0, r1, lsl #13
 c004bdc:	f025 5580 	bic.w	r5, r5, #268435456	@ 0x10000000
 c004be0:	442b      	add	r3, r5
 c004be2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 c004be6:	d2df      	bcs.n	c004ba8 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
    reg_mpcbb = GTZC_MPCBB2_S->LCKVTR1;
 c004be8:	4b0b      	ldr	r3, [pc, #44]	@ (c004c18 <HAL_GTZC_MPCBB_GetLockConfig+0x90>)
 c004bea:	691e      	ldr	r6, [r3, #16]
    base_address = GTZC_BASE_ADDRESS(SRAM2);
 c004bec:	4b0b      	ldr	r3, [pc, #44]	@ (c004c1c <HAL_GTZC_MPCBB_GetLockConfig+0x94>)
    reg_mpcbb = GTZC_MPCBB2_S->LCKVTR1;
 c004bee:	e7eb      	b.n	c004bc8 <HAL_GTZC_MPCBB_GetLockConfig+0x40>
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004bf0:	1825      	adds	r5, r4, r0
 c004bf2:	f005 051f 	and.w	r5, r5, #31
 c004bf6:	fa07 f305 	lsl.w	r3, r7, r5
 c004bfa:	4033      	ands	r3, r6
                         >> (offset_bit_start % 32U);
 c004bfc:	40eb      	lsrs	r3, r5
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004bfe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  for (i = 0U; i < NbSuperBlocks; i++)
 c004c02:	3401      	adds	r4, #1
 c004c04:	e7e3      	b.n	c004bce <HAL_GTZC_MPCBB_GetLockConfig+0x46>
 c004c06:	bf00      	nop
 c004c08:	efff0000 	.word	0xefff0000
 c004c0c:	20030000 	.word	0x20030000
 c004c10:	50032c00 	.word	0x50032c00
 c004c14:	dffcffff 	.word	0xdffcffff
 c004c18:	50033000 	.word	0x50033000
 c004c1c:	30030000 	.word	0x30030000

0c004c20 <HAL_GTZC_MPCBB_Lock>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_Lock(uint32_t MemBaseAddress)
{
  /* check entry parameters */
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004c20:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c004c24:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c004c28:	d106      	bne.n	c004c38 <HAL_GTZC_MPCBB_Lock+0x18>
  {
    SET_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c2a:	4a07      	ldr	r2, [pc, #28]	@ (c004c48 <HAL_GTZC_MPCBB_Lock+0x28>)
 c004c2c:	6813      	ldr	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 c004c2e:	2000      	movs	r0, #0
    SET_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c30:	f043 0301 	orr.w	r3, r3, #1
 c004c34:	6013      	str	r3, [r2, #0]
 c004c36:	4770      	bx	lr
  else if (IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c004c38:	4b04      	ldr	r3, [pc, #16]	@ (c004c4c <HAL_GTZC_MPCBB_Lock+0x2c>)
 c004c3a:	4298      	cmp	r0, r3
 c004c3c:	d101      	bne.n	c004c42 <HAL_GTZC_MPCBB_Lock+0x22>
    SET_BIT(GTZC_MPCBB2_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c3e:	4a04      	ldr	r2, [pc, #16]	@ (c004c50 <HAL_GTZC_MPCBB_Lock+0x30>)
 c004c40:	e7f4      	b.n	c004c2c <HAL_GTZC_MPCBB_Lock+0xc>
    return HAL_ERROR;
 c004c42:	2001      	movs	r0, #1
}
 c004c44:	4770      	bx	lr
 c004c46:	bf00      	nop
 c004c48:	50032c00 	.word	0x50032c00
 c004c4c:	20030000 	.word	0x20030000
 c004c50:	50033000 	.word	0x50033000

0c004c54 <HAL_GTZC_MPCBB_GetLock>:
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_GetLock(uint32_t MemBaseAddress,
                                         uint32_t *pLockState)
{
  /* check entry parameters */
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004c54:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c004c58:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c004c5c:	d106      	bne.n	c004c6c <HAL_GTZC_MPCBB_GetLock+0x18>
  {
    *pLockState = READ_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c5e:	4b07      	ldr	r3, [pc, #28]	@ (c004c7c <HAL_GTZC_MPCBB_GetLock+0x28>)
 c004c60:	681b      	ldr	r3, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 c004c62:	2000      	movs	r0, #0
    *pLockState = READ_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c64:	f003 0301 	and.w	r3, r3, #1
 c004c68:	600b      	str	r3, [r1, #0]
 c004c6a:	4770      	bx	lr
  else if (IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c004c6c:	4b04      	ldr	r3, [pc, #16]	@ (c004c80 <HAL_GTZC_MPCBB_GetLock+0x2c>)
 c004c6e:	4298      	cmp	r0, r3
 c004c70:	d102      	bne.n	c004c78 <HAL_GTZC_MPCBB_GetLock+0x24>
    *pLockState = READ_BIT(GTZC_MPCBB2_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c72:	f103 2330 	add.w	r3, r3, #805318656	@ 0x30003000
 c004c76:	e7f3      	b.n	c004c60 <HAL_GTZC_MPCBB_GetLock+0xc>
    return HAL_ERROR;
 c004c78:	2001      	movs	r0, #1
}
 c004c7a:	4770      	bx	lr
 c004c7c:	50032c00 	.word	0x50032c00
 c004c80:	20030000 	.word	0x20030000

0c004c84 <HAL_GTZC_TZIC_DisableIT>:
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId.
  *         Use GTZC_PERIPH_ALL to select all peripherals.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_DisableIT(uint32_t PeriphId)
{
 c004c84:	b510      	push	{r4, lr}
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004c86:	0f03      	lsrs	r3, r0, #28
 c004c88:	f000 041f 	and.w	r4, r0, #31
 c004c8c:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 c004c90:	2a47      	cmp	r2, #71	@ 0x47
 c004c92:	d814      	bhi.n	c004cbe <HAL_GTZC_TZIC_DisableIT+0x3a>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004c94:	0681      	lsls	r1, r0, #26
 c004c96:	d506      	bpl.n	c004ca6 <HAL_GTZC_TZIC_DisableIT+0x22>
 c004c98:	b98a      	cbnz	r2, c004cbe <HAL_GTZC_TZIC_DisableIT+0x3a>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, 0U);
 c004c9a:	4b0a      	ldr	r3, [pc, #40]	@ (c004cc4 <HAL_GTZC_TZIC_DisableIT+0x40>)
 c004c9c:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, 0U);
 c004c9e:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, 0U);
 c004ca0:	609a      	str	r2, [r3, #8]
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004ca2:	2000      	movs	r0, #0
}
 c004ca4:	bd10      	pop	{r4, pc}
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004ca6:	2101      	movs	r1, #1
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004ca8:	f103 53a0 	add.w	r3, r3, #335544320	@ 0x14000000
 c004cac:	f503 434a 	add.w	r3, r3, #51712	@ 0xca00
 c004cb0:	009b      	lsls	r3, r3, #2
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004cb2:	681a      	ldr	r2, [r3, #0]
 c004cb4:	40a1      	lsls	r1, r4
 c004cb6:	ea22 0201 	bic.w	r2, r2, r1
 c004cba:	601a      	str	r2, [r3, #0]
 c004cbc:	e7f1      	b.n	c004ca2 <HAL_GTZC_TZIC_DisableIT+0x1e>
    return HAL_ERROR;
 c004cbe:	2001      	movs	r0, #1
 c004cc0:	e7f0      	b.n	c004ca4 <HAL_GTZC_TZIC_DisableIT+0x20>
 c004cc2:	bf00      	nop
 c004cc4:	50032800 	.word	0x50032800

0c004cc8 <HAL_GTZC_TZIC_EnableIT>:
HAL_StatusTypeDef HAL_GTZC_TZIC_EnableIT(uint32_t PeriphId)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004cc8:	0f03      	lsrs	r3, r0, #28
 c004cca:	f000 011f 	and.w	r1, r0, #31
 c004cce:	eb01 1243 	add.w	r2, r1, r3, lsl #5
 c004cd2:	2a47      	cmp	r2, #71	@ 0x47
 c004cd4:	d817      	bhi.n	c004d06 <HAL_GTZC_TZIC_EnableIT+0x3e>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004cd6:	0680      	lsls	r0, r0, #26
 c004cd8:	d50a      	bpl.n	c004cf0 <HAL_GTZC_TZIC_EnableIT+0x28>
 c004cda:	b9a2      	cbnz	r2, c004d06 <HAL_GTZC_TZIC_EnableIT+0x3e>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c004cdc:	f04f 32ff 	mov.w	r2, #4294967295
 c004ce0:	4b0a      	ldr	r3, [pc, #40]	@ (c004d0c <HAL_GTZC_TZIC_EnableIT+0x44>)
 c004ce2:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c004ce4:	4a0a      	ldr	r2, [pc, #40]	@ (c004d10 <HAL_GTZC_TZIC_EnableIT+0x48>)
 c004ce6:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c004ce8:	22ff      	movs	r2, #255	@ 0xff
 c004cea:	609a      	str	r2, [r3, #8]
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004cec:	2000      	movs	r0, #0
 c004cee:	4770      	bx	lr
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004cf0:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004cf2:	f103 53a0 	add.w	r3, r3, #335544320	@ 0x14000000
 c004cf6:	f503 434a 	add.w	r3, r3, #51712	@ 0xca00
 c004cfa:	009b      	lsls	r3, r3, #2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004cfc:	6818      	ldr	r0, [r3, #0]
 c004cfe:	408a      	lsls	r2, r1
 c004d00:	4302      	orrs	r2, r0
 c004d02:	601a      	str	r2, [r3, #0]
 c004d04:	e7f2      	b.n	c004cec <HAL_GTZC_TZIC_EnableIT+0x24>
    return HAL_ERROR;
 c004d06:	2001      	movs	r0, #1
}
 c004d08:	4770      	bx	lr
 c004d0a:	bf00      	nop
 c004d0c:	50032800 	.word	0x50032800
 c004d10:	3fff6fff 	.word	0x3fff6fff

0c004d14 <HAL_GTZC_TZIC_GetFlag>:
  *         Element content is either GTZC_TZIC_NO_ILA_EVENT
  *         or GTZC_TZSC_ILA_EVENT_PENDING.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_GetFlag(uint32_t PeriphId, uint32_t *pFlag)
{
 c004d14:	b570      	push	{r4, r5, r6, lr}
  uint32_t i;
  uint32_t reg_value;
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004d16:	f000 021f 	and.w	r2, r0, #31
 c004d1a:	0f04      	lsrs	r4, r0, #28
 c004d1c:	eb02 1344 	add.w	r3, r2, r4, lsl #5
 c004d20:	2b47      	cmp	r3, #71	@ 0x47
 c004d22:	d837      	bhi.n	c004d94 <HAL_GTZC_TZIC_GetFlag+0x80>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004d24:	0680      	lsls	r0, r0, #26
 c004d26:	d52b      	bpl.n	c004d80 <HAL_GTZC_TZIC_GetFlag+0x6c>
 c004d28:	bba3      	cbnz	r3, c004d94 <HAL_GTZC_TZIC_GetFlag+0x80>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* special case where it is applied to all peripherals */
    reg_value = READ_REG(GTZC_TZIC->SR1);
 c004d2a:	4a1b      	ldr	r2, [pc, #108]	@ (c004d98 <HAL_GTZC_TZIC_GetFlag+0x84>)
    for (i = 0U; i < 32U; i++)
    {
      pFlag[i] = (reg_value & (1UL << i)) >> i;
 c004d2c:	2501      	movs	r5, #1
    reg_value = READ_REG(GTZC_TZIC->SR1);
 c004d2e:	6914      	ldr	r4, [r2, #16]
    for (i = 0U; i < 32U; i++)
 c004d30:	461a      	mov	r2, r3
      pFlag[i] = (reg_value & (1UL << i)) >> i;
 c004d32:	fa05 f002 	lsl.w	r0, r5, r2
 c004d36:	4020      	ands	r0, r4
 c004d38:	40d0      	lsrs	r0, r2
 c004d3a:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    for (i = 0U; i < 32U; i++)
 c004d3e:	3201      	adds	r2, #1
 c004d40:	2a20      	cmp	r2, #32
 c004d42:	d1f6      	bne.n	c004d32 <HAL_GTZC_TZIC_GetFlag+0x1e>
    }

    reg_value = READ_REG(GTZC_TZIC->SR2);
 c004d44:	4a14      	ldr	r2, [pc, #80]	@ (c004d98 <HAL_GTZC_TZIC_GetFlag+0x84>)
    for (/*i = 32U*/; i < 64U; i++)
    {
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d46:	2601      	movs	r6, #1
    reg_value = READ_REG(GTZC_TZIC->SR2);
 c004d48:	6955      	ldr	r5, [r2, #20]
 c004d4a:	2200      	movs	r2, #0
 c004d4c:	f101 047c 	add.w	r4, r1, #124	@ 0x7c
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d50:	fa06 f002 	lsl.w	r0, r6, r2
 c004d54:	4028      	ands	r0, r5
 c004d56:	40d0      	lsrs	r0, r2
    for (/*i = 32U*/; i < 64U; i++)
 c004d58:	3201      	adds	r2, #1
 c004d5a:	2a20      	cmp	r2, #32
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d5c:	f844 0f04 	str.w	r0, [r4, #4]!
    for (/*i = 32U*/; i < 64U; i++)
 c004d60:	d1f6      	bne.n	c004d50 <HAL_GTZC_TZIC_GetFlag+0x3c>
    }

    reg_value = READ_REG(GTZC_TZIC->SR3);
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
    {
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d62:	2401      	movs	r4, #1
    reg_value = READ_REG(GTZC_TZIC->SR3);
 c004d64:	4a0c      	ldr	r2, [pc, #48]	@ (c004d98 <HAL_GTZC_TZIC_GetFlag+0x84>)
 c004d66:	31fc      	adds	r1, #252	@ 0xfc
 c004d68:	6990      	ldr	r0, [r2, #24]
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d6a:	fa04 f203 	lsl.w	r2, r4, r3
 c004d6e:	4002      	ands	r2, r0
 c004d70:	40da      	lsrs	r2, r3
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
 c004d72:	3301      	adds	r3, #1
 c004d74:	2b08      	cmp	r3, #8
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d76:	f841 2f04 	str.w	r2, [r1, #4]!
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
 c004d7a:	d1f6      	bne.n	c004d6a <HAL_GTZC_TZIC_GetFlag+0x56>
    register_address = (uint32_t) &(GTZC_TZIC->SR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
                      1UL << GTZC_GET_PERIPH_POS(PeriphId)) >> GTZC_GET_PERIPH_POS(PeriphId);
  }

  return HAL_OK;
 c004d7c:	2000      	movs	r0, #0
}
 c004d7e:	bd70      	pop	{r4, r5, r6, pc}
    register_address = (uint32_t) &(GTZC_TZIC->SR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004d80:	4b06      	ldr	r3, [pc, #24]	@ (c004d9c <HAL_GTZC_TZIC_GetFlag+0x88>)
 c004d82:	4423      	add	r3, r4
 c004d84:	009b      	lsls	r3, r3, #2
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
 c004d86:	6818      	ldr	r0, [r3, #0]
 c004d88:	2301      	movs	r3, #1
 c004d8a:	4093      	lsls	r3, r2
 c004d8c:	4003      	ands	r3, r0
                      1UL << GTZC_GET_PERIPH_POS(PeriphId)) >> GTZC_GET_PERIPH_POS(PeriphId);
 c004d8e:	40d3      	lsrs	r3, r2
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
 c004d90:	600b      	str	r3, [r1, #0]
 c004d92:	e7f3      	b.n	c004d7c <HAL_GTZC_TZIC_GetFlag+0x68>
    return HAL_ERROR;
 c004d94:	2001      	movs	r0, #1
 c004d96:	e7f2      	b.n	c004d7e <HAL_GTZC_TZIC_GetFlag+0x6a>
 c004d98:	50032800 	.word	0x50032800
 c004d9c:	1400ca04 	.word	0x1400ca04

0c004da0 <HAL_GTZC_TZIC_ClearFlag>:
HAL_StatusTypeDef HAL_GTZC_TZIC_ClearFlag(uint32_t PeriphId)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004da0:	0f02      	lsrs	r2, r0, #28
 c004da2:	f000 011f 	and.w	r1, r0, #31
 c004da6:	eb01 1342 	add.w	r3, r1, r2, lsl #5
 c004daa:	2b47      	cmp	r3, #71	@ 0x47
 c004dac:	d815      	bhi.n	c004dda <HAL_GTZC_TZIC_ClearFlag+0x3a>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004dae:	0680      	lsls	r0, r0, #26
 c004db0:	d50a      	bpl.n	c004dc8 <HAL_GTZC_TZIC_ClearFlag+0x28>
 c004db2:	b993      	cbnz	r3, c004dda <HAL_GTZC_TZIC_ClearFlag+0x3a>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->FCR1, TZIC_FCR1_ALL);
 c004db4:	f04f 32ff 	mov.w	r2, #4294967295
 c004db8:	4b09      	ldr	r3, [pc, #36]	@ (c004de0 <HAL_GTZC_TZIC_ClearFlag+0x40>)
 c004dba:	621a      	str	r2, [r3, #32]
    WRITE_REG(GTZC_TZIC->FCR2, TZIC_FCR2_ALL);
 c004dbc:	4a09      	ldr	r2, [pc, #36]	@ (c004de4 <HAL_GTZC_TZIC_ClearFlag+0x44>)
 c004dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    WRITE_REG(GTZC_TZIC->FCR3, TZIC_FCR3_ALL);
 c004dc0:	22ff      	movs	r2, #255	@ 0xff
 c004dc2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004dc4:	2000      	movs	r0, #0
 c004dc6:	4770      	bx	lr
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004dc8:	4b07      	ldr	r3, [pc, #28]	@ (c004de8 <HAL_GTZC_TZIC_ClearFlag+0x48>)
 c004dca:	4413      	add	r3, r2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004dcc:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004dce:	009b      	lsls	r3, r3, #2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004dd0:	6818      	ldr	r0, [r3, #0]
 c004dd2:	408a      	lsls	r2, r1
 c004dd4:	4302      	orrs	r2, r0
 c004dd6:	601a      	str	r2, [r3, #0]
 c004dd8:	e7f4      	b.n	c004dc4 <HAL_GTZC_TZIC_ClearFlag+0x24>
    return HAL_ERROR;
 c004dda:	2001      	movs	r0, #1
}
 c004ddc:	4770      	bx	lr
 c004dde:	bf00      	nop
 c004de0:	50032800 	.word	0x50032800
 c004de4:	3fff6fff 	.word	0x3fff6fff
 c004de8:	1400ca08 	.word	0x1400ca08

0c004dec <HAL_GTZC_TZIC_Callback>:
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c004dec:	4770      	bx	lr

0c004dee <HAL_GTZC_IRQHandler>:
{
 c004dee:	b538      	push	{r3, r4, r5, lr}
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c004df0:	4b1a      	ldr	r3, [pc, #104]	@ (c004e5c <HAL_GTZC_IRQHandler+0x6e>)
 c004df2:	681c      	ldr	r4, [r3, #0]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c004df4:	691a      	ldr	r2, [r3, #16]
  if (flag != 0U)
 c004df6:	4014      	ands	r4, r2
 c004df8:	d00b      	beq.n	c004e12 <HAL_GTZC_IRQHandler+0x24>
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c004dfa:	621c      	str	r4, [r3, #32]
    position = 0U;
 c004dfc:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004dfe:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e00:	07d9      	lsls	r1, r3, #31
 c004e02:	d502      	bpl.n	c004e0a <HAL_GTZC_IRQHandler+0x1c>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c004e04:	4628      	mov	r0, r5
 c004e06:	f7ff fff1 	bl	c004dec <HAL_GTZC_TZIC_Callback>
      position++;
 c004e0a:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e0c:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e10:	d1f6      	bne.n	c004e00 <HAL_GTZC_IRQHandler+0x12>
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c004e12:	4b12      	ldr	r3, [pc, #72]	@ (c004e5c <HAL_GTZC_IRQHandler+0x6e>)
 c004e14:	685c      	ldr	r4, [r3, #4]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c004e16:	695a      	ldr	r2, [r3, #20]
  if (flag != 0U)
 c004e18:	4014      	ands	r4, r2
 c004e1a:	d00c      	beq.n	c004e36 <HAL_GTZC_IRQHandler+0x48>
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c004e1c:	625c      	str	r4, [r3, #36]	@ 0x24
    position = 0U;
 c004e1e:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004e20:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e22:	07da      	lsls	r2, r3, #31
 c004e24:	d503      	bpl.n	c004e2e <HAL_GTZC_IRQHandler+0x40>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c004e26:	f045 5080 	orr.w	r0, r5, #268435456	@ 0x10000000
 c004e2a:	f7ff ffdf 	bl	c004dec <HAL_GTZC_TZIC_Callback>
      position++;
 c004e2e:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e30:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e34:	d1f5      	bne.n	c004e22 <HAL_GTZC_IRQHandler+0x34>
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c004e36:	4b09      	ldr	r3, [pc, #36]	@ (c004e5c <HAL_GTZC_IRQHandler+0x6e>)
 c004e38:	689c      	ldr	r4, [r3, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c004e3a:	699a      	ldr	r2, [r3, #24]
  if (flag != 0U)
 c004e3c:	4014      	ands	r4, r2
 c004e3e:	d00c      	beq.n	c004e5a <HAL_GTZC_IRQHandler+0x6c>
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c004e40:	629c      	str	r4, [r3, #40]	@ 0x28
    position = 0U;
 c004e42:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004e44:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e46:	07db      	lsls	r3, r3, #31
 c004e48:	d503      	bpl.n	c004e52 <HAL_GTZC_IRQHandler+0x64>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c004e4a:	f045 5000 	orr.w	r0, r5, #536870912	@ 0x20000000
 c004e4e:	f7ff ffcd 	bl	c004dec <HAL_GTZC_TZIC_Callback>
      position++;
 c004e52:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e54:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e58:	d1f5      	bne.n	c004e46 <HAL_GTZC_IRQHandler+0x58>
}
 c004e5a:	bd38      	pop	{r3, r4, r5, pc}
 c004e5c:	50032800 	.word	0x50032800

0c004e60 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 c004e60:	4601      	mov	r1, r0

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004e62:	4a06      	ldr	r2, [pc, #24]	@ (c004e7c <HAL_ICACHE_ConfigAssociativityMode+0x1c>)
 c004e64:	6810      	ldr	r0, [r2, #0]
 c004e66:	f010 0001 	ands.w	r0, r0, #1
  {
    status = HAL_ERROR;
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c004e6a:	bf09      	itett	eq
 c004e6c:	6813      	ldreq	r3, [r2, #0]
    status = HAL_ERROR;
 c004e6e:	2001      	movne	r0, #1
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c004e70:	f023 0304 	biceq.w	r3, r3, #4
 c004e74:	430b      	orreq	r3, r1
 c004e76:	bf08      	it	eq
 c004e78:	6013      	streq	r3, [r2, #0]
  }

  return status;
}
 c004e7a:	4770      	bx	lr
 c004e7c:	50030400 	.word	0x50030400

0c004e80 <HAL_ICACHE_DeInit>:
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_DeInit(void)
{
  /* Reset interrupt enable value */
  WRITE_REG(ICACHE->IER, 0U);
 c004e80:	2000      	movs	r0, #0

  /* Clear any pending flags */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
 c004e82:	2206      	movs	r2, #6
  WRITE_REG(ICACHE->IER, 0U);
 c004e84:	4b0d      	ldr	r3, [pc, #52]	@ (c004ebc <HAL_ICACHE_DeInit+0x3c>)
 c004e86:	6098      	str	r0, [r3, #8]
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
 c004e88:	60da      	str	r2, [r3, #12]

  /* Disable cache then set default associative mode value */
  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004e8a:	681a      	ldr	r2, [r3, #0]
 c004e8c:	f022 0201 	bic.w	r2, r2, #1
 c004e90:	601a      	str	r2, [r3, #0]
  WRITE_REG(ICACHE->CR, ICACHE_CR_WAYSEL);
 c004e92:	2204      	movs	r2, #4
 c004e94:	601a      	str	r2, [r3, #0]

  /* Stop monitor and reset monitor values */
  CLEAR_BIT(ICACHE->CR, ICACHE_MONITOR_HIT_MISS);
 c004e96:	681a      	ldr	r2, [r3, #0]
 c004e98:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 c004e9c:	601a      	str	r2, [r3, #0]
  SET_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
 c004e9e:	681a      	ldr	r2, [r3, #0]
 c004ea0:	f442 2240 	orr.w	r2, r2, #786432	@ 0xc0000
 c004ea4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
 c004ea6:	681a      	ldr	r2, [r3, #0]
 c004ea8:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 c004eac:	601a      	str	r2, [r3, #0]

  /* Reset regions configuration values */
  WRITE_REG(ICACHE->CRR0, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004eae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c004eb2:	621a      	str	r2, [r3, #32]
  WRITE_REG(ICACHE->CRR1, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004eb4:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(ICACHE->CRR2, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004eb6:	629a      	str	r2, [r3, #40]	@ 0x28
  WRITE_REG(ICACHE->CRR3, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004eb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 c004eba:	4770      	bx	lr
 c004ebc:	50030400 	.word	0x50030400

0c004ec0 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004ec0:	4a03      	ldr	r2, [pc, #12]	@ (c004ed0 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 c004ec2:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004ec4:	6813      	ldr	r3, [r2, #0]
 c004ec6:	f043 0301 	orr.w	r3, r3, #1
 c004eca:	6013      	str	r3, [r2, #0]
}
 c004ecc:	4770      	bx	lr
 c004ece:	bf00      	nop
 c004ed0:	50030400 	.word	0x50030400

0c004ed4 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 c004ed4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004ed6:	2302      	movs	r3, #2
 c004ed8:	4c0b      	ldr	r4, [pc, #44]	@ (c004f08 <HAL_ICACHE_Disable+0x34>)
 c004eda:	60e3      	str	r3, [r4, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004edc:	6823      	ldr	r3, [r4, #0]
 c004ede:	f023 0301 	bic.w	r3, r3, #1
 c004ee2:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 c004ee4:	f7fd fc44 	bl	c002770 <HAL_GetTick>
 c004ee8:	4605      	mov	r5, r0

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004eea:	6820      	ldr	r0, [r4, #0]
 c004eec:	f010 0001 	ands.w	r0, r0, #1
 c004ef0:	d100      	bne.n	c004ef4 <HAL_ICACHE_Disable+0x20>
      }
    }
  }

  return status;
}
 c004ef2:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 c004ef4:	f7fd fc3c 	bl	c002770 <HAL_GetTick>
 c004ef8:	1b40      	subs	r0, r0, r5
 c004efa:	2801      	cmp	r0, #1
 c004efc:	d9f5      	bls.n	c004eea <HAL_ICACHE_Disable+0x16>
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004efe:	6823      	ldr	r3, [r4, #0]
 c004f00:	07db      	lsls	r3, r3, #31
 c004f02:	d5f2      	bpl.n	c004eea <HAL_ICACHE_Disable+0x16>
        status = HAL_TIMEOUT;
 c004f04:	2003      	movs	r0, #3
 c004f06:	e7f4      	b.n	c004ef2 <HAL_ICACHE_Disable+0x1e>
 c004f08:	50030400 	.word	0x50030400

0c004f0c <HAL_ICACHE_IsEnabled>:
  * @brief  Check whether the Instruction Cache is enabled or not.
  * @retval Status (0: disabled, 1: enabled)
  */
uint32_t HAL_ICACHE_IsEnabled(void)
{
  return ((READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U) ? 1UL : 0UL);
 c004f0c:	4b02      	ldr	r3, [pc, #8]	@ (c004f18 <HAL_ICACHE_IsEnabled+0xc>)
 c004f0e:	6818      	ldr	r0, [r3, #0]
}
 c004f10:	f000 0001 	and.w	r0, r0, #1
 c004f14:	4770      	bx	lr
 c004f16:	bf00      	nop
 c004f18:	50030400 	.word	0x50030400

0c004f1c <HAL_ICACHE_Invalidate_IT>:
HAL_StatusTypeDef HAL_ICACHE_Invalidate_IT(void)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 c004f1c:	4b08      	ldr	r3, [pc, #32]	@ (c004f40 <HAL_ICACHE_Invalidate_IT+0x24>)
 c004f1e:	6858      	ldr	r0, [r3, #4]
 c004f20:	f010 0001 	ands.w	r0, r0, #1
 c004f24:	d10a      	bne.n	c004f3c <HAL_ICACHE_Invalidate_IT+0x20>
    status = HAL_ERROR;
  }
  else
  {
    /* Make sure BSYENDF is reset before to start cache invalidation */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004f26:	2202      	movs	r2, #2
 c004f28:	60da      	str	r2, [r3, #12]

    /* Enable end of cache invalidation interrupt */
    SET_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 c004f2a:	689a      	ldr	r2, [r3, #8]
 c004f2c:	f042 0202 	orr.w	r2, r2, #2
 c004f30:	609a      	str	r2, [r3, #8]

    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 c004f32:	681a      	ldr	r2, [r3, #0]
 c004f34:	f042 0202 	orr.w	r2, r2, #2
 c004f38:	601a      	str	r2, [r3, #0]
 c004f3a:	4770      	bx	lr
    status = HAL_ERROR;
 c004f3c:	2001      	movs	r0, #1
  }

  return status;
}
 c004f3e:	4770      	bx	lr
 c004f40:	50030400 	.word	0x50030400

0c004f44 <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
 c004f44:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 c004f46:	4c0c      	ldr	r4, [pc, #48]	@ (c004f78 <HAL_ICACHE_WaitForInvalidateComplete+0x34>)
 c004f48:	6863      	ldr	r3, [r4, #4]
 c004f4a:	07d9      	lsls	r1, r3, #31
 c004f4c:	d404      	bmi.n	c004f58 <HAL_ICACHE_WaitForInvalidateComplete+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 c004f4e:	2000      	movs	r0, #0
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004f50:	2202      	movs	r2, #2
 c004f52:	4b09      	ldr	r3, [pc, #36]	@ (c004f78 <HAL_ICACHE_WaitForInvalidateComplete+0x34>)
 c004f54:	60da      	str	r2, [r3, #12]

  return status;
}
 c004f56:	bd38      	pop	{r3, r4, r5, pc}
    tickstart = HAL_GetTick();
 c004f58:	f7fd fc0a 	bl	c002770 <HAL_GetTick>
 c004f5c:	4605      	mov	r5, r0
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 c004f5e:	6863      	ldr	r3, [r4, #4]
 c004f60:	079b      	lsls	r3, r3, #30
 c004f62:	d4f4      	bmi.n	c004f4e <HAL_ICACHE_WaitForInvalidateComplete+0xa>
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
 c004f64:	f7fd fc04 	bl	c002770 <HAL_GetTick>
 c004f68:	1b40      	subs	r0, r0, r5
 c004f6a:	2801      	cmp	r0, #1
 c004f6c:	d9f7      	bls.n	c004f5e <HAL_ICACHE_WaitForInvalidateComplete+0x1a>
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 c004f6e:	6863      	ldr	r3, [r4, #4]
 c004f70:	079a      	lsls	r2, r3, #30
 c004f72:	d4f4      	bmi.n	c004f5e <HAL_ICACHE_WaitForInvalidateComplete+0x1a>
          status = HAL_TIMEOUT;
 c004f74:	2003      	movs	r0, #3
 c004f76:	e7eb      	b.n	c004f50 <HAL_ICACHE_WaitForInvalidateComplete+0xc>
 c004f78:	50030400 	.word	0x50030400

0c004f7c <HAL_ICACHE_Invalidate>:
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
 c004f7c:	4b04      	ldr	r3, [pc, #16]	@ (c004f90 <HAL_ICACHE_Invalidate+0x14>)
 c004f7e:	685a      	ldr	r2, [r3, #4]
 c004f80:	07d2      	lsls	r2, r2, #31
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 c004f82:	bf5e      	ittt	pl
 c004f84:	681a      	ldrpl	r2, [r3, #0]
 c004f86:	f042 0202 	orrpl.w	r2, r2, #2
 c004f8a:	601a      	strpl	r2, [r3, #0]
  status = HAL_ICACHE_WaitForInvalidateComplete();
 c004f8c:	f7ff bfda 	b.w	c004f44 <HAL_ICACHE_WaitForInvalidateComplete>
 c004f90:	50030400 	.word	0x50030400

0c004f94 <HAL_ICACHE_Monitor_Start>:
HAL_StatusTypeDef HAL_ICACHE_Monitor_Start(uint32_t MonitorType)
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  SET_BIT(ICACHE->CR, MonitorType);
 c004f94:	4a02      	ldr	r2, [pc, #8]	@ (c004fa0 <HAL_ICACHE_Monitor_Start+0xc>)
 c004f96:	6813      	ldr	r3, [r2, #0]
 c004f98:	4303      	orrs	r3, r0
 c004f9a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 c004f9c:	2000      	movs	r0, #0
 c004f9e:	4770      	bx	lr
 c004fa0:	50030400 	.word	0x50030400

0c004fa4 <HAL_ICACHE_Monitor_Stop>:
HAL_StatusTypeDef HAL_ICACHE_Monitor_Stop(uint32_t MonitorType)
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  CLEAR_BIT(ICACHE->CR, MonitorType);
 c004fa4:	4a03      	ldr	r2, [pc, #12]	@ (c004fb4 <HAL_ICACHE_Monitor_Stop+0x10>)
 c004fa6:	6813      	ldr	r3, [r2, #0]
 c004fa8:	ea23 0300 	bic.w	r3, r3, r0
 c004fac:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 c004fae:	2000      	movs	r0, #0
 c004fb0:	4770      	bx	lr
 c004fb2:	bf00      	nop
 c004fb4:	50030400 	.word	0x50030400

0c004fb8 <HAL_ICACHE_Monitor_Reset>:
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  /* Force/Release reset */
  SET_BIT(ICACHE->CR, (MonitorType << 2U));
 c004fb8:	4b05      	ldr	r3, [pc, #20]	@ (c004fd0 <HAL_ICACHE_Monitor_Reset+0x18>)
 c004fba:	681a      	ldr	r2, [r3, #0]
 c004fbc:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 c004fc0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(ICACHE->CR, (MonitorType << 2U));
 c004fc2:	681a      	ldr	r2, [r3, #0]
 c004fc4:	ea22 0280 	bic.w	r2, r2, r0, lsl #2
 c004fc8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
}
 c004fca:	2000      	movs	r0, #0
 c004fcc:	4770      	bx	lr
 c004fce:	bf00      	nop
 c004fd0:	50030400 	.word	0x50030400

0c004fd4 <HAL_ICACHE_Monitor_GetHitValue>:
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Hit monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetHitValue(void)
{
  return (ICACHE->HMONR);
 c004fd4:	4b01      	ldr	r3, [pc, #4]	@ (c004fdc <HAL_ICACHE_Monitor_GetHitValue+0x8>)
 c004fd6:	6918      	ldr	r0, [r3, #16]
}
 c004fd8:	4770      	bx	lr
 c004fda:	bf00      	nop
 c004fdc:	50030400 	.word	0x50030400

0c004fe0 <HAL_ICACHE_Monitor_GetMissValue>:
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Miss monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetMissValue(void)
{
  return (ICACHE->MMONR);
 c004fe0:	4b01      	ldr	r3, [pc, #4]	@ (c004fe8 <HAL_ICACHE_Monitor_GetMissValue+0x8>)
 c004fe2:	6958      	ldr	r0, [r3, #20]
}
 c004fe4:	4770      	bx	lr
 c004fe6:	bf00      	nop
 c004fe8:	50030400 	.word	0x50030400

0c004fec <HAL_ICACHE_InvalidateCompleteCallback>:
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 c004fec:	4770      	bx	lr

0c004fee <HAL_ICACHE_ErrorCallback>:

/**
  * @brief  Error callback.
  */
__weak void HAL_ICACHE_ErrorCallback(void)
 c004fee:	4770      	bx	lr

0c004ff0 <HAL_ICACHE_IRQHandler>:
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c004ff0:	4b0d      	ldr	r3, [pc, #52]	@ (c005028 <HAL_ICACHE_IRQHandler+0x38>)
{
 c004ff2:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c004ff4:	685c      	ldr	r4, [r3, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
 c004ff6:	689a      	ldr	r2, [r3, #8]
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
 c004ff8:	4014      	ands	r4, r2
 c004ffa:	0762      	lsls	r2, r4, #29
 c004ffc:	d507      	bpl.n	c00500e <HAL_ICACHE_IRQHandler+0x1e>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
 c004ffe:	689a      	ldr	r2, [r3, #8]
 c005000:	f022 0204 	bic.w	r2, r2, #4
 c005004:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
 c005006:	2204      	movs	r2, #4
 c005008:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_ErrorCallback();
 c00500a:	f7ff fff0 	bl	c004fee <HAL_ICACHE_ErrorCallback>
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
 c00500e:	07a3      	lsls	r3, r4, #30
 c005010:	d508      	bpl.n	c005024 <HAL_ICACHE_IRQHandler+0x34>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 c005012:	4b05      	ldr	r3, [pc, #20]	@ (c005028 <HAL_ICACHE_IRQHandler+0x38>)
 c005014:	689a      	ldr	r2, [r3, #8]
 c005016:	f022 0202 	bic.w	r2, r2, #2
 c00501a:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c00501c:	2202      	movs	r2, #2
 c00501e:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_InvalidateCompleteCallback();
 c005020:	f7ff ffe4 	bl	c004fec <HAL_ICACHE_InvalidateCompleteCallback>
}
 c005024:	bd10      	pop	{r4, pc}
 c005026:	bf00      	nop
 c005028:	50030400 	.word	0x50030400

0c00502c <HAL_ICACHE_EnableRemapRegion>:
  assert_param(IS_ICACHE_REGION_SIZE(pRegionConfig->Size));
  assert_param(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig->TrafficRoute));
  assert_param(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig->OutputBurstType));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c00502c:	4b11      	ldr	r3, [pc, #68]	@ (c005074 <HAL_ICACHE_EnableRemapRegion+0x48>)
{
 c00502e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c005030:	681b      	ldr	r3, [r3, #0]
{
 c005032:	4604      	mov	r4, r0
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c005034:	07db      	lsls	r3, r3, #31
 c005036:	d41b      	bmi.n	c005070 <HAL_ICACHE_EnableRemapRegion+0x44>
    status = HAL_ERROR;
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
 c005038:	4d0f      	ldr	r5, [pc, #60]	@ (c005078 <HAL_ICACHE_EnableRemapRegion+0x4c>)

    /* Check region is not already enabled */
    if ((*p_reg & ICACHE_CRRx_REN) != 0U)
 c00503a:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 c00503e:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 c005042:	d115      	bne.n	c005070 <HAL_ICACHE_EnableRemapRegion+0x44>
      /* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */
      /* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */
      /* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */
      /* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
               (0xFFU & ~(pRegionConfig->Size - 1U));
 c005044:	688f      	ldr	r7, [r1, #8]
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 c005046:	680a      	ldr	r2, [r1, #0]
               (0xFFU & ~(pRegionConfig->Size - 1U));
 c005048:	427b      	negs	r3, r7
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 c00504a:	ea03 5252 	and.w	r2, r3, r2, lsr #21
 c00504e:	b2d6      	uxtb	r6, r2
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 c005050:	684a      	ldr	r2, [r1, #4]
                ((uint32_t)(0x7FFU & ~(pRegionConfig->Size - 1U)) << ICACHE_CRRx_REMAPADDR_Pos));
 c005052:	041b      	lsls	r3, r3, #16
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 c005054:	ea03 1352 	and.w	r3, r3, r2, lsr #5
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
 c005058:	e9d1 2103 	ldrd	r2, r1, [r1, #12]
 c00505c:	430a      	orrs	r2, r1
 c00505e:	4313      	orrs	r3, r2
 c005060:	ea43 2347 	orr.w	r3, r3, r7, lsl #9
 c005064:	4333      	orrs	r3, r6
               pRegionConfig->OutputBurstType;
      *p_reg = (value | ICACHE_CRRx_REN);
 c005066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 c00506a:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
    }
  }

  return status;
}
 c00506e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
 c005070:	2001      	movs	r0, #1
 c005072:	e7fc      	b.n	c00506e <HAL_ICACHE_EnableRemapRegion+0x42>
 c005074:	50030400 	.word	0x50030400
 c005078:	50030420 	.word	0x50030420

0c00507c <HAL_ICACHE_DisableRemapRegion>:
  * @param  Region   Region number
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_DisableRemapRegion(uint32_t Region)
{
 c00507c:	4602      	mov	r2, r0

  /* Check the parameters */
  assert_param(IS_ICACHE_REGION_NUMBER(Region));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c00507e:	4b07      	ldr	r3, [pc, #28]	@ (c00509c <HAL_ICACHE_DisableRemapRegion+0x20>)
 c005080:	6818      	ldr	r0, [r3, #0]
 c005082:	f010 0001 	ands.w	r0, r0, #1
    status = HAL_ERROR;
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
 c005086:	bf09      	itett	eq
 c005088:	4905      	ldreq	r1, [pc, #20]	@ (c0050a0 <HAL_ICACHE_DisableRemapRegion+0x24>)
    status = HAL_ERROR;
 c00508a:	2001      	movne	r0, #1

    *p_reg &= ~ICACHE_CRRx_REN;
 c00508c:	f851 3022 	ldreq.w	r3, [r1, r2, lsl #2]
 c005090:	f423 4300 	biceq.w	r3, r3, #32768	@ 0x8000
 c005094:	bf08      	it	eq
 c005096:	f841 3022 	streq.w	r3, [r1, r2, lsl #2]
  }

  return status;
}
 c00509a:	4770      	bx	lr
 c00509c:	50030400 	.word	0x50030400
 c0050a0:	50030420 	.word	0x50030420

0c0050a4 <HAL_PWR_DeInit>:
  * @brief Deinitialize the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 c0050a4:	4b04      	ldr	r3, [pc, #16]	@ (c0050b8 <HAL_PWR_DeInit+0x14>)
 c0050a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0050a8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c0050ac:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_PWR_RELEASE_RESET();
 c0050ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0050b0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 c0050b4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 c0050b6:	4770      	bx	lr
 c0050b8:	50021000 	.word	0x50021000

0c0050bc <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0050bc:	4a02      	ldr	r2, [pc, #8]	@ (c0050c8 <HAL_PWR_EnableBkUpAccess+0xc>)
 c0050be:	6813      	ldr	r3, [r2, #0]
 c0050c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0050c4:	6013      	str	r3, [r2, #0]
}
 c0050c6:	4770      	bx	lr
 c0050c8:	50007000 	.word	0x50007000

0c0050cc <HAL_PWR_DisableBkUpAccess>:
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 c0050cc:	4a02      	ldr	r2, [pc, #8]	@ (c0050d8 <HAL_PWR_DisableBkUpAccess+0xc>)
 c0050ce:	6813      	ldr	r3, [r2, #0]
 c0050d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c0050d4:	6013      	str	r3, [r2, #0]
}
 c0050d6:	4770      	bx	lr
 c0050d8:	50007000 	.word	0x50007000

0c0050dc <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 c0050dc:	4a1f      	ldr	r2, [pc, #124]	@ (c00515c <HAL_PWR_ConfigPVD+0x80>)
 c0050de:	6801      	ldr	r1, [r0, #0]
 c0050e0:	6853      	ldr	r3, [r2, #4]
 c0050e2:	f023 030e 	bic.w	r3, r3, #14
 c0050e6:	430b      	orrs	r3, r1
 c0050e8:	6053      	str	r3, [r2, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 c0050ea:	4b1d      	ldr	r3, [pc, #116]	@ (c005160 <HAL_PWR_ConfigPVD+0x84>)
 c0050ec:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 c0050f0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0050f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 c0050f8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 c0050fc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c005100:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 c005104:	685a      	ldr	r2, [r3, #4]
 c005106:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c00510a:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 c00510c:	681a      	ldr	r2, [r3, #0]
 c00510e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c005112:	601a      	str	r2, [r3, #0]

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 c005114:	6842      	ldr	r2, [r0, #4]
 c005116:	03d1      	lsls	r1, r2, #15
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 c005118:	bf42      	ittt	mi
 c00511a:	f8d3 1080 	ldrmi.w	r1, [r3, #128]	@ 0x80
 c00511e:	f441 3180 	orrmi.w	r1, r1, #65536	@ 0x10000
 c005122:	f8c3 1080 	strmi.w	r1, [r3, #128]	@ 0x80
  }

  /* Configure event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 c005126:	0390      	lsls	r0, r2, #14
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 c005128:	bf48      	it	mi
 c00512a:	f8d3 1084 	ldrmi.w	r1, [r3, #132]	@ 0x84
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
  }

  return HAL_OK;
}
 c00512e:	f04f 0000 	mov.w	r0, #0
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 c005132:	bf44      	itt	mi
 c005134:	f441 3180 	orrmi.w	r1, r1, #65536	@ 0x10000
 c005138:	f8c3 1084 	strmi.w	r1, [r3, #132]	@ 0x84
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 c00513c:	07d1      	lsls	r1, r2, #31
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 c00513e:	bf41      	itttt	mi
 c005140:	4907      	ldrmi	r1, [pc, #28]	@ (c005160 <HAL_PWR_ConfigPVD+0x84>)
 c005142:	680b      	ldrmi	r3, [r1, #0]
 c005144:	f443 3380 	orrmi.w	r3, r3, #65536	@ 0x10000
 c005148:	600b      	strmi	r3, [r1, #0]
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 c00514a:	0793      	lsls	r3, r2, #30
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 c00514c:	bf41      	itttt	mi
 c00514e:	4a04      	ldrmi	r2, [pc, #16]	@ (c005160 <HAL_PWR_ConfigPVD+0x84>)
 c005150:	6853      	ldrmi	r3, [r2, #4]
 c005152:	f443 3380 	orrmi.w	r3, r3, #65536	@ 0x10000
 c005156:	6053      	strmi	r3, [r2, #4]
}
 c005158:	4770      	bx	lr
 c00515a:	bf00      	nop
 c00515c:	50007000 	.word	0x50007000
 c005160:	5002f400 	.word	0x5002f400

0c005164 <HAL_PWR_EnablePVD>:
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 c005164:	4a02      	ldr	r2, [pc, #8]	@ (c005170 <HAL_PWR_EnablePVD+0xc>)
 c005166:	6853      	ldr	r3, [r2, #4]
 c005168:	f043 0301 	orr.w	r3, r3, #1
 c00516c:	6053      	str	r3, [r2, #4]
}
 c00516e:	4770      	bx	lr
 c005170:	50007000 	.word	0x50007000

0c005174 <HAL_PWR_DisablePVD>:
  * @brief Disable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 c005174:	4a02      	ldr	r2, [pc, #8]	@ (c005180 <HAL_PWR_DisablePVD+0xc>)
 c005176:	6853      	ldr	r3, [r2, #4]
 c005178:	f023 0301 	bic.w	r3, r3, #1
 c00517c:	6053      	str	r3, [r2, #4]
}
 c00517e:	4770      	bx	lr
 c005180:	50007000 	.word	0x50007000

0c005184 <HAL_PWR_EnableWakeUpPin>:
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 c005184:	4a06      	ldr	r2, [pc, #24]	@ (c0051a0 <HAL_PWR_EnableWakeUpPin+0x1c>)
 c005186:	f000 011f 	and.w	r1, r0, #31
 c00518a:	68d3      	ldr	r3, [r2, #12]
 c00518c:	ea23 0301 	bic.w	r3, r3, r1
 c005190:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 c005194:	60d0      	str	r0, [r2, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 c005196:	6893      	ldr	r3, [r2, #8]
 c005198:	4319      	orrs	r1, r3
 c00519a:	6091      	str	r1, [r2, #8]


}
 c00519c:	4770      	bx	lr
 c00519e:	bf00      	nop
 c0051a0:	50007000 	.word	0x50007000

0c0051a4 <HAL_PWR_DisableWakeUpPin>:
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 c0051a4:	4a03      	ldr	r2, [pc, #12]	@ (c0051b4 <HAL_PWR_DisableWakeUpPin+0x10>)
 c0051a6:	f000 001f 	and.w	r0, r0, #31
 c0051aa:	6893      	ldr	r3, [r2, #8]
 c0051ac:	ea23 0300 	bic.w	r3, r3, r0
 c0051b0:	6093      	str	r3, [r2, #8]
}
 c0051b2:	4770      	bx	lr
 c0051b4:	50007000 	.word	0x50007000

0c0051b8 <HAL_PWR_EnterSLEEPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 c0051b8:	4b0d      	ldr	r3, [pc, #52]	@ (c0051f0 <HAL_PWR_EnterSLEEPMode+0x38>)
{
 c0051ba:	b510      	push	{r4, lr}
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0051bc:	695b      	ldr	r3, [r3, #20]
{
 c0051be:	460c      	mov	r4, r1
  if (Regulator == PWR_MAINREGULATOR_ON)
 c0051c0:	b928      	cbnz	r0, c0051ce <HAL_PWR_EnterSLEEPMode+0x16>
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0051c2:	059a      	lsls	r2, r3, #22
 c0051c4:	d507      	bpl.n	c0051d6 <HAL_PWR_EnterSLEEPMode+0x1e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 c0051c6:	f000 fb5f 	bl	c005888 <HAL_PWREx_DisableLowPowerRunMode>
 c0051ca:	b120      	cbz	r0, c0051d6 <HAL_PWR_EnterSLEEPMode+0x1e>
    __SEV();
    __WFE();
    __WFE();
  }

}
 c0051cc:	bd10      	pop	{r4, pc}
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 c0051ce:	059b      	lsls	r3, r3, #22
 c0051d0:	d401      	bmi.n	c0051d6 <HAL_PWR_EnterSLEEPMode+0x1e>
      HAL_PWREx_EnableLowPowerRunMode();
 c0051d2:	f000 fb51 	bl	c005878 <HAL_PWREx_EnableLowPowerRunMode>
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0051d6:	4a07      	ldr	r2, [pc, #28]	@ (c0051f4 <HAL_PWR_EnterSLEEPMode+0x3c>)
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 c0051d8:	2c01      	cmp	r4, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0051da:	6913      	ldr	r3, [r2, #16]
 c0051dc:	f023 0304 	bic.w	r3, r3, #4
 c0051e0:	6113      	str	r3, [r2, #16]
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 c0051e2:	d101      	bne.n	c0051e8 <HAL_PWR_EnterSLEEPMode+0x30>
    __WFI();
 c0051e4:	bf30      	wfi
 c0051e6:	e7f1      	b.n	c0051cc <HAL_PWR_EnterSLEEPMode+0x14>
    __SEV();
 c0051e8:	bf40      	sev
    __WFE();
 c0051ea:	bf20      	wfe
    __WFE();
 c0051ec:	bf20      	wfe
 c0051ee:	e7ed      	b.n	c0051cc <HAL_PWR_EnterSLEEPMode+0x14>
 c0051f0:	50007000 	.word	0x50007000
 c0051f4:	e000ed00 	.word	0xe000ed00

0c0051f8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 c0051f8:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if (Regulator == PWR_LOWPOWERREGULATOR_ON)
 c0051fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
{
 c0051fe:	4608      	mov	r0, r1
  if (Regulator == PWR_LOWPOWERREGULATOR_ON)
 c005200:	d101      	bne.n	c005206 <HAL_PWR_EnterSTOPMode+0xe>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 c005202:	f000 bb7f 	b.w	c005904 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 c005206:	f000 bb63 	b.w	c0058d0 <HAL_PWREx_EnterSTOP0Mode>

0c00520a <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 c00520a:	4a07      	ldr	r2, [pc, #28]	@ (c005228 <HAL_PWR_EnterSTANDBYMode+0x1e>)
 c00520c:	6813      	ldr	r3, [r2, #0]
 c00520e:	f023 0307 	bic.w	r3, r3, #7
 c005212:	f043 0303 	orr.w	r3, r3, #3
 c005216:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005218:	4a04      	ldr	r2, [pc, #16]	@ (c00522c <HAL_PWR_EnterSTANDBYMode+0x22>)
 c00521a:	6913      	ldr	r3, [r2, #16]
 c00521c:	f043 0304 	orr.w	r3, r3, #4
 c005220:	6113      	str	r3, [r2, #16]

  /* Request Wait For Interrupt */
  __WFI();
 c005222:	bf30      	wfi
}
 c005224:	4770      	bx	lr
 c005226:	bf00      	nop
 c005228:	50007000 	.word	0x50007000
 c00522c:	e000ed00 	.word	0xe000ed00

0c005230 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 c005230:	4a02      	ldr	r2, [pc, #8]	@ (c00523c <HAL_PWR_EnableSleepOnExit+0xc>)
 c005232:	6913      	ldr	r3, [r2, #16]
 c005234:	f043 0302 	orr.w	r3, r3, #2
 c005238:	6113      	str	r3, [r2, #16]
}
 c00523a:	4770      	bx	lr
 c00523c:	e000ed00 	.word	0xe000ed00

0c005240 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 c005240:	4a02      	ldr	r2, [pc, #8]	@ (c00524c <HAL_PWR_DisableSleepOnExit+0xc>)
 c005242:	6913      	ldr	r3, [r2, #16]
 c005244:	f023 0302 	bic.w	r3, r3, #2
 c005248:	6113      	str	r3, [r2, #16]
}
 c00524a:	4770      	bx	lr
 c00524c:	e000ed00 	.word	0xe000ed00

0c005250 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 c005250:	4a02      	ldr	r2, [pc, #8]	@ (c00525c <HAL_PWR_EnableSEVOnPend+0xc>)
 c005252:	6913      	ldr	r3, [r2, #16]
 c005254:	f043 0310 	orr.w	r3, r3, #16
 c005258:	6113      	str	r3, [r2, #16]
}
 c00525a:	4770      	bx	lr
 c00525c:	e000ed00 	.word	0xe000ed00

0c005260 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 c005260:	4a02      	ldr	r2, [pc, #8]	@ (c00526c <HAL_PWR_DisableSEVOnPend+0xc>)
 c005262:	6913      	ldr	r3, [r2, #16]
 c005264:	f023 0310 	bic.w	r3, r3, #16
 c005268:	6113      	str	r3, [r2, #16]
}
 c00526a:	4770      	bx	lr
 c00526c:	e000ed00 	.word	0xe000ed00

0c005270 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 c005270:	4770      	bx	lr

0c005272 <HAL_PWR_ConfigAttributes>:
{
  /* Check the parameters */
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c005272:	f240 2302 	movw	r3, #514	@ 0x202
 c005276:	438b      	bics	r3, r1
 c005278:	d10f      	bne.n	c00529a <HAL_PWR_ConfigAttributes+0x28>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c00527a:	4a0f      	ldr	r2, [pc, #60]	@ (c0052b8 <HAL_PWR_ConfigAttributes+0x46>)
 c00527c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c005280:	f043 0301 	orr.w	r3, r3, #1
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
  {
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c005284:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c005288:	f240 1301 	movw	r3, #257	@ 0x101
 c00528c:	438b      	bics	r3, r1
 c00528e:	d10c      	bne.n	c0052aa <HAL_PWR_ConfigAttributes+0x38>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
 c005290:	4a09      	ldr	r2, [pc, #36]	@ (c0052b8 <HAL_PWR_ConfigAttributes+0x46>)
 c005292:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c005294:	4303      	orrs	r3, r0
  }
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
  {
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c005296:	6793      	str	r3, [r2, #120]	@ 0x78

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);

#endif /* __ARM_FEATURE_CMSE */
}
 c005298:	4770      	bx	lr
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c00529a:	058a      	lsls	r2, r1, #22
 c00529c:	d5f4      	bpl.n	c005288 <HAL_PWR_ConfigAttributes+0x16>
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c00529e:	4a06      	ldr	r2, [pc, #24]	@ (c0052b8 <HAL_PWR_ConfigAttributes+0x46>)
 c0052a0:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c0052a4:	f023 0301 	bic.w	r3, r3, #1
 c0052a8:	e7ec      	b.n	c005284 <HAL_PWR_ConfigAttributes+0x12>
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c0052aa:	05cb      	lsls	r3, r1, #23
 c0052ac:	d5f4      	bpl.n	c005298 <HAL_PWR_ConfigAttributes+0x26>
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c0052ae:	4a02      	ldr	r2, [pc, #8]	@ (c0052b8 <HAL_PWR_ConfigAttributes+0x46>)
 c0052b0:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c0052b2:	ea23 0300 	bic.w	r3, r3, r0
 c0052b6:	e7ee      	b.n	c005296 <HAL_PWR_ConfigAttributes+0x24>
 c0052b8:	50007000 	.word	0x50007000

0c0052bc <HAL_PWR_GetConfigAttributes>:
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
  uint32_t attributes;

  /* Check null pointer */
  if (pAttributes == NULL)
 c0052bc:	b199      	cbz	r1, c0052e6 <HAL_PWR_GetConfigAttributes+0x2a>
  {
    return HAL_ERROR;
  }

  /* Get privilege or non-privilege attribute */
  if (READ_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV) != 0x00U)
 c0052be:	4a0b      	ldr	r2, [pc, #44]	@ (c0052ec <HAL_PWR_GetConfigAttributes+0x30>)
 c0052c0:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80

  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));

  /* Get the secure or non-secure attribute state */
  if ((PWR_S->SECCFGR & Item) == Item)
 c0052c4:	6f92      	ldr	r2, [r2, #120]	@ 0x78
    attributes = PWR_PRIV;
 c0052c6:	f013 0f01 	tst.w	r3, #1
 c0052ca:	f240 2302 	movw	r3, #514	@ 0x202
 c0052ce:	bf08      	it	eq
 c0052d0:	f44f 7300 	moveq.w	r3, #512	@ 0x200
  if ((PWR_S->SECCFGR & Item) == Item)
 c0052d4:	4390      	bics	r0, r2
  {
    attributes |= PWR_SEC;
 c0052d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0052da:	bf08      	it	eq
 c0052dc:	f043 0301 	orreq.w	r3, r3, #1
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;

  return HAL_OK;
 c0052e0:	2000      	movs	r0, #0
  *pAttributes = attributes;
 c0052e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c0052e4:	4770      	bx	lr
    return HAL_ERROR;
 c0052e6:	2001      	movs	r0, #1
}
 c0052e8:	4770      	bx	lr
 c0052ea:	bf00      	nop
 c0052ec:	50007000 	.word	0x50007000

0c0052f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 c0052f0:	4b02      	ldr	r3, [pc, #8]	@ (c0052fc <HAL_PWREx_GetVoltageRange+0xc>)
 c0052f2:	6818      	ldr	r0, [r3, #0]
}
 c0052f4:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 c0052f8:	4770      	bx	lr
 c0052fa:	bf00      	nop
 c0052fc:	50007000 	.word	0x50007000

0c005300 <HAL_PWREx_EnableBatteryCharging>:
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
{
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));

  /* Specify resistor selection */
  MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 c005300:	4a05      	ldr	r2, [pc, #20]	@ (c005318 <HAL_PWREx_EnableBatteryCharging+0x18>)
 c005302:	68d3      	ldr	r3, [r2, #12]
 c005304:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c005308:	4303      	orrs	r3, r0
 c00530a:	60d3      	str	r3, [r2, #12]

  /* Enable battery charging */
  SET_BIT(PWR->CR4, PWR_CR4_VBE);
 c00530c:	68d3      	ldr	r3, [r2, #12]
 c00530e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c005312:	60d3      	str	r3, [r2, #12]
}
 c005314:	4770      	bx	lr
 c005316:	bf00      	nop
 c005318:	50007000 	.word	0x50007000

0c00531c <HAL_PWREx_DisableBatteryCharging>:
  * @brief Disable battery charging.
  * @retval None
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 c00531c:	4a02      	ldr	r2, [pc, #8]	@ (c005328 <HAL_PWREx_DisableBatteryCharging+0xc>)
 c00531e:	68d3      	ldr	r3, [r2, #12]
 c005320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c005324:	60d3      	str	r3, [r2, #12]
}
 c005326:	4770      	bx	lr
 c005328:	50007000 	.word	0x50007000

0c00532c <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 c00532c:	4a02      	ldr	r2, [pc, #8]	@ (c005338 <HAL_PWREx_EnableVddUSB+0xc>)
 c00532e:	6853      	ldr	r3, [r2, #4]
 c005330:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 c005334:	6053      	str	r3, [r2, #4]
}
 c005336:	4770      	bx	lr
 c005338:	50007000 	.word	0x50007000

0c00533c <HAL_PWREx_DisableVddUSB>:
  * @brief Disable VDDUSB supply.
  * @retval None
  */
void HAL_PWREx_DisableVddUSB(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 c00533c:	4a02      	ldr	r2, [pc, #8]	@ (c005348 <HAL_PWREx_DisableVddUSB+0xc>)
 c00533e:	6853      	ldr	r3, [r2, #4]
 c005340:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 c005344:	6053      	str	r3, [r2, #4]
}
 c005346:	4770      	bx	lr
 c005348:	50007000 	.word	0x50007000

0c00534c <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c00534c:	4a02      	ldr	r2, [pc, #8]	@ (c005358 <HAL_PWREx_EnableVddIO2+0xc>)
 c00534e:	6853      	ldr	r3, [r2, #4]
 c005350:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c005354:	6053      	str	r3, [r2, #4]
}
 c005356:	4770      	bx	lr
 c005358:	50007000 	.word	0x50007000

0c00535c <HAL_PWREx_DisableVddIO2>:
  * @brief Disable VDDIO2 supply.
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 c00535c:	4a02      	ldr	r2, [pc, #8]	@ (c005368 <HAL_PWREx_DisableVddIO2+0xc>)
 c00535e:	6853      	ldr	r3, [r2, #4]
 c005360:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c005364:	6053      	str	r3, [r2, #4]
}
 c005366:	4770      	bx	lr
 c005368:	50007000 	.word	0x50007000

0c00536c <HAL_PWREx_EnableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c00536c:	2807      	cmp	r0, #7
 c00536e:	d856      	bhi.n	c00541e <HAL_PWREx_EnableGPIOPullUp+0xb2>
 c005370:	e8df f000 	tbb	[pc, r0]
 c005374:	261d1204 	.word	0x261d1204
 c005378:	4a41382f 	.word	0x4a41382f
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c00537c:	4b29      	ldr	r3, [pc, #164]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c00537e:	f421 4280 	bic.w	r2, r1, #16384	@ 0x4000
 c005382:	6a18      	ldr	r0, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c005384:	f421 4120 	bic.w	r1, r1, #40960	@ 0xa000
      SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c005388:	4302      	orrs	r2, r0
 c00538a:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c00538c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c00538e:	ea22 0101 	bic.w	r1, r2, r1
 c005392:	6259      	str	r1, [r3, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c005394:	2000      	movs	r0, #0
 c005396:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      SET_BIT(PWR->PUCRB, GPIONumber);
 c005398:	4b22      	ldr	r3, [pc, #136]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c00539a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c00539c:	430a      	orrs	r2, r1
 c00539e:	629a      	str	r2, [r3, #40]	@ 0x28
      CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c0053a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0053a2:	f021 0110 	bic.w	r1, r1, #16
 c0053a6:	ea22 0101 	bic.w	r1, r2, r1
 c0053aa:	62d9      	str	r1, [r3, #44]	@ 0x2c
      break;
 c0053ac:	e7f2      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_C:
      SET_BIT(PWR->PUCRC, GPIONumber);
 c0053ae:	4b1d      	ldr	r3, [pc, #116]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c0053b2:	430a      	orrs	r2, r1
 c0053b4:	631a      	str	r2, [r3, #48]	@ 0x30
      CLEAR_BIT(PWR->PDCRC, GPIONumber);
 c0053b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c0053b8:	ea22 0201 	bic.w	r2, r2, r1
 c0053bc:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 c0053be:	e7e9      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_D:
      SET_BIT(PWR->PUCRD, GPIONumber);
 c0053c0:	4b18      	ldr	r3, [pc, #96]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0053c4:	430a      	orrs	r2, r1
 c0053c6:	639a      	str	r2, [r3, #56]	@ 0x38
      CLEAR_BIT(PWR->PDCRD, GPIONumber);
 c0053c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c0053ca:	ea22 0201 	bic.w	r2, r2, r1
 c0053ce:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 c0053d0:	e7e0      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_E:
      SET_BIT(PWR->PUCRE, GPIONumber);
 c0053d2:	4b14      	ldr	r3, [pc, #80]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 c0053d6:	430a      	orrs	r2, r1
 c0053d8:	641a      	str	r2, [r3, #64]	@ 0x40
      CLEAR_BIT(PWR->PDCRE, GPIONumber);
 c0053da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c0053dc:	ea22 0201 	bic.w	r2, r2, r1
 c0053e0:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 c0053e2:	e7d7      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_F:
      SET_BIT(PWR->PUCRF, GPIONumber);
 c0053e4:	4b0f      	ldr	r3, [pc, #60]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c0053e8:	430a      	orrs	r2, r1
 c0053ea:	649a      	str	r2, [r3, #72]	@ 0x48
      CLEAR_BIT(PWR->PDCRF, GPIONumber);
 c0053ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c0053ee:	ea22 0201 	bic.w	r2, r2, r1
 c0053f2:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 c0053f4:	e7ce      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_G:
      SET_BIT(PWR->PUCRG, GPIONumber);
 c0053f6:	4b0b      	ldr	r3, [pc, #44]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c0053fa:	430a      	orrs	r2, r1
 c0053fc:	651a      	str	r2, [r3, #80]	@ 0x50
      CLEAR_BIT(PWR->PDCRG, GPIONumber);
 c0053fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 c005400:	ea22 0201 	bic.w	r2, r2, r1
 c005404:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 c005406:	e7c5      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_H:
      SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005408:	4b06      	ldr	r3, [pc, #24]	@ (c005424 <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c00540a:	f001 010b 	and.w	r1, r1, #11
 c00540e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c005410:	430a      	orrs	r2, r1
 c005412:	659a      	str	r2, [r3, #88]	@ 0x58
      CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005414:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c005416:	ea22 0201 	bic.w	r2, r2, r1
 c00541a:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 c00541c:	e7ba      	b.n	c005394 <HAL_PWREx_EnableGPIOPullUp+0x28>
  switch (GPIO)
 c00541e:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c005420:	4770      	bx	lr
 c005422:	bf00      	nop
 c005424:	50007000 	.word	0x50007000

0c005428 <HAL_PWREx_DisableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c005428:	2807      	cmp	r0, #7
 c00542a:	d83a      	bhi.n	c0054a2 <HAL_PWREx_DisableGPIOPullUp+0x7a>
 c00542c:	e8df f000 	tbb	[pc, r0]
 c005430:	19130d04 	.word	0x19130d04
 c005434:	312b251f 	.word	0x312b251f
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c005438:	4a1b      	ldr	r2, [pc, #108]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c00543a:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 c00543e:	6a13      	ldr	r3, [r2, #32]
 c005440:	ea23 0101 	bic.w	r1, r3, r1
 c005444:	6211      	str	r1, [r2, #32]
  HAL_StatusTypeDef status = HAL_OK;
 c005446:	2000      	movs	r0, #0
 c005448:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
 c00544a:	4a17      	ldr	r2, [pc, #92]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c00544c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c00544e:	ea23 0301 	bic.w	r3, r3, r1
 c005452:	6293      	str	r3, [r2, #40]	@ 0x28
      break;
 c005454:	e7f7      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_C:
      CLEAR_BIT(PWR->PUCRC, GPIONumber);
 c005456:	4a14      	ldr	r2, [pc, #80]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005458:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 c00545a:	ea23 0301 	bic.w	r3, r3, r1
 c00545e:	6313      	str	r3, [r2, #48]	@ 0x30
      break;
 c005460:	e7f1      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_D:
      CLEAR_BIT(PWR->PUCRD, GPIONumber);
 c005462:	4a11      	ldr	r2, [pc, #68]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005464:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 c005466:	ea23 0301 	bic.w	r3, r3, r1
 c00546a:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 c00546c:	e7eb      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_E:
      CLEAR_BIT(PWR->PUCRE, GPIONumber);
 c00546e:	4a0e      	ldr	r2, [pc, #56]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005470:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c005472:	ea23 0301 	bic.w	r3, r3, r1
 c005476:	6413      	str	r3, [r2, #64]	@ 0x40
      break;
 c005478:	e7e5      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_F:
      CLEAR_BIT(PWR->PUCRF, GPIONumber);
 c00547a:	4a0b      	ldr	r2, [pc, #44]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c00547c:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 c00547e:	ea23 0301 	bic.w	r3, r3, r1
 c005482:	6493      	str	r3, [r2, #72]	@ 0x48
      break;
 c005484:	e7df      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_G:
      CLEAR_BIT(PWR->PUCRG, GPIONumber);
 c005486:	4a08      	ldr	r2, [pc, #32]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005488:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 c00548a:	ea23 0301 	bic.w	r3, r3, r1
 c00548e:	6513      	str	r3, [r2, #80]	@ 0x50
      break;
 c005490:	e7d9      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_H:
      CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005492:	4a05      	ldr	r2, [pc, #20]	@ (c0054a8 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005494:	f001 010b 	and.w	r1, r1, #11
 c005498:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c00549a:	ea23 0301 	bic.w	r3, r3, r1
 c00549e:	6593      	str	r3, [r2, #88]	@ 0x58
      break;
 c0054a0:	e7d1      	b.n	c005446 <HAL_PWREx_DisableGPIOPullUp+0x1e>
  switch (GPIO)
 c0054a2:	2001      	movs	r0, #1
       status = HAL_ERROR;
       break;
  }

  return status;
}
 c0054a4:	4770      	bx	lr
 c0054a6:	bf00      	nop
 c0054a8:	50007000 	.word	0x50007000

0c0054ac <HAL_PWREx_EnableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c0054ac:	2807      	cmp	r0, #7
 c0054ae:	d856      	bhi.n	c00555e <HAL_PWREx_EnableGPIOPullDown+0xb2>
 c0054b0:	e8df f000 	tbb	[pc, r0]
 c0054b4:	261d1204 	.word	0x261d1204
 c0054b8:	4a41382f 	.word	0x4a41382f
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0054bc:	4b29      	ldr	r3, [pc, #164]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c0054be:	f421 4220 	bic.w	r2, r1, #40960	@ 0xa000
 c0054c2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0054c4:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
      SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0054c8:	4302      	orrs	r2, r0
 c0054ca:	625a      	str	r2, [r3, #36]	@ 0x24
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0054cc:	6a1a      	ldr	r2, [r3, #32]
 c0054ce:	ea22 0101 	bic.w	r1, r2, r1
 c0054d2:	6219      	str	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 c0054d4:	2000      	movs	r0, #0
 c0054d6:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c0054d8:	4b22      	ldr	r3, [pc, #136]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c0054da:	f021 0210 	bic.w	r2, r1, #16
 c0054de:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 c0054e0:	4302      	orrs	r2, r0
 c0054e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
 c0054e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0054e6:	ea22 0201 	bic.w	r2, r2, r1
 c0054ea:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 c0054ec:	e7f2      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_C:
      SET_BIT(PWR->PDCRC, GPIONumber);
 c0054ee:	4b1d      	ldr	r3, [pc, #116]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c0054f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c0054f2:	430a      	orrs	r2, r1
 c0054f4:	635a      	str	r2, [r3, #52]	@ 0x34
      CLEAR_BIT(PWR->PUCRC, GPIONumber);
 c0054f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c0054f8:	ea22 0201 	bic.w	r2, r2, r1
 c0054fc:	631a      	str	r2, [r3, #48]	@ 0x30
      break;
 c0054fe:	e7e9      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_D:
      SET_BIT(PWR->PDCRD, GPIONumber);
 c005500:	4b18      	ldr	r3, [pc, #96]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c005504:	430a      	orrs	r2, r1
 c005506:	63da      	str	r2, [r3, #60]	@ 0x3c
      CLEAR_BIT(PWR->PUCRD, GPIONumber);
 c005508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c00550a:	ea22 0201 	bic.w	r2, r2, r1
 c00550e:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 c005510:	e7e0      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_E:
      SET_BIT(PWR->PDCRE, GPIONumber);
 c005512:	4b14      	ldr	r3, [pc, #80]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c005516:	430a      	orrs	r2, r1
 c005518:	645a      	str	r2, [r3, #68]	@ 0x44
      CLEAR_BIT(PWR->PUCRE, GPIONumber);
 c00551a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 c00551c:	ea22 0201 	bic.w	r2, r2, r1
 c005520:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 c005522:	e7d7      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_F:
      SET_BIT(PWR->PDCRF, GPIONumber);
 c005524:	4b0f      	ldr	r3, [pc, #60]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005526:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c005528:	430a      	orrs	r2, r1
 c00552a:	64da      	str	r2, [r3, #76]	@ 0x4c
      CLEAR_BIT(PWR->PUCRF, GPIONumber);
 c00552c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c00552e:	ea22 0201 	bic.w	r2, r2, r1
 c005532:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 c005534:	e7ce      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_G:
      SET_BIT(PWR->PDCRG, GPIONumber);
 c005536:	4b0b      	ldr	r3, [pc, #44]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005538:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 c00553a:	430a      	orrs	r2, r1
 c00553c:	655a      	str	r2, [r3, #84]	@ 0x54
      CLEAR_BIT(PWR->PUCRG, GPIONumber);
 c00553e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c005540:	ea22 0201 	bic.w	r2, r2, r1
 c005544:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 c005546:	e7c5      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_H:
      SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005548:	4b06      	ldr	r3, [pc, #24]	@ (c005564 <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c00554a:	f001 010b 	and.w	r1, r1, #11
 c00554e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c005550:	430a      	orrs	r2, r1
 c005552:	65da      	str	r2, [r3, #92]	@ 0x5c
      CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005554:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c005556:	ea22 0201 	bic.w	r2, r2, r1
 c00555a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 c00555c:	e7ba      	b.n	c0054d4 <HAL_PWREx_EnableGPIOPullDown+0x28>
  switch (GPIO)
 c00555e:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c005560:	4770      	bx	lr
 c005562:	bf00      	nop
 c005564:	50007000 	.word	0x50007000

0c005568 <HAL_PWREx_DisableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c005568:	2807      	cmp	r0, #7
 c00556a:	d83c      	bhi.n	c0055e6 <HAL_PWREx_DisableGPIOPullDown+0x7e>
 c00556c:	e8df f000 	tbb	[pc, r0]
 c005570:	1b150d04 	.word	0x1b150d04
 c005574:	332d2721 	.word	0x332d2721
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c005578:	4a1c      	ldr	r2, [pc, #112]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c00557a:	f421 4120 	bic.w	r1, r1, #40960	@ 0xa000
 c00557e:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005580:	ea23 0101 	bic.w	r1, r3, r1
 c005584:	6251      	str	r1, [r2, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c005586:	2000      	movs	r0, #0
 c005588:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c00558a:	4a18      	ldr	r2, [pc, #96]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c00558c:	f021 0110 	bic.w	r1, r1, #16
 c005590:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 c005592:	ea23 0101 	bic.w	r1, r3, r1
 c005596:	62d1      	str	r1, [r2, #44]	@ 0x2c
      break;
 c005598:	e7f5      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_C:
      CLEAR_BIT(PWR->PDCRC, GPIONumber);
 c00559a:	4a14      	ldr	r2, [pc, #80]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c00559c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 c00559e:	ea23 0301 	bic.w	r3, r3, r1
 c0055a2:	6353      	str	r3, [r2, #52]	@ 0x34
      break;
 c0055a4:	e7ef      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_D:
      CLEAR_BIT(PWR->PDCRD, GPIONumber);
 c0055a6:	4a11      	ldr	r2, [pc, #68]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055a8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 c0055aa:	ea23 0301 	bic.w	r3, r3, r1
 c0055ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 c0055b0:	e7e9      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_E:
      CLEAR_BIT(PWR->PDCRE, GPIONumber);
 c0055b2:	4a0e      	ldr	r2, [pc, #56]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055b4:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 c0055b6:	ea23 0301 	bic.w	r3, r3, r1
 c0055ba:	6453      	str	r3, [r2, #68]	@ 0x44
      break;
 c0055bc:	e7e3      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_F:
      CLEAR_BIT(PWR->PDCRF, GPIONumber);
 c0055be:	4a0b      	ldr	r2, [pc, #44]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055c0:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 c0055c2:	ea23 0301 	bic.w	r3, r3, r1
 c0055c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
      break;
 c0055c8:	e7dd      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_G:
      CLEAR_BIT(PWR->PDCRG, GPIONumber);
 c0055ca:	4a08      	ldr	r2, [pc, #32]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055cc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 c0055ce:	ea23 0301 	bic.w	r3, r3, r1
 c0055d2:	6553      	str	r3, [r2, #84]	@ 0x54
      break;
 c0055d4:	e7d7      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_H:
      CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c0055d6:	4a05      	ldr	r2, [pc, #20]	@ (c0055ec <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055d8:	f001 010b 	and.w	r1, r1, #11
 c0055dc:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 c0055de:	ea23 0301 	bic.w	r3, r3, r1
 c0055e2:	65d3      	str	r3, [r2, #92]	@ 0x5c
      break;
 c0055e4:	e7cf      	b.n	c005586 <HAL_PWREx_DisableGPIOPullDown+0x1e>
  switch (GPIO)
 c0055e6:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c0055e8:	4770      	bx	lr
 c0055ea:	bf00      	nop
 c0055ec:	50007000 	.word	0x50007000

0c0055f0 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 c0055f0:	4a02      	ldr	r2, [pc, #8]	@ (c0055fc <HAL_PWREx_EnablePullUpPullDownConfig+0xc>)
 c0055f2:	6893      	ldr	r3, [r2, #8]
 c0055f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 c0055f8:	6093      	str	r3, [r2, #8]
}
 c0055fa:	4770      	bx	lr
 c0055fc:	50007000 	.word	0x50007000

0c005600 <HAL_PWREx_DisablePullUpPullDownConfig>:
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 c005600:	4a02      	ldr	r2, [pc, #8]	@ (c00560c <HAL_PWREx_DisablePullUpPullDownConfig+0xc>)
 c005602:	6893      	ldr	r3, [r2, #8]
 c005604:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 c005608:	6093      	str	r3, [r2, #8]
}
 c00560a:	4770      	bx	lr
 c00560c:	50007000 	.word	0x50007000

0c005610 <HAL_PWREx_ConfigSRAM2ContentRetention>:
{
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2CONTENT_RETENTION(SRAM2ContentRetention));

  /* Set RRS bits */
  MODIFY_REG(PWR->CR3, PWR_CR3_RRS, SRAM2ContentRetention);
 c005610:	4a03      	ldr	r2, [pc, #12]	@ (c005620 <HAL_PWREx_ConfigSRAM2ContentRetention+0x10>)
 c005612:	6893      	ldr	r3, [r2, #8]
 c005614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c005618:	4303      	orrs	r3, r0
 c00561a:	6093      	str	r3, [r2, #8]

  return HAL_OK;
}
 c00561c:	2000      	movs	r0, #0
 c00561e:	4770      	bx	lr
 c005620:	50007000 	.word	0x50007000

0c005624 <HAL_PWREx_EnableSRAM2ContentRetention>:
  *         Standby mode and its content is kept.
  * @retval None
  */
void HAL_PWREx_EnableSRAM2ContentRetention(void)
{
  (void) HAL_PWREx_ConfigSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 c005624:	f44f 7080 	mov.w	r0, #256	@ 0x100
 c005628:	f7ff bff2 	b.w	c005610 <HAL_PWREx_ConfigSRAM2ContentRetention>

0c00562c <HAL_PWREx_DisableSRAM2ContentRetention>:
  *        and its content is lost.
  * @retval None
  */
void HAL_PWREx_DisableSRAM2ContentRetention(void)
{
  (void) HAL_PWREx_ConfigSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 c00562c:	2000      	movs	r0, #0
 c00562e:	f7ff bfef 	b.w	c005610 <HAL_PWREx_ConfigSRAM2ContentRetention>

0c005632 <HAL_PWREx_EnablePVM1>:
  * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM1(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_1);
 c005632:	4a03      	ldr	r2, [pc, #12]	@ (c005640 <HAL_PWREx_EnablePVM1+0xe>)
 c005634:	6853      	ldr	r3, [r2, #4]
 c005636:	f043 0310 	orr.w	r3, r3, #16
 c00563a:	6053      	str	r3, [r2, #4]
}
 c00563c:	4770      	bx	lr
 c00563e:	bf00      	nop
 c005640:	50007000 	.word	0x50007000

0c005644 <HAL_PWREx_DisablePVM1>:
  * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM1(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 c005644:	4a02      	ldr	r2, [pc, #8]	@ (c005650 <HAL_PWREx_DisablePVM1+0xc>)
 c005646:	6853      	ldr	r3, [r2, #4]
 c005648:	f023 0310 	bic.w	r3, r3, #16
 c00564c:	6053      	str	r3, [r2, #4]
}
 c00564e:	4770      	bx	lr
 c005650:	50007000 	.word	0x50007000

0c005654 <HAL_PWREx_EnablePVM2>:
  * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM2(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_2);
 c005654:	4a02      	ldr	r2, [pc, #8]	@ (c005660 <HAL_PWREx_EnablePVM2+0xc>)
 c005656:	6853      	ldr	r3, [r2, #4]
 c005658:	f043 0320 	orr.w	r3, r3, #32
 c00565c:	6053      	str	r3, [r2, #4]
}
 c00565e:	4770      	bx	lr
 c005660:	50007000 	.word	0x50007000

0c005664 <HAL_PWREx_DisablePVM2>:
  * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 c005664:	4a02      	ldr	r2, [pc, #8]	@ (c005670 <HAL_PWREx_DisablePVM2+0xc>)
 c005666:	6853      	ldr	r3, [r2, #4]
 c005668:	f023 0320 	bic.w	r3, r3, #32
 c00566c:	6053      	str	r3, [r2, #4]
}
 c00566e:	4770      	bx	lr
 c005670:	50007000 	.word	0x50007000

0c005674 <HAL_PWREx_EnablePVM3>:
  * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM3(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_3);
 c005674:	4a02      	ldr	r2, [pc, #8]	@ (c005680 <HAL_PWREx_EnablePVM3+0xc>)
 c005676:	6853      	ldr	r3, [r2, #4]
 c005678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00567c:	6053      	str	r3, [r2, #4]
}
 c00567e:	4770      	bx	lr
 c005680:	50007000 	.word	0x50007000

0c005684 <HAL_PWREx_DisablePVM3>:
  * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM3(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 c005684:	4a02      	ldr	r2, [pc, #8]	@ (c005690 <HAL_PWREx_DisablePVM3+0xc>)
 c005686:	6853      	ldr	r3, [r2, #4]
 c005688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 c00568c:	6053      	str	r3, [r2, #4]
}
 c00568e:	4770      	bx	lr
 c005690:	50007000 	.word	0x50007000

0c005694 <HAL_PWREx_EnablePVM4>:
  * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 1.8 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM4(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_4);
 c005694:	4a02      	ldr	r2, [pc, #8]	@ (c0056a0 <HAL_PWREx_EnablePVM4+0xc>)
 c005696:	6853      	ldr	r3, [r2, #4]
 c005698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00569c:	6053      	str	r3, [r2, #4]
}
 c00569e:	4770      	bx	lr
 c0056a0:	50007000 	.word	0x50007000

0c0056a4 <HAL_PWREx_DisablePVM4>:
  * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 1.8 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM4(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 c0056a4:	4a02      	ldr	r2, [pc, #8]	@ (c0056b0 <HAL_PWREx_DisablePVM4+0xc>)
 c0056a6:	6853      	ldr	r3, [r2, #4]
 c0056a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0056ac:	6053      	str	r3, [r2, #4]
}
 c0056ae:	4770      	bx	lr
 c0056b0:	50007000 	.word	0x50007000

0c0056b4 <HAL_PWREx_ConfigPVM>:


  /* Configure EXTI 35 to 38 interrupts if so required:
     scan through PVMType to detect which PVMx is set and
     configure the corresponding EXTI line accordingly. */
  switch (sConfigPVM->PVMType)
 c0056b4:	6803      	ldr	r3, [r0, #0]
 c0056b6:	2b40      	cmp	r3, #64	@ 0x40
 c0056b8:	f000 80a7 	beq.w	c00580a <HAL_PWREx_ConfigPVM+0x156>
 c0056bc:	d805      	bhi.n	c0056ca <HAL_PWREx_ConfigPVM+0x16>
 c0056be:	2b10      	cmp	r3, #16
 c0056c0:	d039      	beq.n	c005736 <HAL_PWREx_ConfigPVM+0x82>
 c0056c2:	2b20      	cmp	r3, #32
 c0056c4:	d06d      	beq.n	c0057a2 <HAL_PWREx_ConfigPVM+0xee>
 c0056c6:	2001      	movs	r0, #1
 c0056c8:	4770      	bx	lr
 c0056ca:	2b80      	cmp	r3, #128	@ 0x80
 c0056cc:	d1fb      	bne.n	c0056c6 <HAL_PWREx_ConfigPVM+0x12>
      }
      break;

    case PWR_PVM_4:
      /* Clear any previous config. Keep it clear if no event or IT mode is selected */
      __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 c0056ce:	4b69      	ldr	r3, [pc, #420]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c0056d0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c0056d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c0056d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 c0056dc:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c0056e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c0056e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 c0056e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c0056ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c0056ee:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 c0056f0:	6a1a      	ldr	r2, [r3, #32]
 c0056f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c0056f6:	621a      	str	r2, [r3, #32]

      /* Configure interrupt mode */
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c0056f8:	6842      	ldr	r2, [r0, #4]
 c0056fa:	03d1      	lsls	r1, r2, #15
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 c0056fc:	bf42      	ittt	mi
 c0056fe:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c005702:	f041 0140 	orrmi.w	r1, r1, #64	@ 0x40
 c005706:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      }

      /* Configure event mode */
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c00570a:	0390      	lsls	r0, r2, #14
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 c00570c:	bf42      	ittt	mi
 c00570e:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c005712:	f041 0140 	orrmi.w	r1, r1, #64	@ 0x40
 c005716:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      }

      /* Configure the edge */
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c00571a:	07d1      	lsls	r1, r2, #31
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 c00571c:	bf41      	itttt	mi
 c00571e:	4955      	ldrmi	r1, [pc, #340]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c005720:	6a0b      	ldrmi	r3, [r1, #32]
 c005722:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 c005726:	620b      	strmi	r3, [r1, #32]
      }

      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c005728:	0793      	lsls	r3, r2, #30
 c00572a:	d538      	bpl.n	c00579e <HAL_PWREx_ConfigPVM+0xea>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 c00572c:	4a51      	ldr	r2, [pc, #324]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c00572e:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c005734:	e032      	b.n	c00579c <HAL_PWREx_ConfigPVM+0xe8>
      __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 c005736:	4b4f      	ldr	r3, [pc, #316]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c005738:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c00573c:	f022 0208 	bic.w	r2, r2, #8
 c005740:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 c005744:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c005748:	f022 0208 	bic.w	r2, r2, #8
 c00574c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 c005750:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c005752:	f022 0208 	bic.w	r2, r2, #8
 c005756:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 c005758:	6a1a      	ldr	r2, [r3, #32]
 c00575a:	f022 0208 	bic.w	r2, r2, #8
 c00575e:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c005760:	6842      	ldr	r2, [r0, #4]
 c005762:	03d0      	lsls	r0, r2, #15
        __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 c005764:	bf42      	ittt	mi
 c005766:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c00576a:	f041 0108 	orrmi.w	r1, r1, #8
 c00576e:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c005772:	0391      	lsls	r1, r2, #14
        __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 c005774:	bf42      	ittt	mi
 c005776:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c00577a:	f041 0108 	orrmi.w	r1, r1, #8
 c00577e:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c005782:	07d3      	lsls	r3, r2, #31
        __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 c005784:	bf41      	itttt	mi
 c005786:	493b      	ldrmi	r1, [pc, #236]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c005788:	6a0b      	ldrmi	r3, [r1, #32]
 c00578a:	f043 0308 	orrmi.w	r3, r3, #8
 c00578e:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c005790:	0790      	lsls	r0, r2, #30
 c005792:	d504      	bpl.n	c00579e <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 c005794:	4a37      	ldr	r2, [pc, #220]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c005796:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005798:	f043 0308 	orr.w	r3, r3, #8
        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 c00579c:	6253      	str	r3, [r2, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c00579e:	2000      	movs	r0, #0
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c0057a0:	4770      	bx	lr
      __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 c0057a2:	4b34      	ldr	r3, [pc, #208]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c0057a4:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c0057a8:	f022 0210 	bic.w	r2, r2, #16
 c0057ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 c0057b0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c0057b4:	f022 0210 	bic.w	r2, r2, #16
 c0057b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 c0057bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c0057be:	f022 0210 	bic.w	r2, r2, #16
 c0057c2:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 c0057c4:	6a1a      	ldr	r2, [r3, #32]
 c0057c6:	f022 0210 	bic.w	r2, r2, #16
 c0057ca:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c0057cc:	6842      	ldr	r2, [r0, #4]
 c0057ce:	03d1      	lsls	r1, r2, #15
        __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 c0057d0:	bf42      	ittt	mi
 c0057d2:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c0057d6:	f041 0110 	orrmi.w	r1, r1, #16
 c0057da:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c0057de:	0390      	lsls	r0, r2, #14
        __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 c0057e0:	bf42      	ittt	mi
 c0057e2:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c0057e6:	f041 0110 	orrmi.w	r1, r1, #16
 c0057ea:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c0057ee:	07d1      	lsls	r1, r2, #31
        __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 c0057f0:	bf41      	itttt	mi
 c0057f2:	4920      	ldrmi	r1, [pc, #128]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c0057f4:	6a0b      	ldrmi	r3, [r1, #32]
 c0057f6:	f043 0310 	orrmi.w	r3, r3, #16
 c0057fa:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c0057fc:	0793      	lsls	r3, r2, #30
 c0057fe:	d5ce      	bpl.n	c00579e <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 c005800:	4a1c      	ldr	r2, [pc, #112]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c005802:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005804:	f043 0310 	orr.w	r3, r3, #16
 c005808:	e7c8      	b.n	c00579c <HAL_PWREx_ConfigPVM+0xe8>
      __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 c00580a:	4b1a      	ldr	r3, [pc, #104]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c00580c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c005810:	f022 0220 	bic.w	r2, r2, #32
 c005814:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 c005818:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c00581c:	f022 0220 	bic.w	r2, r2, #32
 c005820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 c005824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c005826:	f022 0220 	bic.w	r2, r2, #32
 c00582a:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 c00582c:	6a1a      	ldr	r2, [r3, #32]
 c00582e:	f022 0220 	bic.w	r2, r2, #32
 c005832:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c005834:	6842      	ldr	r2, [r0, #4]
 c005836:	03d0      	lsls	r0, r2, #15
        __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 c005838:	bf42      	ittt	mi
 c00583a:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c00583e:	f041 0120 	orrmi.w	r1, r1, #32
 c005842:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c005846:	0391      	lsls	r1, r2, #14
        __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 c005848:	bf42      	ittt	mi
 c00584a:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c00584e:	f041 0120 	orrmi.w	r1, r1, #32
 c005852:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c005856:	07d3      	lsls	r3, r2, #31
        __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 c005858:	bf41      	itttt	mi
 c00585a:	4906      	ldrmi	r1, [pc, #24]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c00585c:	6a0b      	ldrmi	r3, [r1, #32]
 c00585e:	f043 0320 	orrmi.w	r3, r3, #32
 c005862:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c005864:	0790      	lsls	r0, r2, #30
 c005866:	d59a      	bpl.n	c00579e <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 c005868:	4a02      	ldr	r2, [pc, #8]	@ (c005874 <HAL_PWREx_ConfigPVM+0x1c0>)
 c00586a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c00586c:	f043 0320 	orr.w	r3, r3, #32
 c005870:	e794      	b.n	c00579c <HAL_PWREx_ConfigPVM+0xe8>
 c005872:	bf00      	nop
 c005874:	5002f400 	.word	0x5002f400

0c005878 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 c005878:	4a02      	ldr	r2, [pc, #8]	@ (c005884 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 c00587a:	6813      	ldr	r3, [r2, #0]
 c00587c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c005880:	6013      	str	r3, [r2, #0]
}
 c005882:	4770      	bx	lr
 c005884:	50007000 	.word	0x50007000

0c005888 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 c005888:	4a0e      	ldr	r2, [pc, #56]	@ (c0058c4 <HAL_PWREx_DisableLowPowerRunMode+0x3c>)

  /* Wait until REGLPF is reset */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c00588a:	490f      	ldr	r1, [pc, #60]	@ (c0058c8 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 c00588c:	6813      	ldr	r3, [r2, #0]
 c00588e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c005892:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005894:	4b0d      	ldr	r3, [pc, #52]	@ (c0058cc <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 c005896:	681b      	ldr	r3, [r3, #0]
 c005898:	fbb3 f3f1 	udiv	r3, r3, r1
 c00589c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 c0058a0:	434b      	muls	r3, r1
 c0058a2:	210a      	movs	r1, #10
 c0058a4:	fbb3 f3f1 	udiv	r3, r3, r1
 c0058a8:	3301      	adds	r3, #1

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 c0058aa:	6951      	ldr	r1, [r2, #20]
 c0058ac:	0589      	lsls	r1, r1, #22
 c0058ae:	d500      	bpl.n	c0058b2 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
 c0058b0:	b933      	cbnz	r3, c0058c0 <HAL_PWREx_DisableLowPowerRunMode+0x38>
  {
    wait_loop_index--;
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0058b2:	6953      	ldr	r3, [r2, #20]
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 c0058b4:	f413 7f00 	tst.w	r3, #512	@ 0x200
}
 c0058b8:	bf14      	ite	ne
 c0058ba:	2003      	movne	r0, #3
 c0058bc:	2000      	moveq	r0, #0
 c0058be:	4770      	bx	lr
    wait_loop_index--;
 c0058c0:	3b01      	subs	r3, #1
 c0058c2:	e7f2      	b.n	c0058aa <HAL_PWREx_DisableLowPowerRunMode+0x22>
 c0058c4:	50007000 	.word	0x50007000
 c0058c8:	000186a0 	.word	0x000186a0
 c0058cc:	30000004 	.word	0x30000004

0c0058d0 <HAL_PWREx_EnterSTOP0Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 c0058d0:	4a0a      	ldr	r2, [pc, #40]	@ (c0058fc <HAL_PWREx_EnterSTOP0Mode+0x2c>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c0058d2:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 c0058d4:	6813      	ldr	r3, [r2, #0]
 c0058d6:	f023 0307 	bic.w	r3, r3, #7
 c0058da:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0058dc:	4b08      	ldr	r3, [pc, #32]	@ (c005900 <HAL_PWREx_EnterSTOP0Mode+0x30>)
 c0058de:	691a      	ldr	r2, [r3, #16]
 c0058e0:	f042 0204 	orr.w	r2, r2, #4
 c0058e4:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c0058e6:	d105      	bne.n	c0058f4 <HAL_PWREx_EnterSTOP0Mode+0x24>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c0058e8:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0058ea:	691a      	ldr	r2, [r3, #16]
 c0058ec:	f022 0204 	bic.w	r2, r2, #4
 c0058f0:	611a      	str	r2, [r3, #16]
}
 c0058f2:	4770      	bx	lr
    __SEV();
 c0058f4:	bf40      	sev
    __WFE();
 c0058f6:	bf20      	wfe
    __WFE();
 c0058f8:	bf20      	wfe
 c0058fa:	e7f6      	b.n	c0058ea <HAL_PWREx_EnterSTOP0Mode+0x1a>
 c0058fc:	50007000 	.word	0x50007000
 c005900:	e000ed00 	.word	0xe000ed00

0c005904 <HAL_PWREx_EnterSTOP1Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 c005904:	4a0b      	ldr	r2, [pc, #44]	@ (c005934 <HAL_PWREx_EnterSTOP1Mode+0x30>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c005906:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 c005908:	6813      	ldr	r3, [r2, #0]
 c00590a:	f023 0307 	bic.w	r3, r3, #7
 c00590e:	f043 0301 	orr.w	r3, r3, #1
 c005912:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005914:	4b08      	ldr	r3, [pc, #32]	@ (c005938 <HAL_PWREx_EnterSTOP1Mode+0x34>)
 c005916:	691a      	ldr	r2, [r3, #16]
 c005918:	f042 0204 	orr.w	r2, r2, #4
 c00591c:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c00591e:	d105      	bne.n	c00592c <HAL_PWREx_EnterSTOP1Mode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c005920:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005922:	691a      	ldr	r2, [r3, #16]
 c005924:	f022 0204 	bic.w	r2, r2, #4
 c005928:	611a      	str	r2, [r3, #16]
}
 c00592a:	4770      	bx	lr
    __SEV();
 c00592c:	bf40      	sev
    __WFE();
 c00592e:	bf20      	wfe
    __WFE();
 c005930:	bf20      	wfe
 c005932:	e7f6      	b.n	c005922 <HAL_PWREx_EnterSTOP1Mode+0x1e>
 c005934:	50007000 	.word	0x50007000
 c005938:	e000ed00 	.word	0xe000ed00

0c00593c <HAL_PWREx_EnterSTOP2Mode>:
{
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 c00593c:	4a0b      	ldr	r2, [pc, #44]	@ (c00596c <HAL_PWREx_EnterSTOP2Mode+0x30>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c00593e:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 c005940:	6813      	ldr	r3, [r2, #0]
 c005942:	f023 0307 	bic.w	r3, r3, #7
 c005946:	f043 0302 	orr.w	r3, r3, #2
 c00594a:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c00594c:	4b08      	ldr	r3, [pc, #32]	@ (c005970 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 c00594e:	691a      	ldr	r2, [r3, #16]
 c005950:	f042 0204 	orr.w	r2, r2, #4
 c005954:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c005956:	d105      	bne.n	c005964 <HAL_PWREx_EnterSTOP2Mode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c005958:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c00595a:	691a      	ldr	r2, [r3, #16]
 c00595c:	f022 0204 	bic.w	r2, r2, #4
 c005960:	611a      	str	r2, [r3, #16]
}
 c005962:	4770      	bx	lr
    __SEV();
 c005964:	bf40      	sev
    __WFE();
 c005966:	bf20      	wfe
    __WFE();
 c005968:	bf20      	wfe
 c00596a:	e7f6      	b.n	c00595a <HAL_PWREx_EnterSTOP2Mode+0x1e>
 c00596c:	50007000 	.word	0x50007000
 c005970:	e000ed00 	.word	0xe000ed00

0c005974 <HAL_PWREx_EnterSHUTDOWNMode>:
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 c005974:	4a06      	ldr	r2, [pc, #24]	@ (c005990 <HAL_PWREx_EnterSHUTDOWNMode+0x1c>)
 c005976:	6813      	ldr	r3, [r2, #0]
 c005978:	f023 0307 	bic.w	r3, r3, #7
 c00597c:	f043 0304 	orr.w	r3, r3, #4
 c005980:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005982:	4a04      	ldr	r2, [pc, #16]	@ (c005994 <HAL_PWREx_EnterSHUTDOWNMode+0x20>)
 c005984:	6913      	ldr	r3, [r2, #16]
 c005986:	f043 0304 	orr.w	r3, r3, #4
 c00598a:	6113      	str	r3, [r2, #16]

  /* Request Wait For Interrupt */
  __WFI();
 c00598c:	bf30      	wfi
}
 c00598e:	4770      	bx	lr
 c005990:	50007000 	.word	0x50007000
 c005994:	e000ed00 	.word	0xe000ed00

0c005998 <HAL_PWREx_PVM1Callback>:
__weak void HAL_PWREx_PVM1Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 c005998:	4770      	bx	lr

0c00599a <HAL_PWREx_PVM2Callback>:

/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
 c00599a:	4770      	bx	lr

0c00599c <HAL_PWREx_PVM3Callback>:

/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
 c00599c:	4770      	bx	lr

0c00599e <HAL_PWREx_PVM4Callback>:

/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
 c00599e:	4770      	bx	lr

0c0059a0 <HAL_PWREx_PVD_PVM_IRQHandler>:
{
 c0059a0:	b538      	push	{r3, r4, r5, lr}
  rising_flag = READ_REG(EXTI->RPR1);
 c0059a2:	4c17      	ldr	r4, [pc, #92]	@ (c005a00 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c0059a4:	68e3      	ldr	r3, [r4, #12]
  falling_flag = READ_REG(EXTI->FPR1);
 c0059a6:	6922      	ldr	r2, [r4, #16]
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0x0U)
 c0059a8:	4313      	orrs	r3, r2
 c0059aa:	03dd      	lsls	r5, r3, #15
 c0059ac:	d505      	bpl.n	c0059ba <HAL_PWREx_PVD_PVM_IRQHandler+0x1a>
    HAL_PWR_PVDCallback();
 c0059ae:	f7ff fc5f 	bl	c005270 <HAL_PWR_PVDCallback>
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
 c0059b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 c0059b6:	60e3      	str	r3, [r4, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 c0059b8:	6123      	str	r3, [r4, #16]
  rising_flag = READ_REG(EXTI->RPR2);
 c0059ba:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
  falling_flag = READ_REG(EXTI->FPR2);
 c0059bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM1) != 0x0U)
 c0059be:	431d      	orrs	r5, r3
 c0059c0:	0728      	lsls	r0, r5, #28
 c0059c2:	d504      	bpl.n	c0059ce <HAL_PWREx_PVD_PVM_IRQHandler+0x2e>
    HAL_PWREx_PVM1Callback();
 c0059c4:	f7ff ffe8 	bl	c005998 <HAL_PWREx_PVM1Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM1);
 c0059c8:	2308      	movs	r3, #8
 c0059ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM1);
 c0059cc:	6323      	str	r3, [r4, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM2) != 0x0U)
 c0059ce:	06e9      	lsls	r1, r5, #27
 c0059d0:	d505      	bpl.n	c0059de <HAL_PWREx_PVD_PVM_IRQHandler+0x3e>
    HAL_PWREx_PVM2Callback();
 c0059d2:	f7ff ffe2 	bl	c00599a <HAL_PWREx_PVM2Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM2);
 c0059d6:	2210      	movs	r2, #16
 c0059d8:	4b09      	ldr	r3, [pc, #36]	@ (c005a00 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c0059da:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM2);
 c0059dc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM3) != 0x0U)
 c0059de:	06aa      	lsls	r2, r5, #26
 c0059e0:	d505      	bpl.n	c0059ee <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
    HAL_PWREx_PVM3Callback();
 c0059e2:	f7ff ffdb 	bl	c00599c <HAL_PWREx_PVM3Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM3);
 c0059e6:	2220      	movs	r2, #32
 c0059e8:	4b05      	ldr	r3, [pc, #20]	@ (c005a00 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c0059ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM3);
 c0059ec:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM4) != 0x0U)
 c0059ee:	066b      	lsls	r3, r5, #25
 c0059f0:	d505      	bpl.n	c0059fe <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
    HAL_PWREx_PVM4Callback();
 c0059f2:	f7ff ffd4 	bl	c00599e <HAL_PWREx_PVM4Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM4);
 c0059f6:	2240      	movs	r2, #64	@ 0x40
 c0059f8:	4b01      	ldr	r3, [pc, #4]	@ (c005a00 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c0059fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM4);
 c0059fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 c0059fe:	bd38      	pop	{r3, r4, r5, pc}
 c005a00:	5002f400 	.word	0x5002f400

0c005a04 <HAL_PWREx_EnableUCPDStandbyMode>:
  * @retval None
  */
void HAL_PWREx_EnableUCPDStandbyMode(void)
{
  /* Memorize UCPD configuration when entering standby mode */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 c005a04:	4a02      	ldr	r2, [pc, #8]	@ (c005a10 <HAL_PWREx_EnableUCPDStandbyMode+0xc>)
 c005a06:	6893      	ldr	r3, [r2, #8]
 c005a08:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 c005a0c:	6093      	str	r3, [r2, #8]
}
 c005a0e:	4770      	bx	lr
 c005a10:	50007000 	.word	0x50007000

0c005a14 <HAL_PWREx_DisableUCPDStandbyMode>:
  */
void HAL_PWREx_DisableUCPDStandbyMode(void)
{
  /* Write 0 immediately after Standby exit when using UCPD,
     and before writing any UCPD registers */
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 c005a14:	4a02      	ldr	r2, [pc, #8]	@ (c005a20 <HAL_PWREx_DisableUCPDStandbyMode+0xc>)
 c005a16:	6893      	ldr	r3, [r2, #8]
 c005a18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 c005a1c:	6093      	str	r3, [r2, #8]
}
 c005a1e:	4770      	bx	lr
 c005a20:	50007000 	.word	0x50007000

0c005a24 <HAL_PWREx_EnableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_EnableUCPDDeadBattery(void)
{
  /* Write 0 to enable the USB Type-C dead battery pull-down behavior */
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c005a24:	4a02      	ldr	r2, [pc, #8]	@ (c005a30 <HAL_PWREx_EnableUCPDDeadBattery+0xc>)
 c005a26:	6893      	ldr	r3, [r2, #8]
 c005a28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c005a2c:	6093      	str	r3, [r2, #8]
}
 c005a2e:	4770      	bx	lr
 c005a30:	50007000 	.word	0x50007000

0c005a34 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c005a34:	4a02      	ldr	r2, [pc, #8]	@ (c005a40 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 c005a36:	6893      	ldr	r3, [r2, #8]
 c005a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c005a3c:	6093      	str	r3, [r2, #8]
}
 c005a3e:	4770      	bx	lr
 c005a40:	50007000 	.word	0x50007000

0c005a44 <HAL_PWREx_EnableUltraLowPowerMode>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPowerMode(void)
{
  /* Enable ultra low power mode */
  SET_BIT(PWR->CR3, PWR_CR3_ULPMEN);
 c005a44:	4a02      	ldr	r2, [pc, #8]	@ (c005a50 <HAL_PWREx_EnableUltraLowPowerMode+0xc>)
 c005a46:	6893      	ldr	r3, [r2, #8]
 c005a48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 c005a4c:	6093      	str	r3, [r2, #8]
}
 c005a4e:	4770      	bx	lr
 c005a50:	50007000 	.word	0x50007000

0c005a54 <HAL_PWREx_DisableUltraLowPowerMode>:
  * @retval None
  */
void HAL_PWREx_DisableUltraLowPowerMode(void)
{
  /* Disable ultra low power mode */
  CLEAR_BIT(PWR->CR3, PWR_CR3_ULPMEN);
 c005a54:	4a02      	ldr	r2, [pc, #8]	@ (c005a60 <HAL_PWREx_DisableUltraLowPowerMode+0xc>)
 c005a56:	6893      	ldr	r3, [r2, #8]
 c005a58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 c005a5c:	6093      	str	r3, [r2, #8]
}
 c005a5e:	4770      	bx	lr
 c005a60:	50007000 	.word	0x50007000

0c005a64 <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c005a64:	4b05      	ldr	r3, [pc, #20]	@ (c005a7c <HAL_PWREx_SMPS_GetEffectiveMode+0x18>)
 c005a66:	6918      	ldr	r0, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c005a68:	04c3      	lsls	r3, r0, #19
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c005a6a:	bf5a      	itte	pl
 c005a6c:	f480 4000 	eorpl.w	r0, r0, #32768	@ 0x8000
 c005a70:	f400 4000 	andpl.w	r0, r0, #32768	@ 0x8000
    mode = PWR_SMPS_BYPASS;
 c005a74:	f44f 5080 	movmi.w	r0, #4096	@ 0x1000
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 c005a78:	4770      	bx	lr
 c005a7a:	bf00      	nop
 c005a7c:	50007000 	.word	0x50007000

0c005a80 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005a80:	4a17      	ldr	r2, [pc, #92]	@ (c005ae0 <HAL_PWREx_ControlVoltageScaling+0x60>)
{
 c005a82:	b510      	push	{r4, lr}
 c005a84:	4601      	mov	r1, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005a86:	6814      	ldr	r4, [r2, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c005a88:	f7ff ffec 	bl	c005a64 <HAL_PWREx_SMPS_GetEffectiveMode>
 c005a8c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c005a90:	d023      	beq.n	c005ada <HAL_PWREx_ControlVoltageScaling+0x5a>
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c005a92:	68d3      	ldr	r3, [r2, #12]
 c005a94:	0418      	lsls	r0, r3, #16
 c005a96:	d420      	bmi.n	c005ada <HAL_PWREx_ControlVoltageScaling+0x5a>
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005a98:	f404 64c0 	and.w	r4, r4, #1536	@ 0x600
  if (vos_old == VoltageScaling)
 c005a9c:	428c      	cmp	r4, r1
 c005a9e:	d101      	bne.n	c005aa4 <HAL_PWREx_ControlVoltageScaling+0x24>
    return HAL_OK;
 c005aa0:	2000      	movs	r0, #0
}
 c005aa2:	bd10      	pop	{r4, pc}
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c005aa4:	6813      	ldr	r3, [r2, #0]
 c005aa6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 c005aaa:	430b      	orrs	r3, r1
 c005aac:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005aae:	4b0d      	ldr	r3, [pc, #52]	@ (c005ae4 <HAL_PWREx_ControlVoltageScaling+0x64>)
 c005ab0:	490d      	ldr	r1, [pc, #52]	@ (c005ae8 <HAL_PWREx_ControlVoltageScaling+0x68>)
 c005ab2:	681b      	ldr	r3, [r3, #0]
 c005ab4:	fbb3 f3f1 	udiv	r3, r3, r1
 c005ab8:	2132      	movs	r1, #50	@ 0x32
 c005aba:	434b      	muls	r3, r1
 c005abc:	210a      	movs	r1, #10
 c005abe:	fbb3 f3f1 	udiv	r3, r3, r1
 c005ac2:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c005ac4:	6951      	ldr	r1, [r2, #20]
 c005ac6:	0549      	lsls	r1, r1, #21
 c005ac8:	d500      	bpl.n	c005acc <HAL_PWREx_ControlVoltageScaling+0x4c>
 c005aca:	b923      	cbnz	r3, c005ad6 <HAL_PWREx_ControlVoltageScaling+0x56>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c005acc:	6953      	ldr	r3, [r2, #20]
 c005ace:	055b      	lsls	r3, r3, #21
 c005ad0:	d5e6      	bpl.n	c005aa0 <HAL_PWREx_ControlVoltageScaling+0x20>
    return HAL_TIMEOUT;
 c005ad2:	2003      	movs	r0, #3
 c005ad4:	e7e5      	b.n	c005aa2 <HAL_PWREx_ControlVoltageScaling+0x22>
    wait_loop_index--;
 c005ad6:	3b01      	subs	r3, #1
 c005ad8:	e7f4      	b.n	c005ac4 <HAL_PWREx_ControlVoltageScaling+0x44>
    return HAL_ERROR;
 c005ada:	2001      	movs	r0, #1
 c005adc:	e7e1      	b.n	c005aa2 <HAL_PWREx_ControlVoltageScaling+0x22>
 c005ade:	bf00      	nop
 c005ae0:	50007000 	.word	0x50007000
 c005ae4:	30000004 	.word	0x30000004
 c005ae8:	000186a0 	.word	0x000186a0

0c005aec <HAL_PWREx_SMPS_EnableFastStart>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableFastStart(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_SMPSFSTEN);
 c005aec:	4a02      	ldr	r2, [pc, #8]	@ (c005af8 <HAL_PWREx_SMPS_EnableFastStart+0xc>)
 c005aee:	68d3      	ldr	r3, [r2, #12]
 c005af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c005af4:	60d3      	str	r3, [r2, #12]
}
 c005af6:	4770      	bx	lr
 c005af8:	50007000 	.word	0x50007000

0c005afc <HAL_PWREx_SMPS_DisableFastStart>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableFastStart(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_SMPSFSTEN);
 c005afc:	4a02      	ldr	r2, [pc, #8]	@ (c005b08 <HAL_PWREx_SMPS_DisableFastStart+0xc>)
 c005afe:	68d3      	ldr	r3, [r2, #12]
 c005b00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c005b04:	60d3      	str	r3, [r2, #12]
}
 c005b06:	4770      	bx	lr
 c005b08:	50007000 	.word	0x50007000

0c005b0c <HAL_PWREx_SMPS_DisableBypassMode>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableBypassMode(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_SMPSBYP);
 c005b0c:	4a02      	ldr	r2, [pc, #8]	@ (c005b18 <HAL_PWREx_SMPS_DisableBypassMode+0xc>)
 c005b0e:	68d3      	ldr	r3, [r2, #12]
 c005b10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 c005b14:	60d3      	str	r3, [r2, #12]
}
 c005b16:	4770      	bx	lr
 c005b18:	50007000 	.word	0x50007000

0c005b1c <HAL_PWREx_SMPS_EnableBypassMode>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableBypassMode(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_SMPSBYP);
 c005b1c:	4a02      	ldr	r2, [pc, #8]	@ (c005b28 <HAL_PWREx_SMPS_EnableBypassMode+0xc>)
 c005b1e:	68d3      	ldr	r3, [r2, #12]
 c005b20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 c005b24:	60d3      	str	r3, [r2, #12]
}
 c005b26:	4770      	bx	lr
 c005b28:	50007000 	.word	0x50007000

0c005b2c <HAL_PWREx_SMPS_SetMode>:
  if (OperatingMode == PWR_SMPS_HIGH_POWER)
 c005b2c:	4601      	mov	r1, r0
{
 c005b2e:	b508      	push	{r3, lr}
  if (OperatingMode == PWR_SMPS_HIGH_POWER)
 c005b30:	b9d8      	cbnz	r0, c005b6a <HAL_PWREx_SMPS_SetMode+0x3e>
    MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), 0U);
 c005b32:	4a1c      	ldr	r2, [pc, #112]	@ (c005ba4 <HAL_PWREx_SMPS_SetMode+0x78>)
 c005b34:	68d3      	ldr	r3, [r2, #12]
 c005b36:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
        MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), PWR_CR4_SMPSLPEN);
 c005b3a:	60d3      	str	r3, [r2, #12]
  wait_loop_index = ((PWR_MODE_CHANGE_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005b3c:	4b1a      	ldr	r3, [pc, #104]	@ (c005ba8 <HAL_PWREx_SMPS_SetMode+0x7c>)
 c005b3e:	681a      	ldr	r2, [r3, #0]
 c005b40:	4b1a      	ldr	r3, [pc, #104]	@ (c005bac <HAL_PWREx_SMPS_SetMode+0x80>)
 c005b42:	fbb2 f2f3 	udiv	r2, r2, r3
 c005b46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 c005b4a:	435a      	muls	r2, r3
 c005b4c:	230a      	movs	r3, #10
 c005b4e:	fbb2 f2f3 	udiv	r2, r2, r3
 c005b52:	3201      	adds	r2, #1
  while ((HAL_PWREx_SMPS_GetEffectiveMode() != OperatingMode) && (wait_loop_index != 0U))
 c005b54:	f7ff ff86 	bl	c005a64 <HAL_PWREx_SMPS_GetEffectiveMode>
 c005b58:	4288      	cmp	r0, r1
 c005b5a:	d11d      	bne.n	c005b98 <HAL_PWREx_SMPS_SetMode+0x6c>
  if (HAL_PWREx_SMPS_GetEffectiveMode() == OperatingMode)
 c005b5c:	f7ff ff82 	bl	c005a64 <HAL_PWREx_SMPS_GetEffectiveMode>
    status = HAL_OK;
 c005b60:	4288      	cmp	r0, r1
 c005b62:	bf14      	ite	ne
 c005b64:	2003      	movne	r0, #3
 c005b66:	2000      	moveq	r0, #0
}
 c005b68:	bd08      	pop	{r3, pc}
  else if (OperatingMode == PWR_SMPS_LOW_POWER)
 c005b6a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c005b6e:	d110      	bne.n	c005b92 <HAL_PWREx_SMPS_SetMode+0x66>
  return (PWR->CR1 & PWR_CR1_VOS);
 c005b70:	4a0c      	ldr	r2, [pc, #48]	@ (c005ba4 <HAL_PWREx_SMPS_SetMode+0x78>)
 c005b72:	6813      	ldr	r3, [r2, #0]
 c005b74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
    if (HAL_PWREx_GetVoltageRange() != PWR_REGULATOR_VOLTAGE_SCALE2)
 c005b78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 c005b7c:	d110      	bne.n	c005ba0 <HAL_PWREx_SMPS_SetMode+0x74>
      pwr_sr1 = READ_REG(PWR->SR1);
 c005b7e:	6913      	ldr	r3, [r2, #16]
      if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY | PWR_SR1_SMPSBYPRDY) == 0U)
 c005b80:	f413 4f10 	tst.w	r3, #36864	@ 0x9000
 c005b84:	d0da      	beq.n	c005b3c <HAL_PWREx_SMPS_SetMode+0x10>
        MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), PWR_CR4_SMPSLPEN);
 c005b86:	68d3      	ldr	r3, [r2, #12]
 c005b88:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 c005b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 c005b90:	e7d3      	b.n	c005b3a <HAL_PWREx_SMPS_SetMode+0xe>
    HAL_PWREx_SMPS_EnableBypassMode();
 c005b92:	f7ff ffc3 	bl	c005b1c <HAL_PWREx_SMPS_EnableBypassMode>
 c005b96:	e7d1      	b.n	c005b3c <HAL_PWREx_SMPS_SetMode+0x10>
  while ((HAL_PWREx_SMPS_GetEffectiveMode() != OperatingMode) && (wait_loop_index != 0U))
 c005b98:	2a00      	cmp	r2, #0
 c005b9a:	d0df      	beq.n	c005b5c <HAL_PWREx_SMPS_SetMode+0x30>
    wait_loop_index--;
 c005b9c:	3a01      	subs	r2, #1
 c005b9e:	e7d9      	b.n	c005b54 <HAL_PWREx_SMPS_SetMode+0x28>
      return HAL_ERROR;
 c005ba0:	2001      	movs	r0, #1
 c005ba2:	e7e1      	b.n	c005b68 <HAL_PWREx_SMPS_SetMode+0x3c>
 c005ba4:	50007000 	.word	0x50007000
 c005ba8:	30000004 	.word	0x30000004
 c005bac:	000186a0 	.word	0x000186a0

0c005bb0 <HAL_PWREx_SMPS_EnableExternal>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableExternal(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_EXTSMPSEN);
 c005bb0:	4a02      	ldr	r2, [pc, #8]	@ (c005bbc <HAL_PWREx_SMPS_EnableExternal+0xc>)
 c005bb2:	68d3      	ldr	r3, [r2, #12]
 c005bb4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 c005bb8:	60d3      	str	r3, [r2, #12]
}
 c005bba:	4770      	bx	lr
 c005bbc:	50007000 	.word	0x50007000

0c005bc0 <HAL_PWREx_SMPS_DisableExternal>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableExternal(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_EXTSMPSEN);
 c005bc0:	4a02      	ldr	r2, [pc, #8]	@ (c005bcc <HAL_PWREx_SMPS_DisableExternal+0xc>)
 c005bc2:	68d3      	ldr	r3, [r2, #12]
 c005bc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 c005bc8:	60d3      	str	r3, [r2, #12]
}
 c005bca:	4770      	bx	lr
 c005bcc:	50007000 	.word	0x50007000

0c005bd0 <HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus>:
uint32_t HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus(void)
{
  uint32_t main_regulator_status;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c005bd0:	4b02      	ldr	r3, [pc, #8]	@ (c005bdc <HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus+0xc>)
 c005bd2:	6918      	ldr	r0, [r3, #16]
  else
  {
    main_regulator_status = PWR_MAINREG_NOT_READY_FOR_EXTSMPS;
  }
  return main_regulator_status;
}
 c005bd4:	f400 5000 	and.w	r0, r0, #8192	@ 0x2000
 c005bd8:	4770      	bx	lr
 c005bda:	bf00      	nop
 c005bdc:	50007000 	.word	0x50007000

0c005be0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c005be0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c005be2:	4d1d      	ldr	r5, [pc, #116]	@ (c005c58 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 c005be4:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c005be6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005be8:	00d9      	lsls	r1, r3, #3
 c005bea:	d518      	bpl.n	c005c1e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c005bec:	f7ff fb80 	bl	c0052f0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c005bf0:	f430 7300 	bics.w	r3, r0, #512	@ 0x200
 c005bf4:	d123      	bne.n	c005c3e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if (msirange > RCC_MSIRANGE_8)
 c005bf6:	2c80      	cmp	r4, #128	@ 0x80
 c005bf8:	d903      	bls.n	c005c02 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if (msirange == RCC_MSIRANGE_7)
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c005bfa:	2ca0      	cmp	r4, #160	@ 0xa0
 c005bfc:	bf8c      	ite	hi
 c005bfe:	2302      	movhi	r3, #2
 c005c00:	2301      	movls	r3, #1
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c005c02:	4916      	ldr	r1, [pc, #88]	@ (c005c5c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 c005c04:	680a      	ldr	r2, [r1, #0]
 c005c06:	f022 020f 	bic.w	r2, r2, #15
 c005c0a:	431a      	orrs	r2, r3
 c005c0c:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c005c0e:	6808      	ldr	r0, [r1, #0]
 c005c10:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c005c14:	1ac0      	subs	r0, r0, r3
 c005c16:	bf18      	it	ne
 c005c18:	2001      	movne	r0, #1
 c005c1a:	b003      	add	sp, #12
 c005c1c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 c005c1e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c005c24:	65ab      	str	r3, [r5, #88]	@ 0x58
 c005c26:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c005c2c:	9301      	str	r3, [sp, #4]
 c005c2e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 c005c30:	f7ff fb5e 	bl	c0052f0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 c005c34:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c005c3a:	65ab      	str	r3, [r5, #88]	@ 0x58
 c005c3c:	e7d8      	b.n	c005bf0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if (msirange > RCC_MSIRANGE_8)
 c005c3e:	2c80      	cmp	r4, #128	@ 0x80
 c005c40:	d805      	bhi.n	c005c4e <RCC_SetFlashLatencyFromMSIRange+0x6e>
      if (msirange == RCC_MSIRANGE_8)
 c005c42:	d006      	beq.n	c005c52 <RCC_SetFlashLatencyFromMSIRange+0x72>
      else if (msirange == RCC_MSIRANGE_7)
 c005c44:	f1a4 0270 	sub.w	r2, r4, #112	@ 0x70
 c005c48:	4253      	negs	r3, r2
 c005c4a:	4153      	adcs	r3, r2
 c005c4c:	e7d9      	b.n	c005c02 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 c005c4e:	2303      	movs	r3, #3
 c005c50:	e7d7      	b.n	c005c02 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 c005c52:	2302      	movs	r3, #2
 c005c54:	e7d5      	b.n	c005c02 <RCC_SetFlashLatencyFromMSIRange+0x22>
 c005c56:	bf00      	nop
 c005c58:	50021000 	.word	0x50021000
 c005c5c:	50022000 	.word	0x50022000

0c005c60 <HAL_RCC_DeInit>:
{
 c005c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  SET_BIT(RCC->CR, RCC_CR_MSION);
 c005c62:	4c63      	ldr	r4, [pc, #396]	@ (c005df0 <HAL_RCC_DeInit+0x190>)
 c005c64:	6823      	ldr	r3, [r4, #0]
 c005c66:	f043 0301 	orr.w	r3, r3, #1
 c005c6a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c005c6c:	f7fc fd80 	bl	c002770 <HAL_GetTick>
 c005c70:	4605      	mov	r5, r0
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005c72:	6823      	ldr	r3, [r4, #0]
 c005c74:	079b      	lsls	r3, r3, #30
 c005c76:	f140 8089 	bpl.w	c005d8c <HAL_RCC_DeInit+0x12c>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 c005c7a:	6823      	ldr	r3, [r4, #0]
 c005c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c005c80:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 c005c84:	6023      	str	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);
 c005c86:	2300      	movs	r3, #0
 c005c88:	60a3      	str	r3, [r4, #8]
  tickstart = HAL_GetTick();
 c005c8a:	f7fc fd71 	bl	c002770 <HAL_GetTick>
  SystemCoreClock = MSI_VALUE;
 c005c8e:	4b59      	ldr	r3, [pc, #356]	@ (c005df4 <HAL_RCC_DeInit+0x194>)
 c005c90:	4a59      	ldr	r2, [pc, #356]	@ (c005df8 <HAL_RCC_DeInit+0x198>)
  tickstart = HAL_GetTick();
 c005c92:	4606      	mov	r6, r0
  SystemCoreClock = MSI_VALUE;
 c005c94:	601a      	str	r2, [r3, #0]
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 c005c96:	4b59      	ldr	r3, [pc, #356]	@ (c005dfc <HAL_RCC_DeInit+0x19c>)
 c005c98:	6818      	ldr	r0, [r3, #0]
 c005c9a:	f7fc fd27 	bl	c0026ec <HAL_InitTick>
 c005c9e:	4605      	mov	r5, r0
 c005ca0:	2800      	cmp	r0, #0
 c005ca2:	f040 80a3 	bne.w	c005dec <HAL_RCC_DeInit+0x18c>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c005ca6:	f241 3788 	movw	r7, #5000	@ 0x1388
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_SYSCLKSOURCE_STATUS_MSI)
 c005caa:	4c51      	ldr	r4, [pc, #324]	@ (c005df0 <HAL_RCC_DeInit+0x190>)
 c005cac:	68a3      	ldr	r3, [r4, #8]
 c005cae:	f013 0f0c 	tst.w	r3, #12
 c005cb2:	d179      	bne.n	c005da8 <HAL_RCC_DeInit+0x148>
  CLEAR_BIT(RCC->CR, RCC_CR_CSSON | RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_PLLON |
 c005cb4:	6822      	ldr	r2, [r4, #0]
 c005cb6:	4b52      	ldr	r3, [pc, #328]	@ (c005e00 <HAL_RCC_DeInit+0x1a0>)
 c005cb8:	4013      	ands	r3, r2
 c005cba:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c005cbc:	f7fc fd58 	bl	c002770 <HAL_GetTick>
 c005cc0:	4606      	mov	r6, r0
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 c005cc2:	4c4b      	ldr	r4, [pc, #300]	@ (c005df0 <HAL_RCC_DeInit+0x190>)
 c005cc4:	6823      	ldr	r3, [r4, #0]
 c005cc6:	f013 6320 	ands.w	r3, r3, #167772160	@ 0xa000000
 c005cca:	d179      	bne.n	c005dc0 <HAL_RCC_DeInit+0x160>
  CLEAR_REG(RCC->PLLCFGR);
 c005ccc:	60e3      	str	r3, [r4, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 c005cce:	68e2      	ldr	r2, [r4, #12]
 c005cd0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 c005cd4:	60e2      	str	r2, [r4, #12]
  CLEAR_REG(RCC->PLLSAI1CFGR);
 c005cd6:	6123      	str	r3, [r4, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4);
 c005cd8:	6922      	ldr	r2, [r4, #16]
 c005cda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 c005cde:	6122      	str	r2, [r4, #16]
  CLEAR_REG(RCC->PLLSAI2CFGR);
 c005ce0:	6163      	str	r3, [r4, #20]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4);
 c005ce2:	6963      	ldr	r3, [r4, #20]
 c005ce4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 c005ce8:	6163      	str	r3, [r4, #20]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 c005cea:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005cee:	f023 0301 	bic.w	r3, r3, #1
 c005cf2:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  tickstart = HAL_GetTick();
 c005cf6:	f7fc fd3b 	bl	c002770 <HAL_GetTick>
 c005cfa:	4606      	mov	r6, r0
  while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c005cfc:	4c3c      	ldr	r4, [pc, #240]	@ (c005df0 <HAL_RCC_DeInit+0x190>)
 c005cfe:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005d02:	f013 0302 	ands.w	r3, r3, #2
 c005d06:	d167      	bne.n	c005dd8 <HAL_RCC_DeInit+0x178>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c005d08:	f8d4 2094 	ldr.w	r2, [r4, #148]	@ 0x94
 c005d0c:	f022 0210 	bic.w	r2, r2, #16
 c005d10:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 c005d14:	f8d4 2098 	ldr.w	r2, [r4, #152]	@ 0x98
 c005d18:	f022 0201 	bic.w	r2, r2, #1
 c005d1c:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 c005d20:	6822      	ldr	r2, [r4, #0]
 c005d22:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c005d26:	6022      	str	r2, [r4, #0]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 c005d28:	f04f 32ff 	mov.w	r2, #4294967295
  CLEAR_REG(RCC->CIER);
 c005d2c:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 c005d2e:	6222      	str	r2, [r4, #32]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 c005d30:	f8d4 2094 	ldr.w	r2, [r4, #148]	@ 0x94
 c005d34:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c005d38:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
  if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c005d3c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 c005d3e:	00d0      	lsls	r0, r2, #3
 c005d40:	d409      	bmi.n	c005d56 <HAL_RCC_DeInit+0xf6>
    __HAL_RCC_PWR_CLK_ENABLE();
 c005d42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c005d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c005d48:	65a3      	str	r3, [r4, #88]	@ 0x58
 c005d4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c005d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c005d50:	9301      	str	r3, [sp, #4]
 c005d52:	9b01      	ldr	r3, [sp, #4]
    pwrclkchanged = SET;
 c005d54:	2301      	movs	r3, #1
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c005d56:	4a2b      	ldr	r2, [pc, #172]	@ (c005e04 <HAL_RCC_DeInit+0x1a4>)
 c005d58:	6811      	ldr	r1, [r2, #0]
 c005d5a:	05c9      	lsls	r1, r1, #23
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c005d5c:	bf5e      	ittt	pl
 c005d5e:	6811      	ldrpl	r1, [r2, #0]
 c005d60:	f441 7180 	orrpl.w	r1, r1, #256	@ 0x100
 c005d64:	6011      	strpl	r1, [r2, #0]
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c005d66:	4a22      	ldr	r2, [pc, #136]	@ (c005df0 <HAL_RCC_DeInit+0x190>)
 c005d68:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 c005d6c:	f021 0101 	bic.w	r1, r1, #1
 c005d70:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN);
 c005d74:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 c005d78:	f021 0184 	bic.w	r1, r1, #132	@ 0x84
 c005d7c:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
  if (pwrclkchanged == SET)
 c005d80:	b17b      	cbz	r3, c005da2 <HAL_RCC_DeInit+0x142>
    __HAL_RCC_PWR_CLK_DISABLE();
 c005d82:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c005d84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c005d88:	6593      	str	r3, [r2, #88]	@ 0x58
 c005d8a:	e00a      	b.n	c005da2 <HAL_RCC_DeInit+0x142>
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c005d8c:	f7fc fcf0 	bl	c002770 <HAL_GetTick>
 c005d90:	1b40      	subs	r0, r0, r5
 c005d92:	2802      	cmp	r0, #2
 c005d94:	f67f af6d 	bls.w	c005c72 <HAL_RCC_DeInit+0x12>
      if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005d98:	6823      	ldr	r3, [r4, #0]
 c005d9a:	079a      	lsls	r2, r3, #30
 c005d9c:	f53f af69 	bmi.w	c005c72 <HAL_RCC_DeInit+0x12>
        return HAL_TIMEOUT;
 c005da0:	2503      	movs	r5, #3
}
 c005da2:	4628      	mov	r0, r5
 c005da4:	b003      	add	sp, #12
 c005da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c005da8:	f7fc fce2 	bl	c002770 <HAL_GetTick>
 c005dac:	1b80      	subs	r0, r0, r6
 c005dae:	42b8      	cmp	r0, r7
 c005db0:	f67f af7c 	bls.w	c005cac <HAL_RCC_DeInit+0x4c>
      if (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_SYSCLKSOURCE_STATUS_MSI)
 c005db4:	68a3      	ldr	r3, [r4, #8]
 c005db6:	f013 0f0c 	tst.w	r3, #12
 c005dba:	f43f af77 	beq.w	c005cac <HAL_RCC_DeInit+0x4c>
 c005dbe:	e7ef      	b.n	c005da0 <HAL_RCC_DeInit+0x140>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c005dc0:	f7fc fcd6 	bl	c002770 <HAL_GetTick>
 c005dc4:	1b80      	subs	r0, r0, r6
 c005dc6:	2802      	cmp	r0, #2
 c005dc8:	f67f af7c 	bls.w	c005cc4 <HAL_RCC_DeInit+0x64>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 c005dcc:	6823      	ldr	r3, [r4, #0]
 c005dce:	f013 6f20 	tst.w	r3, #167772160	@ 0xa000000
 c005dd2:	f43f af77 	beq.w	c005cc4 <HAL_RCC_DeInit+0x64>
 c005dd6:	e7e3      	b.n	c005da0 <HAL_RCC_DeInit+0x140>
    if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c005dd8:	f7fc fcca 	bl	c002770 <HAL_GetTick>
 c005ddc:	1b80      	subs	r0, r0, r6
 c005dde:	2807      	cmp	r0, #7
 c005de0:	d98d      	bls.n	c005cfe <HAL_RCC_DeInit+0x9e>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c005de2:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005de6:	079f      	lsls	r7, r3, #30
 c005de8:	d4da      	bmi.n	c005da0 <HAL_RCC_DeInit+0x140>
 c005dea:	e788      	b.n	c005cfe <HAL_RCC_DeInit+0x9e>
    return HAL_ERROR;
 c005dec:	2501      	movs	r5, #1
 c005dee:	e7d8      	b.n	c005da2 <HAL_RCC_DeInit+0x142>
 c005df0:	50021000 	.word	0x50021000
 c005df4:	30000004 	.word	0x30000004
 c005df8:	003d0900 	.word	0x003d0900
 c005dfc:	3000000c 	.word	0x3000000c
 c005e00:	eaf6f4ff 	.word	0xeaf6f4ff
 c005e04:	50007000 	.word	0x50007000

0c005e08 <HAL_RCC_MCOConfig>:
{
 c005e08:	b570      	push	{r4, r5, r6, lr}
  __MCO1_CLK_ENABLE();
 c005e0a:	4c11      	ldr	r4, [pc, #68]	@ (c005e50 <HAL_RCC_MCOConfig+0x48>)
{
 c005e0c:	b086      	sub	sp, #24
  __MCO1_CLK_ENABLE();
 c005e0e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
{
 c005e10:	4616      	mov	r6, r2
  __MCO1_CLK_ENABLE();
 c005e12:	f043 0301 	orr.w	r3, r3, #1
 c005e16:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c005e18:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c005e1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
  __MCO1_CLK_ENABLE();
 c005e1e:	f003 0301 	and.w	r3, r3, #1
 c005e22:	9300      	str	r3, [sp, #0]
 c005e24:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c005e26:	2302      	movs	r3, #2
 c005e28:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 c005e2c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c005e2e:	2300      	movs	r3, #0
{
 c005e30:	460d      	mov	r5, r1
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 c005e32:	4808      	ldr	r0, [pc, #32]	@ (c005e54 <HAL_RCC_MCOConfig+0x4c>)
 c005e34:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c005e36:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 c005e38:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 c005e3a:	f7fe f9c5 	bl	c0041c8 <HAL_GPIO_Init>
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 c005e3e:	68a3      	ldr	r3, [r4, #8]
 c005e40:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c005e44:	ea43 0206 	orr.w	r2, r3, r6
 c005e48:	432a      	orrs	r2, r5
 c005e4a:	60a2      	str	r2, [r4, #8]
}
 c005e4c:	b006      	add	sp, #24
 c005e4e:	bd70      	pop	{r4, r5, r6, pc}
 c005e50:	50021000 	.word	0x50021000
 c005e54:	52020000 	.word	0x52020000

0c005e58 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005e58:	4a24      	ldr	r2, [pc, #144]	@ (c005eec <HAL_RCC_GetSysClockFreq+0x94>)
 c005e5a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005e5c:	68d1      	ldr	r1, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c005e5e:	f013 030c 	ands.w	r3, r3, #12
 c005e62:	d005      	beq.n	c005e70 <HAL_RCC_GetSysClockFreq+0x18>
 c005e64:	2b0c      	cmp	r3, #12
 c005e66:	d126      	bne.n	c005eb6 <HAL_RCC_GetSysClockFreq+0x5e>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005e68:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c005e6c:	2901      	cmp	r1, #1
 c005e6e:	d12b      	bne.n	c005ec8 <HAL_RCC_GetSysClockFreq+0x70>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c005e70:	6811      	ldr	r1, [r2, #0]
 c005e72:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c005e74:	bf54      	ite	pl
 c005e76:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c005e7a:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 c005e7c:	491c      	ldr	r1, [pc, #112]	@ (c005ef0 <HAL_RCC_GetSysClockFreq+0x98>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c005e7e:	bf54      	ite	pl
 c005e80:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c005e84:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 c005e88:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005e8c:	b36b      	cbz	r3, c005eea <HAL_RCC_GetSysClockFreq+0x92>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c005e8e:	4a17      	ldr	r2, [pc, #92]	@ (c005eec <HAL_RCC_GetSysClockFreq+0x94>)
 c005e90:	68d1      	ldr	r1, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005e92:	68d3      	ldr	r3, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c005e94:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005e98:	f3c3 1303 	ubfx	r3, r3, #4, #4
    switch (pllsource)
 c005e9c:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005e9e:	f103 0301 	add.w	r3, r3, #1
    switch (pllsource)
 c005ea2:	d013      	beq.n	c005ecc <HAL_RCC_GetSysClockFreq+0x74>
 c005ea4:	2903      	cmp	r1, #3
 c005ea6:	d011      	beq.n	c005ecc <HAL_RCC_GetSysClockFreq+0x74>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005ea8:	fbb0 f0f3 	udiv	r0, r0, r3
 c005eac:	68d2      	ldr	r2, [r2, #12]
 c005eae:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c005eb2:	4350      	muls	r0, r2
        break;
 c005eb4:	e011      	b.n	c005eda <HAL_RCC_GetSysClockFreq+0x82>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c005eb6:	f44f 7088 	mov.w	r0, #272	@ 0x110
 c005eba:	40d8      	lsrs	r0, r3
    sysclockfreq = HSE_VALUE;
 c005ebc:	4b0d      	ldr	r3, [pc, #52]	@ (c005ef4 <HAL_RCC_GetSysClockFreq+0x9c>)
 c005ebe:	f010 0001 	ands.w	r0, r0, #1
 c005ec2:	bf18      	it	ne
 c005ec4:	4618      	movne	r0, r3
 c005ec6:	4770      	bx	lr
 c005ec8:	2000      	movs	r0, #0
 c005eca:	e7e0      	b.n	c005e8e <HAL_RCC_GetSysClockFreq+0x36>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005ecc:	68d0      	ldr	r0, [r2, #12]
 c005ece:	4a09      	ldr	r2, [pc, #36]	@ (c005ef4 <HAL_RCC_GetSysClockFreq+0x9c>)
 c005ed0:	f3c0 2006 	ubfx	r0, r0, #8, #7
 c005ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 c005ed8:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c005eda:	4b04      	ldr	r3, [pc, #16]	@ (c005eec <HAL_RCC_GetSysClockFreq+0x94>)
 c005edc:	68db      	ldr	r3, [r3, #12]
 c005ede:	f3c3 6341 	ubfx	r3, r3, #25, #2
 c005ee2:	3301      	adds	r3, #1
 c005ee4:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 c005ee6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 c005eea:	4770      	bx	lr
 c005eec:	50021000 	.word	0x50021000
 c005ef0:	0c00b34c 	.word	0x0c00b34c
 c005ef4:	00f42400 	.word	0x00f42400

0c005ef8 <HAL_RCC_GetHCLKFreq>:
{
 c005ef8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c005efa:	f7ff ffad 	bl	c005e58 <HAL_RCC_GetSysClockFreq>
 c005efe:	4b04      	ldr	r3, [pc, #16]	@ (c005f10 <HAL_RCC_GetHCLKFreq+0x18>)
 c005f00:	4a04      	ldr	r2, [pc, #16]	@ (c005f14 <HAL_RCC_GetHCLKFreq+0x1c>)
 c005f02:	689b      	ldr	r3, [r3, #8]
 c005f04:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c005f08:	5cd3      	ldrb	r3, [r2, r3]
}
 c005f0a:	40d8      	lsrs	r0, r3
 c005f0c:	bd08      	pop	{r3, pc}
 c005f0e:	bf00      	nop
 c005f10:	50021000 	.word	0x50021000
 c005f14:	0c00b394 	.word	0x0c00b394

0c005f18 <HAL_RCC_OscConfig>:
{
 c005f18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 c005f1c:	4604      	mov	r4, r0
 c005f1e:	b918      	cbnz	r0, c005f28 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 c005f20:	2001      	movs	r0, #1
}
 c005f22:	b002      	add	sp, #8
 c005f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f28:	4b96      	ldr	r3, [pc, #600]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f2a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f2c:	689e      	ldr	r6, [r3, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005f2e:	68df      	ldr	r7, [r3, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f30:	06d5      	lsls	r5, r2, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f32:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005f36:	f007 0703 	and.w	r7, r7, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f3a:	d537      	bpl.n	c005fac <HAL_RCC_OscConfig+0x94>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c005f3c:	b11e      	cbz	r6, c005f46 <HAL_RCC_OscConfig+0x2e>
 c005f3e:	2e0c      	cmp	r6, #12
 c005f40:	d164      	bne.n	c00600c <HAL_RCC_OscConfig+0xf4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c005f42:	2f01      	cmp	r7, #1
 c005f44:	d162      	bne.n	c00600c <HAL_RCC_OscConfig+0xf4>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c005f46:	681b      	ldr	r3, [r3, #0]
 c005f48:	0799      	lsls	r1, r3, #30
 c005f4a:	d502      	bpl.n	c005f52 <HAL_RCC_OscConfig+0x3a>
 c005f4c:	69e3      	ldr	r3, [r4, #28]
 c005f4e:	2b00      	cmp	r3, #0
 c005f50:	d0e6      	beq.n	c005f20 <HAL_RCC_OscConfig+0x8>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c005f52:	4b8c      	ldr	r3, [pc, #560]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c005f54:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 c005f56:	681a      	ldr	r2, [r3, #0]
 c005f58:	0712      	lsls	r2, r2, #28
 c005f5a:	bf56      	itet	pl
 c005f5c:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	@ 0x94
 c005f60:	681a      	ldrmi	r2, [r3, #0]
 c005f62:	0912      	lsrpl	r2, r2, #4
 c005f64:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c005f68:	4290      	cmp	r0, r2
 c005f6a:	d938      	bls.n	c005fde <HAL_RCC_OscConfig+0xc6>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c005f6c:	f7ff fe38 	bl	c005be0 <RCC_SetFlashLatencyFromMSIRange>
 c005f70:	2800      	cmp	r0, #0
 c005f72:	d1d5      	bne.n	c005f20 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005f74:	4b83      	ldr	r3, [pc, #524]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c005f76:	681a      	ldr	r2, [r3, #0]
 c005f78:	f042 0208 	orr.w	r2, r2, #8
 c005f7c:	601a      	str	r2, [r3, #0]
 c005f7e:	681a      	ldr	r2, [r3, #0]
 c005f80:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c005f82:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c005f86:	430a      	orrs	r2, r1
 c005f88:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005f8a:	685a      	ldr	r2, [r3, #4]
 c005f8c:	6a21      	ldr	r1, [r4, #32]
 c005f8e:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c005f92:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c005f96:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c005f98:	f7ff ffae 	bl	c005ef8 <HAL_RCC_GetHCLKFreq>
 c005f9c:	4b7a      	ldr	r3, [pc, #488]	@ (c006188 <HAL_RCC_OscConfig+0x270>)
 c005f9e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 c005fa0:	4b7a      	ldr	r3, [pc, #488]	@ (c00618c <HAL_RCC_OscConfig+0x274>)
 c005fa2:	6818      	ldr	r0, [r3, #0]
 c005fa4:	f7fc fba2 	bl	c0026ec <HAL_InitTick>
        if (status != HAL_OK)
 c005fa8:	2800      	cmp	r0, #0
 c005faa:	d1ba      	bne.n	c005f22 <HAL_RCC_OscConfig+0xa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c005fac:	6823      	ldr	r3, [r4, #0]
 c005fae:	07dd      	lsls	r5, r3, #31
 c005fb0:	d46a      	bmi.n	c006088 <HAL_RCC_OscConfig+0x170>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c005fb2:	6823      	ldr	r3, [r4, #0]
 c005fb4:	0799      	lsls	r1, r3, #30
 c005fb6:	f100 80b9 	bmi.w	c00612c <HAL_RCC_OscConfig+0x214>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c005fba:	6823      	ldr	r3, [r4, #0]
 c005fbc:	071e      	lsls	r6, r3, #28
 c005fbe:	f100 8107 	bmi.w	c0061d0 <HAL_RCC_OscConfig+0x2b8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c005fc2:	6823      	ldr	r3, [r4, #0]
 c005fc4:	075d      	lsls	r5, r3, #29
 c005fc6:	f100 8146 	bmi.w	c006256 <HAL_RCC_OscConfig+0x33e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c005fca:	6823      	ldr	r3, [r4, #0]
 c005fcc:	069a      	lsls	r2, r3, #26
 c005fce:	f100 820e 	bmi.w	c0063ee <HAL_RCC_OscConfig+0x4d6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c005fd2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 c005fd4:	2b00      	cmp	r3, #0
 c005fd6:	f040 8243 	bne.w	c006460 <HAL_RCC_OscConfig+0x548>
  return HAL_OK;
 c005fda:	2000      	movs	r0, #0
 c005fdc:	e7a1      	b.n	c005f22 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005fde:	681a      	ldr	r2, [r3, #0]
 c005fe0:	f042 0208 	orr.w	r2, r2, #8
 c005fe4:	601a      	str	r2, [r3, #0]
 c005fe6:	681a      	ldr	r2, [r3, #0]
 c005fe8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c005fec:	4302      	orrs	r2, r0
 c005fee:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005ff0:	685a      	ldr	r2, [r3, #4]
 c005ff2:	6a21      	ldr	r1, [r4, #32]
 c005ff4:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c005ff8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c005ffc:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005ffe:	2e00      	cmp	r6, #0
 c006000:	d1ca      	bne.n	c005f98 <HAL_RCC_OscConfig+0x80>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c006002:	f7ff fded 	bl	c005be0 <RCC_SetFlashLatencyFromMSIRange>
 c006006:	2800      	cmp	r0, #0
 c006008:	d0c6      	beq.n	c005f98 <HAL_RCC_OscConfig+0x80>
 c00600a:	e789      	b.n	c005f20 <HAL_RCC_OscConfig+0x8>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c00600c:	69e3      	ldr	r3, [r4, #28]
 c00600e:	4d5d      	ldr	r5, [pc, #372]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c006010:	b333      	cbz	r3, c006060 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_MSI_ENABLE();
 c006012:	682b      	ldr	r3, [r5, #0]
 c006014:	f043 0301 	orr.w	r3, r3, #1
 c006018:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c00601a:	f7fc fba9 	bl	c002770 <HAL_GetTick>
 c00601e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c006020:	682b      	ldr	r3, [r5, #0]
 c006022:	0799      	lsls	r1, r3, #30
 c006024:	d511      	bpl.n	c00604a <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c006026:	682b      	ldr	r3, [r5, #0]
 c006028:	f043 0308 	orr.w	r3, r3, #8
 c00602c:	602b      	str	r3, [r5, #0]
 c00602e:	682b      	ldr	r3, [r5, #0]
 c006030:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 c006032:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c006036:	4313      	orrs	r3, r2
 c006038:	602b      	str	r3, [r5, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c00603a:	686b      	ldr	r3, [r5, #4]
 c00603c:	6a22      	ldr	r2, [r4, #32]
 c00603e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 c006042:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c006046:	606b      	str	r3, [r5, #4]
 c006048:	e7b0      	b.n	c005fac <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c00604a:	f7fc fb91 	bl	c002770 <HAL_GetTick>
 c00604e:	eba0 0008 	sub.w	r0, r0, r8
 c006052:	2802      	cmp	r0, #2
 c006054:	d9e4      	bls.n	c006020 <HAL_RCC_OscConfig+0x108>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c006056:	682b      	ldr	r3, [r5, #0]
 c006058:	079b      	lsls	r3, r3, #30
 c00605a:	d4e1      	bmi.n	c006020 <HAL_RCC_OscConfig+0x108>
              return HAL_TIMEOUT;
 c00605c:	2003      	movs	r0, #3
 c00605e:	e760      	b.n	c005f22 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 c006060:	682b      	ldr	r3, [r5, #0]
 c006062:	f023 0301 	bic.w	r3, r3, #1
 c006066:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c006068:	f7fc fb82 	bl	c002770 <HAL_GetTick>
 c00606c:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c00606e:	682b      	ldr	r3, [r5, #0]
 c006070:	079b      	lsls	r3, r3, #30
 c006072:	d59b      	bpl.n	c005fac <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c006074:	f7fc fb7c 	bl	c002770 <HAL_GetTick>
 c006078:	eba0 0008 	sub.w	r0, r0, r8
 c00607c:	2802      	cmp	r0, #2
 c00607e:	d9f6      	bls.n	c00606e <HAL_RCC_OscConfig+0x156>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c006080:	682b      	ldr	r3, [r5, #0]
 c006082:	079a      	lsls	r2, r3, #30
 c006084:	d4ea      	bmi.n	c00605c <HAL_RCC_OscConfig+0x144>
 c006086:	e7f2      	b.n	c00606e <HAL_RCC_OscConfig+0x156>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c006088:	2e08      	cmp	r6, #8
 c00608a:	4a3e      	ldr	r2, [pc, #248]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c00608c:	d003      	beq.n	c006096 <HAL_RCC_OscConfig+0x17e>
 c00608e:	2e0c      	cmp	r6, #12
 c006090:	d108      	bne.n	c0060a4 <HAL_RCC_OscConfig+0x18c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c006092:	2f03      	cmp	r7, #3
 c006094:	d106      	bne.n	c0060a4 <HAL_RCC_OscConfig+0x18c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c006096:	6813      	ldr	r3, [r2, #0]
 c006098:	039a      	lsls	r2, r3, #14
 c00609a:	d58a      	bpl.n	c005fb2 <HAL_RCC_OscConfig+0x9a>
 c00609c:	6863      	ldr	r3, [r4, #4]
 c00609e:	2b00      	cmp	r3, #0
 c0060a0:	d187      	bne.n	c005fb2 <HAL_RCC_OscConfig+0x9a>
 c0060a2:	e73d      	b.n	c005f20 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0060a4:	6863      	ldr	r3, [r4, #4]
 c0060a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 c0060aa:	d117      	bne.n	c0060dc <HAL_RCC_OscConfig+0x1c4>
 c0060ac:	6813      	ldr	r3, [r2, #0]
 c0060ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c0060b2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 c0060b4:	f7fc fb5c 	bl	c002770 <HAL_GetTick>
 c0060b8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0060ba:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ c006184 <HAL_RCC_OscConfig+0x26c>
 c0060be:	f8d8 3000 	ldr.w	r3, [r8]
 c0060c2:	0399      	lsls	r1, r3, #14
 c0060c4:	f53f af75 	bmi.w	c005fb2 <HAL_RCC_OscConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c0060c8:	f7fc fb52 	bl	c002770 <HAL_GetTick>
 c0060cc:	1b40      	subs	r0, r0, r5
 c0060ce:	2864      	cmp	r0, #100	@ 0x64
 c0060d0:	d9f5      	bls.n	c0060be <HAL_RCC_OscConfig+0x1a6>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0060d2:	f8d8 3000 	ldr.w	r3, [r8]
 c0060d6:	039b      	lsls	r3, r3, #14
 c0060d8:	d5c0      	bpl.n	c00605c <HAL_RCC_OscConfig+0x144>
 c0060da:	e7f0      	b.n	c0060be <HAL_RCC_OscConfig+0x1a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0060dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 c0060e0:	4d28      	ldr	r5, [pc, #160]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c0060e2:	d108      	bne.n	c0060f6 <HAL_RCC_OscConfig+0x1de>
 c0060e4:	682b      	ldr	r3, [r5, #0]
 c0060e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 c0060ea:	602b      	str	r3, [r5, #0]
 c0060ec:	682b      	ldr	r3, [r5, #0]
 c0060ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c0060f2:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c0060f4:	e7de      	b.n	c0060b4 <HAL_RCC_OscConfig+0x19c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0060f6:	682a      	ldr	r2, [r5, #0]
 c0060f8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0060fc:	602a      	str	r2, [r5, #0]
 c0060fe:	682a      	ldr	r2, [r5, #0]
 c006100:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c006104:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c006106:	2b00      	cmp	r3, #0
 c006108:	d1d4      	bne.n	c0060b4 <HAL_RCC_OscConfig+0x19c>
        tickstart = HAL_GetTick();
 c00610a:	f7fc fb31 	bl	c002770 <HAL_GetTick>
 c00610e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c006110:	682b      	ldr	r3, [r5, #0]
 c006112:	039b      	lsls	r3, r3, #14
 c006114:	f57f af4d 	bpl.w	c005fb2 <HAL_RCC_OscConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c006118:	f7fc fb2a 	bl	c002770 <HAL_GetTick>
 c00611c:	eba0 0008 	sub.w	r0, r0, r8
 c006120:	2864      	cmp	r0, #100	@ 0x64
 c006122:	d9f5      	bls.n	c006110 <HAL_RCC_OscConfig+0x1f8>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c006124:	682b      	ldr	r3, [r5, #0]
 c006126:	039a      	lsls	r2, r3, #14
 c006128:	d498      	bmi.n	c00605c <HAL_RCC_OscConfig+0x144>
 c00612a:	e7f1      	b.n	c006110 <HAL_RCC_OscConfig+0x1f8>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c00612c:	2e04      	cmp	r6, #4
 c00612e:	4b15      	ldr	r3, [pc, #84]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c006130:	d003      	beq.n	c00613a <HAL_RCC_OscConfig+0x222>
 c006132:	2e0c      	cmp	r6, #12
 c006134:	d111      	bne.n	c00615a <HAL_RCC_OscConfig+0x242>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c006136:	2f02      	cmp	r7, #2
 c006138:	d10f      	bne.n	c00615a <HAL_RCC_OscConfig+0x242>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c00613a:	681b      	ldr	r3, [r3, #0]
 c00613c:	055d      	lsls	r5, r3, #21
 c00613e:	d503      	bpl.n	c006148 <HAL_RCC_OscConfig+0x230>
 c006140:	68e3      	ldr	r3, [r4, #12]
 c006142:	2b00      	cmp	r3, #0
 c006144:	f43f aeec 	beq.w	c005f20 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c006148:	4a0e      	ldr	r2, [pc, #56]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
 c00614a:	6921      	ldr	r1, [r4, #16]
 c00614c:	6853      	ldr	r3, [r2, #4]
 c00614e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c006152:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 c006156:	6053      	str	r3, [r2, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c006158:	e72f      	b.n	c005fba <HAL_RCC_OscConfig+0xa2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c00615a:	68e2      	ldr	r2, [r4, #12]
 c00615c:	b312      	cbz	r2, c0061a4 <HAL_RCC_OscConfig+0x28c>
        __HAL_RCC_HSI_ENABLE();
 c00615e:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006160:	4d08      	ldr	r5, [pc, #32]	@ (c006184 <HAL_RCC_OscConfig+0x26c>)
        __HAL_RCC_HSI_ENABLE();
 c006162:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 c006166:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c006168:	f7fc fb02 	bl	c002770 <HAL_GetTick>
 c00616c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00616e:	682b      	ldr	r3, [r5, #0]
 c006170:	055a      	lsls	r2, r3, #21
 c006172:	d50d      	bpl.n	c006190 <HAL_RCC_OscConfig+0x278>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c006174:	686b      	ldr	r3, [r5, #4]
 c006176:	6922      	ldr	r2, [r4, #16]
 c006178:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c00617c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 c006180:	606b      	str	r3, [r5, #4]
 c006182:	e71a      	b.n	c005fba <HAL_RCC_OscConfig+0xa2>
 c006184:	50021000 	.word	0x50021000
 c006188:	30000004 	.word	0x30000004
 c00618c:	3000000c 	.word	0x3000000c
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c006190:	f7fc faee 	bl	c002770 <HAL_GetTick>
 c006194:	1b80      	subs	r0, r0, r6
 c006196:	2802      	cmp	r0, #2
 c006198:	d9e9      	bls.n	c00616e <HAL_RCC_OscConfig+0x256>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00619a:	682b      	ldr	r3, [r5, #0]
 c00619c:	0559      	lsls	r1, r3, #21
 c00619e:	f57f af5d 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0061a2:	e7e4      	b.n	c00616e <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_DISABLE();
 c0061a4:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061a6:	4eac      	ldr	r6, [pc, #688]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
        __HAL_RCC_HSI_DISABLE();
 c0061a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 c0061ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c0061ae:	f7fc fadf 	bl	c002770 <HAL_GetTick>
 c0061b2:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061b4:	6833      	ldr	r3, [r6, #0]
 c0061b6:	055f      	lsls	r7, r3, #21
 c0061b8:	f57f aeff 	bpl.w	c005fba <HAL_RCC_OscConfig+0xa2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c0061bc:	f7fc fad8 	bl	c002770 <HAL_GetTick>
 c0061c0:	1b40      	subs	r0, r0, r5
 c0061c2:	2802      	cmp	r0, #2
 c0061c4:	d9f6      	bls.n	c0061b4 <HAL_RCC_OscConfig+0x29c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061c6:	6833      	ldr	r3, [r6, #0]
 c0061c8:	055b      	lsls	r3, r3, #21
 c0061ca:	f53f af47 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0061ce:	e7f1      	b.n	c0061b4 <HAL_RCC_OscConfig+0x29c>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c0061d0:	6963      	ldr	r3, [r4, #20]
 c0061d2:	4da1      	ldr	r5, [pc, #644]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c0061d4:	b333      	cbz	r3, c006224 <HAL_RCC_OscConfig+0x30c>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c0061d6:	69a3      	ldr	r3, [r4, #24]
 c0061d8:	b9fb      	cbnz	r3, c00621a <HAL_RCC_OscConfig+0x302>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c0061da:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c0061de:	f023 0310 	bic.w	r3, r3, #16
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c0061e2:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      __HAL_RCC_LSI_ENABLE();
 c0061e6:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0061ea:	4e9b      	ldr	r6, [pc, #620]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
      __HAL_RCC_LSI_ENABLE();
 c0061ec:	f043 0301 	orr.w	r3, r3, #1
 c0061f0:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c0061f4:	f7fc fabc 	bl	c002770 <HAL_GetTick>
 c0061f8:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0061fa:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 c0061fe:	079a      	lsls	r2, r3, #30
 c006200:	f53f aedf 	bmi.w	c005fc2 <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c006204:	f7fc fab4 	bl	c002770 <HAL_GetTick>
 c006208:	1b40      	subs	r0, r0, r5
 c00620a:	2807      	cmp	r0, #7
 c00620c:	d9f5      	bls.n	c0061fa <HAL_RCC_OscConfig+0x2e2>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c00620e:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 c006212:	0799      	lsls	r1, r3, #30
 c006214:	f57f af22 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006218:	e7ef      	b.n	c0061fa <HAL_RCC_OscConfig+0x2e2>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00621a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c00621e:	f043 0310 	orr.w	r3, r3, #16
 c006222:	e7de      	b.n	c0061e2 <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 c006224:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006228:	f023 0301 	bic.w	r3, r3, #1
 c00622c:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c006230:	f7fc fa9e 	bl	c002770 <HAL_GetTick>
 c006234:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c006236:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c00623a:	079f      	lsls	r7, r3, #30
 c00623c:	f57f aec1 	bpl.w	c005fc2 <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c006240:	f7fc fa96 	bl	c002770 <HAL_GetTick>
 c006244:	1b80      	subs	r0, r0, r6
 c006246:	2807      	cmp	r0, #7
 c006248:	d9f5      	bls.n	c006236 <HAL_RCC_OscConfig+0x31e>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c00624a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c00624e:	079b      	lsls	r3, r3, #30
 c006250:	f53f af04 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006254:	e7ef      	b.n	c006236 <HAL_RCC_OscConfig+0x31e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c006256:	4b80      	ldr	r3, [pc, #512]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c006258:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c00625a:	00d5      	lsls	r5, r2, #3
 c00625c:	d446      	bmi.n	c0062ec <HAL_RCC_OscConfig+0x3d4>
      pwrclkchanged = SET;
 c00625e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 c006260:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c006262:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c006266:	659a      	str	r2, [r3, #88]	@ 0x58
 c006268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c00626a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c00626e:	9301      	str	r3, [sp, #4]
 c006270:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c006272:	4d7a      	ldr	r5, [pc, #488]	@ (c00645c <HAL_RCC_OscConfig+0x544>)
 c006274:	682b      	ldr	r3, [r5, #0]
 c006276:	05d8      	lsls	r0, r3, #23
 c006278:	d53a      	bpl.n	c0062f0 <HAL_RCC_OscConfig+0x3d8>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c00627a:	68a3      	ldr	r3, [r4, #8]
 c00627c:	4d76      	ldr	r5, [pc, #472]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c00627e:	f013 0f01 	tst.w	r3, #1
 c006282:	d149      	bne.n	c006318 <HAL_RCC_OscConfig+0x400>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c006284:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 c006288:	f022 0201 	bic.w	r2, r2, #1
 c00628c:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c006290:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 c006294:	f022 0204 	bic.w	r2, r2, #4
 c006298:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c00629c:	2b00      	cmp	r3, #0
 c00629e:	d14a      	bne.n	c006336 <HAL_RCC_OscConfig+0x41e>
      tickstart = HAL_GetTick();
 c0062a0:	f7fc fa66 	bl	c002770 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062a4:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 c0062a8:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c0062aa:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062ae:	0799      	lsls	r1, r3, #30
 c0062b0:	f100 8091 	bmi.w	c0063d6 <HAL_RCC_OscConfig+0x4be>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c0062b4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062b8:	061a      	lsls	r2, r3, #24
 c0062ba:	d557      	bpl.n	c00636c <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062bc:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0062c0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0062c8:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062cc:	4d62      	ldr	r5, [pc, #392]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c0062ce:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062d2:	0519      	lsls	r1, r3, #20
 c0062d4:	d54a      	bpl.n	c00636c <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062d6:	f7fc fa4b 	bl	c002770 <HAL_GetTick>
 c0062da:	1b80      	subs	r0, r0, r6
 c0062dc:	4540      	cmp	r0, r8
 c0062de:	d9f6      	bls.n	c0062ce <HAL_RCC_OscConfig+0x3b6>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062e0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062e4:	051b      	lsls	r3, r3, #20
 c0062e6:	f53f aeb9 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0062ea:	e7f0      	b.n	c0062ce <HAL_RCC_OscConfig+0x3b6>
    FlagStatus       pwrclkchanged = RESET;
 c0062ec:	2700      	movs	r7, #0
 c0062ee:	e7c0      	b.n	c006272 <HAL_RCC_OscConfig+0x35a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0062f0:	682b      	ldr	r3, [r5, #0]
 c0062f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0062f6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 c0062f8:	f7fc fa3a 	bl	c002770 <HAL_GetTick>
 c0062fc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0062fe:	682b      	ldr	r3, [r5, #0]
 c006300:	05da      	lsls	r2, r3, #23
 c006302:	d4ba      	bmi.n	c00627a <HAL_RCC_OscConfig+0x362>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c006304:	f7fc fa34 	bl	c002770 <HAL_GetTick>
 c006308:	1b80      	subs	r0, r0, r6
 c00630a:	2802      	cmp	r0, #2
 c00630c:	d9f7      	bls.n	c0062fe <HAL_RCC_OscConfig+0x3e6>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00630e:	682b      	ldr	r3, [r5, #0]
 c006310:	05d9      	lsls	r1, r3, #23
 c006312:	f57f aea3 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006316:	e7f2      	b.n	c0062fe <HAL_RCC_OscConfig+0x3e6>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c006318:	f013 0f04 	tst.w	r3, #4
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c00631c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c006320:	bf1e      	ittt	ne
 c006322:	f043 0304 	orrne.w	r3, r3, #4
 c006326:	f8c5 3090 	strne.w	r3, [r5, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c00632a:	f8d5 3090 	ldrne.w	r3, [r5, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c00632e:	f043 0301 	orr.w	r3, r3, #1
 c006332:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      tickstart = HAL_GetTick();
 c006336:	f7fc fa1b 	bl	c002770 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00633a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 c00633e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006340:	4d45      	ldr	r5, [pc, #276]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c006342:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c006346:	0799      	lsls	r1, r3, #30
 c006348:	d519      	bpl.n	c00637e <HAL_RCC_OscConfig+0x466>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c00634a:	68a3      	ldr	r3, [r4, #8]
 c00634c:	f013 0f80 	tst.w	r3, #128	@ 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c006350:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c006354:	d029      	beq.n	c0063aa <HAL_RCC_OscConfig+0x492>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006356:	f241 3888 	movw	r8, #5000	@ 0x1388
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c00635a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00635e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c006362:	4d3d      	ldr	r5, [pc, #244]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c006364:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c006368:	051b      	lsls	r3, r3, #20
 c00636a:	d513      	bpl.n	c006394 <HAL_RCC_OscConfig+0x47c>
    if (pwrclkchanged == SET)
 c00636c:	2f00      	cmp	r7, #0
 c00636e:	f43f ae2c 	beq.w	c005fca <HAL_RCC_OscConfig+0xb2>
      __HAL_RCC_PWR_CLK_DISABLE();
 c006372:	4a39      	ldr	r2, [pc, #228]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c006374:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c006376:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c00637a:	6593      	str	r3, [r2, #88]	@ 0x58
 c00637c:	e625      	b.n	c005fca <HAL_RCC_OscConfig+0xb2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00637e:	f7fc f9f7 	bl	c002770 <HAL_GetTick>
 c006382:	1b80      	subs	r0, r0, r6
 c006384:	4540      	cmp	r0, r8
 c006386:	d9dc      	bls.n	c006342 <HAL_RCC_OscConfig+0x42a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006388:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c00638c:	079b      	lsls	r3, r3, #30
 c00638e:	f57f ae65 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006392:	e7d6      	b.n	c006342 <HAL_RCC_OscConfig+0x42a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006394:	f7fc f9ec 	bl	c002770 <HAL_GetTick>
 c006398:	1b80      	subs	r0, r0, r6
 c00639a:	4540      	cmp	r0, r8
 c00639c:	d9e2      	bls.n	c006364 <HAL_RCC_OscConfig+0x44c>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c00639e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063a2:	051a      	lsls	r2, r3, #20
 c0063a4:	f57f ae5a 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0063a8:	e7dc      	b.n	c006364 <HAL_RCC_OscConfig+0x44c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063aa:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0063ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0063b2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0063b6:	4d28      	ldr	r5, [pc, #160]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c0063b8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063bc:	051a      	lsls	r2, r3, #20
 c0063be:	d5d5      	bpl.n	c00636c <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063c0:	f7fc f9d6 	bl	c002770 <HAL_GetTick>
 c0063c4:	1b80      	subs	r0, r0, r6
 c0063c6:	4540      	cmp	r0, r8
 c0063c8:	d9f6      	bls.n	c0063b8 <HAL_RCC_OscConfig+0x4a0>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0063ca:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063ce:	0519      	lsls	r1, r3, #20
 c0063d0:	f53f ae44 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0063d4:	e7f0      	b.n	c0063b8 <HAL_RCC_OscConfig+0x4a0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063d6:	f7fc f9cb 	bl	c002770 <HAL_GetTick>
 c0063da:	1b80      	subs	r0, r0, r6
 c0063dc:	4540      	cmp	r0, r8
 c0063de:	f67f af64 	bls.w	c0062aa <HAL_RCC_OscConfig+0x392>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c0063e2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063e6:	079b      	lsls	r3, r3, #30
 c0063e8:	f53f ae38 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0063ec:	e75d      	b.n	c0062aa <HAL_RCC_OscConfig+0x392>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c0063ee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c0063f0:	4d19      	ldr	r5, [pc, #100]	@ (c006458 <HAL_RCC_OscConfig+0x540>)
 c0063f2:	b1c3      	cbz	r3, c006426 <HAL_RCC_OscConfig+0x50e>
      __HAL_RCC_HSI48_ENABLE();
 c0063f4:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c0063f8:	f043 0301 	orr.w	r3, r3, #1
 c0063fc:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c006400:	f7fc f9b6 	bl	c002770 <HAL_GetTick>
 c006404:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c006406:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c00640a:	079f      	lsls	r7, r3, #30
 c00640c:	f53f ade1 	bmi.w	c005fd2 <HAL_RCC_OscConfig+0xba>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c006410:	f7fc f9ae 	bl	c002770 <HAL_GetTick>
 c006414:	1b80      	subs	r0, r0, r6
 c006416:	2802      	cmp	r0, #2
 c006418:	d9f5      	bls.n	c006406 <HAL_RCC_OscConfig+0x4ee>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00641a:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c00641e:	079b      	lsls	r3, r3, #30
 c006420:	f57f ae1c 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006424:	e7ef      	b.n	c006406 <HAL_RCC_OscConfig+0x4ee>
      __HAL_RCC_HSI48_DISABLE();
 c006426:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c00642a:	f023 0301 	bic.w	r3, r3, #1
 c00642e:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c006432:	f7fc f99d 	bl	c002770 <HAL_GetTick>
 c006436:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006438:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c00643c:	079a      	lsls	r2, r3, #30
 c00643e:	f57f adc8 	bpl.w	c005fd2 <HAL_RCC_OscConfig+0xba>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c006442:	f7fc f995 	bl	c002770 <HAL_GetTick>
 c006446:	1b80      	subs	r0, r0, r6
 c006448:	2802      	cmp	r0, #2
 c00644a:	d9f5      	bls.n	c006438 <HAL_RCC_OscConfig+0x520>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c00644c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006450:	0799      	lsls	r1, r3, #30
 c006452:	f53f ae03 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006456:	e7ef      	b.n	c006438 <HAL_RCC_OscConfig+0x520>
 c006458:	50021000 	.word	0x50021000
 c00645c:	50007000 	.word	0x50007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c006460:	4d4c      	ldr	r5, [pc, #304]	@ (c006594 <HAL_RCC_OscConfig+0x67c>)
 c006462:	68aa      	ldr	r2, [r5, #8]
 c006464:	f002 020c 	and.w	r2, r2, #12
 c006468:	2a0c      	cmp	r2, #12
 c00646a:	d05e      	beq.n	c00652a <HAL_RCC_OscConfig+0x612>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c00646c:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 c00646e:	682b      	ldr	r3, [r5, #0]
 c006470:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 c006474:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c006476:	d143      	bne.n	c006500 <HAL_RCC_OscConfig+0x5e8>
        tickstart = HAL_GetTick();
 c006478:	f7fc f97a 	bl	c002770 <HAL_GetTick>
 c00647c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00647e:	682b      	ldr	r3, [r5, #0]
 c006480:	019f      	lsls	r7, r3, #6
 c006482:	d433      	bmi.n	c0064ec <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c006484:	68ea      	ldr	r2, [r5, #12]
 c006486:	4b44      	ldr	r3, [pc, #272]	@ (c006598 <HAL_RCC_OscConfig+0x680>)
 c006488:	4013      	ands	r3, r2
 c00648a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c00648c:	4313      	orrs	r3, r2
 c00648e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 c006490:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c006494:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 c006496:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 c00649a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 c00649c:	3a01      	subs	r2, #1
 c00649e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 c0064a2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 c0064a4:	0852      	lsrs	r2, r2, #1
 c0064a6:	3a01      	subs	r2, #1
 c0064a8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 c0064ac:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c0064ae:	0852      	lsrs	r2, r2, #1
 c0064b0:	3a01      	subs	r2, #1
 c0064b2:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 c0064b6:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 c0064b8:	682b      	ldr	r3, [r5, #0]
 c0064ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c0064be:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c0064c0:	68eb      	ldr	r3, [r5, #12]
 c0064c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c0064c6:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 c0064c8:	f7fc f952 	bl	c002770 <HAL_GetTick>
 c0064cc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0064ce:	4d31      	ldr	r5, [pc, #196]	@ (c006594 <HAL_RCC_OscConfig+0x67c>)
 c0064d0:	682b      	ldr	r3, [r5, #0]
 c0064d2:	0199      	lsls	r1, r3, #6
 c0064d4:	f53f ad81 	bmi.w	c005fda <HAL_RCC_OscConfig+0xc2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0064d8:	f7fc f94a 	bl	c002770 <HAL_GetTick>
 c0064dc:	1b00      	subs	r0, r0, r4
 c0064de:	2802      	cmp	r0, #2
 c0064e0:	d9f6      	bls.n	c0064d0 <HAL_RCC_OscConfig+0x5b8>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0064e2:	682b      	ldr	r3, [r5, #0]
 c0064e4:	0198      	lsls	r0, r3, #6
 c0064e6:	f57f adb9 	bpl.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0064ea:	e7f1      	b.n	c0064d0 <HAL_RCC_OscConfig+0x5b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0064ec:	f7fc f940 	bl	c002770 <HAL_GetTick>
 c0064f0:	1b80      	subs	r0, r0, r6
 c0064f2:	2802      	cmp	r0, #2
 c0064f4:	d9c3      	bls.n	c00647e <HAL_RCC_OscConfig+0x566>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0064f6:	682b      	ldr	r3, [r5, #0]
 c0064f8:	019b      	lsls	r3, r3, #6
 c0064fa:	f53f adaf 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c0064fe:	e7be      	b.n	c00647e <HAL_RCC_OscConfig+0x566>
        tickstart = HAL_GetTick();
 c006500:	f7fc f936 	bl	c002770 <HAL_GetTick>
 c006504:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006506:	682b      	ldr	r3, [r5, #0]
 c006508:	019b      	lsls	r3, r3, #6
 c00650a:	d404      	bmi.n	c006516 <HAL_RCC_OscConfig+0x5fe>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c00650c:	68ea      	ldr	r2, [r5, #12]
 c00650e:	4b23      	ldr	r3, [pc, #140]	@ (c00659c <HAL_RCC_OscConfig+0x684>)
 c006510:	4013      	ands	r3, r2
 c006512:	60eb      	str	r3, [r5, #12]
 c006514:	e561      	b.n	c005fda <HAL_RCC_OscConfig+0xc2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c006516:	f7fc f92b 	bl	c002770 <HAL_GetTick>
 c00651a:	1b00      	subs	r0, r0, r4
 c00651c:	2802      	cmp	r0, #2
 c00651e:	d9f2      	bls.n	c006506 <HAL_RCC_OscConfig+0x5ee>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006520:	682b      	ldr	r3, [r5, #0]
 c006522:	019a      	lsls	r2, r3, #6
 c006524:	f53f ad9a 	bmi.w	c00605c <HAL_RCC_OscConfig+0x144>
 c006528:	e7ed      	b.n	c006506 <HAL_RCC_OscConfig+0x5ee>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c00652a:	2b01      	cmp	r3, #1
 c00652c:	f43f acf8 	beq.w	c005f20 <HAL_RCC_OscConfig+0x8>
        pll_config = RCC->PLLCFGR;
 c006530:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c006532:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c006534:	f003 0103 	and.w	r1, r3, #3
 c006538:	4291      	cmp	r1, r2
 c00653a:	f47f acf1 	bne.w	c005f20 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c00653e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c006540:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 c006544:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c006546:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 c00654a:	f47f ace9 	bne.w	c005f20 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c00654e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 c006550:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c006554:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 c006558:	f47f ace2 	bne.w	c005f20 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c00655c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 c00655e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c006562:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 c006566:	f47f acdb 	bne.w	c005f20 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c00656a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 c00656c:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 c006570:	0852      	lsrs	r2, r2, #1
 c006572:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c006574:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 c006578:	f47f acd2 	bne.w	c005f20 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c00657c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c00657e:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 c006582:	0852      	lsrs	r2, r2, #1
 c006584:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c006586:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 c00658a:	bf14      	ite	ne
 c00658c:	2001      	movne	r0, #1
 c00658e:	2000      	moveq	r0, #0
 c006590:	e4c7      	b.n	c005f22 <HAL_RCC_OscConfig+0xa>
 c006592:	bf00      	nop
 c006594:	50021000 	.word	0x50021000
 c006598:	019f800c 	.word	0x019f800c
 c00659c:	feeefffc 	.word	0xfeeefffc

0c0065a0 <HAL_RCC_ClockConfig>:
{
 c0065a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c0065a4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 c0065a6:	4604      	mov	r4, r0
 c0065a8:	b910      	cbnz	r0, c0065b0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 c0065aa:	2001      	movs	r0, #1
}
 c0065ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c0065b0:	4a7b      	ldr	r2, [pc, #492]	@ (c0067a0 <HAL_RCC_ClockConfig+0x200>)
 c0065b2:	6813      	ldr	r3, [r2, #0]
 c0065b4:	f003 030f 	and.w	r3, r3, #15
 c0065b8:	428b      	cmp	r3, r1
 c0065ba:	d36f      	bcc.n	c00669c <HAL_RCC_ClockConfig+0xfc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c0065bc:	6821      	ldr	r1, [r4, #0]
 c0065be:	0788      	lsls	r0, r1, #30
 c0065c0:	d478      	bmi.n	c0066b4 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c0065c2:	07c9      	lsls	r1, r1, #31
 c0065c4:	d53d      	bpl.n	c006642 <HAL_RCC_ClockConfig+0xa2>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c0065c6:	6866      	ldr	r6, [r4, #4]
 c0065c8:	4b76      	ldr	r3, [pc, #472]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c0065ca:	2e03      	cmp	r6, #3
 c0065cc:	f040 80a3 	bne.w	c006716 <HAL_RCC_ClockConfig+0x176>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0065d0:	681a      	ldr	r2, [r3, #0]
 c0065d2:	0192      	lsls	r2, r2, #6
 c0065d4:	d5e9      	bpl.n	c0065aa <HAL_RCC_ClockConfig+0xa>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0065d6:	68d9      	ldr	r1, [r3, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0065d8:	68da      	ldr	r2, [r3, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0065da:	f001 0103 	and.w	r1, r1, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0065de:	f3c2 1203 	ubfx	r2, r2, #4, #4

  switch (pllsource)
 c0065e2:	2902      	cmp	r1, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0065e4:	f102 0201 	add.w	r2, r2, #1
  switch (pllsource)
 c0065e8:	d071      	beq.n	c0066ce <HAL_RCC_ClockConfig+0x12e>
 c0065ea:	2903      	cmp	r1, #3
 c0065ec:	d06f      	beq.n	c0066ce <HAL_RCC_ClockConfig+0x12e>
 c0065ee:	2901      	cmp	r1, #1
 c0065f0:	d075      	beq.n	c0066de <HAL_RCC_ClockConfig+0x13e>
 c0065f2:	2300      	movs	r3, #0
      /* unexpected */
      pllvco = 0;
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0065f4:	496b      	ldr	r1, [pc, #428]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c0065f6:	68ca      	ldr	r2, [r1, #12]
 c0065f8:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c0065fc:	3201      	adds	r2, #1
 c0065fe:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 c006600:	fbb3 f3f2 	udiv	r3, r3, r2
      if (pllfreq > 80000000U)
 c006604:	4a68      	ldr	r2, [pc, #416]	@ (c0067a8 <HAL_RCC_ClockConfig+0x208>)
 c006606:	4293      	cmp	r3, r2
 c006608:	d878      	bhi.n	c0066fc <HAL_RCC_ClockConfig+0x15c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c00660a:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c00660e:	4f65      	ldr	r7, [pc, #404]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c006610:	f241 3988 	movw	r9, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c006614:	68bb      	ldr	r3, [r7, #8]
 c006616:	f023 0303 	bic.w	r3, r3, #3
 c00661a:	4333      	orrs	r3, r6
 c00661c:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 c00661e:	f7fc f8a7 	bl	c002770 <HAL_GetTick>
 c006622:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c006624:	68bb      	ldr	r3, [r7, #8]
 c006626:	6862      	ldr	r2, [r4, #4]
 c006628:	f003 030c 	and.w	r3, r3, #12
 c00662c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 c006630:	f040 8092 	bne.w	c006758 <HAL_RCC_ClockConfig+0x1b8>
  if(hpre == RCC_SYSCLK_DIV2)
 c006634:	f1b8 0f00 	cmp.w	r8, #0
 c006638:	d003      	beq.n	c006642 <HAL_RCC_ClockConfig+0xa2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c00663a:	68bb      	ldr	r3, [r7, #8]
 c00663c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c006640:	60bb      	str	r3, [r7, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c006642:	6821      	ldr	r1, [r4, #0]
 c006644:	0788      	lsls	r0, r1, #30
 c006646:	d50b      	bpl.n	c006660 <HAL_RCC_ClockConfig+0xc0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c006648:	4a56      	ldr	r2, [pc, #344]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c00664a:	68a0      	ldr	r0, [r4, #8]
 c00664c:	6893      	ldr	r3, [r2, #8]
 c00664e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 c006652:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c006654:	bf3f      	itttt	cc
 c006656:	6893      	ldrcc	r3, [r2, #8]
 c006658:	f023 03f0 	biccc.w	r3, r3, #240	@ 0xf0
 c00665c:	4303      	orrcc	r3, r0
 c00665e:	6093      	strcc	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c006660:	4a4f      	ldr	r2, [pc, #316]	@ (c0067a0 <HAL_RCC_ClockConfig+0x200>)
 c006662:	6813      	ldr	r3, [r2, #0]
 c006664:	f003 030f 	and.w	r3, r3, #15
 c006668:	42ab      	cmp	r3, r5
 c00666a:	f200 8085 	bhi.w	c006778 <HAL_RCC_ClockConfig+0x1d8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c00666e:	074a      	lsls	r2, r1, #29
 c006670:	f100 808e 	bmi.w	c006790 <HAL_RCC_ClockConfig+0x1f0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c006674:	070b      	lsls	r3, r1, #28
 c006676:	d507      	bpl.n	c006688 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c006678:	4a4a      	ldr	r2, [pc, #296]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c00667a:	6921      	ldr	r1, [r4, #16]
 c00667c:	6893      	ldr	r3, [r2, #8]
 c00667e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 c006682:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 c006686:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c006688:	f7ff fc36 	bl	c005ef8 <HAL_RCC_GetHCLKFreq>
 c00668c:	4b47      	ldr	r3, [pc, #284]	@ (c0067ac <HAL_RCC_ClockConfig+0x20c>)
 c00668e:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 c006690:	4b47      	ldr	r3, [pc, #284]	@ (c0067b0 <HAL_RCC_ClockConfig+0x210>)
 c006692:	6818      	ldr	r0, [r3, #0]
}
 c006694:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 c006698:	f7fc b828 	b.w	c0026ec <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c00669c:	6813      	ldr	r3, [r2, #0]
 c00669e:	f023 030f 	bic.w	r3, r3, #15
 c0066a2:	430b      	orrs	r3, r1
 c0066a4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0066a6:	6813      	ldr	r3, [r2, #0]
 c0066a8:	f003 030f 	and.w	r3, r3, #15
 c0066ac:	428b      	cmp	r3, r1
 c0066ae:	f47f af7c 	bne.w	c0065aa <HAL_RCC_ClockConfig+0xa>
 c0066b2:	e783      	b.n	c0065bc <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c0066b4:	4a3b      	ldr	r2, [pc, #236]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c0066b6:	68a0      	ldr	r0, [r4, #8]
 c0066b8:	6893      	ldr	r3, [r2, #8]
 c0066ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 c0066be:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c0066c0:	bf81      	itttt	hi
 c0066c2:	6893      	ldrhi	r3, [r2, #8]
 c0066c4:	f023 03f0 	bichi.w	r3, r3, #240	@ 0xf0
 c0066c8:	4303      	orrhi	r3, r0
 c0066ca:	6093      	strhi	r3, [r2, #8]
 c0066cc:	e779      	b.n	c0065c2 <HAL_RCC_ClockConfig+0x22>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0066ce:	4939      	ldr	r1, [pc, #228]	@ (c0067b4 <HAL_RCC_ClockConfig+0x214>)
 c0066d0:	68db      	ldr	r3, [r3, #12]
 c0066d2:	fbb1 f2f2 	udiv	r2, r1, r2
 c0066d6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c0066da:	4353      	muls	r3, r2
      break;
 c0066dc:	e78a      	b.n	c0065f4 <HAL_RCC_ClockConfig+0x54>
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0066de:	681a      	ldr	r2, [r3, #0]
 c0066e0:	0717      	lsls	r7, r2, #28
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0066e2:	bf54      	ite	pl
 c0066e4:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0066e8:	681b      	ldrmi	r3, [r3, #0]
        pllvco = MSIRangeTable[msirange];
 c0066ea:	4a33      	ldr	r2, [pc, #204]	@ (c0067b8 <HAL_RCC_ClockConfig+0x218>)
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0066ec:	bf54      	ite	pl
 c0066ee:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0066f2:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
        pllvco = MSIRangeTable[msirange];
 c0066f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        break;
 c0066fa:	e77b      	b.n	c0065f4 <HAL_RCC_ClockConfig+0x54>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c0066fc:	688b      	ldr	r3, [r1, #8]
 c0066fe:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 c006702:	d182      	bne.n	c00660a <HAL_RCC_ClockConfig+0x6a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c006704:	688b      	ldr	r3, [r1, #8]
 c006706:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c00670a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00670e:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 c006710:	f04f 0880 	mov.w	r8, #128	@ 0x80
 c006714:	e77b      	b.n	c00660e <HAL_RCC_ClockConfig+0x6e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c006716:	2e02      	cmp	r6, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c006718:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c00671a:	d116      	bne.n	c00674a <HAL_RCC_ClockConfig+0x1aa>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c00671c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006720:	f43f af43 	beq.w	c0065aa <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 c006724:	f7ff fb98 	bl	c005e58 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 c006728:	4b1f      	ldr	r3, [pc, #124]	@ (c0067a8 <HAL_RCC_ClockConfig+0x208>)
 c00672a:	4298      	cmp	r0, r3
 c00672c:	f67f af6d 	bls.w	c00660a <HAL_RCC_ClockConfig+0x6a>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c006730:	4a1c      	ldr	r2, [pc, #112]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c006732:	6893      	ldr	r3, [r2, #8]
 c006734:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 c006738:	f47f af67 	bne.w	c00660a <HAL_RCC_ClockConfig+0x6a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c00673c:	6893      	ldr	r3, [r2, #8]
 c00673e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c006742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c006746:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c006748:	e7e2      	b.n	c006710 <HAL_RCC_ClockConfig+0x170>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c00674a:	b916      	cbnz	r6, c006752 <HAL_RCC_ClockConfig+0x1b2>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c00674c:	f013 0f02 	tst.w	r3, #2
 c006750:	e7e6      	b.n	c006720 <HAL_RCC_ClockConfig+0x180>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006752:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 c006756:	e7e3      	b.n	c006720 <HAL_RCC_ClockConfig+0x180>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c006758:	f7fc f80a 	bl	c002770 <HAL_GetTick>
 c00675c:	1b80      	subs	r0, r0, r6
 c00675e:	4548      	cmp	r0, r9
 c006760:	f67f af60 	bls.w	c006624 <HAL_RCC_ClockConfig+0x84>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c006764:	68bb      	ldr	r3, [r7, #8]
 c006766:	6862      	ldr	r2, [r4, #4]
 c006768:	f003 030c 	and.w	r3, r3, #12
 c00676c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 c006770:	f43f af58 	beq.w	c006624 <HAL_RCC_ClockConfig+0x84>
          return HAL_TIMEOUT;
 c006774:	2003      	movs	r0, #3
 c006776:	e719      	b.n	c0065ac <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c006778:	6813      	ldr	r3, [r2, #0]
 c00677a:	f023 030f 	bic.w	r3, r3, #15
 c00677e:	432b      	orrs	r3, r5
 c006780:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c006782:	6813      	ldr	r3, [r2, #0]
 c006784:	f003 030f 	and.w	r3, r3, #15
 c006788:	42ab      	cmp	r3, r5
 c00678a:	f47f af0e 	bne.w	c0065aa <HAL_RCC_ClockConfig+0xa>
 c00678e:	e76e      	b.n	c00666e <HAL_RCC_ClockConfig+0xce>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c006790:	4a04      	ldr	r2, [pc, #16]	@ (c0067a4 <HAL_RCC_ClockConfig+0x204>)
 c006792:	68e0      	ldr	r0, [r4, #12]
 c006794:	6893      	ldr	r3, [r2, #8]
 c006796:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 c00679a:	4303      	orrs	r3, r0
 c00679c:	6093      	str	r3, [r2, #8]
 c00679e:	e769      	b.n	c006674 <HAL_RCC_ClockConfig+0xd4>
 c0067a0:	50022000 	.word	0x50022000
 c0067a4:	50021000 	.word	0x50021000
 c0067a8:	04c4b400 	.word	0x04c4b400
 c0067ac:	30000004 	.word	0x30000004
 c0067b0:	3000000c 	.word	0x3000000c
 c0067b4:	00f42400 	.word	0x00f42400
 c0067b8:	0c00b34c 	.word	0x0c00b34c

0c0067bc <HAL_RCC_GetPCLK1Freq>:
{
 c0067bc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c0067be:	f7ff fb9b 	bl	c005ef8 <HAL_RCC_GetHCLKFreq>
 c0067c2:	4b04      	ldr	r3, [pc, #16]	@ (c0067d4 <HAL_RCC_GetPCLK1Freq+0x18>)
 c0067c4:	4a04      	ldr	r2, [pc, #16]	@ (c0067d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 c0067c6:	689b      	ldr	r3, [r3, #8]
 c0067c8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 c0067cc:	5cd3      	ldrb	r3, [r2, r3]
}
 c0067ce:	40d8      	lsrs	r0, r3
 c0067d0:	bd08      	pop	{r3, pc}
 c0067d2:	bf00      	nop
 c0067d4:	50021000 	.word	0x50021000
 c0067d8:	0c00b38c 	.word	0x0c00b38c

0c0067dc <HAL_RCC_GetPCLK2Freq>:
{
 c0067dc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c0067de:	f7ff fb8b 	bl	c005ef8 <HAL_RCC_GetHCLKFreq>
 c0067e2:	4b04      	ldr	r3, [pc, #16]	@ (c0067f4 <HAL_RCC_GetPCLK2Freq+0x18>)
 c0067e4:	4a04      	ldr	r2, [pc, #16]	@ (c0067f8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 c0067e6:	689b      	ldr	r3, [r3, #8]
 c0067e8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 c0067ec:	5cd3      	ldrb	r3, [r2, r3]
}
 c0067ee:	40d8      	lsrs	r0, r3
 c0067f0:	bd08      	pop	{r3, pc}
 c0067f2:	bf00      	nop
 c0067f4:	50021000 	.word	0x50021000
 c0067f8:	0c00b38c 	.word	0x0c00b38c

0c0067fc <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 c0067fc:	233f      	movs	r3, #63	@ 0x3f
 c0067fe:	6003      	str	r3, [r0, #0]
  if ((RCC->CR & RCC_CR_HSERDY) == RCC_CR_HSERDY)
 c006800:	4b36      	ldr	r3, [pc, #216]	@ (c0068dc <HAL_RCC_GetOscConfig+0xe0>)
 c006802:	681a      	ldr	r2, [r3, #0]
 c006804:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 c006808:	d007      	beq.n	c00681a <HAL_RCC_GetOscConfig+0x1e>
    if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 c00680a:	681a      	ldr	r2, [r3, #0]
 c00680c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 c006810:	bf14      	ite	ne
 c006812:	f44f 22a0 	movne.w	r2, #327680	@ 0x50000
 c006816:	f44f 3280 	moveq.w	r2, #65536	@ 0x10000
      RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 c00681a:	6042      	str	r2, [r0, #4]
  if ((RCC->CR & RCC_CR_MSIRDY) == RCC_CR_MSIRDY)
 c00681c:	681a      	ldr	r2, [r3, #0]
 c00681e:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c006822:	61c2      	str	r2, [r0, #28]
  RCC_OscInitStruct->MSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
 c006824:	685a      	ldr	r2, [r3, #4]
 c006826:	f3c2 2207 	ubfx	r2, r2, #8, #8
 c00682a:	6202      	str	r2, [r0, #32]
  RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->CR & RCC_CR_MSIRANGE));
 c00682c:	681a      	ldr	r2, [r3, #0]
 c00682e:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c006832:	6242      	str	r2, [r0, #36]	@ 0x24
  if ((RCC->CR & RCC_CR_HSIRDY) == RCC_CR_HSIRDY)
 c006834:	681a      	ldr	r2, [r3, #0]
 c006836:	f3c2 2280 	ubfx	r2, r2, #10, #1
 c00683a:	0212      	lsls	r2, r2, #8
 c00683c:	60c2      	str	r2, [r0, #12]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 c00683e:	685a      	ldr	r2, [r3, #4]
 c006840:	f3c2 6206 	ubfx	r2, r2, #24, #7
 c006844:	6102      	str	r2, [r0, #16]
  if ((RCC->BDCR & RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY)
 c006846:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c00684a:	f012 0202 	ands.w	r2, r2, #2
 c00684e:	d00a      	beq.n	c006866 <HAL_RCC_GetOscConfig+0x6a>
    if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 c006850:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c006854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
    if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 c006858:	0751      	lsls	r1, r2, #29
 c00685a:	d539      	bpl.n	c0068d0 <HAL_RCC_GetOscConfig+0xd4>
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c00685c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c006860:	bf14      	ite	ne
 c006862:	2285      	movne	r2, #133	@ 0x85
 c006864:	2205      	moveq	r2, #5
  if ((RCC->CSR & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY)
 c006866:	4b1d      	ldr	r3, [pc, #116]	@ (c0068dc <HAL_RCC_GetOscConfig+0xe0>)
        RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 c006868:	6082      	str	r2, [r0, #8]
  if ((RCC->CSR & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY)
 c00686a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c00686e:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c006872:	6142      	str	r2, [r0, #20]
  if ((RCC->CSR & RCC_CSR_LSIPRE) == RCC_CSR_LSIPRE)
 c006874:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c006878:	f002 0210 	and.w	r2, r2, #16
 c00687c:	6182      	str	r2, [r0, #24]
  if ((RCC->CRRCR & RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY)
 c00687e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 c006882:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c006886:	6282      	str	r2, [r0, #40]	@ 0x28
  if ((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY)
 c006888:	681a      	ldr	r2, [r3, #0]
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 c00688a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 c00688e:	bf0c      	ite	eq
 c006890:	2201      	moveq	r2, #1
 c006892:	2202      	movne	r2, #2
 c006894:	62c2      	str	r2, [r0, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c006896:	68da      	ldr	r2, [r3, #12]
 c006898:	f002 0203 	and.w	r2, r2, #3
 c00689c:	6302      	str	r2, [r0, #48]	@ 0x30
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U);
 c00689e:	68da      	ldr	r2, [r3, #12]
 c0068a0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c0068a4:	3201      	adds	r2, #1
 c0068a6:	6342      	str	r2, [r0, #52]	@ 0x34
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0068a8:	68da      	ldr	r2, [r3, #12]
 c0068aa:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c0068ae:	6382      	str	r2, [r0, #56]	@ 0x38
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 c0068b0:	68da      	ldr	r2, [r3, #12]
 c0068b2:	f3c2 5241 	ubfx	r2, r2, #21, #2
 c0068b6:	3201      	adds	r2, #1
 c0068b8:	0052      	lsls	r2, r2, #1
 c0068ba:	6402      	str	r2, [r0, #64]	@ 0x40
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);
 c0068bc:	68da      	ldr	r2, [r3, #12]
 c0068be:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c0068c2:	3201      	adds	r2, #1
 c0068c4:	0052      	lsls	r2, r2, #1
 c0068c6:	6442      	str	r2, [r0, #68]	@ 0x44
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos);
 c0068c8:	68db      	ldr	r3, [r3, #12]
 c0068ca:	0edb      	lsrs	r3, r3, #27
 c0068cc:	63c3      	str	r3, [r0, #60]	@ 0x3c
}
 c0068ce:	4770      	bx	lr
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c0068d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c0068d4:	bf14      	ite	ne
 c0068d6:	2281      	movne	r2, #129	@ 0x81
 c0068d8:	2201      	moveq	r2, #1
 c0068da:	e7c4      	b.n	c006866 <HAL_RCC_GetOscConfig+0x6a>
 c0068dc:	50021000 	.word	0x50021000

0c0068e0 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 c0068e0:	230f      	movs	r3, #15
 c0068e2:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 c0068e4:	4b0b      	ldr	r3, [pc, #44]	@ (c006914 <HAL_RCC_GetClockConfig+0x34>)
 c0068e6:	689a      	ldr	r2, [r3, #8]
 c0068e8:	f002 0203 	and.w	r2, r2, #3
 c0068ec:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 c0068ee:	689a      	ldr	r2, [r3, #8]
 c0068f0:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c0068f4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 c0068f6:	689a      	ldr	r2, [r3, #8]
 c0068f8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 c0068fc:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 c0068fe:	689b      	ldr	r3, [r3, #8]
 c006900:	08db      	lsrs	r3, r3, #3
 c006902:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 c006906:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 c006908:	4b03      	ldr	r3, [pc, #12]	@ (c006918 <HAL_RCC_GetClockConfig+0x38>)
 c00690a:	681b      	ldr	r3, [r3, #0]
 c00690c:	f003 030f 	and.w	r3, r3, #15
 c006910:	600b      	str	r3, [r1, #0]
}
 c006912:	4770      	bx	lr
 c006914:	50021000 	.word	0x50021000
 c006918:	50022000 	.word	0x50022000

0c00691c <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 c00691c:	4a02      	ldr	r2, [pc, #8]	@ (c006928 <HAL_RCC_EnableCSS+0xc>)
 c00691e:	6813      	ldr	r3, [r2, #0]
 c006920:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c006924:	6013      	str	r3, [r2, #0]
}
 c006926:	4770      	bx	lr
 c006928:	50021000 	.word	0x50021000

0c00692c <HAL_RCC_CSSCallback>:
}
 c00692c:	4770      	bx	lr

0c00692e <HAL_RCC_NMI_IRQHandler>:
{
 c00692e:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 c006930:	4c04      	ldr	r4, [pc, #16]	@ (c006944 <HAL_RCC_NMI_IRQHandler+0x16>)
 c006932:	69e3      	ldr	r3, [r4, #28]
 c006934:	05db      	lsls	r3, r3, #23
 c006936:	d504      	bpl.n	c006942 <HAL_RCC_NMI_IRQHandler+0x14>
    HAL_RCC_CSSCallback();
 c006938:	f7ff fff8 	bl	c00692c <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 c00693c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 c006940:	6223      	str	r3, [r4, #32]
}
 c006942:	bd10      	pop	{r4, pc}
 c006944:	50021000 	.word	0x50021000

0c006948 <HAL_RCC_GetResetSource>:
  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 c006948:	4b05      	ldr	r3, [pc, #20]	@ (c006960 <HAL_RCC_GetResetSource+0x18>)
 c00694a:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
  RCC->CSR |= RCC_CSR_RMVF;
 c00694e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
}
 c006952:	f000 407e 	and.w	r0, r0, #4261412864	@ 0xfe000000
  RCC->CSR |= RCC_CSR_RMVF;
 c006956:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c00695a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 c00695e:	4770      	bx	lr
 c006960:	50021000 	.word	0x50021000

0c006964 <HAL_RCC_ConfigAttributes>:
  if ((Attributes & RCC_PRIV) == RCC_PRIV)
 c006964:	f240 2302 	movw	r3, #514	@ 0x202
 c006968:	438b      	bics	r3, r1
 c00696a:	d10f      	bne.n	c00698c <HAL_RCC_ConfigAttributes+0x28>
    SET_BIT(RCC->CR, RCC_CR_PRIV);
 c00696c:	4a0f      	ldr	r2, [pc, #60]	@ (c0069ac <HAL_RCC_ConfigAttributes+0x48>)
 c00696e:	6813      	ldr	r3, [r2, #0]
 c006970:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    CLEAR_BIT(RCC->CR, RCC_CR_PRIV);
 c006974:	6013      	str	r3, [r2, #0]
  if ((Attributes & RCC_SEC) == RCC_SEC)
 c006976:	f240 1301 	movw	r3, #257	@ 0x101
 c00697a:	438b      	bics	r3, r1
 c00697c:	d10d      	bne.n	c00699a <HAL_RCC_ConfigAttributes+0x36>
    SET_BIT(RCC_S->SECCFGR, Item);
 c00697e:	4a0b      	ldr	r2, [pc, #44]	@ (c0069ac <HAL_RCC_ConfigAttributes+0x48>)
 c006980:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 c006984:	4303      	orrs	r3, r0
    CLEAR_BIT(RCC_S->SECCFGR, Item);
 c006986:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
}
 c00698a:	4770      	bx	lr
  else if ((Attributes & RCC_NPRIV) == RCC_NPRIV)
 c00698c:	058a      	lsls	r2, r1, #22
 c00698e:	d5f2      	bpl.n	c006976 <HAL_RCC_ConfigAttributes+0x12>
    CLEAR_BIT(RCC->CR, RCC_CR_PRIV);
 c006990:	4a06      	ldr	r2, [pc, #24]	@ (c0069ac <HAL_RCC_ConfigAttributes+0x48>)
 c006992:	6813      	ldr	r3, [r2, #0]
 c006994:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c006998:	e7ec      	b.n	c006974 <HAL_RCC_ConfigAttributes+0x10>
  else if ((Attributes & RCC_NSEC) == RCC_NSEC)
 c00699a:	05cb      	lsls	r3, r1, #23
 c00699c:	d5f5      	bpl.n	c00698a <HAL_RCC_ConfigAttributes+0x26>
    CLEAR_BIT(RCC_S->SECCFGR, Item);
 c00699e:	4a03      	ldr	r2, [pc, #12]	@ (c0069ac <HAL_RCC_ConfigAttributes+0x48>)
 c0069a0:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 c0069a4:	ea23 0300 	bic.w	r3, r3, r0
 c0069a8:	e7ed      	b.n	c006986 <HAL_RCC_ConfigAttributes+0x22>
 c0069aa:	bf00      	nop
 c0069ac:	50021000 	.word	0x50021000

0c0069b0 <HAL_RCC_GetConfigAttributes>:
  if (pAttributes == NULL)
 c0069b0:	b191      	cbz	r1, c0069d8 <HAL_RCC_GetConfigAttributes+0x28>
  if (READ_BIT(RCC->CR, RCC_CR_PRIV) != 0U)
 c0069b2:	4a0a      	ldr	r2, [pc, #40]	@ (c0069dc <HAL_RCC_GetConfigAttributes+0x2c>)
 c0069b4:	6813      	ldr	r3, [r2, #0]
  if ((RCC_S->SECCFGR & Item) == Item)
 c0069b6:	f8d2 20b8 	ldr.w	r2, [r2, #184]	@ 0xb8
    attributes = RCC_PRIV;
 c0069ba:	2b00      	cmp	r3, #0
 c0069bc:	f240 2302 	movw	r3, #514	@ 0x202
 c0069c0:	bfa8      	it	ge
 c0069c2:	f44f 7300 	movge.w	r3, #512	@ 0x200
  if ((RCC_S->SECCFGR & Item) == Item)
 c0069c6:	4390      	bics	r0, r2
    attributes |= RCC_SEC;
 c0069c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0069cc:	bf08      	it	eq
 c0069ce:	f043 0301 	orreq.w	r3, r3, #1
  return HAL_OK;
 c0069d2:	2000      	movs	r0, #0
  *pAttributes = attributes;
 c0069d4:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c0069d6:	4770      	bx	lr
    return HAL_ERROR;
 c0069d8:	2001      	movs	r0, #1
}
 c0069da:	4770      	bx	lr
 c0069dc:	50021000 	.word	0x50021000

0c0069e0 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 c0069e0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0069e2:	e852 3f00 	ldrex	r3, [r2]
 c0069e6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0069ea:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0069ee:	6802      	ldr	r2, [r0, #0]
 c0069f0:	2900      	cmp	r1, #0
 c0069f2:	d1f5      	bne.n	c0069e0 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0069f4:	f102 0308 	add.w	r3, r2, #8
 c0069f8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 c0069fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a00:	f102 0c08 	add.w	ip, r2, #8
 c006a04:	e84c 3100 	strex	r1, r3, [ip]
 c006a08:	2900      	cmp	r1, #0
 c006a0a:	d1f3      	bne.n	c0069f4 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 c006a0c:	2320      	movs	r3, #32
 c006a0e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 c006a12:	4770      	bx	lr

0c006a14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 c006a14:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c006a16:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a18:	e852 3f00 	ldrex	r3, [r2]
 c006a1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a20:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006a24:	6802      	ldr	r2, [r0, #0]
 c006a26:	2900      	cmp	r1, #0
 c006a28:	d1f5      	bne.n	c006a16 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c006a2a:	4c0f      	ldr	r4, [pc, #60]	@ (c006a68 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a2c:	f102 0308 	add.w	r3, r2, #8
 c006a30:	e853 3f00 	ldrex	r3, [r3]
 c006a34:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a36:	f102 0c08 	add.w	ip, r2, #8
 c006a3a:	e84c 3100 	strex	r1, r3, [ip]
 c006a3e:	2900      	cmp	r1, #0
 c006a40:	d1f4      	bne.n	c006a2c <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c006a42:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c006a44:	2b01      	cmp	r3, #1
 c006a46:	d107      	bne.n	c006a58 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a48:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c006a4c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a50:	e842 3100 	strex	r1, r3, [r2]
 c006a54:	2900      	cmp	r1, #0
 c006a56:	d1f7      	bne.n	c006a48 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 c006a58:	2320      	movs	r3, #32
 c006a5a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006a5e:	2300      	movs	r3, #0
 c006a60:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 c006a62:	6743      	str	r3, [r0, #116]	@ 0x74
}
 c006a64:	bd10      	pop	{r4, pc}
 c006a66:	bf00      	nop
 c006a68:	effffffe 	.word	0xeffffffe

0c006a6c <UART_TxISR_16BIT.part.0>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if (huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 c006a6c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a6e:	e852 3f00 	ldrex	r3, [r2]
 c006a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a76:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006a7a:	6802      	ldr	r2, [r0, #0]
 c006a7c:	2900      	cmp	r1, #0
 c006a7e:	d1f5      	bne.n	c006a6c <UART_TxISR_16BIT.part.0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a80:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a88:	e842 3100 	strex	r1, r3, [r2]
 c006a8c:	2900      	cmp	r1, #0
 c006a8e:	d1f7      	bne.n	c006a80 <UART_TxISR_16BIT.part.0+0x14>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 c006a90:	4770      	bx	lr

0c006a92 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006a92:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 c006a96:	4603      	mov	r3, r0
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006a98:	2a21      	cmp	r2, #33	@ 0x21
 c006a9a:	d110      	bne.n	c006abe <UART_TxISR_8BIT+0x2c>
    if (huart->TxXferCount == 0U)
 c006a9c:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
 c006aa0:	b292      	uxth	r2, r2
 c006aa2:	b902      	cbnz	r2, c006aa6 <UART_TxISR_8BIT+0x14>
 c006aa4:	e7e2      	b.n	c006a6c <UART_TxISR_16BIT.part.0>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 c006aa6:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 c006aa8:	6801      	ldr	r1, [r0, #0]
 c006aaa:	f812 0b01 	ldrb.w	r0, [r2], #1
 c006aae:	6288      	str	r0, [r1, #40]	@ 0x28
      huart->pTxBuffPtr++;
 c006ab0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 c006ab2:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 c006ab6:	3a01      	subs	r2, #1
 c006ab8:	b292      	uxth	r2, r2
 c006aba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 c006abe:	4770      	bx	lr

0c006ac0 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006ac0:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 c006ac4:	4603      	mov	r3, r0
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006ac6:	2a21      	cmp	r2, #33	@ 0x21
 c006ac8:	d112      	bne.n	c006af0 <UART_TxISR_16BIT+0x30>
  {
    if (huart->TxXferCount == 0U)
 c006aca:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
 c006ace:	b292      	uxth	r2, r2
 c006ad0:	b902      	cbnz	r2, c006ad4 <UART_TxISR_16BIT+0x14>
 c006ad2:	e7cb      	b.n	c006a6c <UART_TxISR_16BIT.part.0>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 c006ad4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c006ad6:	6800      	ldr	r0, [r0, #0]
 c006ad8:	f832 1b02 	ldrh.w	r1, [r2], #2
 c006adc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 c006ae0:	6281      	str	r1, [r0, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 c006ae2:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 c006ae4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 c006ae8:	3a01      	subs	r2, #1
 c006aea:	b292      	uxth	r2, r2
 c006aec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    }
  }
}
 c006af0:	4770      	bx	lr

0c006af2 <UART_TxISR_8BIT_FIFOEN>:
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006af2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006af6:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006af8:	2b21      	cmp	r3, #33	@ 0x21
 c006afa:	d11b      	bne.n	c006b34 <UART_TxISR_8BIT_FIFOEN+0x42>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006afc:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 c006b00:	b1c2      	cbz	r2, c006b34 <UART_TxISR_8BIT_FIFOEN+0x42>
    {
      if (huart->TxXferCount == 0U)
 c006b02:	f8b0 1056 	ldrh.w	r1, [r0, #86]	@ 0x56
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b06:	6803      	ldr	r3, [r0, #0]
      if (huart->TxXferCount == 0U)
 c006b08:	b289      	uxth	r1, r1
 c006b0a:	b9a1      	cbnz	r1, c006b36 <UART_TxISR_8BIT_FIFOEN+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b0c:	f103 0208 	add.w	r2, r3, #8
 c006b10:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006b14:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b18:	f103 0008 	add.w	r0, r3, #8
 c006b1c:	e840 2100 	strex	r1, r2, [r0]
 c006b20:	2900      	cmp	r1, #0
 c006b22:	d1f3      	bne.n	c006b0c <UART_TxISR_8BIT_FIFOEN+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b24:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006b28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b2c:	e843 2100 	strex	r1, r2, [r3]
 c006b30:	2900      	cmp	r1, #0
 c006b32:	d1f7      	bne.n	c006b24 <UART_TxISR_8BIT_FIFOEN+0x32>
      {
        /* Nothing to do */
      }
    }
  }
}
 c006b34:	bd10      	pop	{r4, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b36:	69d9      	ldr	r1, [r3, #28]
 c006b38:	0609      	lsls	r1, r1, #24
 c006b3a:	d50a      	bpl.n	c006b52 <UART_TxISR_8BIT_FIFOEN+0x60>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 c006b3c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c006b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 c006b42:	629c      	str	r4, [r3, #40]	@ 0x28
        huart->TxXferCount--;
 c006b44:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
        huart->pTxBuffPtr++;
 c006b48:	6501      	str	r1, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 c006b4a:	3b01      	subs	r3, #1
 c006b4c:	b29b      	uxth	r3, r3
 c006b4e:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006b52:	3a01      	subs	r2, #1
 c006b54:	b292      	uxth	r2, r2
 c006b56:	e7d3      	b.n	c006b00 <UART_TxISR_8BIT_FIFOEN+0xe>

0c006b58 <UART_TxISR_16BIT_FIFOEN>:
{
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b58:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006b5c:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b5e:	2b21      	cmp	r3, #33	@ 0x21
 c006b60:	d11b      	bne.n	c006b9a <UART_TxISR_16BIT_FIFOEN+0x42>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006b62:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 c006b66:	b1c2      	cbz	r2, c006b9a <UART_TxISR_16BIT_FIFOEN+0x42>
    {
      if (huart->TxXferCount == 0U)
 c006b68:	f8b0 1056 	ldrh.w	r1, [r0, #86]	@ 0x56
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b6c:	6803      	ldr	r3, [r0, #0]
      if (huart->TxXferCount == 0U)
 c006b6e:	b289      	uxth	r1, r1
 c006b70:	b9a1      	cbnz	r1, c006b9c <UART_TxISR_16BIT_FIFOEN+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b72:	f103 0208 	add.w	r2, r3, #8
 c006b76:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006b7a:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b7e:	f103 0008 	add.w	r0, r3, #8
 c006b82:	e840 2100 	strex	r1, r2, [r0]
 c006b86:	2900      	cmp	r1, #0
 c006b88:	d1f3      	bne.n	c006b72 <UART_TxISR_16BIT_FIFOEN+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b8a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006b8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b92:	e843 2100 	strex	r1, r2, [r3]
 c006b96:	2900      	cmp	r1, #0
 c006b98:	d1f7      	bne.n	c006b8a <UART_TxISR_16BIT_FIFOEN+0x32>
      {
        /* Nothing to do */
      }
    }
  }
}
 c006b9a:	bd10      	pop	{r4, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b9c:	69d9      	ldr	r1, [r3, #28]
 c006b9e:	0609      	lsls	r1, r1, #24
 c006ba0:	d50c      	bpl.n	c006bbc <UART_TxISR_16BIT_FIFOEN+0x64>
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 c006ba2:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c006ba4:	f831 4b02 	ldrh.w	r4, [r1], #2
 c006ba8:	f3c4 0408 	ubfx	r4, r4, #0, #9
 c006bac:	629c      	str	r4, [r3, #40]	@ 0x28
        huart->TxXferCount--;
 c006bae:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
        huart->pTxBuffPtr += 2U;
 c006bb2:	6501      	str	r1, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 c006bb4:	3b01      	subs	r3, #1
 c006bb6:	b29b      	uxth	r3, r3
 c006bb8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006bbc:	3a01      	subs	r2, #1
 c006bbe:	b292      	uxth	r2, r2
 c006bc0:	e7d1      	b.n	c006b66 <UART_TxISR_16BIT_FIFOEN+0xe>

0c006bc2 <HAL_UART_MspInit>:
}
 c006bc2:	4770      	bx	lr

0c006bc4 <HAL_UART_MspDeInit>:
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
 c006bc4:	4770      	bx	lr

0c006bc6 <HAL_UART_DeInit>:
{
 c006bc6:	b538      	push	{r3, r4, r5, lr}
  if (huart == NULL)
 c006bc8:	4605      	mov	r5, r0
 c006bca:	b1c8      	cbz	r0, c006c00 <HAL_UART_DeInit+0x3a>
  huart->gState = HAL_UART_STATE_BUSY;
 c006bcc:	2324      	movs	r3, #36	@ 0x24
  huart->Instance->CR1 = 0x0U;
 c006bce:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 c006bd0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c006bd4:	6803      	ldr	r3, [r0, #0]
 c006bd6:	681a      	ldr	r2, [r3, #0]
 c006bd8:	f022 0201 	bic.w	r2, r2, #1
 c006bdc:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 c006bde:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 c006be0:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 c006be2:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 c006be4:	f7ff ffee 	bl	c006bc4 <HAL_UART_MspDeInit>
  return HAL_OK;
 c006be8:	4620      	mov	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006bea:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
  __HAL_UNLOCK(huart);
 c006bee:	f885 4084 	strb.w	r4, [r5, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 c006bf2:	f8c5 4088 	str.w	r4, [r5, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 c006bf6:	f8c5 408c 	str.w	r4, [r5, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006bfa:	66ec      	str	r4, [r5, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c006bfc:	672c      	str	r4, [r5, #112]	@ 0x70
}
 c006bfe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 c006c00:	2001      	movs	r0, #1
 c006c02:	e7fc      	b.n	c006bfe <HAL_UART_DeInit+0x38>

0c006c04 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 c006c04:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006c08:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 c006c0a:	2b20      	cmp	r3, #32
 c006c0c:	d143      	bne.n	c006c96 <HAL_UART_Transmit_IT+0x92>
    if ((pData == NULL) || (Size == 0U))
 c006c0e:	2900      	cmp	r1, #0
 c006c10:	d043      	beq.n	c006c9a <HAL_UART_Transmit_IT+0x96>
 c006c12:	2a00      	cmp	r2, #0
 c006c14:	d041      	beq.n	c006c9a <HAL_UART_Transmit_IT+0x96>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c16:	2300      	movs	r3, #0
    huart->TxXferCount = Size;
 c006c18:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c1c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006c20:	2321      	movs	r3, #33	@ 0x21
    huart->TxXferSize  = Size;
 c006c22:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c26:	6e42      	ldr	r2, [r0, #100]	@ 0x64
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006c28:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c2c:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c30:	6883      	ldr	r3, [r0, #8]
 c006c32:	6802      	ldr	r2, [r0, #0]
    huart->pTxBuffPtr  = pData;
 c006c34:	6501      	str	r1, [r0, #80]	@ 0x50
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c36:	d119      	bne.n	c006c6c <HAL_UART_Transmit_IT+0x68>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 c006c3c:	d114      	bne.n	c006c68 <HAL_UART_Transmit_IT+0x64>
 c006c3e:	6904      	ldr	r4, [r0, #16]
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 c006c40:	4b17      	ldr	r3, [pc, #92]	@ (c006ca0 <HAL_UART_Transmit_IT+0x9c>)
 c006c42:	4918      	ldr	r1, [pc, #96]	@ (c006ca4 <HAL_UART_Transmit_IT+0xa0>)
 c006c44:	2c00      	cmp	r4, #0
 c006c46:	bf18      	it	ne
 c006c48:	460b      	movne	r3, r1
 c006c4a:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006c4c:	f102 0308 	add.w	r3, r2, #8
 c006c50:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006c54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006c58:	f102 0008 	add.w	r0, r2, #8
 c006c5c:	e840 3100 	strex	r1, r3, [r0]
 c006c60:	2900      	cmp	r1, #0
 c006c62:	d1f3      	bne.n	c006c4c <HAL_UART_Transmit_IT+0x48>
    return HAL_OK;
 c006c64:	2000      	movs	r0, #0
}
 c006c66:	bd10      	pop	{r4, pc}
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 c006c68:	4b0e      	ldr	r3, [pc, #56]	@ (c006ca4 <HAL_UART_Transmit_IT+0xa0>)
 c006c6a:	e7ee      	b.n	c006c4a <HAL_UART_Transmit_IT+0x46>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 c006c70:	d10f      	bne.n	c006c92 <HAL_UART_Transmit_IT+0x8e>
 c006c72:	6904      	ldr	r4, [r0, #16]
        huart->TxISR = UART_TxISR_8BIT;
 c006c74:	4b0c      	ldr	r3, [pc, #48]	@ (c006ca8 <HAL_UART_Transmit_IT+0xa4>)
 c006c76:	490d      	ldr	r1, [pc, #52]	@ (c006cac <HAL_UART_Transmit_IT+0xa8>)
 c006c78:	2c00      	cmp	r4, #0
 c006c7a:	bf18      	it	ne
 c006c7c:	460b      	movne	r3, r1
 c006c7e:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006c80:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 c006c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006c88:	e842 3100 	strex	r1, r3, [r2]
 c006c8c:	2900      	cmp	r1, #0
 c006c8e:	d1f7      	bne.n	c006c80 <HAL_UART_Transmit_IT+0x7c>
 c006c90:	e7e8      	b.n	c006c64 <HAL_UART_Transmit_IT+0x60>
        huart->TxISR = UART_TxISR_8BIT;
 c006c92:	4b06      	ldr	r3, [pc, #24]	@ (c006cac <HAL_UART_Transmit_IT+0xa8>)
 c006c94:	e7f3      	b.n	c006c7e <HAL_UART_Transmit_IT+0x7a>
    return HAL_BUSY;
 c006c96:	2002      	movs	r0, #2
 c006c98:	e7e5      	b.n	c006c66 <HAL_UART_Transmit_IT+0x62>
      return HAL_ERROR;
 c006c9a:	2001      	movs	r0, #1
 c006c9c:	e7e3      	b.n	c006c66 <HAL_UART_Transmit_IT+0x62>
 c006c9e:	bf00      	nop
 c006ca0:	0c006b59 	.word	0x0c006b59
 c006ca4:	0c006af3 	.word	0x0c006af3
 c006ca8:	0c006ac1 	.word	0x0c006ac1
 c006cac:	0c006a93 	.word	0x0c006a93

0c006cb0 <HAL_UART_Transmit_DMA>:
{
 c006cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c006cb2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 c006cb4:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
{
 c006cb8:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 c006cba:	2d20      	cmp	r5, #32
 c006cbc:	d132      	bne.n	c006d24 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 c006cbe:	b1f1      	cbz	r1, c006cfe <HAL_UART_Transmit_DMA+0x4e>
 c006cc0:	b1ea      	cbz	r2, c006cfe <HAL_UART_Transmit_DMA+0x4e>
    huart->TxXferCount = Size;
 c006cc2:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006cc6:	2600      	movs	r6, #0
    huart->TxXferSize  = Size;
 c006cc8:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006ccc:	2221      	movs	r2, #33	@ 0x21
    if (huart->hdmatx != NULL)
 c006cce:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006cd0:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 c006cd4:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006cd6:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006cda:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 c006cdc:	b188      	cbz	r0, c006d02 <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 c006cde:	4f12      	ldr	r7, [pc, #72]	@ (c006d28 <HAL_UART_Transmit_DMA+0x78>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006ce0:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 c006ce2:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 c006ce4:	4f11      	ldr	r7, [pc, #68]	@ (c006d2c <HAL_UART_Transmit_DMA+0x7c>)
 c006ce6:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 c006ce8:	4f11      	ldr	r7, [pc, #68]	@ (c006d30 <HAL_UART_Transmit_DMA+0x80>)
      huart->hdmatx->XferAbortCallback = NULL;
 c006cea:	e9c0 760f 	strd	r7, r6, [r0, #60]	@ 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006cee:	f7fc f96a 	bl	c002fc6 <HAL_DMA_Start_IT>
 c006cf2:	b130      	cbz	r0, c006d02 <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006cf4:	2310      	movs	r3, #16
 c006cf6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 c006cfa:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 c006cfe:	2001      	movs	r0, #1
}
 c006d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 c006d02:	2240      	movs	r2, #64	@ 0x40
 c006d04:	6823      	ldr	r3, [r4, #0]
 c006d06:	621a      	str	r2, [r3, #32]
 c006d08:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d0a:	f102 0308 	add.w	r3, r2, #8
 c006d0e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d16:	f102 0108 	add.w	r1, r2, #8
 c006d1a:	e841 3000 	strex	r0, r3, [r1]
 c006d1e:	2800      	cmp	r0, #0
 c006d20:	d1f3      	bne.n	c006d0a <HAL_UART_Transmit_DMA+0x5a>
 c006d22:	e7ed      	b.n	c006d00 <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 c006d24:	2002      	movs	r0, #2
 c006d26:	e7eb      	b.n	c006d00 <HAL_UART_Transmit_DMA+0x50>
 c006d28:	0c0070ff 	.word	0x0c0070ff
 c006d2c:	0c007147 	.word	0x0c007147
 c006d30:	0c007157 	.word	0x0c007157

0c006d34 <HAL_UART_DMAPause>:
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006d34:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c006d36:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c006d3a:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006d3e:	6898      	ldr	r0, [r3, #8]
 c006d40:	0600      	lsls	r0, r0, #24
 c006d42:	d50d      	bpl.n	c006d60 <HAL_UART_DMAPause+0x2c>
 c006d44:	2a21      	cmp	r2, #33	@ 0x21
 c006d46:	d10b      	bne.n	c006d60 <HAL_UART_DMAPause+0x2c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d48:	f103 0208 	add.w	r2, r3, #8
 c006d4c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006d50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d54:	f103 0c08 	add.w	ip, r3, #8
 c006d58:	e84c 2000 	strex	r0, r2, [ip]
 c006d5c:	2800      	cmp	r0, #0
 c006d5e:	d1f3      	bne.n	c006d48 <HAL_UART_DMAPause+0x14>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c006d60:	689a      	ldr	r2, [r3, #8]
 c006d62:	0652      	lsls	r2, r2, #25
 c006d64:	d521      	bpl.n	c006daa <HAL_UART_DMAPause+0x76>
 c006d66:	2922      	cmp	r1, #34	@ 0x22
 c006d68:	d11f      	bne.n	c006daa <HAL_UART_DMAPause+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d6a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c006d6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d72:	e843 2100 	strex	r1, r2, [r3]
 c006d76:	2900      	cmp	r1, #0
 c006d78:	d1f7      	bne.n	c006d6a <HAL_UART_DMAPause+0x36>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d7a:	f103 0208 	add.w	r2, r3, #8
 c006d7e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c006d82:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d86:	f103 0008 	add.w	r0, r3, #8
 c006d8a:	e840 2100 	strex	r1, r2, [r0]
 c006d8e:	2900      	cmp	r1, #0
 c006d90:	d1f3      	bne.n	c006d7a <HAL_UART_DMAPause+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d92:	f103 0208 	add.w	r2, r3, #8
 c006d96:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d9e:	f103 0008 	add.w	r0, r3, #8
 c006da2:	e840 2100 	strex	r1, r2, [r0]
 c006da6:	2900      	cmp	r1, #0
 c006da8:	d1f3      	bne.n	c006d92 <HAL_UART_DMAPause+0x5e>
}
 c006daa:	2000      	movs	r0, #0
 c006dac:	4770      	bx	lr

0c006dae <HAL_UART_DMAResume>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006dae:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c006db2:	2b21      	cmp	r3, #33	@ 0x21
 c006db4:	d10b      	bne.n	c006dce <HAL_UART_DMAResume+0x20>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006db6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006db8:	f102 0308 	add.w	r3, r2, #8
 c006dbc:	e853 3f00 	ldrex	r3, [r3]
 c006dc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dc4:	3208      	adds	r2, #8
 c006dc6:	e842 3100 	strex	r1, r3, [r2]
 c006dca:	2900      	cmp	r1, #0
 c006dcc:	d1f3      	bne.n	c006db6 <HAL_UART_DMAResume+0x8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c006dce:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 c006dd2:	2b22      	cmp	r3, #34	@ 0x22
 c006dd4:	d125      	bne.n	c006e22 <HAL_UART_DMAResume+0x74>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c006dd6:	2208      	movs	r2, #8
 c006dd8:	6803      	ldr	r3, [r0, #0]
 c006dda:	621a      	str	r2, [r3, #32]
    if (huart->Init.Parity != UART_PARITY_NONE)
 c006ddc:	6902      	ldr	r2, [r0, #16]
 c006dde:	6803      	ldr	r3, [r0, #0]
 c006de0:	b13a      	cbz	r2, c006df2 <HAL_UART_DMAResume+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006de2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c006de6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dea:	e843 2100 	strex	r1, r2, [r3]
 c006dee:	2900      	cmp	r1, #0
 c006df0:	d1f7      	bne.n	c006de2 <HAL_UART_DMAResume+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006df2:	f103 0208 	add.w	r2, r3, #8
 c006df6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c006dfa:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dfe:	f103 0008 	add.w	r0, r3, #8
 c006e02:	e840 2100 	strex	r1, r2, [r0]
 c006e06:	2900      	cmp	r1, #0
 c006e08:	d1f3      	bne.n	c006df2 <HAL_UART_DMAResume+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e0a:	f103 0208 	add.w	r2, r3, #8
 c006e0e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006e12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e16:	f103 0008 	add.w	r0, r3, #8
 c006e1a:	e840 2100 	strex	r1, r2, [r0]
 c006e1e:	2900      	cmp	r1, #0
 c006e20:	d1f3      	bne.n	c006e0a <HAL_UART_DMAResume+0x5c>
}
 c006e22:	2000      	movs	r0, #0
 c006e24:	4770      	bx	lr

0c006e26 <HAL_UART_DMAStop>:
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e26:	6802      	ldr	r2, [r0, #0]
{
 c006e28:	b538      	push	{r3, r4, r5, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c006e2a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c006e2e:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e32:	6891      	ldr	r1, [r2, #8]
{
 c006e34:	4604      	mov	r4, r0
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e36:	0609      	lsls	r1, r1, #24
 c006e38:	d51f      	bpl.n	c006e7a <HAL_UART_DMAStop+0x54>
 c006e3a:	2b21      	cmp	r3, #33	@ 0x21
 c006e3c:	d11d      	bne.n	c006e7a <HAL_UART_DMAStop+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e3e:	f102 0308 	add.w	r3, r2, #8
 c006e42:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006e46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e4a:	f102 0008 	add.w	r0, r2, #8
 c006e4e:	e840 3100 	strex	r1, r3, [r0]
 c006e52:	2900      	cmp	r1, #0
 c006e54:	d1f3      	bne.n	c006e3e <HAL_UART_DMAStop+0x18>
    if (huart->hdmatx != NULL)
 c006e56:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006e58:	b160      	cbz	r0, c006e74 <HAL_UART_DMAStop+0x4e>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c006e5a:	f7fc f8f4 	bl	c003046 <HAL_DMA_Abort>
 c006e5e:	b148      	cbz	r0, c006e74 <HAL_UART_DMAStop+0x4e>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c006e60:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006e62:	f7fc fa8f 	bl	c003384 <HAL_DMA_GetError>
 c006e66:	2820      	cmp	r0, #32
 c006e68:	d104      	bne.n	c006e74 <HAL_UART_DMAStop+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006e6a:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c006e6c:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006e6e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 c006e72:	e009      	b.n	c006e88 <HAL_UART_DMAStop+0x62>
    UART_EndTxTransfer(huart);
 c006e74:	4620      	mov	r0, r4
 c006e76:	f7ff fdb3 	bl	c0069e0 <UART_EndTxTransfer>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c006e7a:	6822      	ldr	r2, [r4, #0]
 c006e7c:	6893      	ldr	r3, [r2, #8]
 c006e7e:	065b      	lsls	r3, r3, #25
 c006e80:	d501      	bpl.n	c006e86 <HAL_UART_DMAStop+0x60>
 c006e82:	2d22      	cmp	r5, #34	@ 0x22
 c006e84:	d001      	beq.n	c006e8a <HAL_UART_DMAStop+0x64>
  return HAL_OK;
 c006e86:	2000      	movs	r0, #0
}
 c006e88:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e8a:	f102 0308 	add.w	r3, r2, #8
 c006e8e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e96:	f102 0008 	add.w	r0, r2, #8
 c006e9a:	e840 3100 	strex	r1, r3, [r0]
 c006e9e:	2900      	cmp	r1, #0
 c006ea0:	d1f3      	bne.n	c006e8a <HAL_UART_DMAStop+0x64>
    if (huart->hdmarx != NULL)
 c006ea2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006ea6:	b140      	cbz	r0, c006eba <HAL_UART_DMAStop+0x94>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c006ea8:	f7fc f8cd 	bl	c003046 <HAL_DMA_Abort>
 c006eac:	b128      	cbz	r0, c006eba <HAL_UART_DMAStop+0x94>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c006eae:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006eb2:	f7fc fa67 	bl	c003384 <HAL_DMA_GetError>
 c006eb6:	2820      	cmp	r0, #32
 c006eb8:	d0d7      	beq.n	c006e6a <HAL_UART_DMAStop+0x44>
    UART_EndRxTransfer(huart);
 c006eba:	4620      	mov	r0, r4
 c006ebc:	f7ff fdaa 	bl	c006a14 <UART_EndRxTransfer>
 c006ec0:	e7e1      	b.n	c006e86 <HAL_UART_DMAStop+0x60>

0c006ec2 <HAL_UART_Abort>:
{
 c006ec2:	b510      	push	{r4, lr}
 c006ec4:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 c006ec6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ec8:	e852 3f00 	ldrex	r3, [r2]
 c006ecc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ed0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006ed4:	6823      	ldr	r3, [r4, #0]
 c006ed6:	2900      	cmp	r1, #0
 c006ed8:	d1f5      	bne.n	c006ec6 <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 c006eda:	4838      	ldr	r0, [pc, #224]	@ (c006fbc <HAL_UART_Abort+0xfa>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006edc:	f103 0208 	add.w	r2, r3, #8
 c006ee0:	e852 2f00 	ldrex	r2, [r2]
 c006ee4:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ee6:	f103 0c08 	add.w	ip, r3, #8
 c006eea:	e84c 2100 	strex	r1, r2, [ip]
 c006eee:	2900      	cmp	r1, #0
 c006ef0:	d1f4      	bne.n	c006edc <HAL_UART_Abort+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c006ef2:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c006ef4:	2a01      	cmp	r2, #1
 c006ef6:	d107      	bne.n	c006f08 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ef8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c006efc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f00:	e843 2100 	strex	r1, r2, [r3]
 c006f04:	2900      	cmp	r1, #0
 c006f06:	d1f7      	bne.n	c006ef8 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c006f08:	689a      	ldr	r2, [r3, #8]
 c006f0a:	0612      	lsls	r2, r2, #24
 c006f0c:	d51b      	bpl.n	c006f46 <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f0e:	f103 0208 	add.w	r2, r3, #8
 c006f12:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006f16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f1a:	f103 0008 	add.w	r0, r3, #8
 c006f1e:	e840 2100 	strex	r1, r2, [r0]
 c006f22:	2900      	cmp	r1, #0
 c006f24:	d1f3      	bne.n	c006f0e <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 c006f26:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006f28:	b168      	cbz	r0, c006f46 <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 c006f2a:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c006f2c:	f7fc f88b 	bl	c003046 <HAL_DMA_Abort>
 c006f30:	b148      	cbz	r0, c006f46 <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c006f32:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006f34:	f7fc fa26 	bl	c003384 <HAL_DMA_GetError>
 c006f38:	2820      	cmp	r0, #32
 c006f3a:	d104      	bne.n	c006f46 <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006f3c:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c006f3e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006f40:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c006f44:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c006f46:	6822      	ldr	r2, [r4, #0]
 c006f48:	6893      	ldr	r3, [r2, #8]
 c006f4a:	065b      	lsls	r3, r3, #25
 c006f4c:	d518      	bpl.n	c006f80 <HAL_UART_Abort+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f4e:	f102 0308 	add.w	r3, r2, #8
 c006f52:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006f56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f5a:	f102 0008 	add.w	r0, r2, #8
 c006f5e:	e840 3100 	strex	r1, r3, [r0]
 c006f62:	2900      	cmp	r1, #0
 c006f64:	d1f3      	bne.n	c006f4e <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 c006f66:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006f6a:	b148      	cbz	r0, c006f80 <HAL_UART_Abort+0xbe>
      huart->hdmarx->XferAbortCallback = NULL;
 c006f6c:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c006f6e:	f7fc f86a 	bl	c003046 <HAL_DMA_Abort>
 c006f72:	b128      	cbz	r0, c006f80 <HAL_UART_Abort+0xbe>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c006f74:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006f78:	f7fc fa04 	bl	c003384 <HAL_DMA_GetError>
 c006f7c:	2820      	cmp	r0, #32
 c006f7e:	d0dd      	beq.n	c006f3c <HAL_UART_Abort+0x7a>
  huart->TxXferCount = 0U;
 c006f80:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006f82:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 c006f84:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c006f88:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006f8c:	6823      	ldr	r3, [r4, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006f8e:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006f90:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006f92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c006f94:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c006f98:	bf02      	ittt	eq
 c006f9a:	699a      	ldreq	r2, [r3, #24]
 c006f9c:	f042 0210 	orreq.w	r2, r2, #16
 c006fa0:	619a      	streq	r2, [r3, #24]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c006fa2:	699a      	ldr	r2, [r3, #24]
 c006fa4:	f042 0208 	orr.w	r2, r2, #8
 c006fa8:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c006faa:	2320      	movs	r3, #32
 c006fac:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c006fb0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006fb4:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006fb6:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
  return HAL_OK;
 c006fba:	e7c3      	b.n	c006f44 <HAL_UART_Abort+0x82>
 c006fbc:	ef7ffffe 	.word	0xef7ffffe

0c006fc0 <HAL_UART_AbortTransmit>:
{
 c006fc0:	b510      	push	{r4, lr}
 c006fc2:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 c006fc4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006fc6:	e852 3f00 	ldrex	r3, [r2]
 c006fca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006fce:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006fd2:	6823      	ldr	r3, [r4, #0]
 c006fd4:	2900      	cmp	r1, #0
 c006fd6:	d1f5      	bne.n	c006fc4 <HAL_UART_AbortTransmit+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006fd8:	f103 0208 	add.w	r2, r3, #8
 c006fdc:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006fe0:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006fe4:	f103 0008 	add.w	r0, r3, #8
 c006fe8:	e840 2100 	strex	r1, r2, [r0]
 c006fec:	2900      	cmp	r1, #0
 c006fee:	d1f3      	bne.n	c006fd8 <HAL_UART_AbortTransmit+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c006ff0:	689a      	ldr	r2, [r3, #8]
 c006ff2:	0612      	lsls	r2, r2, #24
 c006ff4:	d51b      	bpl.n	c00702e <HAL_UART_AbortTransmit+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ff6:	f103 0208 	add.w	r2, r3, #8
 c006ffa:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006ffe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007002:	f103 0008 	add.w	r0, r3, #8
 c007006:	e840 2100 	strex	r1, r2, [r0]
 c00700a:	2900      	cmp	r1, #0
 c00700c:	d1f3      	bne.n	c006ff6 <HAL_UART_AbortTransmit+0x36>
    if (huart->hdmatx != NULL)
 c00700e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c007010:	b168      	cbz	r0, c00702e <HAL_UART_AbortTransmit+0x6e>
      huart->hdmatx->XferAbortCallback = NULL;
 c007012:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c007014:	f7fc f817 	bl	c003046 <HAL_DMA_Abort>
 c007018:	b148      	cbz	r0, c00702e <HAL_UART_AbortTransmit+0x6e>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c00701a:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c00701c:	f7fc f9b2 	bl	c003384 <HAL_DMA_GetError>
 c007020:	2820      	cmp	r0, #32
 c007022:	d104      	bne.n	c00702e <HAL_UART_AbortTransmit+0x6e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c007024:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c007026:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c007028:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c00702c:	bd10      	pop	{r4, pc}
  huart->TxXferCount = 0U;
 c00702e:	2300      	movs	r3, #0
 c007030:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007034:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  return HAL_OK;
 c007036:	2000      	movs	r0, #0
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c00703c:	bf01      	itttt	eq
 c00703e:	6822      	ldreq	r2, [r4, #0]
 c007040:	6993      	ldreq	r3, [r2, #24]
 c007042:	f043 0310 	orreq.w	r3, r3, #16
 c007046:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007048:	2320      	movs	r3, #32
 c00704a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  return HAL_OK;
 c00704e:	e7ed      	b.n	c00702c <HAL_UART_AbortTransmit+0x6c>

0c007050 <HAL_UART_AbortReceive>:
{
 c007050:	b510      	push	{r4, lr}
 c007052:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 c007054:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007056:	e852 3f00 	ldrex	r3, [r2]
 c00705a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00705e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007062:	6823      	ldr	r3, [r4, #0]
 c007064:	2900      	cmp	r1, #0
 c007066:	d1f5      	bne.n	c007054 <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 c007068:	4823      	ldr	r0, [pc, #140]	@ (c0070f8 <HAL_UART_AbortReceive+0xa8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00706a:	f103 0208 	add.w	r2, r3, #8
 c00706e:	e852 2f00 	ldrex	r2, [r2]
 c007072:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007074:	f103 0c08 	add.w	ip, r3, #8
 c007078:	e84c 2100 	strex	r1, r2, [ip]
 c00707c:	2900      	cmp	r1, #0
 c00707e:	d1f4      	bne.n	c00706a <HAL_UART_AbortReceive+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007080:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007082:	2a01      	cmp	r2, #1
 c007084:	d107      	bne.n	c007096 <HAL_UART_AbortReceive+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007086:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c00708a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00708e:	e843 2100 	strex	r1, r2, [r3]
 c007092:	2900      	cmp	r1, #0
 c007094:	d1f7      	bne.n	c007086 <HAL_UART_AbortReceive+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007096:	689a      	ldr	r2, [r3, #8]
 c007098:	0652      	lsls	r2, r2, #25
 c00709a:	d51d      	bpl.n	c0070d8 <HAL_UART_AbortReceive+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00709c:	f103 0208 	add.w	r2, r3, #8
 c0070a0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0070a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0070a8:	f103 0008 	add.w	r0, r3, #8
 c0070ac:	e840 2100 	strex	r1, r2, [r0]
 c0070b0:	2900      	cmp	r1, #0
 c0070b2:	d1f3      	bne.n	c00709c <HAL_UART_AbortReceive+0x4c>
    if (huart->hdmarx != NULL)
 c0070b4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0070b8:	b170      	cbz	r0, c0070d8 <HAL_UART_AbortReceive+0x88>
      huart->hdmarx->XferAbortCallback = NULL;
 c0070ba:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c0070bc:	f7fb ffc3 	bl	c003046 <HAL_DMA_Abort>
 c0070c0:	b150      	cbz	r0, c0070d8 <HAL_UART_AbortReceive+0x88>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c0070c2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0070c6:	f7fc f95d 	bl	c003384 <HAL_DMA_GetError>
 c0070ca:	2820      	cmp	r0, #32
 c0070cc:	d104      	bne.n	c0070d8 <HAL_UART_AbortReceive+0x88>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0070ce:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c0070d0:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0070d2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c0070d6:	bd10      	pop	{r4, pc}
  huart->RxXferCount = 0U;
 c0070d8:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0070da:	220f      	movs	r2, #15
 c0070dc:	6823      	ldr	r3, [r4, #0]
  huart->RxXferCount = 0U;
 c0070de:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0070e2:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0070e4:	699a      	ldr	r2, [r3, #24]
 c0070e6:	f042 0208 	orr.w	r2, r2, #8
 c0070ea:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 c0070ec:	2320      	movs	r3, #32
 c0070ee:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0070f2:	66e0      	str	r0, [r4, #108]	@ 0x6c
  return HAL_OK;
 c0070f4:	e7ef      	b.n	c0070d6 <HAL_UART_AbortReceive+0x86>
 c0070f6:	bf00      	nop
 c0070f8:	effffffe 	.word	0xeffffffe

0c0070fc <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 c0070fc:	4770      	bx	lr

0c0070fe <UART_DMATransmitCplt>:
{
 c0070fe:	b508      	push	{r3, lr}
 c007100:	4603      	mov	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007102:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007104:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007106:	681b      	ldr	r3, [r3, #0]
 c007108:	f013 0320 	ands.w	r3, r3, #32
 c00710c:	d117      	bne.n	c00713e <UART_DMATransmitCplt+0x40>
    huart->TxXferCount = 0U;
 c00710e:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c007112:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007114:	f102 0308 	add.w	r3, r2, #8
 c007118:	e853 3f00 	ldrex	r3, [r3]
 c00711c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007120:	3208      	adds	r2, #8
 c007122:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007126:	6802      	ldr	r2, [r0, #0]
 c007128:	2900      	cmp	r1, #0
 c00712a:	d1f2      	bne.n	c007112 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00712c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c007130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007134:	e842 3100 	strex	r1, r3, [r2]
 c007138:	2900      	cmp	r1, #0
 c00713a:	d1f7      	bne.n	c00712c <UART_DMATransmitCplt+0x2e>
}
 c00713c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 c00713e:	f7ff ffdd 	bl	c0070fc <HAL_UART_TxCpltCallback>
}
 c007142:	e7fb      	b.n	c00713c <UART_DMATransmitCplt+0x3e>

0c007144 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 c007144:	4770      	bx	lr

0c007146 <UART_DMATxHalfCplt>:
{
 c007146:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 c007148:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 c00714a:	f7ff fffb 	bl	c007144 <HAL_UART_TxHalfCpltCallback>
}
 c00714e:	bd08      	pop	{r3, pc}

0c007150 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 c007150:	4770      	bx	lr

0c007152 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 c007152:	4770      	bx	lr

0c007154 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 c007154:	4770      	bx	lr

0c007156 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007156:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 c007158:	b538      	push	{r3, r4, r5, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c00715a:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c00715c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c007160:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c007164:	68a2      	ldr	r2, [r4, #8]
 c007166:	0612      	lsls	r2, r2, #24
 c007168:	d506      	bpl.n	c007178 <UART_DMAError+0x22>
 c00716a:	2b21      	cmp	r3, #33	@ 0x21
 c00716c:	d104      	bne.n	c007178 <UART_DMAError+0x22>
    huart->TxXferCount = 0U;
 c00716e:	2300      	movs	r3, #0
 c007170:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 c007174:	f7ff fc34 	bl	c0069e0 <UART_EndTxTransfer>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c007178:	68a3      	ldr	r3, [r4, #8]
 c00717a:	065b      	lsls	r3, r3, #25
 c00717c:	d506      	bpl.n	c00718c <UART_DMAError+0x36>
 c00717e:	2d22      	cmp	r5, #34	@ 0x22
 c007180:	d104      	bne.n	c00718c <UART_DMAError+0x36>
    huart->RxXferCount = 0U;
 c007182:	2300      	movs	r3, #0
 c007184:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 c007188:	f7ff fc44 	bl	c006a14 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 c00718c:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 c007190:	f043 0310 	orr.w	r3, r3, #16
 c007194:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  HAL_UART_ErrorCallback(huart);
 c007198:	f7ff ffdc 	bl	c007154 <HAL_UART_ErrorCallback>
}
 c00719c:	bd38      	pop	{r3, r4, r5, pc}

0c00719e <UART_DMAAbortOnError>:
{
 c00719e:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 c0071a0:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c0071a2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 c0071a4:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 c0071a8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 c0071ac:	f7ff ffd2 	bl	c007154 <HAL_UART_ErrorCallback>
}
 c0071b0:	bd08      	pop	{r3, pc}

0c0071b2 <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 c0071b2:	4770      	bx	lr

0c0071b4 <HAL_UART_Abort_IT>:
{
 c0071b4:	b570      	push	{r4, r5, r6, lr}
 c0071b6:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 c0071b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071ba:	e852 3f00 	ldrex	r3, [r2]
 c0071be:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0071c2:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0071c6:	6823      	ldr	r3, [r4, #0]
 c0071c8:	2900      	cmp	r1, #0
 c0071ca:	d1f5      	bne.n	c0071b8 <HAL_UART_Abort_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 c0071cc:	4841      	ldr	r0, [pc, #260]	@ (c0072d4 <HAL_UART_Abort_IT+0x120>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071ce:	f103 0208 	add.w	r2, r3, #8
 c0071d2:	e852 2f00 	ldrex	r2, [r2]
 c0071d6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0071d8:	f103 0508 	add.w	r5, r3, #8
 c0071dc:	e845 2100 	strex	r1, r2, [r5]
 c0071e0:	2900      	cmp	r1, #0
 c0071e2:	d1f4      	bne.n	c0071ce <HAL_UART_Abort_IT+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c0071e4:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c0071e6:	2a01      	cmp	r2, #1
 c0071e8:	d060      	beq.n	c0072ac <HAL_UART_Abort_IT+0xf8>
  if (huart->hdmatx != NULL)
 c0071ea:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0071ec:	2800      	cmp	r0, #0
 c0071ee:	d166      	bne.n	c0072be <HAL_UART_Abort_IT+0x10a>
  if (huart->hdmarx != NULL)
 c0071f0:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 c0071f4:	b129      	cbz	r1, c007202 <HAL_UART_Abort_IT+0x4e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0071f6:	689a      	ldr	r2, [r3, #8]
 c0071f8:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 c0071fc:	bf18      	it	ne
 c0071fe:	4a36      	ldrne	r2, [pc, #216]	@ (c0072d8 <HAL_UART_Abort_IT+0x124>)
      huart->hdmarx->XferAbortCallback = NULL;
 c007200:	640a      	str	r2, [r1, #64]	@ 0x40
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c007202:	689a      	ldr	r2, [r3, #8]
 c007204:	0612      	lsls	r2, r2, #24
 c007206:	d512      	bpl.n	c00722e <HAL_UART_Abort_IT+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007208:	f103 0208 	add.w	r2, r3, #8
 c00720c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c007210:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007214:	f103 0108 	add.w	r1, r3, #8
 c007218:	e841 2500 	strex	r5, r2, [r1]
 c00721c:	462e      	mov	r6, r5
 c00721e:	2d00      	cmp	r5, #0
 c007220:	d1f2      	bne.n	c007208 <HAL_UART_Abort_IT+0x54>
    if (huart->hdmatx != NULL)
 c007222:	b120      	cbz	r0, c00722e <HAL_UART_Abort_IT+0x7a>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 c007224:	f7fb ff41 	bl	c0030aa <HAL_DMA_Abort_IT>
 c007228:	b110      	cbz	r0, c007230 <HAL_UART_Abort_IT+0x7c>
        huart->hdmatx->XferAbortCallback = NULL;
 c00722a:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 c00722c:	641d      	str	r5, [r3, #64]	@ 0x40
  uint32_t abortcplt = 1U;
 c00722e:	2601      	movs	r6, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007230:	6822      	ldr	r2, [r4, #0]
 c007232:	6893      	ldr	r3, [r2, #8]
 c007234:	065b      	lsls	r3, r3, #25
 c007236:	d549      	bpl.n	c0072cc <HAL_UART_Abort_IT+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007238:	f102 0308 	add.w	r3, r2, #8
 c00723c:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007244:	f102 0108 	add.w	r1, r2, #8
 c007248:	e841 3500 	strex	r5, r3, [r1]
 c00724c:	2d00      	cmp	r5, #0
 c00724e:	d1f3      	bne.n	c007238 <HAL_UART_Abort_IT+0x84>
    if (huart->hdmarx != NULL)
 c007250:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c007254:	2800      	cmp	r0, #0
 c007256:	d039      	beq.n	c0072cc <HAL_UART_Abort_IT+0x118>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c007258:	f7fb ff27 	bl	c0030aa <HAL_DMA_Abort_IT>
 c00725c:	2800      	cmp	r0, #0
 c00725e:	d037      	beq.n	c0072d0 <HAL_UART_Abort_IT+0x11c>
        huart->hdmarx->XferAbortCallback = NULL;
 c007260:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 c007264:	641d      	str	r5, [r3, #64]	@ 0x40
    huart->TxXferCount = 0U;
 c007266:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007268:	220f      	movs	r2, #15
    huart->TxXferCount = 0U;
 c00726a:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    huart->TxISR = NULL;
 c00726e:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
    huart->RxXferCount = 0U;
 c007272:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007276:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00727a:	6823      	ldr	r3, [r4, #0]
    HAL_UART_AbortCpltCallback(huart);
 c00727c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00727e:	621a      	str	r2, [r3, #32]
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007280:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c007282:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c007286:	bf02      	ittt	eq
 c007288:	699a      	ldreq	r2, [r3, #24]
 c00728a:	f042 0210 	orreq.w	r2, r2, #16
 c00728e:	619a      	streq	r2, [r3, #24]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007290:	699a      	ldr	r2, [r3, #24]
 c007292:	f042 0208 	orr.w	r2, r2, #8
 c007296:	619a      	str	r2, [r3, #24]
    huart->gState  = HAL_UART_STATE_READY;
 c007298:	2320      	movs	r3, #32
 c00729a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
 c00729e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0072a2:	2300      	movs	r3, #0
 c0072a4:	66e3      	str	r3, [r4, #108]	@ 0x6c
    HAL_UART_AbortCpltCallback(huart);
 c0072a6:	f7ff ff84 	bl	c0071b2 <HAL_UART_AbortCpltCallback>
 c0072aa:	e011      	b.n	c0072d0 <HAL_UART_Abort_IT+0x11c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0072ac:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c0072b0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0072b4:	e843 2100 	strex	r1, r2, [r3]
 c0072b8:	2900      	cmp	r1, #0
 c0072ba:	d1f7      	bne.n	c0072ac <HAL_UART_Abort_IT+0xf8>
 c0072bc:	e795      	b.n	c0071ea <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c0072be:	689a      	ldr	r2, [r3, #8]
 c0072c0:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 c0072c4:	bf18      	it	ne
 c0072c6:	4a05      	ldrne	r2, [pc, #20]	@ (c0072dc <HAL_UART_Abort_IT+0x128>)
      huart->hdmatx->XferAbortCallback = NULL;
 c0072c8:	6402      	str	r2, [r0, #64]	@ 0x40
 c0072ca:	e791      	b.n	c0071f0 <HAL_UART_Abort_IT+0x3c>
  if (abortcplt == 1U)
 c0072cc:	2e01      	cmp	r6, #1
 c0072ce:	d0ca      	beq.n	c007266 <HAL_UART_Abort_IT+0xb2>
}
 c0072d0:	2000      	movs	r0, #0
 c0072d2:	bd70      	pop	{r4, r5, r6, pc}
 c0072d4:	ef7ffffe 	.word	0xef7ffffe
 c0072d8:	0c0072e1 	.word	0x0c0072e1
 c0072dc:	0c007321 	.word	0x0c007321

0c0072e0 <UART_DMARxAbortCallback>:
{
 c0072e0:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 c0072e2:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c0072e4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->hdmarx->XferAbortCallback = NULL;
 c0072e6:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 c0072ea:	6413      	str	r3, [r2, #64]	@ 0x40
  if (huart->hdmatx != NULL)
 c0072ec:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 c0072ee:	b10a      	cbz	r2, c0072f4 <UART_DMARxAbortCallback+0x14>
    if (huart->hdmatx->XferAbortCallback != NULL)
 c0072f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c0072f2:	b9a2      	cbnz	r2, c00731e <UART_DMARxAbortCallback+0x3e>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0072f4:	210f      	movs	r1, #15
 c0072f6:	6802      	ldr	r2, [r0, #0]
  huart->TxXferCount = 0U;
 c0072f8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c0072fc:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007300:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007304:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007306:	6991      	ldr	r1, [r2, #24]
 c007308:	f041 0108 	orr.w	r1, r1, #8
 c00730c:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c00730e:	2220      	movs	r2, #32
 c007310:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c007314:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007318:	66c3      	str	r3, [r0, #108]	@ 0x6c
  HAL_UART_AbortCpltCallback(huart);
 c00731a:	f7ff ff4a 	bl	c0071b2 <HAL_UART_AbortCpltCallback>
}
 c00731e:	bd08      	pop	{r3, pc}

0c007320 <UART_DMATxAbortCallback>:
{
 c007320:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 c007322:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007324:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->hdmatx->XferAbortCallback = NULL;
 c007326:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 c007328:	6413      	str	r3, [r2, #64]	@ 0x40
  if (huart->hdmarx != NULL)
 c00732a:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 c00732e:	b10a      	cbz	r2, c007334 <UART_DMATxAbortCallback+0x14>
    if (huart->hdmarx->XferAbortCallback != NULL)
 c007330:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c007332:	b9ca      	cbnz	r2, c007368 <UART_DMATxAbortCallback+0x48>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007334:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 c007336:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c00733a:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00733e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007342:	6803      	ldr	r3, [r0, #0]
 c007344:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007346:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 c007348:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c00734c:	bf02      	ittt	eq
 c00734e:	699a      	ldreq	r2, [r3, #24]
 c007350:	f042 0210 	orreq.w	r2, r2, #16
 c007354:	619a      	streq	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c007356:	2320      	movs	r3, #32
 c007358:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c00735c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007360:	2300      	movs	r3, #0
 c007362:	66c3      	str	r3, [r0, #108]	@ 0x6c
  HAL_UART_AbortCpltCallback(huart);
 c007364:	f7ff ff25 	bl	c0071b2 <HAL_UART_AbortCpltCallback>
}
 c007368:	bd08      	pop	{r3, pc}

0c00736a <HAL_UART_AbortTransmitCpltCallback>:
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
 c00736a:	4770      	bx	lr

0c00736c <HAL_UART_AbortTransmit_IT>:
{
 c00736c:	b510      	push	{r4, lr}
 c00736e:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 c007370:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007372:	e852 3f00 	ldrex	r3, [r2]
 c007376:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00737a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c00737e:	6823      	ldr	r3, [r4, #0]
 c007380:	2900      	cmp	r1, #0
 c007382:	d1f5      	bne.n	c007370 <HAL_UART_AbortTransmit_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007384:	f103 0208 	add.w	r2, r3, #8
 c007388:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c00738c:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007390:	f103 0008 	add.w	r0, r3, #8
 c007394:	e840 2100 	strex	r1, r2, [r0]
 c007398:	2900      	cmp	r1, #0
 c00739a:	d1f3      	bne.n	c007384 <HAL_UART_AbortTransmit_IT+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c00739c:	689a      	ldr	r2, [r3, #8]
 c00739e:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 c0073a2:	d021      	beq.n	c0073e8 <HAL_UART_AbortTransmit_IT+0x7c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0073a4:	f103 0208 	add.w	r2, r3, #8
 c0073a8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c0073ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0073b0:	f103 0008 	add.w	r0, r3, #8
 c0073b4:	e840 2100 	strex	r1, r2, [r0]
 c0073b8:	2900      	cmp	r1, #0
 c0073ba:	d1f3      	bne.n	c0073a4 <HAL_UART_AbortTransmit_IT+0x38>
    if (huart->hdmatx != NULL)
 c0073bc:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0073be:	b148      	cbz	r0, c0073d4 <HAL_UART_AbortTransmit_IT+0x68>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 c0073c0:	4b0f      	ldr	r3, [pc, #60]	@ (c007400 <HAL_UART_AbortTransmit_IT+0x94>)
 c0073c2:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 c0073c4:	f7fb fe71 	bl	c0030aa <HAL_DMA_Abort_IT>
 c0073c8:	b110      	cbz	r0, c0073d0 <HAL_UART_AbortTransmit_IT+0x64>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 c0073ca:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0073cc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c0073ce:	4798      	blx	r3
}
 c0073d0:	2000      	movs	r0, #0
 c0073d2:	bd10      	pop	{r4, pc}
      huart->TxXferCount = 0U;
 c0073d4:	f8a4 0056 	strh.w	r0, [r4, #86]	@ 0x56
      huart->TxISR = NULL;
 c0073d8:	67a0      	str	r0, [r4, #120]	@ 0x78
    huart->gState = HAL_UART_STATE_READY;
 c0073da:	2320      	movs	r3, #32
    HAL_UART_AbortTransmitCpltCallback(huart);
 c0073dc:	4620      	mov	r0, r4
    huart->gState = HAL_UART_STATE_READY;
 c0073de:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    HAL_UART_AbortTransmitCpltCallback(huart);
 c0073e2:	f7ff ffc2 	bl	c00736a <HAL_UART_AbortTransmitCpltCallback>
 c0073e6:	e7f3      	b.n	c0073d0 <HAL_UART_AbortTransmit_IT+0x64>
    huart->TxXferCount = 0U;
 c0073e8:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxISR = NULL;
 c0073ec:	67a2      	str	r2, [r4, #120]	@ 0x78
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c0073ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c0073f0:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c0073f4:	bf02      	ittt	eq
 c0073f6:	699a      	ldreq	r2, [r3, #24]
 c0073f8:	f042 0210 	orreq.w	r2, r2, #16
 c0073fc:	619a      	streq	r2, [r3, #24]
 c0073fe:	e7ec      	b.n	c0073da <HAL_UART_AbortTransmit_IT+0x6e>
 c007400:	0c007405 	.word	0x0c007405

0c007404 <UART_DMATxOnlyAbortCallback>:
{
 c007404:	b508      	push	{r3, lr}
  huart->TxXferCount = 0U;
 c007406:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007408:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->TxXferCount = 0U;
 c00740a:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c00740e:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 c007410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c007414:	bf01      	itttt	eq
 c007416:	6802      	ldreq	r2, [r0, #0]
 c007418:	6993      	ldreq	r3, [r2, #24]
 c00741a:	f043 0310 	orreq.w	r3, r3, #16
 c00741e:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007420:	2320      	movs	r3, #32
 c007422:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  HAL_UART_AbortTransmitCpltCallback(huart);
 c007426:	f7ff ffa0 	bl	c00736a <HAL_UART_AbortTransmitCpltCallback>
}
 c00742a:	bd08      	pop	{r3, pc}

0c00742c <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 c00742c:	4770      	bx	lr

0c00742e <HAL_UART_AbortReceive_IT>:
{
 c00742e:	b510      	push	{r4, lr}
 c007430:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 c007432:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007434:	e852 3f00 	ldrex	r3, [r2]
 c007438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00743c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007440:	6823      	ldr	r3, [r4, #0]
 c007442:	2900      	cmp	r1, #0
 c007444:	d1f5      	bne.n	c007432 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007446:	4828      	ldr	r0, [pc, #160]	@ (c0074e8 <HAL_UART_AbortReceive_IT+0xba>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007448:	f103 0208 	add.w	r2, r3, #8
 c00744c:	e852 2f00 	ldrex	r2, [r2]
 c007450:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007452:	f103 0c08 	add.w	ip, r3, #8
 c007456:	e84c 2100 	strex	r1, r2, [ip]
 c00745a:	2900      	cmp	r1, #0
 c00745c:	d1f4      	bne.n	c007448 <HAL_UART_AbortReceive_IT+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c00745e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007460:	2a01      	cmp	r2, #1
 c007462:	d107      	bne.n	c007474 <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007464:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c007468:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00746c:	e843 2100 	strex	r1, r2, [r3]
 c007470:	2900      	cmp	r1, #0
 c007472:	d1f7      	bne.n	c007464 <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007474:	689a      	ldr	r2, [r3, #8]
 c007476:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 c00747a:	d02a      	beq.n	c0074d2 <HAL_UART_AbortReceive_IT+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00747c:	f103 0208 	add.w	r2, r3, #8
 c007480:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007488:	f103 0008 	add.w	r0, r3, #8
 c00748c:	e840 2100 	strex	r1, r2, [r0]
 c007490:	2900      	cmp	r1, #0
 c007492:	d1f3      	bne.n	c00747c <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 c007494:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c007498:	b150      	cbz	r0, c0074b0 <HAL_UART_AbortReceive_IT+0x82>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 c00749a:	4b14      	ldr	r3, [pc, #80]	@ (c0074ec <HAL_UART_AbortReceive_IT+0xbe>)
 c00749c:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c00749e:	f7fb fe04 	bl	c0030aa <HAL_DMA_Abort_IT>
 c0074a2:	b118      	cbz	r0, c0074ac <HAL_UART_AbortReceive_IT+0x7e>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c0074a4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0074a8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c0074aa:	4798      	blx	r3
}
 c0074ac:	2000      	movs	r0, #0
 c0074ae:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074b0:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 c0074b2:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
      huart->pRxBuffPtr = NULL;
 c0074b6:	65a0      	str	r0, [r4, #88]	@ 0x58
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074b8:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0074ba:	699a      	ldr	r2, [r3, #24]
 c0074bc:	f042 0208 	orr.w	r2, r2, #8
 c0074c0:	619a      	str	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 c0074c2:	2320      	movs	r3, #32
 c0074c4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0074c8:	66e0      	str	r0, [r4, #108]	@ 0x6c
    HAL_UART_AbortReceiveCpltCallback(huart);
 c0074ca:	4620      	mov	r0, r4
 c0074cc:	f7ff ffae 	bl	c00742c <HAL_UART_AbortReceiveCpltCallback>
 c0074d0:	e7ec      	b.n	c0074ac <HAL_UART_AbortReceive_IT+0x7e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074d2:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 c0074d4:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    huart->pRxBuffPtr = NULL;
 c0074d8:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074da:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 c0074dc:	2320      	movs	r3, #32
 c0074de:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0074e2:	66e2      	str	r2, [r4, #108]	@ 0x6c
 c0074e4:	e7f1      	b.n	c0074ca <HAL_UART_AbortReceive_IT+0x9c>
 c0074e6:	bf00      	nop
 c0074e8:	effffffe 	.word	0xeffffffe
 c0074ec:	0c0074f1 	.word	0x0c0074f1

0c0074f0 <UART_DMARxOnlyAbortCallback>:
  huart->RxXferCount = 0U;
 c0074f0:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074f2:	220f      	movs	r2, #15
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 c0074f4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 c0074f6:	b508      	push	{r3, lr}
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074f8:	6803      	ldr	r3, [r0, #0]
  huart->RxXferCount = 0U;
 c0074fa:	f8a0 105e 	strh.w	r1, [r0, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074fe:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007500:	699a      	ldr	r2, [r3, #24]
 c007502:	f042 0208 	orr.w	r2, r2, #8
 c007506:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 c007508:	2320      	movs	r3, #32
 c00750a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00750e:	66c1      	str	r1, [r0, #108]	@ 0x6c
  HAL_UART_AbortReceiveCpltCallback(huart);
 c007510:	f7ff ff8c 	bl	c00742c <HAL_UART_AbortReceiveCpltCallback>
}
 c007514:	bd08      	pop	{r3, pc}

0c007516 <HAL_UARTEx_RxEventCallback>:
}
 c007516:	4770      	bx	lr

0c007518 <HAL_UART_IRQHandler>:
{
 c007518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 c00751c:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 c007520:	6803      	ldr	r3, [r0, #0]
{
 c007522:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 c007524:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 c007526:	681a      	ldr	r2, [r3, #0]
  if (errorflags == 0U)
 c007528:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 c00752a:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 c00752c:	d110      	bne.n	c007550 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c00752e:	068e      	lsls	r6, r1, #26
 c007530:	f140 8097 	bpl.w	c007662 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c007534:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c007538:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 c00753c:	433e      	orrs	r6, r7
 c00753e:	f000 8090 	beq.w	c007662 <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 c007542:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 c007544:	2b00      	cmp	r3, #0
 c007546:	f000 8085 	beq.w	c007654 <HAL_UART_IRQHandler+0x13c>
}
 c00754a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c00754e:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 c007550:	4eab      	ldr	r6, [pc, #684]	@ (c007800 <HAL_UART_IRQHandler+0x2e8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 c007552:	48ac      	ldr	r0, [pc, #688]	@ (c007804 <HAL_UART_IRQHandler+0x2ec>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 c007554:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 c007556:	4010      	ands	r0, r2
 c007558:	4330      	orrs	r0, r6
 c00755a:	f000 8082 	beq.w	c007662 <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c00755e:	07cf      	lsls	r7, r1, #31
 c007560:	d509      	bpl.n	c007576 <HAL_UART_IRQHandler+0x5e>
 c007562:	05d0      	lsls	r0, r2, #23
 c007564:	d507      	bpl.n	c007576 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c007566:	2001      	movs	r0, #1
 c007568:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 c00756a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c00756e:	f040 0001 	orr.w	r0, r0, #1
 c007572:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007576:	078f      	lsls	r7, r1, #30
 c007578:	d509      	bpl.n	c00758e <HAL_UART_IRQHandler+0x76>
 c00757a:	07e8      	lsls	r0, r5, #31
 c00757c:	d507      	bpl.n	c00758e <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c00757e:	2002      	movs	r0, #2
 c007580:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 c007582:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c007586:	f040 0004 	orr.w	r0, r0, #4
 c00758a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c00758e:	074f      	lsls	r7, r1, #29
 c007590:	d509      	bpl.n	c0075a6 <HAL_UART_IRQHandler+0x8e>
 c007592:	07e8      	lsls	r0, r5, #31
 c007594:	d507      	bpl.n	c0075a6 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c007596:	2004      	movs	r0, #4
 c007598:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 c00759a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c00759e:	f040 0002 	orr.w	r0, r0, #2
 c0075a2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 c0075a6:	070f      	lsls	r7, r1, #28
 c0075a8:	d50b      	bpl.n	c0075c2 <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 c0075aa:	f002 0020 	and.w	r0, r2, #32
 c0075ae:	4330      	orrs	r0, r6
 c0075b0:	d007      	beq.n	c0075c2 <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c0075b2:	2008      	movs	r0, #8
 c0075b4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 c0075b6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c0075ba:	f040 0008 	orr.w	r0, r0, #8
 c0075be:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 c0075c2:	050e      	lsls	r6, r1, #20
 c0075c4:	d50a      	bpl.n	c0075dc <HAL_UART_IRQHandler+0xc4>
 c0075c6:	0150      	lsls	r0, r2, #5
 c0075c8:	d508      	bpl.n	c0075dc <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0075ca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 c0075ce:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 c0075d0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c0075d4:	f043 0320 	orr.w	r3, r3, #32
 c0075d8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c0075dc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c0075e0:	2b00      	cmp	r3, #0
 c0075e2:	d037      	beq.n	c007654 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c0075e4:	068b      	lsls	r3, r1, #26
 c0075e6:	d509      	bpl.n	c0075fc <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c0075e8:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c0075ec:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 c0075f0:	432a      	orrs	r2, r5
 c0075f2:	d003      	beq.n	c0075fc <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 c0075f4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 c0075f6:	b10b      	cbz	r3, c0075fc <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 c0075f8:	4620      	mov	r0, r4
 c0075fa:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c0075fc:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 c0075fe:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c007602:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 c007604:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c007608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c00760c:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 c007610:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c007612:	d021      	beq.n	c007658 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 c007614:	f7ff f9fe 	bl	c006a14 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007618:	68b3      	ldr	r3, [r6, #8]
 c00761a:	065f      	lsls	r7, r3, #25
 c00761c:	d517      	bpl.n	c00764e <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c00761e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007620:	f102 0308 	add.w	r3, r2, #8
 c007624:	e853 3f00 	ldrex	r3, [r3]
 c007628:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00762c:	3208      	adds	r2, #8
 c00762e:	e842 3100 	strex	r1, r3, [r2]
 c007632:	2900      	cmp	r1, #0
 c007634:	d1f3      	bne.n	c00761e <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 c007636:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c00763a:	b140      	cbz	r0, c00764e <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 c00763c:	4b72      	ldr	r3, [pc, #456]	@ (c007808 <HAL_UART_IRQHandler+0x2f0>)
 c00763e:	6403      	str	r3, [r0, #64]	@ 0x40
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c007640:	f7fb fd33 	bl	c0030aa <HAL_DMA_Abort_IT>
 c007644:	b130      	cbz	r0, c007654 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c007646:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c00764a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c00764c:	e77d      	b.n	c00754a <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 c00764e:	4620      	mov	r0, r4
 c007650:	f7ff fd80 	bl	c007154 <HAL_UART_ErrorCallback>
}
 c007654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 c007658:	f7ff fd7c 	bl	c007154 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00765c:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 c007660:	e7f8      	b.n	c007654 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007662:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 c007664:	2801      	cmp	r0, #1
 c007666:	f040 8089 	bne.w	c00777c <HAL_UART_IRQHandler+0x264>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 c00766a:	06ce      	lsls	r6, r1, #27
 c00766c:	f140 8086 	bpl.w	c00777c <HAL_UART_IRQHandler+0x264>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 c007670:	06d0      	lsls	r0, r2, #27
 c007672:	f140 8083 	bpl.w	c00777c <HAL_UART_IRQHandler+0x264>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007676:	2210      	movs	r2, #16
 c007678:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c00767a:	689a      	ldr	r2, [r3, #8]
 c00767c:	0651      	lsls	r1, r2, #25
 c00767e:	d54b      	bpl.n	c007718 <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 c007680:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 c007684:	6811      	ldr	r1, [r2, #0]
 c007686:	684a      	ldr	r2, [r1, #4]
 c007688:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 c00768a:	2a00      	cmp	r2, #0
 c00768c:	d0e2      	beq.n	c007654 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 c00768e:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 c007692:	4290      	cmp	r0, r2
 c007694:	d9de      	bls.n	c007654 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 c007696:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 c00769a:	680a      	ldr	r2, [r1, #0]
 c00769c:	0692      	lsls	r2, r2, #26
 c00769e:	d42f      	bmi.n	c007700 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076a0:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c0076a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076a8:	e843 2100 	strex	r1, r2, [r3]
 c0076ac:	2900      	cmp	r1, #0
 c0076ae:	d1f7      	bne.n	c0076a0 <HAL_UART_IRQHandler+0x188>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076b0:	f103 0208 	add.w	r2, r3, #8
 c0076b4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0076b8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076bc:	f103 0008 	add.w	r0, r3, #8
 c0076c0:	e840 2100 	strex	r1, r2, [r0]
 c0076c4:	2900      	cmp	r1, #0
 c0076c6:	d1f3      	bne.n	c0076b0 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076c8:	f103 0208 	add.w	r2, r3, #8
 c0076cc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0076d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076d4:	f103 0008 	add.w	r0, r3, #8
 c0076d8:	e840 2100 	strex	r1, r2, [r0]
 c0076dc:	2900      	cmp	r1, #0
 c0076de:	d1f3      	bne.n	c0076c8 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 c0076e0:	2220      	movs	r2, #32
 c0076e2:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0076e6:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076e8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c0076ec:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076f0:	e843 2100 	strex	r1, r2, [r3]
 c0076f4:	2900      	cmp	r1, #0
 c0076f6:	d1f7      	bne.n	c0076e8 <HAL_UART_IRQHandler+0x1d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 c0076f8:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0076fc:	f7fb fca3 	bl	c003046 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c007700:	2302      	movs	r3, #2
 c007702:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 c007704:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007708:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 c00770c:	1ac9      	subs	r1, r1, r3
 c00770e:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 c007710:	4620      	mov	r0, r4
 c007712:	f7ff ff00 	bl	c007516 <HAL_UARTEx_RxEventCallback>
 c007716:	e79d      	b.n	c007654 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007718:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 c00771c:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007720:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 c007724:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007726:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 c007728:	2800      	cmp	r0, #0
 c00772a:	d093      	beq.n	c007654 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c00772c:	1a89      	subs	r1, r1, r2
 c00772e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 c007730:	2900      	cmp	r1, #0
 c007732:	d08f      	beq.n	c007654 <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007734:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c007738:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00773c:	e843 2000 	strex	r0, r2, [r3]
 c007740:	2800      	cmp	r0, #0
 c007742:	d1f7      	bne.n	c007734 <HAL_UART_IRQHandler+0x21c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007744:	4d31      	ldr	r5, [pc, #196]	@ (c00780c <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007746:	f103 0208 	add.w	r2, r3, #8
 c00774a:	e852 2f00 	ldrex	r2, [r2]
 c00774e:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007750:	f103 0608 	add.w	r6, r3, #8
 c007754:	e846 2000 	strex	r0, r2, [r6]
 c007758:	2800      	cmp	r0, #0
 c00775a:	d1f4      	bne.n	c007746 <HAL_UART_IRQHandler+0x22e>
        huart->RxState = HAL_UART_STATE_READY;
 c00775c:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 c00775e:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 c007760:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007764:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007766:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c00776a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00776e:	e843 2000 	strex	r0, r2, [r3]
 c007772:	2800      	cmp	r0, #0
 c007774:	d1f7      	bne.n	c007766 <HAL_UART_IRQHandler+0x24e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c007776:	2302      	movs	r3, #2
 c007778:	6723      	str	r3, [r4, #112]	@ 0x70
 c00777a:	e7c9      	b.n	c007710 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 c00777c:	02cf      	lsls	r7, r1, #11
 c00777e:	d509      	bpl.n	c007794 <HAL_UART_IRQHandler+0x27c>
 c007780:	026e      	lsls	r6, r5, #9
 c007782:	d507      	bpl.n	c007794 <HAL_UART_IRQHandler+0x27c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 c007784:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 c007788:	4620      	mov	r0, r4
}
 c00778a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 c00778e:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 c007790:	f001 b93d 	b.w	c008a0e <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 c007794:	0608      	lsls	r0, r1, #24
 c007796:	d50b      	bpl.n	c0077b0 <HAL_UART_IRQHandler+0x298>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 c007798:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 c00779c:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 c0077a0:	4328      	orrs	r0, r5
 c0077a2:	d005      	beq.n	c0077b0 <HAL_UART_IRQHandler+0x298>
    if (huart->TxISR != NULL)
 c0077a4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 c0077a6:	2b00      	cmp	r3, #0
 c0077a8:	f43f af54 	beq.w	c007654 <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 c0077ac:	4620      	mov	r0, r4
 c0077ae:	e6cc      	b.n	c00754a <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 c0077b0:	064f      	lsls	r7, r1, #25
 c0077b2:	d511      	bpl.n	c0077d8 <HAL_UART_IRQHandler+0x2c0>
 c0077b4:	0656      	lsls	r6, r2, #25
 c0077b6:	d50f      	bpl.n	c0077d8 <HAL_UART_IRQHandler+0x2c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0077b8:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c0077bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0077c0:	e843 2100 	strex	r1, r2, [r3]
 c0077c4:	2900      	cmp	r1, #0
 c0077c6:	d1f7      	bne.n	c0077b8 <HAL_UART_IRQHandler+0x2a0>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 c0077c8:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 c0077ca:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 c0077cc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 c0077d0:	67a1      	str	r1, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 c0077d2:	f7ff fc93 	bl	c0070fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 c0077d6:	e73d      	b.n	c007654 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 c0077d8:	020d      	lsls	r5, r1, #8
 c0077da:	d506      	bpl.n	c0077ea <HAL_UART_IRQHandler+0x2d2>
 c0077dc:	0050      	lsls	r0, r2, #1
 c0077de:	d504      	bpl.n	c0077ea <HAL_UART_IRQHandler+0x2d2>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 c0077e0:	4620      	mov	r0, r4
}
 c0077e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 c0077e6:	f001 b914 	b.w	c008a12 <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 c0077ea:	01cb      	lsls	r3, r1, #7
 c0077ec:	f57f af32 	bpl.w	c007654 <HAL_UART_IRQHandler+0x13c>
 c0077f0:	2a00      	cmp	r2, #0
 c0077f2:	f6bf af2f 	bge.w	c007654 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 c0077f6:	4620      	mov	r0, r4
}
 c0077f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 c0077fc:	f001 b908 	b.w	c008a10 <HAL_UARTEx_RxFifoFullCallback>
 c007800:	10000001 	.word	0x10000001
 c007804:	04000120 	.word	0x04000120
 c007808:	0c00719f 	.word	0x0c00719f
 c00780c:	effffffe 	.word	0xeffffffe

0c007810 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007810:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
{
 c007814:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007816:	2a22      	cmp	r2, #34	@ 0x22
  uint16_t uhMask = huart->Mask;
 c007818:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c00781c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c00781e:	d155      	bne.n	c0078cc <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c007822:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 c007824:	400b      	ands	r3, r1
 c007826:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 c007828:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 c00782a:	3301      	adds	r3, #1
 c00782c:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 c00782e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 c007832:	3b01      	subs	r3, #1
 c007834:	b29b      	uxth	r3, r3
 c007836:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 c00783a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 c00783e:	b29b      	uxth	r3, r3
 c007840:	2b00      	cmp	r3, #0
 c007842:	d142      	bne.n	c0078ca <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c007844:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007846:	e852 3f00 	ldrex	r3, [r2]
 c00784a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00784e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007852:	6803      	ldr	r3, [r0, #0]
 c007854:	2900      	cmp	r1, #0
 c007856:	d1f5      	bne.n	c007844 <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007858:	f103 0208 	add.w	r2, r3, #8
 c00785c:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007860:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007864:	f103 0c08 	add.w	ip, r3, #8
 c007868:	e84c 2100 	strex	r1, r2, [ip]
 c00786c:	2900      	cmp	r1, #0
 c00786e:	d1f3      	bne.n	c007858 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 c007870:	2220      	movs	r2, #32
 c007872:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007876:	4a18      	ldr	r2, [pc, #96]	@ (c0078d8 <UART_RxISR_8BIT+0xc8>)
      huart->RxISR = NULL;
 c007878:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00787a:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 c00787c:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00787e:	d105      	bne.n	c00788c <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007880:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c007882:	2a01      	cmp	r2, #1
 c007884:	d00e      	beq.n	c0078a4 <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 c007886:	f7ff fc63 	bl	c007150 <HAL_UART_RxCpltCallback>
 c00788a:	e01e      	b.n	c0078ca <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c00788c:	685a      	ldr	r2, [r3, #4]
 c00788e:	0211      	lsls	r1, r2, #8
 c007890:	d5f6      	bpl.n	c007880 <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007892:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007896:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00789a:	e843 2100 	strex	r1, r2, [r3]
 c00789e:	2900      	cmp	r1, #0
 c0078a0:	d1f7      	bne.n	c007892 <UART_RxISR_8BIT+0x82>
 c0078a2:	e7ed      	b.n	c007880 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0078a4:	2200      	movs	r2, #0
 c0078a6:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0078a8:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c0078ac:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0078b0:	e843 2100 	strex	r1, r2, [r3]
 c0078b4:	2900      	cmp	r1, #0
 c0078b6:	d1f7      	bne.n	c0078a8 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0078b8:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0078ba:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0078be:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c0078c0:	bf44      	itt	mi
 c0078c2:	2210      	movmi	r2, #16
 c0078c4:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0078c6:	f7ff fe26 	bl	c007516 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c0078ca:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0078cc:	699a      	ldr	r2, [r3, #24]
 c0078ce:	f042 0208 	orr.w	r2, r2, #8
 c0078d2:	619a      	str	r2, [r3, #24]
}
 c0078d4:	e7f9      	b.n	c0078ca <UART_RxISR_8BIT+0xba>
 c0078d6:	bf00      	nop
 c0078d8:	50008000 	.word	0x50008000

0c0078dc <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0078dc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
{
 c0078e0:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0078e2:	2a22      	cmp	r2, #34	@ 0x22
  uint16_t uhMask = huart->Mask;
 c0078e4:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c0078e8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0078ea:	d152      	bne.n	c007992 <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c0078ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 c0078ee:	4011      	ands	r1, r2
 c0078f0:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 c0078f2:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 c0078f6:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 c0078f8:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 c0078fc:	3a01      	subs	r2, #1
 c0078fe:	b292      	uxth	r2, r2
 c007900:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 c007904:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 c007908:	b292      	uxth	r2, r2
 c00790a:	2a00      	cmp	r2, #0
 c00790c:	d140      	bne.n	c007990 <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00790e:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c007912:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007916:	e843 2100 	strex	r1, r2, [r3]
 c00791a:	2900      	cmp	r1, #0
 c00791c:	d1f7      	bne.n	c00790e <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00791e:	f103 0208 	add.w	r2, r3, #8
 c007922:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007926:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00792a:	f103 0c08 	add.w	ip, r3, #8
 c00792e:	e84c 2100 	strex	r1, r2, [ip]
 c007932:	2900      	cmp	r1, #0
 c007934:	d1f3      	bne.n	c00791e <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 c007936:	2220      	movs	r2, #32
 c007938:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00793c:	4a17      	ldr	r2, [pc, #92]	@ (c00799c <UART_RxISR_16BIT+0xc0>)
      huart->RxISR = NULL;
 c00793e:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007940:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007942:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007944:	d105      	bne.n	c007952 <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007946:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c007948:	2a01      	cmp	r2, #1
 c00794a:	d00e      	beq.n	c00796a <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 c00794c:	f7ff fc00 	bl	c007150 <HAL_UART_RxCpltCallback>
 c007950:	e01e      	b.n	c007990 <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c007952:	685a      	ldr	r2, [r3, #4]
 c007954:	0211      	lsls	r1, r2, #8
 c007956:	d5f6      	bpl.n	c007946 <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007958:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c00795c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007960:	e843 2100 	strex	r1, r2, [r3]
 c007964:	2900      	cmp	r1, #0
 c007966:	d1f7      	bne.n	c007958 <UART_RxISR_16BIT+0x7c>
 c007968:	e7ed      	b.n	c007946 <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00796a:	2200      	movs	r2, #0
 c00796c:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00796e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007972:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007976:	e843 2100 	strex	r1, r2, [r3]
 c00797a:	2900      	cmp	r1, #0
 c00797c:	d1f7      	bne.n	c00796e <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c00797e:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007980:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007984:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007986:	bf44      	itt	mi
 c007988:	2210      	movmi	r2, #16
 c00798a:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c00798c:	f7ff fdc3 	bl	c007516 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c007990:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007992:	699a      	ldr	r2, [r3, #24]
 c007994:	f042 0208 	orr.w	r2, r2, #8
 c007998:	619a      	str	r2, [r3, #24]
}
 c00799a:	e7f9      	b.n	c007990 <UART_RxISR_16BIT+0xb4>
 c00799c:	50008000 	.word	0x50008000

0c0079a0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 c0079a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c0079a4:	6803      	ldr	r3, [r0, #0]
{
 c0079a6:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c0079a8:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 c0079ac:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 c0079ae:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0079b0:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 c0079b4:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0079b8:	2a22      	cmp	r2, #34	@ 0x22
 c0079ba:	f040 80ba 	bne.w	c007b32 <UART_RxISR_8BIT_FIFOEN+0x192>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c0079be:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 c0079c2:	b143      	cbz	r3, c0079d6 <UART_RxISR_8BIT_FIFOEN+0x36>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0079c4:	f04f 0800 	mov.w	r8, #0
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c0079c8:	f8df 9174 	ldr.w	r9, [pc, #372]	@ c007b40 <UART_RxISR_8BIT_FIFOEN+0x1a0>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c0079cc:	f8df a174 	ldr.w	sl, [pc, #372]	@ c007b44 <UART_RxISR_8BIT_FIFOEN+0x1a4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c0079d0:	f01b 0f20 	tst.w	fp, #32
 c0079d4:	d120      	bne.n	c007a18 <UART_RxISR_8BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 c0079d6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c0079da:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 c0079dc:	b1d3      	cbz	r3, c007a14 <UART_RxISR_8BIT_FIFOEN+0x74>
 c0079de:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 c0079e2:	429a      	cmp	r2, r3
 c0079e4:	d916      	bls.n	c007a14 <UART_RxISR_8BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c0079e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0079e8:	f102 0308 	add.w	r3, r2, #8
 c0079ec:	e853 3f00 	ldrex	r3, [r3]
 c0079f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0079f4:	3208      	adds	r2, #8
 c0079f6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0079fa:	6822      	ldr	r2, [r4, #0]
 c0079fc:	2900      	cmp	r1, #0
 c0079fe:	d1f2      	bne.n	c0079e6 <UART_RxISR_8BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 c007a00:	4b4e      	ldr	r3, [pc, #312]	@ (c007b3c <UART_RxISR_8BIT_FIFOEN+0x19c>)
 c007a02:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007a04:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c007a08:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007a0c:	e842 3100 	strex	r1, r3, [r2]
 c007a10:	2900      	cmp	r1, #0
 c007a12:	d1f7      	bne.n	c007a04 <UART_RxISR_8BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c007a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007a18:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c007a1a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c007a1e:	4033      	ands	r3, r6
 c007a20:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 c007a22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c007a24:	3301      	adds	r3, #1
 c007a26:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 c007a28:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007a2c:	3b01      	subs	r3, #1
 c007a2e:	b29b      	uxth	r3, r3
 c007a30:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 c007a34:	6823      	ldr	r3, [r4, #0]
 c007a36:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 c007a3a:	f01b 0f07 	tst.w	fp, #7
 c007a3e:	d02e      	beq.n	c007a9e <UART_RxISR_8BIT_FIFOEN+0xfe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c007a40:	f01b 0f01 	tst.w	fp, #1
 c007a44:	d009      	beq.n	c007a5a <UART_RxISR_8BIT_FIFOEN+0xba>
 c007a46:	05f9      	lsls	r1, r7, #23
 c007a48:	d507      	bpl.n	c007a5a <UART_RxISR_8BIT_FIFOEN+0xba>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c007a4a:	2201      	movs	r2, #1
 c007a4c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 c007a4e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007a52:	f042 0201 	orr.w	r2, r2, #1
 c007a56:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007a5a:	f01b 0f02 	tst.w	fp, #2
 c007a5e:	d009      	beq.n	c007a74 <UART_RxISR_8BIT_FIFOEN+0xd4>
 c007a60:	07ea      	lsls	r2, r5, #31
 c007a62:	d507      	bpl.n	c007a74 <UART_RxISR_8BIT_FIFOEN+0xd4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c007a64:	2202      	movs	r2, #2
 c007a66:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 c007a68:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007a6c:	f042 0204 	orr.w	r2, r2, #4
 c007a70:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007a74:	f01b 0f04 	tst.w	fp, #4
 c007a78:	d009      	beq.n	c007a8e <UART_RxISR_8BIT_FIFOEN+0xee>
 c007a7a:	07e8      	lsls	r0, r5, #31
 c007a7c:	d507      	bpl.n	c007a8e <UART_RxISR_8BIT_FIFOEN+0xee>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c007a7e:	2204      	movs	r2, #4
 c007a80:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 c007a82:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007a86:	f043 0302 	orr.w	r3, r3, #2
 c007a8a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c007a8e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007a92:	b123      	cbz	r3, c007a9e <UART_RxISR_8BIT_FIFOEN+0xfe>
          HAL_UART_ErrorCallback(huart);
 c007a94:	4620      	mov	r0, r4
 c007a96:	f7ff fb5d 	bl	c007154 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007a9a:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 c007a9e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007aa2:	b29b      	uxth	r3, r3
 c007aa4:	2b00      	cmp	r3, #0
 c007aa6:	d193      	bne.n	c0079d0 <UART_RxISR_8BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007aa8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007aaa:	e852 3f00 	ldrex	r3, [r2]
 c007aae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ab2:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007ab6:	6823      	ldr	r3, [r4, #0]
 c007ab8:	2900      	cmp	r1, #0
 c007aba:	d1f5      	bne.n	c007aa8 <UART_RxISR_8BIT_FIFOEN+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007abc:	f103 0208 	add.w	r2, r3, #8
 c007ac0:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007ac4:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ac8:	f103 0008 	add.w	r0, r3, #8
 c007acc:	e840 2100 	strex	r1, r2, [r0]
 c007ad0:	2900      	cmp	r1, #0
 c007ad2:	d1f3      	bne.n	c007abc <UART_RxISR_8BIT_FIFOEN+0x11c>
        huart->RxState = HAL_UART_STATE_READY;
 c007ad4:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007ad6:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 c007ad8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 c007adc:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007ade:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007ae0:	d00a      	beq.n	c007af8 <UART_RxISR_8BIT_FIFOEN+0x158>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c007ae2:	685a      	ldr	r2, [r3, #4]
 c007ae4:	0211      	lsls	r1, r2, #8
 c007ae6:	d507      	bpl.n	c007af8 <UART_RxISR_8BIT_FIFOEN+0x158>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ae8:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007aec:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007af0:	e843 2100 	strex	r1, r2, [r3]
 c007af4:	2900      	cmp	r1, #0
 c007af6:	d1f7      	bne.n	c007ae8 <UART_RxISR_8BIT_FIFOEN+0x148>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007af8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007afa:	2a01      	cmp	r2, #1
 c007afc:	d115      	bne.n	c007b2a <UART_RxISR_8BIT_FIFOEN+0x18a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007afe:	2200      	movs	r2, #0
 c007b00:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007b02:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007b06:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007b0a:	e843 2100 	strex	r1, r2, [r3]
 c007b0e:	2900      	cmp	r1, #0
 c007b10:	d1f7      	bne.n	c007b02 <UART_RxISR_8BIT_FIFOEN+0x162>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007b12:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b14:	4620      	mov	r0, r4
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007b16:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007b18:	bf48      	it	mi
 c007b1a:	2210      	movmi	r2, #16
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b1c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007b20:	bf48      	it	mi
 c007b22:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b24:	f7ff fcf7 	bl	c007516 <HAL_UARTEx_RxEventCallback>
 c007b28:	e752      	b.n	c0079d0 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 c007b2a:	4620      	mov	r0, r4
 c007b2c:	f7ff fb10 	bl	c007150 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007b30:	e74e      	b.n	c0079d0 <UART_RxISR_8BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007b32:	699a      	ldr	r2, [r3, #24]
 c007b34:	f042 0208 	orr.w	r2, r2, #8
 c007b38:	619a      	str	r2, [r3, #24]
}
 c007b3a:	e76b      	b.n	c007a14 <UART_RxISR_8BIT_FIFOEN+0x74>
 c007b3c:	0c007811 	.word	0x0c007811
 c007b40:	effffffe 	.word	0xeffffffe
 c007b44:	50008000 	.word	0x50008000

0c007b48 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 c007b48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c007b4c:	6803      	ldr	r3, [r0, #0]
{
 c007b4e:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c007b50:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 c007b54:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 c007b56:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007b58:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 c007b5c:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007b60:	2a22      	cmp	r2, #34	@ 0x22
 c007b62:	f040 80b8 	bne.w	c007cd6 <UART_RxISR_16BIT_FIFOEN+0x18e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007b66:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 c007b6a:	b143      	cbz	r3, c007b7e <UART_RxISR_16BIT_FIFOEN+0x36>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007b6c:	f04f 0800 	mov.w	r8, #0
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007b70:	f8df 9170 	ldr.w	r9, [pc, #368]	@ c007ce4 <UART_RxISR_16BIT_FIFOEN+0x19c>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007b74:	f8df a170 	ldr.w	sl, [pc, #368]	@ c007ce8 <UART_RxISR_16BIT_FIFOEN+0x1a0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007b78:	f01b 0f20 	tst.w	fp, #32
 c007b7c:	d120      	bne.n	c007bc0 <UART_RxISR_16BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 c007b7e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007b82:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 c007b84:	b1d3      	cbz	r3, c007bbc <UART_RxISR_16BIT_FIFOEN+0x74>
 c007b86:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 c007b8a:	429a      	cmp	r2, r3
 c007b8c:	d916      	bls.n	c007bbc <UART_RxISR_16BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c007b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007b90:	f102 0308 	add.w	r3, r2, #8
 c007b94:	e853 3f00 	ldrex	r3, [r3]
 c007b98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007b9c:	3208      	adds	r2, #8
 c007b9e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007ba2:	6822      	ldr	r2, [r4, #0]
 c007ba4:	2900      	cmp	r1, #0
 c007ba6:	d1f2      	bne.n	c007b8e <UART_RxISR_16BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 c007ba8:	4b4d      	ldr	r3, [pc, #308]	@ (c007ce0 <UART_RxISR_16BIT_FIFOEN+0x198>)
 c007baa:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007bac:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c007bb0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007bb4:	e842 3100 	strex	r1, r3, [r2]
 c007bb8:	2900      	cmp	r1, #0
 c007bba:	d1f7      	bne.n	c007bac <UART_RxISR_16BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c007bbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007bc0:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 c007bc2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007bc4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 c007bc6:	4031      	ands	r1, r6
 c007bc8:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 c007bcc:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 c007bce:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c007bd2:	3a01      	subs	r2, #1
 c007bd4:	b292      	uxth	r2, r2
 c007bd6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 c007bda:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 c007bde:	f01b 0f07 	tst.w	fp, #7
 c007be2:	d02e      	beq.n	c007c42 <UART_RxISR_16BIT_FIFOEN+0xfa>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c007be4:	f01b 0f01 	tst.w	fp, #1
 c007be8:	d009      	beq.n	c007bfe <UART_RxISR_16BIT_FIFOEN+0xb6>
 c007bea:	05f9      	lsls	r1, r7, #23
 c007bec:	d507      	bpl.n	c007bfe <UART_RxISR_16BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c007bee:	2201      	movs	r2, #1
 c007bf0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 c007bf2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007bf6:	f042 0201 	orr.w	r2, r2, #1
 c007bfa:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007bfe:	f01b 0f02 	tst.w	fp, #2
 c007c02:	d009      	beq.n	c007c18 <UART_RxISR_16BIT_FIFOEN+0xd0>
 c007c04:	07ea      	lsls	r2, r5, #31
 c007c06:	d507      	bpl.n	c007c18 <UART_RxISR_16BIT_FIFOEN+0xd0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c007c08:	2202      	movs	r2, #2
 c007c0a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 c007c0c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007c10:	f042 0204 	orr.w	r2, r2, #4
 c007c14:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007c18:	f01b 0f04 	tst.w	fp, #4
 c007c1c:	d009      	beq.n	c007c32 <UART_RxISR_16BIT_FIFOEN+0xea>
 c007c1e:	07e8      	lsls	r0, r5, #31
 c007c20:	d507      	bpl.n	c007c32 <UART_RxISR_16BIT_FIFOEN+0xea>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c007c22:	2204      	movs	r2, #4
 c007c24:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 c007c26:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007c2a:	f043 0302 	orr.w	r3, r3, #2
 c007c2e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c007c32:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007c36:	b123      	cbz	r3, c007c42 <UART_RxISR_16BIT_FIFOEN+0xfa>
          HAL_UART_ErrorCallback(huart);
 c007c38:	4620      	mov	r0, r4
 c007c3a:	f7ff fa8b 	bl	c007154 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007c3e:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 c007c42:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007c46:	b29b      	uxth	r3, r3
 c007c48:	2b00      	cmp	r3, #0
 c007c4a:	d195      	bne.n	c007b78 <UART_RxISR_16BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007c4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007c4e:	e852 3f00 	ldrex	r3, [r2]
 c007c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007c56:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007c5a:	6823      	ldr	r3, [r4, #0]
 c007c5c:	2900      	cmp	r1, #0
 c007c5e:	d1f5      	bne.n	c007c4c <UART_RxISR_16BIT_FIFOEN+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007c60:	f103 0208 	add.w	r2, r3, #8
 c007c64:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007c68:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007c6c:	f103 0008 	add.w	r0, r3, #8
 c007c70:	e840 2100 	strex	r1, r2, [r0]
 c007c74:	2900      	cmp	r1, #0
 c007c76:	d1f3      	bne.n	c007c60 <UART_RxISR_16BIT_FIFOEN+0x118>
        huart->RxState = HAL_UART_STATE_READY;
 c007c78:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007c7a:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 c007c7c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 c007c80:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007c82:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007c84:	d00a      	beq.n	c007c9c <UART_RxISR_16BIT_FIFOEN+0x154>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c007c86:	685a      	ldr	r2, [r3, #4]
 c007c88:	0211      	lsls	r1, r2, #8
 c007c8a:	d507      	bpl.n	c007c9c <UART_RxISR_16BIT_FIFOEN+0x154>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007c8c:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007c90:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007c94:	e843 2100 	strex	r1, r2, [r3]
 c007c98:	2900      	cmp	r1, #0
 c007c9a:	d1f7      	bne.n	c007c8c <UART_RxISR_16BIT_FIFOEN+0x144>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007c9c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007c9e:	2a01      	cmp	r2, #1
 c007ca0:	d115      	bne.n	c007cce <UART_RxISR_16BIT_FIFOEN+0x186>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007ca2:	2200      	movs	r2, #0
 c007ca4:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ca6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007caa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007cae:	e843 2100 	strex	r1, r2, [r3]
 c007cb2:	2900      	cmp	r1, #0
 c007cb4:	d1f7      	bne.n	c007ca6 <UART_RxISR_16BIT_FIFOEN+0x15e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007cb6:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007cb8:	4620      	mov	r0, r4
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007cba:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007cbc:	bf48      	it	mi
 c007cbe:	2210      	movmi	r2, #16
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007cc0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007cc4:	bf48      	it	mi
 c007cc6:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007cc8:	f7ff fc25 	bl	c007516 <HAL_UARTEx_RxEventCallback>
 c007ccc:	e754      	b.n	c007b78 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 c007cce:	4620      	mov	r0, r4
 c007cd0:	f7ff fa3e 	bl	c007150 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007cd4:	e750      	b.n	c007b78 <UART_RxISR_16BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007cd6:	699a      	ldr	r2, [r3, #24]
 c007cd8:	f042 0208 	orr.w	r2, r2, #8
 c007cdc:	619a      	str	r2, [r3, #24]
}
 c007cde:	e76d      	b.n	c007bbc <UART_RxISR_16BIT_FIFOEN+0x74>
 c007ce0:	0c0078dd 	.word	0x0c0078dd
 c007ce4:	effffffe 	.word	0xeffffffe
 c007ce8:	50008000 	.word	0x50008000

0c007cec <UART_DMARxHalfCplt>:
{
 c007cec:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 c007cee:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007cf0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 c007cf2:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007cf4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c007cf6:	2b01      	cmp	r3, #1
 c007cf8:	d105      	bne.n	c007d06 <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 c007cfa:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 c007cfe:	0849      	lsrs	r1, r1, #1
 c007d00:	f7ff fc09 	bl	c007516 <HAL_UARTEx_RxEventCallback>
}
 c007d04:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 c007d06:	f7ff fa24 	bl	c007152 <HAL_UART_RxHalfCpltCallback>
}
 c007d0a:	e7fb      	b.n	c007d04 <UART_DMARxHalfCplt+0x18>

0c007d0c <UART_DMAReceiveCplt>:
{
 c007d0c:	b508      	push	{r3, lr}
 c007d0e:	4603      	mov	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007d10:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007d12:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007d14:	681b      	ldr	r3, [r3, #0]
 c007d16:	f013 0320 	ands.w	r3, r3, #32
 c007d1a:	d131      	bne.n	c007d80 <UART_DMAReceiveCplt+0x74>
    huart->RxXferCount = 0U;
 c007d1c:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007d20:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d22:	e852 3f00 	ldrex	r3, [r2]
 c007d26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d2a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007d2e:	6803      	ldr	r3, [r0, #0]
 c007d30:	2900      	cmp	r1, #0
 c007d32:	d1f5      	bne.n	c007d20 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d34:	f103 0208 	add.w	r2, r3, #8
 c007d38:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007d3c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d40:	f103 0c08 	add.w	ip, r3, #8
 c007d44:	e84c 2100 	strex	r1, r2, [ip]
 c007d48:	2900      	cmp	r1, #0
 c007d4a:	d1f3      	bne.n	c007d34 <UART_DMAReceiveCplt+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d4c:	f103 0208 	add.w	r2, r3, #8
 c007d50:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007d54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d58:	f103 0c08 	add.w	ip, r3, #8
 c007d5c:	e84c 2100 	strex	r1, r2, [ip]
 c007d60:	2900      	cmp	r1, #0
 c007d62:	d1f3      	bne.n	c007d4c <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 c007d64:	2220      	movs	r2, #32
 c007d66:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007d6a:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c007d6c:	2a01      	cmp	r2, #1
 c007d6e:	d107      	bne.n	c007d80 <UART_DMAReceiveCplt+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d70:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007d74:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d78:	e843 2100 	strex	r1, r2, [r3]
 c007d7c:	2900      	cmp	r1, #0
 c007d7e:	d1f7      	bne.n	c007d70 <UART_DMAReceiveCplt+0x64>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007d80:	2300      	movs	r3, #0
 c007d82:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007d84:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c007d86:	2b01      	cmp	r3, #1
 c007d88:	d104      	bne.n	c007d94 <UART_DMAReceiveCplt+0x88>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007d8a:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 c007d8e:	f7ff fbc2 	bl	c007516 <HAL_UARTEx_RxEventCallback>
}
 c007d92:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 c007d94:	f7ff f9dc 	bl	c007150 <HAL_UART_RxCpltCallback>
}
 c007d98:	e7fb      	b.n	c007d92 <UART_DMAReceiveCplt+0x86>

0c007d9a <HAL_UART_ReceiverTimeout_Config>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007d9a:	4b05      	ldr	r3, [pc, #20]	@ (c007db0 <HAL_UART_ReceiverTimeout_Config+0x16>)
 c007d9c:	6802      	ldr	r2, [r0, #0]
 c007d9e:	429a      	cmp	r2, r3
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 c007da0:	bf1f      	itttt	ne
 c007da2:	6953      	ldrne	r3, [r2, #20]
 c007da4:	f003 437f 	andne.w	r3, r3, #4278190080	@ 0xff000000
 c007da8:	4319      	orrne	r1, r3
 c007daa:	6151      	strne	r1, [r2, #20]
}
 c007dac:	4770      	bx	lr
 c007dae:	bf00      	nop
 c007db0:	50008000 	.word	0x50008000

0c007db4 <HAL_UART_EnableReceiverTimeout>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007db4:	6803      	ldr	r3, [r0, #0]
 c007db6:	4a0e      	ldr	r2, [pc, #56]	@ (c007df0 <HAL_UART_EnableReceiverTimeout+0x3c>)
 c007db8:	4293      	cmp	r3, r2
 c007dba:	d015      	beq.n	c007de8 <HAL_UART_EnableReceiverTimeout+0x34>
    if (huart->gState == HAL_UART_STATE_READY)
 c007dbc:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 c007dc0:	2920      	cmp	r1, #32
 c007dc2:	d113      	bne.n	c007dec <HAL_UART_EnableReceiverTimeout+0x38>
      __HAL_LOCK(huart);
 c007dc4:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 c007dc8:	2a01      	cmp	r2, #1
 c007dca:	d00f      	beq.n	c007dec <HAL_UART_EnableReceiverTimeout+0x38>
      huart->gState = HAL_UART_STATE_BUSY;
 c007dcc:	2224      	movs	r2, #36	@ 0x24
 c007dce:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 c007dd2:	685a      	ldr	r2, [r3, #4]
 c007dd4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c007dd8:	605a      	str	r2, [r3, #4]
      __HAL_UNLOCK(huart);
 c007dda:	2300      	movs	r3, #0
      huart->gState = HAL_UART_STATE_READY;
 c007ddc:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 c007de0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
      return HAL_OK;
 c007de4:	4618      	mov	r0, r3
 c007de6:	4770      	bx	lr
    return HAL_ERROR;
 c007de8:	2001      	movs	r0, #1
 c007dea:	4770      	bx	lr
      __HAL_LOCK(huart);
 c007dec:	2002      	movs	r0, #2
}
 c007dee:	4770      	bx	lr
 c007df0:	50008000 	.word	0x50008000

0c007df4 <HAL_UART_DisableReceiverTimeout>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007df4:	6803      	ldr	r3, [r0, #0]
 c007df6:	4a0e      	ldr	r2, [pc, #56]	@ (c007e30 <HAL_UART_DisableReceiverTimeout+0x3c>)
 c007df8:	4293      	cmp	r3, r2
 c007dfa:	d015      	beq.n	c007e28 <HAL_UART_DisableReceiverTimeout+0x34>
    if (huart->gState == HAL_UART_STATE_READY)
 c007dfc:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 c007e00:	2920      	cmp	r1, #32
 c007e02:	d113      	bne.n	c007e2c <HAL_UART_DisableReceiverTimeout+0x38>
      __HAL_LOCK(huart);
 c007e04:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 c007e08:	2a01      	cmp	r2, #1
 c007e0a:	d00f      	beq.n	c007e2c <HAL_UART_DisableReceiverTimeout+0x38>
      huart->gState = HAL_UART_STATE_BUSY;
 c007e0c:	2224      	movs	r2, #36	@ 0x24
 c007e0e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 c007e12:	685a      	ldr	r2, [r3, #4]
 c007e14:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 c007e18:	605a      	str	r2, [r3, #4]
      __HAL_UNLOCK(huart);
 c007e1a:	2300      	movs	r3, #0
      huart->gState = HAL_UART_STATE_READY;
 c007e1c:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 c007e20:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
      return HAL_OK;
 c007e24:	4618      	mov	r0, r3
 c007e26:	4770      	bx	lr
    return HAL_ERROR;
 c007e28:	2001      	movs	r0, #1
 c007e2a:	4770      	bx	lr
      __HAL_LOCK(huart);
 c007e2c:	2002      	movs	r0, #2
}
 c007e2e:	4770      	bx	lr
 c007e30:	50008000 	.word	0x50008000

0c007e34 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 c007e34:	6802      	ldr	r2, [r0, #0]
 c007e36:	6993      	ldr	r3, [r2, #24]
 c007e38:	f043 0304 	orr.w	r3, r3, #4
 c007e3c:	6193      	str	r3, [r2, #24]
}
 c007e3e:	4770      	bx	lr

0c007e40 <HAL_HalfDuplex_EnableTransmitter>:
{
 c007e40:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c007e42:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007e46:	2b01      	cmp	r3, #1
 c007e48:	d01e      	beq.n	c007e88 <HAL_HalfDuplex_EnableTransmitter+0x48>
 c007e4a:	2301      	movs	r3, #1
 c007e4c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c007e50:	2324      	movs	r3, #36	@ 0x24
 c007e52:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 c007e56:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007e58:	e852 3f00 	ldrex	r3, [r2]
 c007e5c:	f023 030c 	bic.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007e60:	e842 3400 	strex	r4, r3, [r2]
   return(result);
 c007e64:	6801      	ldr	r1, [r0, #0]
 c007e66:	2c00      	cmp	r4, #0
 c007e68:	d1f5      	bne.n	c007e56 <HAL_HalfDuplex_EnableTransmitter+0x16>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007e6a:	e851 2f00 	ldrex	r2, [r1]
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 c007e6e:	f042 0208 	orr.w	r2, r2, #8
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007e72:	e841 2300 	strex	r3, r2, [r1]
 c007e76:	2b00      	cmp	r3, #0
 c007e78:	d1f7      	bne.n	c007e6a <HAL_HalfDuplex_EnableTransmitter+0x2a>
  huart->gState = HAL_UART_STATE_READY;
 c007e7a:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c007e7c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c007e80:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c007e84:	4618      	mov	r0, r3
}
 c007e86:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c007e88:	2002      	movs	r0, #2
 c007e8a:	e7fc      	b.n	c007e86 <HAL_HalfDuplex_EnableTransmitter+0x46>

0c007e8c <HAL_HalfDuplex_EnableReceiver>:
{
 c007e8c:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c007e8e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007e92:	2b01      	cmp	r3, #1
 c007e94:	d01e      	beq.n	c007ed4 <HAL_HalfDuplex_EnableReceiver+0x48>
 c007e96:	2301      	movs	r3, #1
 c007e98:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c007e9c:	2324      	movs	r3, #36	@ 0x24
 c007e9e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 c007ea2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ea4:	e852 3f00 	ldrex	r3, [r2]
 c007ea8:	f023 030c 	bic.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007eac:	e842 3400 	strex	r4, r3, [r2]
   return(result);
 c007eb0:	6801      	ldr	r1, [r0, #0]
 c007eb2:	2c00      	cmp	r4, #0
 c007eb4:	d1f5      	bne.n	c007ea2 <HAL_HalfDuplex_EnableReceiver+0x16>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007eb6:	e851 2f00 	ldrex	r2, [r1]
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 c007eba:	f042 0204 	orr.w	r2, r2, #4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ebe:	e841 2300 	strex	r3, r2, [r1]
 c007ec2:	2b00      	cmp	r3, #0
 c007ec4:	d1f7      	bne.n	c007eb6 <HAL_HalfDuplex_EnableReceiver+0x2a>
  huart->gState = HAL_UART_STATE_READY;
 c007ec6:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c007ec8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c007ecc:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c007ed0:	4618      	mov	r0, r3
}
 c007ed2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c007ed4:	2002      	movs	r0, #2
 c007ed6:	e7fc      	b.n	c007ed2 <HAL_HalfDuplex_EnableReceiver+0x46>

0c007ed8 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 c007ed8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007edc:	2b01      	cmp	r3, #1
 c007ede:	d00f      	beq.n	c007f00 <HAL_LIN_SendBreak+0x28>
  huart->gState = HAL_UART_STATE_BUSY;
 c007ee0:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 c007ee2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c007ee4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 c007ee8:	6993      	ldr	r3, [r2, #24]
 c007eea:	f043 0302 	orr.w	r3, r3, #2
 c007eee:	6193      	str	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007ef0:	2320      	movs	r3, #32
 c007ef2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c007ef6:	2300      	movs	r3, #0
 c007ef8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c007efc:	4618      	mov	r0, r3
 c007efe:	4770      	bx	lr
  __HAL_LOCK(huart);
 c007f00:	2002      	movs	r0, #2
}
 c007f02:	4770      	bx	lr

0c007f04 <HAL_UART_GetState>:
  temp1 = huart->gState;
 c007f04:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
  temp2 = huart->RxState;
 c007f08:	f8d0 008c 	ldr.w	r0, [r0, #140]	@ 0x8c
}
 c007f0c:	4310      	orrs	r0, r2
 c007f0e:	4770      	bx	lr

0c007f10 <HAL_UART_GetError>:
  return huart->ErrorCode;
 c007f10:	f8d0 0090 	ldr.w	r0, [r0, #144]	@ 0x90
}
 c007f14:	4770      	bx	lr

0c007f16 <UART_SetConfig>:
{
 c007f16:	b538      	push	{r3, r4, r5, lr}
 c007f18:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f1a:	6921      	ldr	r1, [r4, #16]
 c007f1c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f1e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f20:	430a      	orrs	r2, r1
 c007f22:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f24:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f26:	69c0      	ldr	r0, [r0, #28]
 c007f28:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f2a:	4986      	ldr	r1, [pc, #536]	@ (c008144 <UART_SetConfig+0x22e>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f2c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f2e:	4029      	ands	r1, r5
 c007f30:	430a      	orrs	r2, r1
 c007f32:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c007f34:	685a      	ldr	r2, [r3, #4]
 c007f36:	68e1      	ldr	r1, [r4, #12]
 c007f38:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 c007f3c:	430a      	orrs	r2, r1
 c007f3e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c007f40:	4a81      	ldr	r2, [pc, #516]	@ (c008148 <UART_SetConfig+0x232>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c007f42:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c007f44:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 c007f46:	bf1c      	itt	ne
 c007f48:	6a22      	ldrne	r2, [r4, #32]
 c007f4a:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c007f4c:	689a      	ldr	r2, [r3, #8]
 c007f4e:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 c007f52:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 c007f56:	430a      	orrs	r2, r1
 c007f58:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c007f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c007f5c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c007f5e:	f022 020f 	bic.w	r2, r2, #15
 c007f62:	430a      	orrs	r2, r1
 c007f64:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007f66:	4a79      	ldr	r2, [pc, #484]	@ (c00814c <UART_SetConfig+0x236>)
 c007f68:	4293      	cmp	r3, r2
 c007f6a:	d130      	bne.n	c007fce <UART_SetConfig+0xb8>
 c007f6c:	4b78      	ldr	r3, [pc, #480]	@ (c008150 <UART_SetConfig+0x23a>)
 c007f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c007f72:	f003 0303 	and.w	r3, r3, #3
 c007f76:	2b02      	cmp	r3, #2
 c007f78:	f000 80db 	beq.w	c008132 <UART_SetConfig+0x21c>
 c007f7c:	2b03      	cmp	r3, #3
 c007f7e:	f000 80cb 	beq.w	c008118 <UART_SetConfig+0x202>
 c007f82:	2b01      	cmp	r3, #1
 c007f84:	f000 80cf 	beq.w	c008126 <UART_SetConfig+0x210>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c007f88:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c007f8c:	f040 80d6 	bne.w	c00813c <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 c007f90:	f7fe fc24 	bl	c0067dc <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 c007f94:	2800      	cmp	r0, #0
 c007f96:	d078      	beq.n	c00808a <UART_SetConfig+0x174>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007f98:	4b6e      	ldr	r3, [pc, #440]	@ (c008154 <UART_SetConfig+0x23e>)
 c007f9a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 c007f9c:	6861      	ldr	r1, [r4, #4]
 c007f9e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 c007fa2:	084b      	lsrs	r3, r1, #1
 c007fa4:	fbb0 f2f2 	udiv	r2, r0, r2
 c007fa8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 c007fac:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007fb0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 c007fb4:	f1a3 0110 	sub.w	r1, r3, #16
 c007fb8:	4291      	cmp	r1, r2
 c007fba:	d820      	bhi.n	c007ffe <UART_SetConfig+0xe8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007fbc:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 c007fc0:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007fc2:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c007fc4:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 c007fc8:	4313      	orrs	r3, r2
 c007fca:	60cb      	str	r3, [r1, #12]
 c007fcc:	e05d      	b.n	c00808a <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007fce:	4a62      	ldr	r2, [pc, #392]	@ (c008158 <UART_SetConfig+0x242>)
 c007fd0:	4293      	cmp	r3, r2
 c007fd2:	d116      	bne.n	c008002 <UART_SetConfig+0xec>
 c007fd4:	4b5e      	ldr	r3, [pc, #376]	@ (c008150 <UART_SetConfig+0x23a>)
 c007fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c007fda:	f003 030c 	and.w	r3, r3, #12
 c007fde:	2b08      	cmp	r3, #8
 c007fe0:	f000 80a7 	beq.w	c008132 <UART_SetConfig+0x21c>
 c007fe4:	d808      	bhi.n	c007ff8 <UART_SetConfig+0xe2>
 c007fe6:	2b00      	cmp	r3, #0
 c007fe8:	f040 809d 	bne.w	c008126 <UART_SetConfig+0x210>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c007fec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c007ff0:	d17b      	bne.n	c0080ea <UART_SetConfig+0x1d4>
        pclk = HAL_RCC_GetPCLK1Freq();
 c007ff2:	f7fe fbe3 	bl	c0067bc <HAL_RCC_GetPCLK1Freq>
        break;
 c007ff6:	e7cd      	b.n	c007f94 <UART_SetConfig+0x7e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007ff8:	2b0c      	cmp	r3, #12
 c007ffa:	f000 808d 	beq.w	c008118 <UART_SetConfig+0x202>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c007ffe:	2001      	movs	r0, #1
 c008000:	e044      	b.n	c00808c <UART_SetConfig+0x176>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c008002:	4a56      	ldr	r2, [pc, #344]	@ (c00815c <UART_SetConfig+0x246>)
 c008004:	4293      	cmp	r3, r2
 c008006:	d10a      	bne.n	c00801e <UART_SetConfig+0x108>
 c008008:	4b51      	ldr	r3, [pc, #324]	@ (c008150 <UART_SetConfig+0x23a>)
 c00800a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c00800e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 c008012:	2b20      	cmp	r3, #32
 c008014:	f000 808d 	beq.w	c008132 <UART_SetConfig+0x21c>
 c008018:	d9e5      	bls.n	c007fe6 <UART_SetConfig+0xd0>
 c00801a:	2b30      	cmp	r3, #48	@ 0x30
 c00801c:	e7ed      	b.n	c007ffa <UART_SetConfig+0xe4>
 c00801e:	4a50      	ldr	r2, [pc, #320]	@ (c008160 <UART_SetConfig+0x24a>)
 c008020:	4293      	cmp	r3, r2
 c008022:	d109      	bne.n	c008038 <UART_SetConfig+0x122>
 c008024:	4b4a      	ldr	r3, [pc, #296]	@ (c008150 <UART_SetConfig+0x23a>)
 c008026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c00802a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 c00802e:	2b80      	cmp	r3, #128	@ 0x80
 c008030:	d07f      	beq.n	c008132 <UART_SetConfig+0x21c>
 c008032:	d9d8      	bls.n	c007fe6 <UART_SetConfig+0xd0>
 c008034:	2bc0      	cmp	r3, #192	@ 0xc0
 c008036:	e7e0      	b.n	c007ffa <UART_SetConfig+0xe4>
 c008038:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
 c00803c:	d10c      	bne.n	c008058 <UART_SetConfig+0x142>
 c00803e:	f503 33e0 	add.w	r3, r3, #114688	@ 0x1c000
 c008042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c008046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 c00804a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c00804e:	d070      	beq.n	c008132 <UART_SetConfig+0x21c>
 c008050:	d9c9      	bls.n	c007fe6 <UART_SetConfig+0xd0>
 c008052:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 c008056:	e7d0      	b.n	c007ffa <UART_SetConfig+0xe4>
 c008058:	4a3b      	ldr	r2, [pc, #236]	@ (c008148 <UART_SetConfig+0x232>)
 c00805a:	4293      	cmp	r3, r2
 c00805c:	d1cf      	bne.n	c007ffe <UART_SetConfig+0xe8>
 c00805e:	4b3c      	ldr	r3, [pc, #240]	@ (c008150 <UART_SetConfig+0x23a>)
 c008060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c008064:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 c008068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 c00806c:	d015      	beq.n	c00809a <UART_SetConfig+0x184>
 c00806e:	d803      	bhi.n	c008078 <UART_SetConfig+0x162>
 c008070:	b943      	cbnz	r3, c008084 <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetPCLK1Freq();
 c008072:	f7fe fba3 	bl	c0067bc <HAL_RCC_GetPCLK1Freq>
        break;
 c008076:	e007      	b.n	c008088 <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c008078:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 c00807c:	d1bf      	bne.n	c007ffe <UART_SetConfig+0xe8>
 c00807e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 c008082:	e00b      	b.n	c00809c <UART_SetConfig+0x186>
        pclk = HAL_RCC_GetSysClockFreq();
 c008084:	f7fd fee8 	bl	c005e58 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 c008088:	b940      	cbnz	r0, c00809c <UART_SetConfig+0x186>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c00808a:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 c00808c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 c008090:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 c008092:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 c008094:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 c008098:	bd38      	pop	{r3, r4, r5, pc}
        pclk = (uint32_t) HSI_VALUE;
 c00809a:	4832      	ldr	r0, [pc, #200]	@ (c008164 <UART_SetConfig+0x24e>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c00809c:	4b2d      	ldr	r3, [pc, #180]	@ (c008154 <UART_SetConfig+0x23e>)
 c00809e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080a0:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0080a2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080a6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0080aa:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080ae:	4299      	cmp	r1, r3
 c0080b0:	d8a5      	bhi.n	c007ffe <UART_SetConfig+0xe8>
 c0080b2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 c0080b6:	d8a2      	bhi.n	c007ffe <UART_SetConfig+0xe8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c0080b8:	2300      	movs	r3, #0
 c0080ba:	4619      	mov	r1, r3
 c0080bc:	f001 f982 	bl	c0093c4 <__aeabi_uldivmod>
 c0080c0:	0209      	lsls	r1, r1, #8
 c0080c2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 c0080c6:	086b      	lsrs	r3, r5, #1
 c0080c8:	0200      	lsls	r0, r0, #8
 c0080ca:	18c0      	adds	r0, r0, r3
 c0080cc:	462a      	mov	r2, r5
 c0080ce:	f04f 0300 	mov.w	r3, #0
 c0080d2:	f141 0100 	adc.w	r1, r1, #0
 c0080d6:	f001 f975 	bl	c0093c4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c0080da:	4b23      	ldr	r3, [pc, #140]	@ (c008168 <UART_SetConfig+0x252>)
 c0080dc:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c0080e0:	429a      	cmp	r2, r3
 c0080e2:	d88c      	bhi.n	c007ffe <UART_SetConfig+0xe8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 c0080e4:	6823      	ldr	r3, [r4, #0]
 c0080e6:	60d8      	str	r0, [r3, #12]
 c0080e8:	e7cf      	b.n	c00808a <UART_SetConfig+0x174>
        pclk = HAL_RCC_GetPCLK1Freq();
 c0080ea:	f7fe fb67 	bl	c0067bc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 c0080ee:	2800      	cmp	r0, #0
 c0080f0:	d0cb      	beq.n	c00808a <UART_SetConfig+0x174>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c0080f2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c0080f4:	4a17      	ldr	r2, [pc, #92]	@ (c008154 <UART_SetConfig+0x23e>)
 c0080f6:	6863      	ldr	r3, [r4, #4]
 c0080f8:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 c0080fc:	fbb0 f0f2 	udiv	r0, r0, r2
 c008100:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 c008104:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c008108:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 c00810c:	f1a0 0210 	sub.w	r2, r0, #16
 c008110:	e7e6      	b.n	c0080e0 <UART_SetConfig+0x1ca>
        pclk = HAL_RCC_GetSysClockFreq();
 c008112:	f7fd fea1 	bl	c005e58 <HAL_RCC_GetSysClockFreq>
        break;
 c008116:	e7ea      	b.n	c0080ee <UART_SetConfig+0x1d8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008118:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c00811c:	f43f af3c 	beq.w	c007f98 <UART_SetConfig+0x82>
        pclk = (uint32_t) LSE_VALUE;
 c008120:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 c008124:	e7e5      	b.n	c0080f2 <UART_SetConfig+0x1dc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008126:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c00812a:	d1f2      	bne.n	c008112 <UART_SetConfig+0x1fc>
        pclk = HAL_RCC_GetSysClockFreq();
 c00812c:	f7fd fe94 	bl	c005e58 <HAL_RCC_GetSysClockFreq>
        break;
 c008130:	e730      	b.n	c007f94 <UART_SetConfig+0x7e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008132:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c008136:	480b      	ldr	r0, [pc, #44]	@ (c008164 <UART_SetConfig+0x24e>)
 c008138:	d1db      	bne.n	c0080f2 <UART_SetConfig+0x1dc>
 c00813a:	e72d      	b.n	c007f98 <UART_SetConfig+0x82>
        pclk = HAL_RCC_GetPCLK2Freq();
 c00813c:	f7fe fb4e 	bl	c0067dc <HAL_RCC_GetPCLK2Freq>
        break;
 c008140:	e7d5      	b.n	c0080ee <UART_SetConfig+0x1d8>
 c008142:	bf00      	nop
 c008144:	cfff69f3 	.word	0xcfff69f3
 c008148:	50008000 	.word	0x50008000
 c00814c:	50013800 	.word	0x50013800
 c008150:	50021000 	.word	0x50021000
 c008154:	0c00b3a4 	.word	0x0c00b3a4
 c008158:	50004400 	.word	0x50004400
 c00815c:	50004800 	.word	0x50004800
 c008160:	50004c00 	.word	0x50004c00
 c008164:	00f42400 	.word	0x00f42400
 c008168:	000ffcff 	.word	0x000ffcff

0c00816c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c00816c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 c00816e:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c008170:	071a      	lsls	r2, r3, #28
 c008172:	d506      	bpl.n	c008182 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c008174:	6801      	ldr	r1, [r0, #0]
 c008176:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 c008178:	684a      	ldr	r2, [r1, #4]
 c00817a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 c00817e:	4322      	orrs	r2, r4
 c008180:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c008182:	07dc      	lsls	r4, r3, #31
 c008184:	d506      	bpl.n	c008194 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c008186:	6801      	ldr	r1, [r0, #0]
 c008188:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 c00818a:	684a      	ldr	r2, [r1, #4]
 c00818c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 c008190:	4322      	orrs	r2, r4
 c008192:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c008194:	0799      	lsls	r1, r3, #30
 c008196:	d506      	bpl.n	c0081a6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c008198:	6801      	ldr	r1, [r0, #0]
 c00819a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 c00819c:	684a      	ldr	r2, [r1, #4]
 c00819e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0081a2:	4322      	orrs	r2, r4
 c0081a4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c0081a6:	075a      	lsls	r2, r3, #29
 c0081a8:	d506      	bpl.n	c0081b8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c0081aa:	6801      	ldr	r1, [r0, #0]
 c0081ac:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 c0081ae:	684a      	ldr	r2, [r1, #4]
 c0081b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c0081b4:	4322      	orrs	r2, r4
 c0081b6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c0081b8:	06dc      	lsls	r4, r3, #27
 c0081ba:	d506      	bpl.n	c0081ca <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c0081bc:	6801      	ldr	r1, [r0, #0]
 c0081be:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 c0081c0:	688a      	ldr	r2, [r1, #8]
 c0081c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 c0081c6:	4322      	orrs	r2, r4
 c0081c8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c0081ca:	0699      	lsls	r1, r3, #26
 c0081cc:	d506      	bpl.n	c0081dc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c0081ce:	6801      	ldr	r1, [r0, #0]
 c0081d0:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 c0081d2:	688a      	ldr	r2, [r1, #8]
 c0081d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 c0081d8:	4322      	orrs	r2, r4
 c0081da:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c0081dc:	065a      	lsls	r2, r3, #25
 c0081de:	d510      	bpl.n	c008202 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c0081e0:	6801      	ldr	r1, [r0, #0]
 c0081e2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 c0081e4:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c0081e6:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c0081ea:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 c0081ee:	ea42 0204 	orr.w	r2, r2, r4
 c0081f2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c0081f4:	d105      	bne.n	c008202 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c0081f6:	684a      	ldr	r2, [r1, #4]
 c0081f8:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 c0081fa:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 c0081fe:	4322      	orrs	r2, r4
 c008200:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c008202:	061b      	lsls	r3, r3, #24
 c008204:	d506      	bpl.n	c008214 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c008206:	6802      	ldr	r2, [r0, #0]
 c008208:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 c00820a:	6853      	ldr	r3, [r2, #4]
 c00820c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 c008210:	430b      	orrs	r3, r1
 c008212:	6053      	str	r3, [r2, #4]
}
 c008214:	bd10      	pop	{r4, pc}

0c008216 <UART_WaitOnFlagUntilTimeout>:
{
 c008216:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c00821a:	4604      	mov	r4, r0
 c00821c:	460d      	mov	r5, r1
 c00821e:	4617      	mov	r7, r2
 c008220:	4698      	mov	r8, r3
 c008222:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c008226:	6822      	ldr	r2, [r4, #0]
 c008228:	69d3      	ldr	r3, [r2, #28]
 c00822a:	ea35 0303 	bics.w	r3, r5, r3
 c00822e:	bf0c      	ite	eq
 c008230:	2301      	moveq	r3, #1
 c008232:	2300      	movne	r3, #0
 c008234:	42bb      	cmp	r3, r7
 c008236:	d001      	beq.n	c00823c <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 c008238:	2000      	movs	r0, #0
 c00823a:	e022      	b.n	c008282 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 c00823c:	f1b9 3fff 	cmp.w	r9, #4294967295
 c008240:	d0f2      	beq.n	c008228 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c008242:	f7fa fa95 	bl	c002770 <HAL_GetTick>
 c008246:	eba0 0008 	sub.w	r0, r0, r8
 c00824a:	4548      	cmp	r0, r9
 c00824c:	d829      	bhi.n	c0082a2 <UART_WaitOnFlagUntilTimeout+0x8c>
 c00824e:	f1b9 0f00 	cmp.w	r9, #0
 c008252:	d026      	beq.n	c0082a2 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 c008254:	6821      	ldr	r1, [r4, #0]
 c008256:	680b      	ldr	r3, [r1, #0]
 c008258:	075a      	lsls	r2, r3, #29
 c00825a:	d5e4      	bpl.n	c008226 <UART_WaitOnFlagUntilTimeout+0x10>
 c00825c:	2d80      	cmp	r5, #128	@ 0x80
 c00825e:	d0e2      	beq.n	c008226 <UART_WaitOnFlagUntilTimeout+0x10>
 c008260:	2d40      	cmp	r5, #64	@ 0x40
 c008262:	d0e0      	beq.n	c008226 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 c008264:	69ce      	ldr	r6, [r1, #28]
 c008266:	f016 0608 	ands.w	r6, r6, #8
 c00826a:	d00c      	beq.n	c008286 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c00826c:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 c00826e:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c008270:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 c008272:	f7fe fbcf 	bl	c006a14 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 c008276:	2300      	movs	r3, #0
          return HAL_ERROR;
 c008278:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 c00827a:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 c00827e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c008282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c008286:	69cb      	ldr	r3, [r1, #28]
 c008288:	051b      	lsls	r3, r3, #20
 c00828a:	d5cc      	bpl.n	c008226 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c00828c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 c008290:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c008292:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 c008294:	f7fe fbbe 	bl	c006a14 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c008298:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 c00829a:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c00829e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 c0082a2:	2003      	movs	r0, #3
 c0082a4:	e7ed      	b.n	c008282 <UART_WaitOnFlagUntilTimeout+0x6c>

0c0082a6 <HAL_UART_Transmit>:
{
 c0082a6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 c0082aa:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 c0082ac:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c0082b0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 c0082b2:	2b20      	cmp	r3, #32
{
 c0082b4:	460e      	mov	r6, r1
 c0082b6:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 c0082b8:	d146      	bne.n	c008348 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 c0082ba:	2900      	cmp	r1, #0
 c0082bc:	d046      	beq.n	c00834c <HAL_UART_Transmit+0xa6>
 c0082be:	2a00      	cmp	r2, #0
 c0082c0:	d044      	beq.n	c00834c <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c0082c2:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0082c4:	2500      	movs	r5, #0
 c0082c6:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c0082ca:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 c0082ce:	f7fa fa4f 	bl	c002770 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0082d2:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c0082d4:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0082d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 c0082da:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 c0082de:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0082e2:	d103      	bne.n	c0082ec <HAL_UART_Transmit+0x46>
 c0082e4:	6923      	ldr	r3, [r4, #16]
 c0082e6:	b90b      	cbnz	r3, c0082ec <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 c0082e8:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 c0082ea:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 c0082ec:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c0082f0:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 c0082f2:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c0082f4:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 c0082f8:	b942      	cbnz	r2, c00830c <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c0082fa:	2140      	movs	r1, #64	@ 0x40
 c0082fc:	4620      	mov	r0, r4
 c0082fe:	f7ff ff8a 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c008302:	2320      	movs	r3, #32
 c008304:	b948      	cbnz	r0, c00831a <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 c008306:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 c00830a:	e009      	b.n	c008320 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c00830c:	2200      	movs	r2, #0
 c00830e:	2180      	movs	r1, #128	@ 0x80
 c008310:	4620      	mov	r0, r4
 c008312:	f7ff ff80 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c008316:	b130      	cbz	r0, c008326 <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 c008318:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 c00831a:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 c00831c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 c008320:	b003      	add	sp, #12
 c008322:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c008326:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 c008328:	b95e      	cbnz	r6, c008342 <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c00832a:	f835 3b02 	ldrh.w	r3, [r5], #2
 c00832e:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c008332:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 c008334:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 c008338:	3a01      	subs	r2, #1
 c00833a:	b292      	uxth	r2, r2
 c00833c:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 c008340:	e7d4      	b.n	c0082ec <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c008342:	f816 3b01 	ldrb.w	r3, [r6], #1
 c008346:	e7f4      	b.n	c008332 <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 c008348:	2002      	movs	r0, #2
 c00834a:	e7e9      	b.n	c008320 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 c00834c:	2001      	movs	r0, #1
 c00834e:	e7e7      	b.n	c008320 <HAL_UART_Transmit+0x7a>

0c008350 <HAL_UART_Receive>:
{
 c008350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 c008354:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 c008356:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c00835a:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c00835c:	2b20      	cmp	r3, #32
{
 c00835e:	460f      	mov	r7, r1
 c008360:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 c008362:	d15c      	bne.n	c00841e <HAL_UART_Receive+0xce>
    if ((pData == NULL) || (Size == 0U))
 c008364:	2900      	cmp	r1, #0
 c008366:	d05c      	beq.n	c008422 <HAL_UART_Receive+0xd2>
 c008368:	2a00      	cmp	r2, #0
 c00836a:	d05a      	beq.n	c008422 <HAL_UART_Receive+0xd2>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c00836c:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00836e:	2500      	movs	r5, #0
 c008370:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008374:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008378:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 c00837a:	f7fa f9f9 	bl	c002770 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 c00837e:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c008380:	4681      	mov	r9, r0
    UART_MASK_COMPUTATION(huart);
 c008382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferSize  = Size;
 c008386:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 c00838a:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c00838e:	d10d      	bne.n	c0083ac <HAL_UART_Receive+0x5c>
 c008390:	6923      	ldr	r3, [r4, #16]
 c008392:	b1db      	cbz	r3, c0083cc <HAL_UART_Receive+0x7c>
 c008394:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 c008396:	4616      	mov	r6, r2
    UART_MASK_COMPUTATION(huart);
 c008398:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 c00839c:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 c0083a0:	b280      	uxth	r0, r0
 c0083a2:	b9e0      	cbnz	r0, c0083de <HAL_UART_Receive+0x8e>
    huart->RxState = HAL_UART_STATE_READY;
 c0083a4:	2320      	movs	r3, #32
 c0083a6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 c0083aa:	e025      	b.n	c0083f8 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 c0083ac:	b933      	cbnz	r3, c0083bc <HAL_UART_Receive+0x6c>
 c0083ae:	6925      	ldr	r5, [r4, #16]
 c0083b0:	2d00      	cmp	r5, #0
 c0083b2:	d0ef      	beq.n	c008394 <HAL_UART_Receive+0x44>
 c0083b4:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 c0083b6:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 c0083b8:	4616      	mov	r6, r2
 c0083ba:	e7ed      	b.n	c008398 <HAL_UART_Receive+0x48>
    UART_MASK_COMPUTATION(huart);
 c0083bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 c0083c0:	d10a      	bne.n	c0083d8 <HAL_UART_Receive+0x88>
 c0083c2:	6923      	ldr	r3, [r4, #16]
 c0083c4:	2b00      	cmp	r3, #0
 c0083c6:	d0f5      	beq.n	c0083b4 <HAL_UART_Receive+0x64>
 c0083c8:	223f      	movs	r2, #63	@ 0x3f
 c0083ca:	e7e4      	b.n	c008396 <HAL_UART_Receive+0x46>
 c0083cc:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 c0083d0:	463d      	mov	r5, r7
    uhMask = huart->Mask;
 c0083d2:	4616      	mov	r6, r2
      pdata8bits  = NULL;
 c0083d4:	461f      	mov	r7, r3
 c0083d6:	e7df      	b.n	c008398 <HAL_UART_Receive+0x48>
 c0083d8:	462a      	mov	r2, r5
    uhMask = huart->Mask;
 c0083da:	462e      	mov	r6, r5
 c0083dc:	e7dc      	b.n	c008398 <HAL_UART_Receive+0x48>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 c0083de:	464b      	mov	r3, r9
 c0083e0:	2200      	movs	r2, #0
 c0083e2:	2120      	movs	r1, #32
 c0083e4:	4620      	mov	r0, r4
 c0083e6:	f8cd 8000 	str.w	r8, [sp]
 c0083ea:	f7ff ff14 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c0083ee:	b130      	cbz	r0, c0083fe <HAL_UART_Receive+0xae>
        huart->RxState = HAL_UART_STATE_READY;
 c0083f0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 c0083f2:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 c0083f4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c0083f8:	b003      	add	sp, #12
 c0083fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c0083fe:	6823      	ldr	r3, [r4, #0]
 c008400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c008402:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 c008404:	b947      	cbnz	r7, c008418 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008406:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 c00840a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c00840e:	3b01      	subs	r3, #1
 c008410:	b29b      	uxth	r3, r3
 c008412:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
 c008416:	e7c1      	b.n	c00839c <HAL_UART_Receive+0x4c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c008418:	f807 3b01 	strb.w	r3, [r7], #1
        pdata8bits++;
 c00841c:	e7f5      	b.n	c00840a <HAL_UART_Receive+0xba>
    return HAL_BUSY;
 c00841e:	2002      	movs	r0, #2
 c008420:	e7ea      	b.n	c0083f8 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 c008422:	2001      	movs	r0, #1
 c008424:	e7e8      	b.n	c0083f8 <HAL_UART_Receive+0xa8>

0c008426 <UART_CheckIdleState>:
{
 c008426:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008428:	2600      	movs	r6, #0
{
 c00842a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00842c:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 c008430:	f7fa f99e 	bl	c002770 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c008434:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c008436:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c008438:	681b      	ldr	r3, [r3, #0]
 c00843a:	071a      	lsls	r2, r3, #28
 c00843c:	d51c      	bpl.n	c008478 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c00843e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 c008442:	4632      	mov	r2, r6
 c008444:	9300      	str	r3, [sp, #0]
 c008446:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 c00844a:	4603      	mov	r3, r0
 c00844c:	4620      	mov	r0, r4
 c00844e:	f7ff fee2 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c008452:	b188      	cbz	r0, c008478 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 c008454:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008456:	e852 3f00 	ldrex	r3, [r2]
 c00845a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00845e:	e842 3100 	strex	r1, r3, [r2]
 c008462:	2900      	cmp	r1, #0
 c008464:	d1f6      	bne.n	c008454 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 c008466:	2320      	movs	r3, #32
 c008468:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 c00846c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 c00846e:	2300      	movs	r3, #0
 c008470:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c008474:	b002      	add	sp, #8
 c008476:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c008478:	6823      	ldr	r3, [r4, #0]
 c00847a:	681b      	ldr	r3, [r3, #0]
 c00847c:	075b      	lsls	r3, r3, #29
 c00847e:	d524      	bpl.n	c0084ca <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008480:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 c008484:	2200      	movs	r2, #0
 c008486:	9300      	str	r3, [sp, #0]
 c008488:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 c00848c:	462b      	mov	r3, r5
 c00848e:	4620      	mov	r0, r4
 c008490:	f7ff fec1 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c008494:	b1c8      	cbz	r0, c0084ca <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c008496:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008498:	e852 3f00 	ldrex	r3, [r2]
 c00849c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0084a0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0084a4:	6822      	ldr	r2, [r4, #0]
 c0084a6:	2900      	cmp	r1, #0
 c0084a8:	d1f5      	bne.n	c008496 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0084aa:	f102 0308 	add.w	r3, r2, #8
 c0084ae:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0084b2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0084b6:	f102 0008 	add.w	r0, r2, #8
 c0084ba:	e840 3100 	strex	r1, r3, [r0]
 c0084be:	2900      	cmp	r1, #0
 c0084c0:	d1f3      	bne.n	c0084aa <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 c0084c2:	2320      	movs	r3, #32
 c0084c4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 c0084c8:	e7d0      	b.n	c00846c <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 c0084ca:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0084cc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 c0084ce:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c0084d2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0084d6:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c0084d8:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 c0084da:	e7c8      	b.n	c00846e <UART_CheckIdleState+0x48>

0c0084dc <HAL_UART_Init>:
{
 c0084dc:	b510      	push	{r4, lr}
  if (huart == NULL)
 c0084de:	4604      	mov	r4, r0
 c0084e0:	b350      	cbz	r0, c008538 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 c0084e2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c0084e6:	b91b      	cbnz	r3, c0084f0 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 c0084e8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c0084ec:	f7fe fb69 	bl	c006bc2 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c0084f0:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c0084f2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c0084f4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c0084f8:	6813      	ldr	r3, [r2, #0]
 c0084fa:	f023 0301 	bic.w	r3, r3, #1
 c0084fe:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008500:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c008502:	b113      	cbz	r3, c00850a <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 c008504:	4620      	mov	r0, r4
 c008506:	f7ff fe31 	bl	c00816c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00850a:	4620      	mov	r0, r4
 c00850c:	f7ff fd03 	bl	c007f16 <UART_SetConfig>
 c008510:	2801      	cmp	r0, #1
 c008512:	d011      	beq.n	c008538 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c008514:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c008516:	4620      	mov	r0, r4
}
 c008518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00851c:	685a      	ldr	r2, [r3, #4]
 c00851e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c008522:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c008524:	689a      	ldr	r2, [r3, #8]
 c008526:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c00852a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 c00852c:	681a      	ldr	r2, [r3, #0]
 c00852e:	f042 0201 	orr.w	r2, r2, #1
 c008532:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c008534:	f7ff bf77 	b.w	c008426 <UART_CheckIdleState>
}
 c008538:	2001      	movs	r0, #1
 c00853a:	bd10      	pop	{r4, pc}

0c00853c <HAL_HalfDuplex_Init>:
{
 c00853c:	b510      	push	{r4, lr}
  if (huart == NULL)
 c00853e:	4604      	mov	r4, r0
 c008540:	b370      	cbz	r0, c0085a0 <HAL_HalfDuplex_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 c008542:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c008546:	b91b      	cbnz	r3, c008550 <HAL_HalfDuplex_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 c008548:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c00854c:	f7fe fb39 	bl	c006bc2 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c008550:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c008552:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008554:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008558:	6813      	ldr	r3, [r2, #0]
 c00855a:	f023 0301 	bic.w	r3, r3, #1
 c00855e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008560:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c008562:	b113      	cbz	r3, c00856a <HAL_HalfDuplex_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 c008564:	4620      	mov	r0, r4
 c008566:	f7ff fe01 	bl	c00816c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00856a:	4620      	mov	r0, r4
 c00856c:	f7ff fcd3 	bl	c007f16 <UART_SetConfig>
 c008570:	2801      	cmp	r0, #1
 c008572:	d015      	beq.n	c0085a0 <HAL_HalfDuplex_Init+0x64>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c008574:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c008576:	4620      	mov	r0, r4
}
 c008578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00857c:	685a      	ldr	r2, [r3, #4]
 c00857e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c008582:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 c008584:	689a      	ldr	r2, [r3, #8]
 c008586:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 c00858a:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 c00858c:	689a      	ldr	r2, [r3, #8]
 c00858e:	f042 0208 	orr.w	r2, r2, #8
 c008592:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 c008594:	681a      	ldr	r2, [r3, #0]
 c008596:	f042 0201 	orr.w	r2, r2, #1
 c00859a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c00859c:	f7ff bf43 	b.w	c008426 <UART_CheckIdleState>
}
 c0085a0:	2001      	movs	r0, #1
 c0085a2:	bd10      	pop	{r4, pc}

0c0085a4 <HAL_LIN_Init>:
{
 c0085a4:	b538      	push	{r3, r4, r5, lr}
 c0085a6:	460d      	mov	r5, r1
  if (huart == NULL)
 c0085a8:	4604      	mov	r4, r0
 c0085aa:	2800      	cmp	r0, #0
 c0085ac:	d03a      	beq.n	c008624 <HAL_LIN_Init+0x80>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0085ae:	69c3      	ldr	r3, [r0, #28]
 c0085b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 c0085b4:	d036      	beq.n	c008624 <HAL_LIN_Init+0x80>
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 c0085b6:	6883      	ldr	r3, [r0, #8]
 c0085b8:	2b00      	cmp	r3, #0
 c0085ba:	d133      	bne.n	c008624 <HAL_LIN_Init+0x80>
  if (huart->gState == HAL_UART_STATE_RESET)
 c0085bc:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c0085c0:	b91b      	cbnz	r3, c0085ca <HAL_LIN_Init+0x26>
    huart->Lock = HAL_UNLOCKED;
 c0085c2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c0085c6:	f7fe fafc 	bl	c006bc2 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c0085ca:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c0085cc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c0085ce:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c0085d2:	6813      	ldr	r3, [r2, #0]
 c0085d4:	f023 0301 	bic.w	r3, r3, #1
 c0085d8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c0085da:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c0085dc:	b113      	cbz	r3, c0085e4 <HAL_LIN_Init+0x40>
    UART_AdvFeatureConfig(huart);
 c0085de:	4620      	mov	r0, r4
 c0085e0:	f7ff fdc4 	bl	c00816c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c0085e4:	4620      	mov	r0, r4
 c0085e6:	f7ff fc96 	bl	c007f16 <UART_SetConfig>
 c0085ea:	2801      	cmp	r0, #1
 c0085ec:	d01a      	beq.n	c008624 <HAL_LIN_Init+0x80>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 c0085ee:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c0085f0:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 c0085f2:	685a      	ldr	r2, [r3, #4]
 c0085f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 c0085f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 c0085fa:	689a      	ldr	r2, [r3, #8]
 c0085fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c008600:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 c008602:	685a      	ldr	r2, [r3, #4]
 c008604:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 c008608:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 c00860a:	685a      	ldr	r2, [r3, #4]
 c00860c:	f022 0220 	bic.w	r2, r2, #32
 c008610:	432a      	orrs	r2, r5
 c008612:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c008614:	681a      	ldr	r2, [r3, #0]
 c008616:	f042 0201 	orr.w	r2, r2, #1
 c00861a:	601a      	str	r2, [r3, #0]
}
 c00861c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 c008620:	f7ff bf01 	b.w	c008426 <UART_CheckIdleState>
}
 c008624:	2001      	movs	r0, #1
 c008626:	bd38      	pop	{r3, r4, r5, pc}

0c008628 <HAL_MultiProcessor_Init>:
{
 c008628:	b570      	push	{r4, r5, r6, lr}
 c00862a:	460e      	mov	r6, r1
 c00862c:	4615      	mov	r5, r2
  if (huart == NULL)
 c00862e:	4604      	mov	r4, r0
 c008630:	2800      	cmp	r0, #0
 c008632:	d038      	beq.n	c0086a6 <HAL_MultiProcessor_Init+0x7e>
  if (huart->gState == HAL_UART_STATE_RESET)
 c008634:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c008638:	b91b      	cbnz	r3, c008642 <HAL_MultiProcessor_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 c00863a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c00863e:	f7fe fac0 	bl	c006bc2 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c008642:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c008644:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008646:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c00864a:	6813      	ldr	r3, [r2, #0]
 c00864c:	f023 0301 	bic.w	r3, r3, #1
 c008650:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008652:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c008654:	b113      	cbz	r3, c00865c <HAL_MultiProcessor_Init+0x34>
    UART_AdvFeatureConfig(huart);
 c008656:	4620      	mov	r0, r4
 c008658:	f7ff fd88 	bl	c00816c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00865c:	4620      	mov	r0, r4
 c00865e:	f7ff fc5a 	bl	c007f16 <UART_SetConfig>
 c008662:	2801      	cmp	r0, #1
 c008664:	d01f      	beq.n	c0086a6 <HAL_MultiProcessor_Init+0x7e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c008666:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 c008668:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00866c:	685a      	ldr	r2, [r3, #4]
 c00866e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c008672:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c008674:	689a      	ldr	r2, [r3, #8]
 c008676:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c00867a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 c00867c:	bf01      	itttt	eq
 c00867e:	6858      	ldreq	r0, [r3, #4]
 c008680:	f020 407f 	biceq.w	r0, r0, #4278190080	@ 0xff000000
 c008684:	ea40 6006 	orreq.w	r0, r0, r6, lsl #24
 c008688:	6058      	streq	r0, [r3, #4]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 c00868a:	6819      	ldr	r1, [r3, #0]
  return (UART_CheckIdleState(huart));
 c00868c:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 c00868e:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 c008692:	4329      	orrs	r1, r5
 c008694:	6019      	str	r1, [r3, #0]
  __HAL_UART_ENABLE(huart);
 c008696:	681a      	ldr	r2, [r3, #0]
}
 c008698:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 c00869c:	f042 0201 	orr.w	r2, r2, #1
 c0086a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c0086a2:	f7ff bec0 	b.w	c008426 <UART_CheckIdleState>
}
 c0086a6:	2001      	movs	r0, #1
 c0086a8:	bd70      	pop	{r4, r5, r6, pc}

0c0086aa <HAL_MultiProcessor_EnableMuteMode>:
  __HAL_LOCK(huart);
 c0086aa:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c0086ae:	2b01      	cmp	r3, #1
 c0086b0:	d013      	beq.n	c0086da <HAL_MultiProcessor_EnableMuteMode+0x30>
 c0086b2:	2301      	movs	r3, #1
 c0086b4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c0086b8:	2324      	movs	r3, #36	@ 0x24
 c0086ba:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 c0086be:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0086c0:	e852 3f00 	ldrex	r3, [r2]
 c0086c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0086c8:	e842 3100 	strex	r1, r3, [r2]
 c0086cc:	2900      	cmp	r1, #0
 c0086ce:	d1f6      	bne.n	c0086be <HAL_MultiProcessor_EnableMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 c0086d0:	2320      	movs	r3, #32
 c0086d2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  return (UART_CheckIdleState(huart));
 c0086d6:	f7ff bea6 	b.w	c008426 <UART_CheckIdleState>
}
 c0086da:	2002      	movs	r0, #2
 c0086dc:	4770      	bx	lr

0c0086de <HAL_MultiProcessor_DisableMuteMode>:
  __HAL_LOCK(huart);
 c0086de:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c0086e2:	2b01      	cmp	r3, #1
 c0086e4:	d013      	beq.n	c00870e <HAL_MultiProcessor_DisableMuteMode+0x30>
 c0086e6:	2301      	movs	r3, #1
 c0086e8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c0086ec:	2324      	movs	r3, #36	@ 0x24
 c0086ee:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
 c0086f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0086f4:	e852 3f00 	ldrex	r3, [r2]
 c0086f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0086fc:	e842 3100 	strex	r1, r3, [r2]
 c008700:	2900      	cmp	r1, #0
 c008702:	d1f6      	bne.n	c0086f2 <HAL_MultiProcessor_DisableMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 c008704:	2320      	movs	r3, #32
 c008706:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  return (UART_CheckIdleState(huart));
 c00870a:	f7ff be8c 	b.w	c008426 <UART_CheckIdleState>
}
 c00870e:	2002      	movs	r0, #2
 c008710:	4770      	bx	lr

0c008712 <UART_Start_Receive_IT>:
  huart->RxISR       = NULL;
 c008712:	2300      	movs	r3, #0
{
 c008714:	b530      	push	{r4, r5, lr}
  huart->pRxBuffPtr  = pData;
 c008716:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 c008718:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 c00871a:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  UART_MASK_COMPUTATION(huart);
 c00871e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
  huart->RxXferCount = Size;
 c008722:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 c008726:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 c008728:	d131      	bne.n	c00878e <UART_Start_Receive_IT+0x7c>
 c00872a:	6903      	ldr	r3, [r0, #16]
 c00872c:	2b00      	cmp	r3, #0
 c00872e:	f240 13ff 	movw	r3, #511	@ 0x1ff
 c008732:	bf18      	it	ne
 c008734:	23ff      	movne	r3, #255	@ 0xff
 c008736:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00873a:	2300      	movs	r3, #0
 c00873c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008740:	2322      	movs	r3, #34	@ 0x22
 c008742:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c008746:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008748:	f101 0308 	add.w	r3, r1, #8
 c00874c:	e853 3f00 	ldrex	r3, [r3]
 c008750:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008754:	3108      	adds	r1, #8
 c008756:	e841 3400 	strex	r4, r3, [r1]
   return(result);
 c00875a:	6803      	ldr	r3, [r0, #0]
 c00875c:	2c00      	cmp	r4, #0
 c00875e:	d1f2      	bne.n	c008746 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c008760:	6e45      	ldr	r5, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c008762:	6884      	ldr	r4, [r0, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c008764:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c008768:	6901      	ldr	r1, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c00876a:	d135      	bne.n	c0087d8 <UART_Start_Receive_IT+0xc6>
 c00876c:	f8b0 5068 	ldrh.w	r5, [r0, #104]	@ 0x68
 c008770:	4295      	cmp	r5, r2
 c008772:	d831      	bhi.n	c0087d8 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c008774:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 c008778:	d129      	bne.n	c0087ce <UART_Start_Receive_IT+0xbc>
 c00877a:	b1c1      	cbz	r1, c0087ae <UART_Start_Receive_IT+0x9c>
 c00877c:	4a26      	ldr	r2, [pc, #152]	@ (c008818 <UART_Start_Receive_IT+0x106>)
 c00877e:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008780:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c008784:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008788:	e843 2100 	strex	r1, r2, [r3]
   return(result);
 c00878c:	e021      	b.n	c0087d2 <UART_Start_Receive_IT+0xc0>
  UART_MASK_COMPUTATION(huart);
 c00878e:	b929      	cbnz	r1, c00879c <UART_Start_Receive_IT+0x8a>
 c008790:	6903      	ldr	r3, [r0, #16]
 c008792:	2b00      	cmp	r3, #0
 c008794:	bf0c      	ite	eq
 c008796:	23ff      	moveq	r3, #255	@ 0xff
 c008798:	237f      	movne	r3, #127	@ 0x7f
 c00879a:	e7cc      	b.n	c008736 <UART_Start_Receive_IT+0x24>
 c00879c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 c0087a0:	d1c9      	bne.n	c008736 <UART_Start_Receive_IT+0x24>
 c0087a2:	6903      	ldr	r3, [r0, #16]
 c0087a4:	2b00      	cmp	r3, #0
 c0087a6:	bf0c      	ite	eq
 c0087a8:	237f      	moveq	r3, #127	@ 0x7f
 c0087aa:	233f      	movne	r3, #63	@ 0x3f
 c0087ac:	e7c3      	b.n	c008736 <UART_Start_Receive_IT+0x24>
 c0087ae:	4a1b      	ldr	r2, [pc, #108]	@ (c00881c <UART_Start_Receive_IT+0x10a>)
 c0087b0:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0087b2:	f103 0208 	add.w	r2, r3, #8
 c0087b6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c0087ba:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0087be:	f103 0008 	add.w	r0, r3, #8
 c0087c2:	e840 2100 	strex	r1, r2, [r0]
 c0087c6:	2900      	cmp	r1, #0
 c0087c8:	d1f3      	bne.n	c0087b2 <UART_Start_Receive_IT+0xa0>
}
 c0087ca:	2000      	movs	r0, #0
 c0087cc:	bd30      	pop	{r4, r5, pc}
 c0087ce:	4a12      	ldr	r2, [pc, #72]	@ (c008818 <UART_Start_Receive_IT+0x106>)
 c0087d0:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 c0087d2:	2900      	cmp	r1, #0
 c0087d4:	d1d4      	bne.n	c008780 <UART_Start_Receive_IT+0x6e>
 c0087d6:	e7ec      	b.n	c0087b2 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0087d8:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 c0087dc:	d116      	bne.n	c00880c <UART_Start_Receive_IT+0xfa>
 c0087de:	b151      	cbz	r1, c0087f6 <UART_Start_Receive_IT+0xe4>
 c0087e0:	4a0f      	ldr	r2, [pc, #60]	@ (c008820 <UART_Start_Receive_IT+0x10e>)
 c0087e2:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0087e4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 c0087e8:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0087ec:	e843 2100 	strex	r1, r2, [r3]
 c0087f0:	2900      	cmp	r1, #0
 c0087f2:	d1f7      	bne.n	c0087e4 <UART_Start_Receive_IT+0xd2>
 c0087f4:	e7e9      	b.n	c0087ca <UART_Start_Receive_IT+0xb8>
 c0087f6:	4a0b      	ldr	r2, [pc, #44]	@ (c008824 <UART_Start_Receive_IT+0x112>)
 c0087f8:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0087fa:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c0087fe:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008802:	e843 2100 	strex	r1, r2, [r3]
 c008806:	2900      	cmp	r1, #0
 c008808:	d1f7      	bne.n	c0087fa <UART_Start_Receive_IT+0xe8>
 c00880a:	e7de      	b.n	c0087ca <UART_Start_Receive_IT+0xb8>
 c00880c:	4a04      	ldr	r2, [pc, #16]	@ (c008820 <UART_Start_Receive_IT+0x10e>)
 c00880e:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 c008810:	2900      	cmp	r1, #0
 c008812:	d0f2      	beq.n	c0087fa <UART_Start_Receive_IT+0xe8>
 c008814:	e7e6      	b.n	c0087e4 <UART_Start_Receive_IT+0xd2>
 c008816:	bf00      	nop
 c008818:	0c0079a1 	.word	0x0c0079a1
 c00881c:	0c007b49 	.word	0x0c007b49
 c008820:	0c007811 	.word	0x0c007811
 c008824:	0c0078dd 	.word	0x0c0078dd

0c008828 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 c008828:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c00882c:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 c00882e:	2b20      	cmp	r3, #32
 c008830:	d115      	bne.n	c00885e <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 c008832:	b1b9      	cbz	r1, c008864 <HAL_UART_Receive_IT+0x3c>
 c008834:	b1b2      	cbz	r2, c008864 <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008836:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008838:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00883a:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00883c:	4b0a      	ldr	r3, [pc, #40]	@ (c008868 <HAL_UART_Receive_IT+0x40>)
 c00883e:	429c      	cmp	r4, r3
 c008840:	d00a      	beq.n	c008858 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c008842:	6863      	ldr	r3, [r4, #4]
 c008844:	021b      	lsls	r3, r3, #8
 c008846:	d507      	bpl.n	c008858 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008848:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c00884c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008850:	e844 3500 	strex	r5, r3, [r4]
 c008854:	2d00      	cmp	r5, #0
 c008856:	d1f7      	bne.n	c008848 <HAL_UART_Receive_IT+0x20>
}
 c008858:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 c00885a:	f7ff bf5a 	b.w	c008712 <UART_Start_Receive_IT>
    return HAL_BUSY;
 c00885e:	2002      	movs	r0, #2
}
 c008860:	bc30      	pop	{r4, r5}
 c008862:	4770      	bx	lr
      return HAL_ERROR;
 c008864:	2001      	movs	r0, #1
 c008866:	e7fb      	b.n	c008860 <HAL_UART_Receive_IT+0x38>
 c008868:	50008000 	.word	0x50008000

0c00886c <UART_Start_Receive_DMA>:
{
 c00886c:	b570      	push	{r4, r5, r6, lr}
 c00886e:	4613      	mov	r3, r2
  huart->RxXferSize = Size;
 c008870:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008874:	2200      	movs	r2, #0
{
 c008876:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 c008878:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00887a:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 c00887e:	2022      	movs	r0, #34	@ 0x22
 c008880:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 c008884:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 c008888:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 c00888a:	b1a0      	cbz	r0, c0088b6 <UART_Start_Receive_DMA+0x4a>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 c00888c:	4e1c      	ldr	r6, [pc, #112]	@ (c008900 <UART_Start_Receive_DMA+0x94>)
 c00888e:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 c008890:	4e1c      	ldr	r6, [pc, #112]	@ (c008904 <UART_Start_Receive_DMA+0x98>)
 c008892:	6306      	str	r6, [r0, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 c008894:	4e1c      	ldr	r6, [pc, #112]	@ (c008908 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 c008896:	e9c0 620f 	strd	r6, r2, [r0, #60]	@ 0x3c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 c00889a:	460a      	mov	r2, r1
 c00889c:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 c0088a0:	f7fa fb91 	bl	c002fc6 <HAL_DMA_Start_IT>
 c0088a4:	b138      	cbz	r0, c0088b6 <UART_Start_Receive_DMA+0x4a>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0088a6:	2310      	movs	r3, #16
 c0088a8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 c0088ac:	2320      	movs	r3, #32
      return HAL_ERROR;
 c0088ae:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 c0088b0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c0088b4:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 c0088b6:	6922      	ldr	r2, [r4, #16]
 c0088b8:	6823      	ldr	r3, [r4, #0]
 c0088ba:	b13a      	cbz	r2, c0088cc <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0088bc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c0088c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0088c4:	e843 2100 	strex	r1, r2, [r3]
 c0088c8:	2900      	cmp	r1, #0
 c0088ca:	d1f7      	bne.n	c0088bc <UART_Start_Receive_DMA+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0088cc:	f103 0208 	add.w	r2, r3, #8
 c0088d0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0088d4:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0088d8:	f103 0008 	add.w	r0, r3, #8
 c0088dc:	e840 2100 	strex	r1, r2, [r0]
 c0088e0:	2900      	cmp	r1, #0
 c0088e2:	d1f3      	bne.n	c0088cc <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0088e4:	f103 0208 	add.w	r2, r3, #8
 c0088e8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0088ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0088f0:	f103 0108 	add.w	r1, r3, #8
 c0088f4:	e841 2000 	strex	r0, r2, [r1]
 c0088f8:	2800      	cmp	r0, #0
 c0088fa:	d1f3      	bne.n	c0088e4 <UART_Start_Receive_DMA+0x78>
 c0088fc:	e7da      	b.n	c0088b4 <UART_Start_Receive_DMA+0x48>
 c0088fe:	bf00      	nop
 c008900:	0c007d0d 	.word	0x0c007d0d
 c008904:	0c007ced 	.word	0x0c007ced
 c008908:	0c007157 	.word	0x0c007157

0c00890c <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 c00890c:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008910:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008912:	2b20      	cmp	r3, #32
 c008914:	d115      	bne.n	c008942 <HAL_UART_Receive_DMA+0x36>
    if ((pData == NULL) || (Size == 0U))
 c008916:	b1b9      	cbz	r1, c008948 <HAL_UART_Receive_DMA+0x3c>
 c008918:	b1b2      	cbz	r2, c008948 <HAL_UART_Receive_DMA+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00891a:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00891c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00891e:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008920:	4b0a      	ldr	r3, [pc, #40]	@ (c00894c <HAL_UART_Receive_DMA+0x40>)
 c008922:	429c      	cmp	r4, r3
 c008924:	d00a      	beq.n	c00893c <HAL_UART_Receive_DMA+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c008926:	6863      	ldr	r3, [r4, #4]
 c008928:	021b      	lsls	r3, r3, #8
 c00892a:	d507      	bpl.n	c00893c <HAL_UART_Receive_DMA+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00892c:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c008930:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008934:	e844 3500 	strex	r5, r3, [r4]
 c008938:	2d00      	cmp	r5, #0
 c00893a:	d1f7      	bne.n	c00892c <HAL_UART_Receive_DMA+0x20>
}
 c00893c:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 c00893e:	f7ff bf95 	b.w	c00886c <UART_Start_Receive_DMA>
    return HAL_BUSY;
 c008942:	2002      	movs	r0, #2
}
 c008944:	bc30      	pop	{r4, r5}
 c008946:	4770      	bx	lr
      return HAL_ERROR;
 c008948:	2001      	movs	r0, #1
 c00894a:	e7fb      	b.n	c008944 <HAL_UART_Receive_DMA+0x38>
 c00894c:	50008000 	.word	0x50008000

0c008950 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c008950:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 c008952:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c008954:	b92b      	cbnz	r3, c008962 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 c008956:	2301      	movs	r3, #1
 c008958:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 c00895c:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c008960:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c008962:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c008964:	4d09      	ldr	r5, [pc, #36]	@ (c00898c <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c008966:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c008968:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 c00896a:	4c09      	ldr	r4, [pc, #36]	@ (c008990 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c00896c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c00896e:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 c008970:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c008972:	00db      	lsls	r3, r3, #3
 c008974:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c008978:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c00897c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c008980:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 c008982:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c008984:	00db      	lsls	r3, r3, #3
 c008986:	fbb3 f3f2 	udiv	r3, r3, r2
}
 c00898a:	e7e7      	b.n	c00895c <UARTEx_SetNbDataToProcess+0xc>
 c00898c:	0c00b3c4 	.word	0x0c00b3c4
 c008990:	0c00b3bc 	.word	0x0c00b3bc

0c008994 <HAL_RS485Ex_Init>:
{
 c008994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c008996:	460f      	mov	r7, r1
 c008998:	4616      	mov	r6, r2
 c00899a:	461d      	mov	r5, r3
  if (huart == NULL)
 c00899c:	4604      	mov	r4, r0
 c00899e:	2800      	cmp	r0, #0
 c0089a0:	d033      	beq.n	c008a0a <HAL_RS485Ex_Init+0x76>
  if (huart->gState == HAL_UART_STATE_RESET)
 c0089a2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c0089a6:	b91b      	cbnz	r3, c0089b0 <HAL_RS485Ex_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 c0089a8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c0089ac:	f7fe f909 	bl	c006bc2 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c0089b0:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c0089b2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c0089b4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c0089b8:	6813      	ldr	r3, [r2, #0]
 c0089ba:	f023 0301 	bic.w	r3, r3, #1
 c0089be:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c0089c0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c0089c2:	b113      	cbz	r3, c0089ca <HAL_RS485Ex_Init+0x36>
    UART_AdvFeatureConfig(huart);
 c0089c4:	4620      	mov	r0, r4
 c0089c6:	f7ff fbd1 	bl	c00816c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c0089ca:	4620      	mov	r0, r4
 c0089cc:	f7ff faa3 	bl	c007f16 <UART_SetConfig>
 c0089d0:	2801      	cmp	r0, #1
 c0089d2:	d01a      	beq.n	c008a0a <HAL_RS485Ex_Init+0x76>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c0089d4:	6823      	ldr	r3, [r4, #0]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 c0089d6:	042d      	lsls	r5, r5, #16
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c0089d8:	689a      	ldr	r2, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 c0089da:	ea45 5546 	orr.w	r5, r5, r6, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c0089de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 c0089e2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 c0089e4:	6898      	ldr	r0, [r3, #8]
 c0089e6:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 c0089ea:	4338      	orrs	r0, r7
 c0089ec:	6098      	str	r0, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 c0089ee:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c0089f0:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 c0089f2:	f36f 4219 	bfc	r2, #16, #10
 c0089f6:	4315      	orrs	r5, r2
 c0089f8:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 c0089fa:	681a      	ldr	r2, [r3, #0]
 c0089fc:	f042 0201 	orr.w	r2, r2, #1
 c008a00:	601a      	str	r2, [r3, #0]
}
 c008a02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return (UART_CheckIdleState(huart));
 c008a06:	f7ff bd0e 	b.w	c008426 <UART_CheckIdleState>
}
 c008a0a:	2001      	movs	r0, #1
 c008a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0c008a0e <HAL_UARTEx_WakeupCallback>:
}
 c008a0e:	4770      	bx	lr

0c008a10 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 c008a10:	4770      	bx	lr

0c008a12 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 c008a12:	4770      	bx	lr

0c008a14 <HAL_MultiProcessorEx_AddressLength_Set>:
  if (huart == NULL)
 c008a14:	b190      	cbz	r0, c008a3c <HAL_MultiProcessorEx_AddressLength_Set+0x28>
  huart->gState = HAL_UART_STATE_BUSY;
 c008a16:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c008a18:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008a1a:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008a1e:	681a      	ldr	r2, [r3, #0]
 c008a20:	f022 0201 	bic.w	r2, r2, #1
 c008a24:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 c008a26:	685a      	ldr	r2, [r3, #4]
 c008a28:	f022 0210 	bic.w	r2, r2, #16
 c008a2c:	4311      	orrs	r1, r2
 c008a2e:	6059      	str	r1, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c008a30:	681a      	ldr	r2, [r3, #0]
 c008a32:	f042 0201 	orr.w	r2, r2, #1
 c008a36:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c008a38:	f7ff bcf5 	b.w	c008426 <UART_CheckIdleState>
}
 c008a3c:	2001      	movs	r0, #1
 c008a3e:	4770      	bx	lr

0c008a40 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 c008a40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c008a42:	ab04      	add	r3, sp, #16
 c008a44:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 c008a48:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008a4c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008a4e:	2b01      	cmp	r3, #1
 c008a50:	d03a      	beq.n	c008ac8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
 c008a52:	2301      	movs	r3, #1
 c008a54:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c008a58:	2324      	movs	r3, #36	@ 0x24
 c008a5a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008a5e:	6803      	ldr	r3, [r0, #0]
 c008a60:	681a      	ldr	r2, [r3, #0]
 c008a62:	f022 0201 	bic.w	r2, r2, #1
 c008a66:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 c008a68:	689a      	ldr	r2, [r3, #8]
 c008a6a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c008a6e:	430a      	orrs	r2, r1
 c008a70:	609a      	str	r2, [r3, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 c008a72:	b971      	cbnz	r1, c008a92 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 c008a74:	685a      	ldr	r2, [r3, #4]
 c008a76:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 c008a7a:	f022 0210 	bic.w	r2, r2, #16
 c008a7e:	4302      	orrs	r2, r0
 c008a80:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 c008a82:	685a      	ldr	r2, [r3, #4]
 c008a84:	f89d 100e 	ldrb.w	r1, [sp, #14]
 c008a88:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 c008a8c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 c008a90:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c008a92:	681a      	ldr	r2, [r3, #0]
 c008a94:	f042 0201 	orr.w	r2, r2, #1
 c008a98:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 c008a9a:	f7f9 fe69 	bl	c002770 <HAL_GetTick>
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008a9e:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
  tickstart = HAL_GetTick();
 c008aa2:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008aa4:	9200      	str	r2, [sp, #0]
 c008aa6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 c008aaa:	2200      	movs	r2, #0
 c008aac:	4620      	mov	r0, r4
 c008aae:	f7ff fbb2 	bl	c008216 <UART_WaitOnFlagUntilTimeout>
 c008ab2:	b938      	cbnz	r0, c008ac4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x84>
    huart->gState = HAL_UART_STATE_READY;
 c008ab4:	2320      	movs	r3, #32
 c008ab6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008aba:	2300      	movs	r3, #0
 c008abc:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c008ac0:	b004      	add	sp, #16
 c008ac2:	bd10      	pop	{r4, pc}
    status = HAL_TIMEOUT;
 c008ac4:	2003      	movs	r0, #3
 c008ac6:	e7f8      	b.n	c008aba <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>
  __HAL_LOCK(huart);
 c008ac8:	2002      	movs	r0, #2
 c008aca:	e7f9      	b.n	c008ac0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x80>

0c008acc <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 c008acc:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008ad0:	2b01      	cmp	r3, #1
 c008ad2:	d00f      	beq.n	c008af4 <HAL_UARTEx_EnableStopMode+0x28>
 c008ad4:	2301      	movs	r3, #1
 c008ad6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 c008ada:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008adc:	e851 2f00 	ldrex	r2, [r1]
 c008ae0:	f042 0202 	orr.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008ae4:	e841 2300 	strex	r3, r2, [r1]
 c008ae8:	2b00      	cmp	r3, #0
 c008aea:	d1f6      	bne.n	c008ada <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 c008aec:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c008af0:	4618      	mov	r0, r3
 c008af2:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008af4:	2002      	movs	r0, #2
}
 c008af6:	4770      	bx	lr

0c008af8 <HAL_UARTEx_DisableStopMode>:
  __HAL_LOCK(huart);
 c008af8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008afc:	2b01      	cmp	r3, #1
 c008afe:	d00f      	beq.n	c008b20 <HAL_UARTEx_DisableStopMode+0x28>
 c008b00:	2301      	movs	r3, #1
 c008b02:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 c008b06:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008b08:	e851 2f00 	ldrex	r2, [r1]
 c008b0c:	f022 0202 	bic.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008b10:	e841 2300 	strex	r3, r2, [r1]
 c008b14:	2b00      	cmp	r3, #0
 c008b16:	d1f6      	bne.n	c008b06 <HAL_UARTEx_DisableStopMode+0xe>
  __HAL_UNLOCK(huart);
 c008b18:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c008b1c:	4618      	mov	r0, r3
 c008b1e:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008b20:	2002      	movs	r0, #2
}
 c008b22:	4770      	bx	lr

0c008b24 <HAL_UARTEx_EnableFifoMode>:
{
 c008b24:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c008b26:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008b2a:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008b2c:	2b01      	cmp	r3, #1
 c008b2e:	d017      	beq.n	c008b60 <HAL_UARTEx_EnableFifoMode+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008b30:	2324      	movs	r3, #36	@ 0x24
 c008b32:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b36:	6803      	ldr	r3, [r0, #0]
 c008b38:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 c008b3a:	6819      	ldr	r1, [r3, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 c008b3c:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 c008b40:	f021 0101 	bic.w	r1, r1, #1
 c008b44:	6019      	str	r1, [r3, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 c008b46:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 c008b4a:	6641      	str	r1, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008b4c:	601a      	str	r2, [r3, #0]
  UARTEx_SetNbDataToProcess(huart);
 c008b4e:	f7ff feff 	bl	c008950 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008b52:	2320      	movs	r3, #32
 c008b54:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008b58:	2000      	movs	r0, #0
 c008b5a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008b5e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c008b60:	2002      	movs	r0, #2
 c008b62:	e7fc      	b.n	c008b5e <HAL_UARTEx_EnableFifoMode+0x3a>

0c008b64 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 c008b64:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008b68:	2b01      	cmp	r3, #1
 c008b6a:	d014      	beq.n	c008b96 <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 c008b6c:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b6e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008b70:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b74:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 c008b76:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c008b78:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 c008b7c:	f023 0301 	bic.w	r3, r3, #1
 c008b80:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c008b82:	2300      	movs	r3, #0
 c008b84:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008b86:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008b88:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c008b8a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c008b8e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c008b92:	4618      	mov	r0, r3
 c008b94:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008b96:	2002      	movs	r0, #2
}
 c008b98:	4770      	bx	lr

0c008b9a <HAL_UARTEx_SetTxFifoThreshold>:
{
 c008b9a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 c008b9c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008ba0:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008ba2:	2b01      	cmp	r3, #1
 c008ba4:	d017      	beq.n	c008bd6 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008ba6:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008ba8:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008baa:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008bae:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 c008bb0:	682b      	ldr	r3, [r5, #0]
 c008bb2:	f023 0301 	bic.w	r3, r3, #1
 c008bb6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c008bb8:	68ab      	ldr	r3, [r5, #8]
 c008bba:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 c008bbe:	4319      	orrs	r1, r3
 c008bc0:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 c008bc2:	f7ff fec5 	bl	c008950 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008bc6:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008bc8:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008bca:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008bce:	2000      	movs	r0, #0
 c008bd0:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008bd4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 c008bd6:	2002      	movs	r0, #2
 c008bd8:	e7fc      	b.n	c008bd4 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

0c008bda <HAL_UARTEx_SetRxFifoThreshold>:
{
 c008bda:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 c008bdc:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008be0:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008be2:	2b01      	cmp	r3, #1
 c008be4:	d017      	beq.n	c008c16 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008be6:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008be8:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008bea:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008bee:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 c008bf0:	682b      	ldr	r3, [r5, #0]
 c008bf2:	f023 0301 	bic.w	r3, r3, #1
 c008bf6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c008bf8:	68ab      	ldr	r3, [r5, #8]
 c008bfa:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 c008bfe:	4319      	orrs	r1, r3
 c008c00:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 c008c02:	f7ff fea5 	bl	c008950 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008c06:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008c08:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008c0a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008c0e:	2000      	movs	r0, #0
 c008c10:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008c14:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 c008c16:	2002      	movs	r0, #2
 c008c18:	e7fc      	b.n	c008c14 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

0c008c1a <HAL_UARTEx_ReceiveToIdle>:
{
 c008c1a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c008c1e:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c20:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008c24:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c26:	2b20      	cmp	r3, #32
{
 c008c28:	460f      	mov	r7, r1
 c008c2a:	4616      	mov	r6, r2
 c008c2c:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c30:	d17f      	bne.n	c008d32 <HAL_UARTEx_ReceiveToIdle+0x118>
    if ((pData == NULL) || (Size == 0U))
 c008c32:	2900      	cmp	r1, #0
 c008c34:	d07f      	beq.n	c008d36 <HAL_UARTEx_ReceiveToIdle+0x11c>
 c008c36:	2a00      	cmp	r2, #0
 c008c38:	d07d      	beq.n	c008d36 <HAL_UARTEx_ReceiveToIdle+0x11c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008c3a:	2500      	movs	r5, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008c3c:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008c3e:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008c42:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008c46:	2301      	movs	r3, #1
 c008c48:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008c4a:	6705      	str	r5, [r0, #112]	@ 0x70
    tickstart = HAL_GetTick();
 c008c4c:	f7f9 fd90 	bl	c002770 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 c008c50:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c008c52:	4682      	mov	sl, r0
    UART_MASK_COMPUTATION(huart);
 c008c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferSize  = Size;
 c008c58:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 c008c5c:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c008c60:	d116      	bne.n	c008c90 <HAL_UARTEx_ReceiveToIdle+0x76>
 c008c62:	6923      	ldr	r3, [r4, #16]
 c008c64:	b323      	cbz	r3, c008cb0 <HAL_UARTEx_ReceiveToIdle+0x96>
 c008c66:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 c008c68:	4616      	mov	r6, r2
    *RxLen = 0U;
 c008c6a:	2300      	movs	r3, #0
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008c6c:	f04f 0b10 	mov.w	fp, #16
    UART_MASK_COMPUTATION(huart);
 c008c70:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    *RxLen = 0U;
 c008c74:	f8a8 3000 	strh.w	r3, [r8]
    while (huart->RxXferCount > 0U)
 c008c78:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c008c7c:	b29b      	uxth	r3, r3
 c008c7e:	bb03      	cbnz	r3, c008cc2 <HAL_UARTEx_ReceiveToIdle+0xa8>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 c008c80:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c008c84:	f8b4 305c 	ldrh.w	r3, [r4, #92]	@ 0x5c
 c008c88:	1a9b      	subs	r3, r3, r2
 c008c8a:	f8a8 3000 	strh.w	r3, [r8]
    huart->RxState = HAL_UART_STATE_READY;
 c008c8e:	e023      	b.n	c008cd8 <HAL_UARTEx_ReceiveToIdle+0xbe>
    UART_MASK_COMPUTATION(huart);
 c008c90:	b933      	cbnz	r3, c008ca0 <HAL_UARTEx_ReceiveToIdle+0x86>
 c008c92:	6925      	ldr	r5, [r4, #16]
 c008c94:	2d00      	cmp	r5, #0
 c008c96:	d0e6      	beq.n	c008c66 <HAL_UARTEx_ReceiveToIdle+0x4c>
 c008c98:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 c008c9a:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 c008c9c:	4616      	mov	r6, r2
 c008c9e:	e7e4      	b.n	c008c6a <HAL_UARTEx_ReceiveToIdle+0x50>
    UART_MASK_COMPUTATION(huart);
 c008ca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 c008ca4:	d10a      	bne.n	c008cbc <HAL_UARTEx_ReceiveToIdle+0xa2>
 c008ca6:	6923      	ldr	r3, [r4, #16]
 c008ca8:	2b00      	cmp	r3, #0
 c008caa:	d0f5      	beq.n	c008c98 <HAL_UARTEx_ReceiveToIdle+0x7e>
 c008cac:	223f      	movs	r2, #63	@ 0x3f
 c008cae:	e7db      	b.n	c008c68 <HAL_UARTEx_ReceiveToIdle+0x4e>
 c008cb0:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 c008cb4:	463d      	mov	r5, r7
    uhMask = huart->Mask;
 c008cb6:	4616      	mov	r6, r2
      pdata8bits  = NULL;
 c008cb8:	461f      	mov	r7, r3
 c008cba:	e7d6      	b.n	c008c6a <HAL_UARTEx_ReceiveToIdle+0x50>
 c008cbc:	462a      	mov	r2, r5
    uhMask = huart->Mask;
 c008cbe:	462e      	mov	r6, r5
 c008cc0:	e7d3      	b.n	c008c6a <HAL_UARTEx_ReceiveToIdle+0x50>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 c008cc2:	6823      	ldr	r3, [r4, #0]
 c008cc4:	69da      	ldr	r2, [r3, #28]
 c008cc6:	06d1      	lsls	r1, r2, #27
 c008cc8:	d50c      	bpl.n	c008ce4 <HAL_UARTEx_ReceiveToIdle+0xca>
        if (*RxLen > 0U)
 c008cca:	f8b8 2000 	ldrh.w	r2, [r8]
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008cce:	f8c3 b020 	str.w	fp, [r3, #32]
        if (*RxLen > 0U)
 c008cd2:	b13a      	cbz	r2, c008ce4 <HAL_UARTEx_ReceiveToIdle+0xca>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c008cd4:	2302      	movs	r3, #2
 c008cd6:	6723      	str	r3, [r4, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 c008cd8:	2320      	movs	r3, #32
          return HAL_OK;
 c008cda:	2000      	movs	r0, #0
          huart->RxState = HAL_UART_STATE_READY;
 c008cdc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c008ce0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 c008ce4:	69da      	ldr	r2, [r3, #28]
 c008ce6:	0692      	lsls	r2, r2, #26
 c008ce8:	d50f      	bpl.n	c008d0a <HAL_UARTEx_ReceiveToIdle+0xf0>
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c008cec:	4033      	ands	r3, r6
        if (pdata8bits == NULL)
 c008cee:	b9ef      	cbnz	r7, c008d2c <HAL_UARTEx_ReceiveToIdle+0x112>
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008cf0:	f825 3b02 	strh.w	r3, [r5], #2
        *RxLen += 1U;
 c008cf4:	f8b8 3000 	ldrh.w	r3, [r8]
 c008cf8:	3301      	adds	r3, #1
 c008cfa:	f8a8 3000 	strh.w	r3, [r8]
        huart->RxXferCount--;
 c008cfe:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c008d02:	3b01      	subs	r3, #1
 c008d04:	b29b      	uxth	r3, r3
 c008d06:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      if (Timeout != HAL_MAX_DELAY)
 c008d0a:	f1b9 3fff 	cmp.w	r9, #4294967295
 c008d0e:	d0b3      	beq.n	c008c78 <HAL_UARTEx_ReceiveToIdle+0x5e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 c008d10:	f7f9 fd2e 	bl	c002770 <HAL_GetTick>
 c008d14:	eba0 000a 	sub.w	r0, r0, sl
 c008d18:	4548      	cmp	r0, r9
 c008d1a:	d802      	bhi.n	c008d22 <HAL_UARTEx_ReceiveToIdle+0x108>
 c008d1c:	f1b9 0f00 	cmp.w	r9, #0
 c008d20:	d1aa      	bne.n	c008c78 <HAL_UARTEx_ReceiveToIdle+0x5e>
          huart->RxState = HAL_UART_STATE_READY;
 c008d22:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 c008d24:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 c008d26:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          return HAL_TIMEOUT;
 c008d2a:	e7d9      	b.n	c008ce0 <HAL_UARTEx_ReceiveToIdle+0xc6>
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c008d2c:	f807 3b01 	strb.w	r3, [r7], #1
          pdata8bits++;
 c008d30:	e7e0      	b.n	c008cf4 <HAL_UARTEx_ReceiveToIdle+0xda>
    return HAL_BUSY;
 c008d32:	2002      	movs	r0, #2
 c008d34:	e7d4      	b.n	c008ce0 <HAL_UARTEx_ReceiveToIdle+0xc6>
      return  HAL_ERROR;
 c008d36:	2001      	movs	r0, #1
 c008d38:	e7d2      	b.n	c008ce0 <HAL_UARTEx_ReceiveToIdle+0xc6>

0c008d3a <HAL_UARTEx_ReceiveToIdle_IT>:
{
 c008d3a:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d3c:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 c008d40:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d42:	2e20      	cmp	r6, #32
 c008d44:	d11a      	bne.n	c008d7c <HAL_UARTEx_ReceiveToIdle_IT+0x42>
    if ((pData == NULL) || (Size == 0U))
 c008d46:	b909      	cbnz	r1, c008d4c <HAL_UARTEx_ReceiveToIdle_IT+0x12>
      return HAL_ERROR;
 c008d48:	2001      	movs	r0, #1
}
 c008d4a:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 c008d4c:	2a00      	cmp	r2, #0
 c008d4e:	d0fb      	beq.n	c008d48 <HAL_UARTEx_ReceiveToIdle_IT+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008d50:	2301      	movs	r3, #1
 c008d52:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008d54:	2300      	movs	r3, #0
 c008d56:	6703      	str	r3, [r0, #112]	@ 0x70
    (void)UART_Start_Receive_IT(huart, pData, Size);
 c008d58:	f7ff fcdb 	bl	c008712 <UART_Start_Receive_IT>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c008d5c:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 c008d5e:	2b01      	cmp	r3, #1
 c008d60:	d1f2      	bne.n	c008d48 <HAL_UARTEx_ReceiveToIdle_IT+0xe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008d62:	2210      	movs	r2, #16
 c008d64:	6823      	ldr	r3, [r4, #0]
 c008d66:	621a      	str	r2, [r3, #32]
 c008d68:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008d6a:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c008d6e:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008d72:	e842 3000 	strex	r0, r3, [r2]
 c008d76:	2800      	cmp	r0, #0
 c008d78:	d1f7      	bne.n	c008d6a <HAL_UARTEx_ReceiveToIdle_IT+0x30>
 c008d7a:	e7e6      	b.n	c008d4a <HAL_UARTEx_ReceiveToIdle_IT+0x10>
    return HAL_BUSY;
 c008d7c:	2002      	movs	r0, #2
 c008d7e:	e7e4      	b.n	c008d4a <HAL_UARTEx_ReceiveToIdle_IT+0x10>

0c008d80 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 c008d80:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d82:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 c008d86:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d88:	2e20      	cmp	r6, #32
 c008d8a:	d11c      	bne.n	c008dc6 <HAL_UARTEx_ReceiveToIdle_DMA+0x46>
    if ((pData == NULL) || (Size == 0U))
 c008d8c:	b909      	cbnz	r1, c008d92 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 c008d8e:	2001      	movs	r0, #1
}
 c008d90:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 c008d92:	2a00      	cmp	r2, #0
 c008d94:	d0fb      	beq.n	c008d8e <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008d96:	2301      	movs	r3, #1
 c008d98:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008d9a:	2300      	movs	r3, #0
 c008d9c:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 c008d9e:	f7ff fd65 	bl	c00886c <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 c008da2:	2800      	cmp	r0, #0
 c008da4:	d1f4      	bne.n	c008d90 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c008da6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 c008da8:	2b01      	cmp	r3, #1
 c008daa:	d1f0      	bne.n	c008d8e <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008dac:	2210      	movs	r2, #16
 c008dae:	6823      	ldr	r3, [r4, #0]
 c008db0:	621a      	str	r2, [r3, #32]
 c008db2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008db4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c008db8:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008dbc:	e842 3100 	strex	r1, r3, [r2]
 c008dc0:	2900      	cmp	r1, #0
 c008dc2:	d1f7      	bne.n	c008db4 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 c008dc4:	e7e4      	b.n	c008d90 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 c008dc6:	2002      	movs	r0, #2
 c008dc8:	e7e2      	b.n	c008d90 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

0c008dca <HAL_UARTEx_GetRxEventType>:
  return (huart->RxEventType);
 c008dca:	6f00      	ldr	r0, [r0, #112]	@ 0x70
}
 c008dcc:	4770      	bx	lr
 c008dce:	bf00      	nop

0c008dd0 <__acle_se_SecureContext_Init>:
secureportNON_SECURE_CALLABLE void SecureContext_Init( void )
{
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008dd0:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008dd4:	b13b      	cbz	r3, c008de6 <__acle_se_SecureContext_Init+0x16>
	{
		/* No stack for thread mode until a task's context is loaded. */
		secureportSET_PSPLIM( securecontextNO_STACK );
 c008dd6:	2300      	movs	r3, #0
 c008dd8:	f383 880b 	msr	PSPLIM, r3
		secureportSET_PSP( securecontextNO_STACK );
 c008ddc:	f383 8809 	msr	PSP, r3
			secureportSET_CONTROL( securecontextCONTROL_VALUE_UNPRIVILEGED );
		}
		#else /* configENABLE_MPU */
		{
			/* Configure thread mode to use PSP and to be privileged.. */
			secureportSET_CONTROL( securecontextCONTROL_VALUE_PRIVILEGED );
 c008de0:	2302      	movs	r3, #2
 c008de2:	f383 8814 	msr	CONTROL, r3
		}
		#endif /* configENABLE_MPU */
	}
}
 c008de6:	4670      	mov	r0, lr
 c008de8:	4671      	mov	r1, lr
 c008dea:	4672      	mov	r2, lr
 c008dec:	4673      	mov	r3, lr
 c008dee:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008df2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008df6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008dfa:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008dfe:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008e02:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008e06:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008e0a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008e0e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008e12:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008e16:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008e1a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008e1e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008e22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008e26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008e2a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008e2e:	f38e 8c00 	msr	CPSR_fs, lr
 c008e32:	b410      	push	{r4}
 c008e34:	eef1 ca10 	vmrs	ip, fpscr
 c008e38:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008e3c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008e40:	ea0c 0c04 	and.w	ip, ip, r4
 c008e44:	eee1 ca10 	vmsr	fpscr, ip
 c008e48:	bc10      	pop	{r4}
 c008e4a:	46f4      	mov	ip, lr
 c008e4c:	4774      	bxns	lr

0c008e4e <__acle_se_SecureContext_AllocateContext>:
#if( configENABLE_MPU == 1 )
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize, uint32_t ulIsTaskPrivileged )
#else /* configENABLE_MPU */
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize )
#endif /* configENABLE_MPU */
{
 c008e4e:	b538      	push	{r3, r4, r5, lr}
 c008e50:	4605      	mov	r5, r0
	#if( configENABLE_MPU == 1 )
		uint32_t *pulCurrentStackPointer = NULL;
	#endif /* configENABLE_MPU */

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008e52:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008e56:	2b00      	cmp	r3, #0
 c008e58:	d046      	beq.n	c008ee8 <__acle_se_SecureContext_AllocateContext+0x9a>
	{
		/* Allocate the context structure. */
		xSecureContextHandle = ( SecureContextHandle_t ) pvPortMalloc( sizeof( SecureContext_t ) );
 c008e5a:	200c      	movs	r0, #12
 c008e5c:	f000 f932 	bl	c0090c4 <pvPortMalloc>

		if( xSecureContextHandle != NULL )
 c008e60:	4604      	mov	r4, r0
 c008e62:	2800      	cmp	r0, #0
 c008e64:	d040      	beq.n	c008ee8 <__acle_se_SecureContext_AllocateContext+0x9a>
		{
			/* Allocate the stack space. */
			pucStackMemory = pvPortMalloc( ulSecureStackSize );
 c008e66:	4628      	mov	r0, r5
 c008e68:	f000 f92c 	bl	c0090c4 <pvPortMalloc>

			if( pucStackMemory != NULL )
 c008e6c:	b3c8      	cbz	r0, c008ee2 <__acle_se_SecureContext_AllocateContext+0x94>
				 * location. Note that this location is next to the last
				 * allocated byte because the hardware decrements the stack
				 * pointer before writing i.e. if stack pointer is 0x2, a push
				 * operation will decrement the stack pointer to 0x1 and then
				 * write at 0x1. */
				xSecureContextHandle->pucStackStart = pucStackMemory + ulSecureStackSize;
 c008e6e:	4405      	add	r5, r0

				/* The stack cannot go beyond this location. This value is
				 * programmed in the PSPLIM register on context switch.*/
				xSecureContextHandle->pucStackLimit = pucStackMemory;
 c008e70:	e9c4 0501 	strd	r0, r5, [r4, #4]
				}
				#else /* configENABLE_MPU */
				{
					/* Current SP is set to the starting of the stack. This
					 * value programmed in the PSP register on context switch. */
					xSecureContextHandle->pucCurrentStackPointer = xSecureContextHandle->pucStackStart;
 c008e74:	6025      	str	r5, [r4, #0]
			}
		}
	}

	return xSecureContextHandle;
}
 c008e76:	4620      	mov	r0, r4
 c008e78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c008e7c:	4671      	mov	r1, lr
 c008e7e:	4672      	mov	r2, lr
 c008e80:	4673      	mov	r3, lr
 c008e82:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008e86:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008e8a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008e8e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008e92:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008e96:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008e9a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008e9e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008ea2:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008ea6:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008eaa:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008eae:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008eb2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008eba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008ebe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008ec2:	f38e 8c00 	msr	CPSR_fs, lr
 c008ec6:	b410      	push	{r4}
 c008ec8:	eef1 ca10 	vmrs	ip, fpscr
 c008ecc:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008ed0:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008ed4:	ea0c 0c04 	and.w	ip, ip, r4
 c008ed8:	eee1 ca10 	vmsr	fpscr, ip
 c008edc:	bc10      	pop	{r4}
 c008ede:	46f4      	mov	ip, lr
 c008ee0:	4774      	bxns	lr
				vPortFree( xSecureContextHandle );
 c008ee2:	4620      	mov	r0, r4
 c008ee4:	f000 f970 	bl	c0091c8 <vPortFree>
	SecureContextHandle_t xSecureContextHandle = NULL;
 c008ee8:	2400      	movs	r4, #0
	return xSecureContextHandle;
 c008eea:	e7c4      	b.n	c008e76 <__acle_se_SecureContext_AllocateContext+0x28>

0c008eec <__acle_se_SecureContext_FreeContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_FreeContext( SecureContextHandle_t xSecureContextHandle )
{
 c008eec:	b510      	push	{r4, lr}
 c008eee:	4604      	mov	r4, r0
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008ef0:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008ef4:	b163      	cbz	r3, c008f10 <__acle_se_SecureContext_FreeContext+0x24>
	{
		/* Ensure that valid parameters are passed. */
		secureportASSERT( xSecureContextHandle != NULL );
 c008ef6:	b928      	cbnz	r0, c008f04 <__acle_se_SecureContext_FreeContext+0x18>
 c008ef8:	2301      	movs	r3, #1
 c008efa:	f383 8810 	msr	PRIMASK, r3
 c008efe:	f383 8890 	msr	PRIMASK_NS, r3
 c008f02:	e7fe      	b.n	c008f02 <__acle_se_SecureContext_FreeContext+0x16>

		/* Free the stack space. */
		vPortFree( xSecureContextHandle->pucStackLimit );
 c008f04:	6840      	ldr	r0, [r0, #4]
 c008f06:	f000 f95f 	bl	c0091c8 <vPortFree>

		/* Free the context itself. */
		vPortFree( xSecureContextHandle );
 c008f0a:	4620      	mov	r0, r4
 c008f0c:	f000 f95c 	bl	c0091c8 <vPortFree>
	}
}
 c008f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c008f14:	4670      	mov	r0, lr
 c008f16:	4671      	mov	r1, lr
 c008f18:	4672      	mov	r2, lr
 c008f1a:	4673      	mov	r3, lr
 c008f1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008f20:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008f24:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008f28:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008f2c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008f30:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008f34:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008f38:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008f3c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008f40:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008f44:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008f48:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008f4c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008f50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008f54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008f58:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008f5c:	f38e 8c00 	msr	CPSR_fs, lr
 c008f60:	b410      	push	{r4}
 c008f62:	eef1 ca10 	vmrs	ip, fpscr
 c008f66:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008f6a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008f6e:	ea0c 0c04 	and.w	ip, ip, r4
 c008f72:	eee1 ca10 	vmsr	fpscr, ip
 c008f76:	bc10      	pop	{r4}
 c008f78:	46f4      	mov	ip, lr
 c008f7a:	4774      	bxns	lr

0c008f7c <__acle_se_SecureContext_LoadContext>:
#include "secure_port_macros.h"

secureportNON_SECURE_CALLABLE void SecureContext_LoadContext( SecureContextHandle_t xSecureContextHandle )
{
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c008f7c:	f3ef 8105 	mrs	r1, IPSR
 c008f80:	b121      	cbz	r1, c008f8c <load_ctx_therad_mode>
 c008f82:	c806      	ldmia	r0!, {r1, r2}
 c008f84:	f382 880b 	msr	PSPLIM, r2
 c008f88:	f381 8809 	msr	PSP, r1

0c008f8c <load_ctx_therad_mode>:
 c008f8c:	bf00      	nop
	" load_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:::"r0", "r1", "r2"
	);
}
 c008f8e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008f92:	4670      	mov	r0, lr
 c008f94:	4671      	mov	r1, lr
 c008f96:	4672      	mov	r2, lr
 c008f98:	4673      	mov	r3, lr
 c008f9a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008f9e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008fa2:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008fa6:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008faa:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008fae:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008fb2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008fb6:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008fba:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008fbe:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008fc2:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008fc6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008fce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008fd2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008fd6:	f38e 8c00 	msr	CPSR_fs, lr
 c008fda:	b410      	push	{r4}
 c008fdc:	eef1 ca10 	vmrs	ip, fpscr
 c008fe0:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008fe4:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008fe8:	ea0c 0c04 	and.w	ip, ip, r4
 c008fec:	eee1 ca10 	vmsr	fpscr, ip
 c008ff0:	bc10      	pop	{r4}
 c008ff2:	46f4      	mov	ip, lr
 c008ff4:	4774      	bxns	lr

0c008ff6 <__acle_se_SecureContext_SaveContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_SaveContext( SecureContextHandle_t xSecureContextHandle )
{
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c008ff6:	f3ef 8105 	mrs	r1, IPSR
 c008ffa:	b139      	cbz	r1, c00900c <save_ctx_therad_mode>
 c008ffc:	f3ef 8109 	mrs	r1, PSP
 c009000:	6001      	str	r1, [r0, #0]
 c009002:	2100      	movs	r1, #0
 c009004:	f381 880b 	msr	PSPLIM, r1
 c009008:	f381 8809 	msr	PSP, r1

0c00900c <save_ctx_therad_mode>:
 c00900c:	bf00      	nop
	" save_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:: "i" ( securecontextNO_STACK ) : "r1", "memory"
	);
}
 c00900e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c009012:	4670      	mov	r0, lr
 c009014:	4671      	mov	r1, lr
 c009016:	4672      	mov	r2, lr
 c009018:	4673      	mov	r3, lr
 c00901a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00901e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c009022:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c009026:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00902a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00902e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c009032:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c009036:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00903a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00903e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c009042:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c009046:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00904a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00904e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c009052:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c009056:	f38e 8c00 	msr	CPSR_fs, lr
 c00905a:	b410      	push	{r4}
 c00905c:	eef1 ca10 	vmrs	ip, fpscr
 c009060:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c009064:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c009068:	ea0c 0c04 	and.w	ip, ip, r4
 c00906c:	eee1 ca10 	vmsr	fpscr, ip
 c009070:	bc10      	pop	{r4}
 c009072:	46f4      	mov	ip, lr
 c009074:	4774      	bxns	lr
	...

0c009078 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * secureheapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 c009078:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	 * than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 c00907a:	4b10      	ldr	r3, [pc, #64]	@ (c0090bc <prvInsertBlockIntoFreeList+0x44>)
 c00907c:	461a      	mov	r2, r3
 c00907e:	681b      	ldr	r3, [r3, #0]
 c009080:	4283      	cmp	r3, r0
 c009082:	d3fb      	bcc.n	c00907c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	 * make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 c009084:	6854      	ldr	r4, [r2, #4]
 c009086:	1911      	adds	r1, r2, r4
 c009088:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 c00908a:	bf01      	itttt	eq
 c00908c:	6841      	ldreq	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 c00908e:	4610      	moveq	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 c009090:	1909      	addeq	r1, r1, r4
 c009092:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	 * make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 c009094:	6844      	ldr	r4, [r0, #4]
 c009096:	1901      	adds	r1, r0, r4
 c009098:	428b      	cmp	r3, r1
 c00909a:	d10c      	bne.n	c0090b6 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 c00909c:	4908      	ldr	r1, [pc, #32]	@ (c0090c0 <prvInsertBlockIntoFreeList+0x48>)
 c00909e:	6809      	ldr	r1, [r1, #0]
 c0090a0:	428b      	cmp	r3, r1
 c0090a2:	d003      	beq.n	c0090ac <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 c0090a4:	6859      	ldr	r1, [r3, #4]
 c0090a6:	4421      	add	r1, r4
 c0090a8:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 c0090aa:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	 * before and the block after, then it's pxNextFreeBlock pointer will have
	 * already been set, and should not be set here as that would make it point
	 * to itself. */
	if( pxIterator != pxBlockToInsert )
 c0090ac:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 c0090ae:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 c0090b0:	bf18      	it	ne
 c0090b2:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 c0090b4:	bd10      	pop	{r4, pc}
 c0090b6:	4619      	mov	r1, r3
 c0090b8:	e7f8      	b.n	c0090ac <prvInsertBlockIntoFreeList+0x34>
 c0090ba:	bf00      	nop
 c0090bc:	300017ec 	.word	0x300017ec
 c0090c0:	300017e8 	.word	0x300017e8

0c0090c4 <pvPortMalloc>:
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	/* If this is the first call to malloc then the heap will require
	 * initialisation to setup the list of free blocks. */
	if( pxEnd == NULL )
 c0090c4:	493a      	ldr	r1, [pc, #232]	@ (c0091b0 <pvPortMalloc+0xec>)
{
 c0090c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( pxEnd == NULL )
 c0090ca:	680b      	ldr	r3, [r1, #0]
 c0090cc:	4d39      	ldr	r5, [pc, #228]	@ (c0091b4 <pvPortMalloc+0xf0>)
 c0090ce:	bb0b      	cbnz	r3, c009114 <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 c0090d0:	4a39      	ldr	r2, [pc, #228]	@ (c0091b8 <pvPortMalloc+0xf4>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 c0090d2:	4e3a      	ldr	r6, [pc, #232]	@ (c0091bc <pvPortMalloc+0xf8>)
	if( ( uxAddress & secureportBYTE_ALIGNMENT_MASK ) != 0 )
 c0090d4:	0754      	lsls	r4, r2, #29
		uxAddress += ( secureportBYTE_ALIGNMENT - 1 );
 c0090d6:	bf1f      	itttt	ne
 c0090d8:	1dd4      	addne	r4, r2, #7
		uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c0090da:	f024 0407 	bicne.w	r4, r4, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 c0090de:	f502 5220 	addne.w	r2, r2, #10240	@ 0x2800
 c0090e2:	1b13      	subne	r3, r2, r4
size_t xTotalHeapSize = secureconfigTOTAL_HEAP_SIZE;
 c0090e4:	bf0c      	ite	eq
 c0090e6:	f44f 5320 	moveq.w	r3, #10240	@ 0x2800
		uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c0090ea:	4622      	movne	r2, r4
	xStart.xBlockSize = ( size_t ) 0;
 c0090ec:	2400      	movs	r4, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 c0090ee:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 c0090f0:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c0090f2:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 c0090f6:	6074      	str	r4, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 c0090f8:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 c0090fa:	e9c3 4400 	strd	r4, r4, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 c0090fe:	1a9c      	subs	r4, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 c009100:	e9c2 3400 	strd	r3, r4, [r2]
	pxEnd = ( void * ) uxAddress;
 c009104:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 c009106:	4b2e      	ldr	r3, [pc, #184]	@ (c0091c0 <pvPortMalloc+0xfc>)
 c009108:	601c      	str	r4, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 c00910a:	4b2e      	ldr	r3, [pc, #184]	@ (c0091c4 <pvPortMalloc+0x100>)
 c00910c:	601c      	str	r4, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * secureheapBITS_PER_BYTE ) - 1 );
 c00910e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 c009112:	602b      	str	r3, [r5, #0]

	/* Check the requested block size is not so large that the top bit is set.
	 * The top bit of the block size member of the BlockLink_t structure is used
	 * to determine who owns the block - the application or the kernel, so it
	 * must be free. */
	if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 c009114:	682e      	ldr	r6, [r5, #0]
 c009116:	4206      	tst	r6, r0
 c009118:	d147      	bne.n	c0091aa <pvPortMalloc+0xe6>
	{
		/* The wanted size is increased so it can contain a BlockLink_t
		 * structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 c00911a:	2800      	cmp	r0, #0
 c00911c:	d046      	beq.n	c0091ac <pvPortMalloc+0xe8>
		{
			xWantedSize += xHeapStructSize;
 c00911e:	f100 0308 	add.w	r3, r0, #8

			/* Ensure that blocks are always aligned to the required number of
			 * bytes. */
			if( ( xWantedSize & secureportBYTE_ALIGNMENT_MASK ) != 0x00 )
 c009122:	0740      	lsls	r0, r0, #29
			{
				/* Byte alignment required. */
				xWantedSize += ( secureportBYTE_ALIGNMENT - ( xWantedSize & secureportBYTE_ALIGNMENT_MASK ) );
 c009124:	bf1c      	itt	ne
 c009126:	f023 0307 	bicne.w	r3, r3, #7
 c00912a:	3308      	addne	r3, #8
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 c00912c:	2b00      	cmp	r3, #0
 c00912e:	d03c      	beq.n	c0091aa <pvPortMalloc+0xe6>
 c009130:	f8df 8090 	ldr.w	r8, [pc, #144]	@ c0091c4 <pvPortMalloc+0x100>
 c009134:	f8d8 5000 	ldr.w	r5, [r8]
 c009138:	429d      	cmp	r5, r3
 c00913a:	d336      	bcc.n	c0091aa <pvPortMalloc+0xe6>
		{
			/* Traverse the list from the start (lowest address) block until
			 * one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
 c00913c:	4a1f      	ldr	r2, [pc, #124]	@ (c0091bc <pvPortMalloc+0xf8>)
 c00913e:	6814      	ldr	r4, [r2, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 c009140:	6860      	ldr	r0, [r4, #4]
 c009142:	4298      	cmp	r0, r3
 c009144:	d201      	bcs.n	c00914a <pvPortMalloc+0x86>
 c009146:	6827      	ldr	r7, [r4, #0]
 c009148:	b98f      	cbnz	r7, c00916e <pvPortMalloc+0xaa>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			 * not found. */
			if( pxBlock != pxEnd )
 c00914a:	6809      	ldr	r1, [r1, #0]
 c00914c:	42a1      	cmp	r1, r4
 c00914e:	d02c      	beq.n	c0091aa <pvPortMalloc+0xe6>
				 * BlockLink_t structure at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

				/* This block is being returned for use so must be taken out
				 * of the list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 c009150:	6821      	ldr	r1, [r4, #0]
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 c009152:	6817      	ldr	r7, [r2, #0]
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 c009154:	6011      	str	r1, [r2, #0]

				/* If the block is larger than required it can be split into
				 * two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > secureheapMINIMUM_BLOCK_SIZE )
 c009156:	1ac2      	subs	r2, r0, r3
 c009158:	2a10      	cmp	r2, #16
 c00915a:	d90f      	bls.n	c00917c <pvPortMalloc+0xb8>
				{
					/* This block is to be split into two.  Create a new
					 * block following the number of bytes requested. The void
					 * cast is used to prevent byte alignment warnings from the
					 * compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 c00915c:	18e0      	adds	r0, r4, r3
					secureportASSERT( ( ( ( size_t ) pxNewBlockLink ) & secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c00915e:	0741      	lsls	r1, r0, #29
 c009160:	d008      	beq.n	c009174 <pvPortMalloc+0xb0>
 c009162:	2301      	movs	r3, #1
 c009164:	f383 8810 	msr	PRIMASK, r3
 c009168:	f383 8890 	msr	PRIMASK_NS, r3
 c00916c:	e7fe      	b.n	c00916c <pvPortMalloc+0xa8>
				pxPreviousBlock = pxBlock;
 c00916e:	4622      	mov	r2, r4
				pxBlock = pxBlock->pxNextFreeBlock;
 c009170:	463c      	mov	r4, r7
 c009172:	e7e5      	b.n	c009140 <pvPortMalloc+0x7c>

					/* Calculate the sizes of two blocks split from the single
					 * block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 c009174:	6042      	str	r2, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
 c009176:	6063      	str	r3, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( pxNewBlockLink );
 c009178:	f7ff ff7e 	bl	c009078 <prvInsertBlockIntoFreeList>
				}

				/* The block is being returned - it is allocated and owned by
				 * the application and has no "next" block. */
				pxBlock->xBlockSize |= xBlockAllocatedBit;
				pxBlock->pxNextFreeBlock = NULL;
 c00917c:	2300      	movs	r3, #0
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c00917e:	4910      	ldr	r1, [pc, #64]	@ (c0091c0 <pvPortMalloc+0xfc>)
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c009180:	6862      	ldr	r2, [r4, #4]
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c009182:	6808      	ldr	r0, [r1, #0]
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c009184:	1aad      	subs	r5, r5, r2
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c009186:	4285      	cmp	r5, r0
					xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 c009188:	bf38      	it	cc
 c00918a:	600d      	strcc	r5, [r1, #0]
				pxBlock->xBlockSize |= xBlockAllocatedBit;
 c00918c:	4316      	orrs	r6, r2
				pxBlock->pxNextFreeBlock = NULL;
 c00918e:	6023      	str	r3, [r4, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	secureportASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c009190:	077b      	lsls	r3, r7, #29
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c009192:	f8c8 5000 	str.w	r5, [r8]
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 c009196:	f107 0008 	add.w	r0, r7, #8
				pxBlock->xBlockSize |= xBlockAllocatedBit;
 c00919a:	6066      	str	r6, [r4, #4]
	secureportASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c00919c:	d006      	beq.n	c0091ac <pvPortMalloc+0xe8>
 c00919e:	2301      	movs	r3, #1
 c0091a0:	f383 8810 	msr	PRIMASK, r3
 c0091a4:	f383 8890 	msr	PRIMASK_NS, r3
 c0091a8:	e7fe      	b.n	c0091a8 <pvPortMalloc+0xe4>
void *pvReturn = NULL;
 c0091aa:	2000      	movs	r0, #0
	return pvReturn;
}
 c0091ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c0091b0:	300017e8 	.word	0x300017e8
 c0091b4:	300017dc 	.word	0x300017dc
 c0091b8:	300017f4 	.word	0x300017f4
 c0091bc:	300017ec 	.word	0x300017ec
 c0091c0:	300017e0 	.word	0x300017e0
 c0091c4:	300017e4 	.word	0x300017e4

0c0091c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 c0091c8:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 c0091ca:	b320      	cbz	r0, c009216 <vPortFree+0x4e>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		secureportASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 c0091cc:	4b12      	ldr	r3, [pc, #72]	@ (c009218 <vPortFree+0x50>)
 c0091ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
 c0091d2:	6819      	ldr	r1, [r3, #0]
 c0091d4:	2301      	movs	r3, #1
 c0091d6:	420a      	tst	r2, r1
 c0091d8:	d104      	bne.n	c0091e4 <vPortFree+0x1c>
 c0091da:	f383 8810 	msr	PRIMASK, r3
 c0091de:	f383 8890 	msr	PRIMASK_NS, r3
 c0091e2:	e7fe      	b.n	c0091e2 <vPortFree+0x1a>
		secureportASSERT( pxLink->pxNextFreeBlock == NULL );
 c0091e4:	f850 4c08 	ldr.w	r4, [r0, #-8]
 c0091e8:	b124      	cbz	r4, c0091f4 <vPortFree+0x2c>
 c0091ea:	f383 8810 	msr	PRIMASK, r3
 c0091ee:	f383 8890 	msr	PRIMASK_NS, r3
 c0091f2:	e7fe      	b.n	c0091f2 <vPortFree+0x2a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				 * allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 c0091f4:	ea22 0201 	bic.w	r2, r2, r1
 c0091f8:	f840 2c04 	str.w	r2, [r0, #-4]

				secureportDISABLE_NON_SECURE_INTERRUPTS();
 c0091fc:	f383 8890 	msr	PRIMASK_NS, r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 c009200:	4a06      	ldr	r2, [pc, #24]	@ (c00921c <vPortFree+0x54>)
 c009202:	f850 3c04 	ldr.w	r3, [r0, #-4]
 c009206:	6811      	ldr	r1, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 c009208:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 c00920a:	440b      	add	r3, r1
 c00920c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 c00920e:	f7ff ff33 	bl	c009078 <prvInsertBlockIntoFreeList>
				}
				secureportENABLE_NON_SECURE_INTERRUPTS();
 c009212:	f384 8890 	msr	PRIMASK_NS, r4
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 c009216:	bd10      	pop	{r4, pc}
 c009218:	300017dc 	.word	0x300017dc
 c00921c:	300017e4 	.word	0x300017e4

0c009220 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
	return xFreeBytesRemaining;
}
 c009220:	4b01      	ldr	r3, [pc, #4]	@ (c009228 <xPortGetFreeHeapSize+0x8>)
 c009222:	6818      	ldr	r0, [r3, #0]
 c009224:	4770      	bx	lr
 c009226:	bf00      	nop
 c009228:	300017e4 	.word	0x300017e4

0c00922c <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
	return xMinimumEverFreeBytesRemaining;
}
 c00922c:	4b01      	ldr	r3, [pc, #4]	@ (c009234 <xPortGetMinimumEverFreeHeapSize+0x8>)
 c00922e:	6818      	ldr	r0, [r3, #0]
 c009230:	4770      	bx	lr
 c009232:	bf00      	nop
 c009234:	300017e0 	.word	0x300017e0

0c009238 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
	/* This just exists to keep the linker quiet. */
}
 c009238:	4770      	bx	lr
 c00923a:	bf00      	nop

0c00923c <__acle_se_SecureInit_DePrioritizeNSExceptions>:
secureportNON_SECURE_CALLABLE void SecureInit_DePrioritizeNSExceptions( void )
{
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c00923c:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c009240:	b153      	cbz	r3, c009258 <__acle_se_SecureInit_DePrioritizeNSExceptions+0x1c>
	{
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c009242:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c009246:	f8d2 3d0c 	ldr.w	r3, [r2, #3340]	@ 0xd0c
									( ( 0x05FAUL << secureinitSCB_AIRCR_VECTKEY_POS ) & secureinitSCB_AIRCR_VECTKEY_MASK ) |
 c00924a:	b29b      	uxth	r3, r3
 c00924c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c009250:	f443 3310 	orr.w	r3, r3, #147456	@ 0x24000
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c009254:	f8c2 3d0c 	str.w	r3, [r2, #3340]	@ 0xd0c
									( ( 0x1UL	<< secureinitSCB_AIRCR_PRIS_POS )	& secureinitSCB_AIRCR_PRIS_MASK );
	}
}
 c009258:	4670      	mov	r0, lr
 c00925a:	4671      	mov	r1, lr
 c00925c:	4672      	mov	r2, lr
 c00925e:	4673      	mov	r3, lr
 c009260:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c009264:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c009268:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00926c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c009270:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c009274:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c009278:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00927c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c009280:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c009284:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c009288:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00928c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c009290:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c009294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c009298:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00929c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0092a0:	f38e 8c00 	msr	CPSR_fs, lr
 c0092a4:	b410      	push	{r4}
 c0092a6:	eef1 ca10 	vmrs	ip, fpscr
 c0092aa:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0092ae:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0092b2:	ea0c 0c04 	and.w	ip, ip, r4
 c0092b6:	eee1 ca10 	vmsr	fpscr, ip
 c0092ba:	bc10      	pop	{r4}
 c0092bc:	46f4      	mov	ip, lr
 c0092be:	4774      	bxns	lr

0c0092c0 <__acle_se_SecureInit_EnableNSFPUAccess>:
secureportNON_SECURE_CALLABLE void SecureInit_EnableNSFPUAccess( void )
{
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c0092c0:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c0092c4:	b19b      	cbz	r3, c0092ee <__acle_se_SecureInit_EnableNSFPUAccess+0x2e>
	{
		/* CP10 = 1 ==> Non-secure access to the Floating Point Unit is
		 * permitted. CP11 should be programmed to the same value as CP10. */
		*( secureinitNSACR ) |= ( secureinitNSACR_CP10_MASK | secureinitNSACR_CP11_MASK );
 c0092c6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 c0092ca:	f8d3 2d8c 	ldr.w	r2, [r3, #3468]	@ 0xd8c
 c0092ce:	f442 6240 	orr.w	r2, r2, #3072	@ 0xc00
 c0092d2:	f8c3 2d8c 	str.w	r2, [r3, #3468]	@ 0xd8c

		/* LSPENS = 0 ==> LSPEN is writable fron non-secure state. This ensures
		 * that we can enable/disable lazy stacking in port.c file. */
		*( secureinitFPCCR ) &= ~ ( secureinitFPCCR_LSPENS_MASK );
 c0092d6:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	@ 0xf34
 c0092da:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 c0092de:	f8c3 2f34 	str.w	r2, [r3, #3892]	@ 0xf34

		/* TS = 1 ==> Treat FP registers as secure i.e. callee saved FP
		 * registers (S16-S31) are also pushed to stack on exception entry and
		 * restored on exception return. */
		*( secureinitFPCCR ) |= ( secureinitFPCCR_TS_MASK );
 c0092e2:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	@ 0xf34
 c0092e6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 c0092ea:	f8c3 2f34 	str.w	r2, [r3, #3892]	@ 0xf34
	}
}
 c0092ee:	4670      	mov	r0, lr
 c0092f0:	4671      	mov	r1, lr
 c0092f2:	4672      	mov	r2, lr
 c0092f4:	4673      	mov	r3, lr
 c0092f6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0092fa:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0092fe:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c009302:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c009306:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00930a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00930e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c009312:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c009316:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00931a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00931e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c009322:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c009326:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00932a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00932e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c009332:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c009336:	f38e 8c00 	msr	CPSR_fs, lr
 c00933a:	b410      	push	{r4}
 c00933c:	eef1 ca10 	vmrs	ip, fpscr
 c009340:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c009344:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c009348:	ea0c 0c04 	and.w	ip, ip, r4
 c00934c:	eee1 ca10 	vmsr	fpscr, ip
 c009350:	bc10      	pop	{r4}
 c009352:	46f4      	mov	ip, lr
 c009354:	4774      	bxns	lr

0c009356 <strlen>:
 c009356:	4603      	mov	r3, r0
 c009358:	f813 2b01 	ldrb.w	r2, [r3], #1
 c00935c:	2a00      	cmp	r2, #0
 c00935e:	d1fb      	bne.n	c009358 <strlen+0x2>
 c009360:	1a18      	subs	r0, r3, r0
 c009362:	3801      	subs	r0, #1
 c009364:	4770      	bx	lr

0c009366 <__gnu_cmse_nonsecure_call>:
 c009366:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c00936a:	4627      	mov	r7, r4
 c00936c:	46a0      	mov	r8, r4
 c00936e:	46a1      	mov	r9, r4
 c009370:	46a2      	mov	sl, r4
 c009372:	46a3      	mov	fp, r4
 c009374:	46a4      	mov	ip, r4
 c009376:	ed2d 8b10 	vpush	{d8-d15}
 c00937a:	f04f 0500 	mov.w	r5, #0
 c00937e:	ec45 5b18 	vmov	d8, r5, r5
 c009382:	ec45 5a19 	vmov	s18, s19, r5, r5
 c009386:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c00938a:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c00938e:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c009392:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c009396:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c00939a:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c00939e:	eef1 5a10 	vmrs	r5, fpscr
 c0093a2:	f64f 7660 	movw	r6, #65376	@ 0xff60
 c0093a6:	f6c0 76ff 	movt	r6, #4095	@ 0xfff
 c0093aa:	4035      	ands	r5, r6
 c0093ac:	eee1 5a10 	vmsr	fpscr, r5
 c0093b0:	f384 8800 	msr	CPSR_f, r4
 c0093b4:	4625      	mov	r5, r4
 c0093b6:	4626      	mov	r6, r4
 c0093b8:	47a4      	blxns	r4
 c0093ba:	ecbd 8b10 	vpop	{d8-d15}
 c0093be:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
	...

0c0093c4 <__aeabi_uldivmod>:
 c0093c4:	b953      	cbnz	r3, c0093dc <__aeabi_uldivmod+0x18>
 c0093c6:	b94a      	cbnz	r2, c0093dc <__aeabi_uldivmod+0x18>
 c0093c8:	2900      	cmp	r1, #0
 c0093ca:	bf08      	it	eq
 c0093cc:	2800      	cmpeq	r0, #0
 c0093ce:	bf1c      	itt	ne
 c0093d0:	f04f 31ff 	movne.w	r1, #4294967295
 c0093d4:	f04f 30ff 	movne.w	r0, #4294967295
 c0093d8:	f000 b9b0 	b.w	c00973c <__aeabi_idiv0>
 c0093dc:	f1ad 0c08 	sub.w	ip, sp, #8
 c0093e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c0093e4:	f000 f806 	bl	c0093f4 <__udivmoddi4>
 c0093e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0093ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0093f0:	b004      	add	sp, #16
 c0093f2:	4770      	bx	lr

0c0093f4 <__udivmoddi4>:
 c0093f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0093f8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 c0093fa:	4688      	mov	r8, r1
 c0093fc:	4604      	mov	r4, r0
 c0093fe:	468e      	mov	lr, r1
 c009400:	2b00      	cmp	r3, #0
 c009402:	d14a      	bne.n	c00949a <__udivmoddi4+0xa6>
 c009404:	428a      	cmp	r2, r1
 c009406:	4617      	mov	r7, r2
 c009408:	d95f      	bls.n	c0094ca <__udivmoddi4+0xd6>
 c00940a:	fab2 f682 	clz	r6, r2
 c00940e:	b14e      	cbz	r6, c009424 <__udivmoddi4+0x30>
 c009410:	f1c6 0320 	rsb	r3, r6, #32
 c009414:	fa01 fe06 	lsl.w	lr, r1, r6
 c009418:	40b7      	lsls	r7, r6
 c00941a:	40b4      	lsls	r4, r6
 c00941c:	fa20 f303 	lsr.w	r3, r0, r3
 c009420:	ea43 0e0e 	orr.w	lr, r3, lr
 c009424:	ea4f 4817 	mov.w	r8, r7, lsr #16
 c009428:	fa1f fc87 	uxth.w	ip, r7
 c00942c:	0c23      	lsrs	r3, r4, #16
 c00942e:	fbbe f1f8 	udiv	r1, lr, r8
 c009432:	fb08 ee11 	mls	lr, r8, r1, lr
 c009436:	fb01 f20c 	mul.w	r2, r1, ip
 c00943a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 c00943e:	429a      	cmp	r2, r3
 c009440:	d907      	bls.n	c009452 <__udivmoddi4+0x5e>
 c009442:	18fb      	adds	r3, r7, r3
 c009444:	f101 30ff 	add.w	r0, r1, #4294967295
 c009448:	d202      	bcs.n	c009450 <__udivmoddi4+0x5c>
 c00944a:	429a      	cmp	r2, r3
 c00944c:	f200 8154 	bhi.w	c0096f8 <__udivmoddi4+0x304>
 c009450:	4601      	mov	r1, r0
 c009452:	1a9b      	subs	r3, r3, r2
 c009454:	b2a2      	uxth	r2, r4
 c009456:	fbb3 f0f8 	udiv	r0, r3, r8
 c00945a:	fb08 3310 	mls	r3, r8, r0, r3
 c00945e:	fb00 fc0c 	mul.w	ip, r0, ip
 c009462:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 c009466:	4594      	cmp	ip, r2
 c009468:	d90b      	bls.n	c009482 <__udivmoddi4+0x8e>
 c00946a:	18ba      	adds	r2, r7, r2
 c00946c:	f100 33ff 	add.w	r3, r0, #4294967295
 c009470:	bf2c      	ite	cs
 c009472:	2401      	movcs	r4, #1
 c009474:	2400      	movcc	r4, #0
 c009476:	4594      	cmp	ip, r2
 c009478:	d902      	bls.n	c009480 <__udivmoddi4+0x8c>
 c00947a:	2c00      	cmp	r4, #0
 c00947c:	f000 813f 	beq.w	c0096fe <__udivmoddi4+0x30a>
 c009480:	4618      	mov	r0, r3
 c009482:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 c009486:	eba2 020c 	sub.w	r2, r2, ip
 c00948a:	2100      	movs	r1, #0
 c00948c:	b11d      	cbz	r5, c009496 <__udivmoddi4+0xa2>
 c00948e:	40f2      	lsrs	r2, r6
 c009490:	2300      	movs	r3, #0
 c009492:	e9c5 2300 	strd	r2, r3, [r5]
 c009496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00949a:	428b      	cmp	r3, r1
 c00949c:	d905      	bls.n	c0094aa <__udivmoddi4+0xb6>
 c00949e:	b10d      	cbz	r5, c0094a4 <__udivmoddi4+0xb0>
 c0094a0:	e9c5 0100 	strd	r0, r1, [r5]
 c0094a4:	2100      	movs	r1, #0
 c0094a6:	4608      	mov	r0, r1
 c0094a8:	e7f5      	b.n	c009496 <__udivmoddi4+0xa2>
 c0094aa:	fab3 f183 	clz	r1, r3
 c0094ae:	2900      	cmp	r1, #0
 c0094b0:	d14e      	bne.n	c009550 <__udivmoddi4+0x15c>
 c0094b2:	4543      	cmp	r3, r8
 c0094b4:	f0c0 8112 	bcc.w	c0096dc <__udivmoddi4+0x2e8>
 c0094b8:	4282      	cmp	r2, r0
 c0094ba:	f240 810f 	bls.w	c0096dc <__udivmoddi4+0x2e8>
 c0094be:	4608      	mov	r0, r1
 c0094c0:	2d00      	cmp	r5, #0
 c0094c2:	d0e8      	beq.n	c009496 <__udivmoddi4+0xa2>
 c0094c4:	e9c5 4e00 	strd	r4, lr, [r5]
 c0094c8:	e7e5      	b.n	c009496 <__udivmoddi4+0xa2>
 c0094ca:	2a00      	cmp	r2, #0
 c0094cc:	f000 80ac 	beq.w	c009628 <__udivmoddi4+0x234>
 c0094d0:	fab2 f682 	clz	r6, r2
 c0094d4:	2e00      	cmp	r6, #0
 c0094d6:	f040 80bb 	bne.w	c009650 <__udivmoddi4+0x25c>
 c0094da:	1a8b      	subs	r3, r1, r2
 c0094dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 c0094e0:	b2bc      	uxth	r4, r7
 c0094e2:	2101      	movs	r1, #1
 c0094e4:	0c02      	lsrs	r2, r0, #16
 c0094e6:	b280      	uxth	r0, r0
 c0094e8:	fbb3 fcfe 	udiv	ip, r3, lr
 c0094ec:	fb0e 331c 	mls	r3, lr, ip, r3
 c0094f0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 c0094f4:	fb04 f20c 	mul.w	r2, r4, ip
 c0094f8:	429a      	cmp	r2, r3
 c0094fa:	d90e      	bls.n	c00951a <__udivmoddi4+0x126>
 c0094fc:	18fb      	adds	r3, r7, r3
 c0094fe:	f10c 38ff 	add.w	r8, ip, #4294967295
 c009502:	bf2c      	ite	cs
 c009504:	f04f 0901 	movcs.w	r9, #1
 c009508:	f04f 0900 	movcc.w	r9, #0
 c00950c:	429a      	cmp	r2, r3
 c00950e:	d903      	bls.n	c009518 <__udivmoddi4+0x124>
 c009510:	f1b9 0f00 	cmp.w	r9, #0
 c009514:	f000 80ec 	beq.w	c0096f0 <__udivmoddi4+0x2fc>
 c009518:	46c4      	mov	ip, r8
 c00951a:	1a9b      	subs	r3, r3, r2
 c00951c:	fbb3 f8fe 	udiv	r8, r3, lr
 c009520:	fb0e 3318 	mls	r3, lr, r8, r3
 c009524:	fb04 f408 	mul.w	r4, r4, r8
 c009528:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 c00952c:	4294      	cmp	r4, r2
 c00952e:	d90b      	bls.n	c009548 <__udivmoddi4+0x154>
 c009530:	18ba      	adds	r2, r7, r2
 c009532:	f108 33ff 	add.w	r3, r8, #4294967295
 c009536:	bf2c      	ite	cs
 c009538:	2001      	movcs	r0, #1
 c00953a:	2000      	movcc	r0, #0
 c00953c:	4294      	cmp	r4, r2
 c00953e:	d902      	bls.n	c009546 <__udivmoddi4+0x152>
 c009540:	2800      	cmp	r0, #0
 c009542:	f000 80d1 	beq.w	c0096e8 <__udivmoddi4+0x2f4>
 c009546:	4698      	mov	r8, r3
 c009548:	1b12      	subs	r2, r2, r4
 c00954a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 c00954e:	e79d      	b.n	c00948c <__udivmoddi4+0x98>
 c009550:	f1c1 0620 	rsb	r6, r1, #32
 c009554:	408b      	lsls	r3, r1
 c009556:	fa08 f401 	lsl.w	r4, r8, r1
 c00955a:	fa00 f901 	lsl.w	r9, r0, r1
 c00955e:	fa22 f706 	lsr.w	r7, r2, r6
 c009562:	fa28 f806 	lsr.w	r8, r8, r6
 c009566:	408a      	lsls	r2, r1
 c009568:	431f      	orrs	r7, r3
 c00956a:	fa20 f306 	lsr.w	r3, r0, r6
 c00956e:	0c38      	lsrs	r0, r7, #16
 c009570:	4323      	orrs	r3, r4
 c009572:	fa1f fc87 	uxth.w	ip, r7
 c009576:	0c1c      	lsrs	r4, r3, #16
 c009578:	fbb8 fef0 	udiv	lr, r8, r0
 c00957c:	fb00 881e 	mls	r8, r0, lr, r8
 c009580:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 c009584:	fb0e f80c 	mul.w	r8, lr, ip
 c009588:	45a0      	cmp	r8, r4
 c00958a:	d90e      	bls.n	c0095aa <__udivmoddi4+0x1b6>
 c00958c:	193c      	adds	r4, r7, r4
 c00958e:	f10e 3aff 	add.w	sl, lr, #4294967295
 c009592:	bf2c      	ite	cs
 c009594:	f04f 0b01 	movcs.w	fp, #1
 c009598:	f04f 0b00 	movcc.w	fp, #0
 c00959c:	45a0      	cmp	r8, r4
 c00959e:	d903      	bls.n	c0095a8 <__udivmoddi4+0x1b4>
 c0095a0:	f1bb 0f00 	cmp.w	fp, #0
 c0095a4:	f000 80b8 	beq.w	c009718 <__udivmoddi4+0x324>
 c0095a8:	46d6      	mov	lr, sl
 c0095aa:	eba4 0408 	sub.w	r4, r4, r8
 c0095ae:	fa1f f883 	uxth.w	r8, r3
 c0095b2:	fbb4 f3f0 	udiv	r3, r4, r0
 c0095b6:	fb00 4413 	mls	r4, r0, r3, r4
 c0095ba:	fb03 fc0c 	mul.w	ip, r3, ip
 c0095be:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 c0095c2:	45a4      	cmp	ip, r4
 c0095c4:	d90e      	bls.n	c0095e4 <__udivmoddi4+0x1f0>
 c0095c6:	193c      	adds	r4, r7, r4
 c0095c8:	f103 30ff 	add.w	r0, r3, #4294967295
 c0095cc:	bf2c      	ite	cs
 c0095ce:	f04f 0801 	movcs.w	r8, #1
 c0095d2:	f04f 0800 	movcc.w	r8, #0
 c0095d6:	45a4      	cmp	ip, r4
 c0095d8:	d903      	bls.n	c0095e2 <__udivmoddi4+0x1ee>
 c0095da:	f1b8 0f00 	cmp.w	r8, #0
 c0095de:	f000 809f 	beq.w	c009720 <__udivmoddi4+0x32c>
 c0095e2:	4603      	mov	r3, r0
 c0095e4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 c0095e8:	eba4 040c 	sub.w	r4, r4, ip
 c0095ec:	fba0 ec02 	umull	lr, ip, r0, r2
 c0095f0:	4564      	cmp	r4, ip
 c0095f2:	4673      	mov	r3, lr
 c0095f4:	46e0      	mov	r8, ip
 c0095f6:	d302      	bcc.n	c0095fe <__udivmoddi4+0x20a>
 c0095f8:	d107      	bne.n	c00960a <__udivmoddi4+0x216>
 c0095fa:	45f1      	cmp	r9, lr
 c0095fc:	d205      	bcs.n	c00960a <__udivmoddi4+0x216>
 c0095fe:	ebbe 0302 	subs.w	r3, lr, r2
 c009602:	eb6c 0c07 	sbc.w	ip, ip, r7
 c009606:	3801      	subs	r0, #1
 c009608:	46e0      	mov	r8, ip
 c00960a:	b15d      	cbz	r5, c009624 <__udivmoddi4+0x230>
 c00960c:	ebb9 0203 	subs.w	r2, r9, r3
 c009610:	eb64 0408 	sbc.w	r4, r4, r8
 c009614:	fa04 f606 	lsl.w	r6, r4, r6
 c009618:	fa22 f301 	lsr.w	r3, r2, r1
 c00961c:	40cc      	lsrs	r4, r1
 c00961e:	431e      	orrs	r6, r3
 c009620:	e9c5 6400 	strd	r6, r4, [r5]
 c009624:	2100      	movs	r1, #0
 c009626:	e736      	b.n	c009496 <__udivmoddi4+0xa2>
 c009628:	fbb1 fcf2 	udiv	ip, r1, r2
 c00962c:	0c01      	lsrs	r1, r0, #16
 c00962e:	4614      	mov	r4, r2
 c009630:	b280      	uxth	r0, r0
 c009632:	4696      	mov	lr, r2
 c009634:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 c009638:	2620      	movs	r6, #32
 c00963a:	4690      	mov	r8, r2
 c00963c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 c009640:	4610      	mov	r0, r2
 c009642:	fbb1 f1f2 	udiv	r1, r1, r2
 c009646:	eba3 0308 	sub.w	r3, r3, r8
 c00964a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 c00964e:	e74b      	b.n	c0094e8 <__udivmoddi4+0xf4>
 c009650:	40b7      	lsls	r7, r6
 c009652:	f1c6 0320 	rsb	r3, r6, #32
 c009656:	fa01 f206 	lsl.w	r2, r1, r6
 c00965a:	fa21 f803 	lsr.w	r8, r1, r3
 c00965e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 c009662:	fa20 f303 	lsr.w	r3, r0, r3
 c009666:	b2bc      	uxth	r4, r7
 c009668:	40b0      	lsls	r0, r6
 c00966a:	4313      	orrs	r3, r2
 c00966c:	0c02      	lsrs	r2, r0, #16
 c00966e:	0c19      	lsrs	r1, r3, #16
 c009670:	b280      	uxth	r0, r0
 c009672:	fbb8 f9fe 	udiv	r9, r8, lr
 c009676:	fb0e 8819 	mls	r8, lr, r9, r8
 c00967a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 c00967e:	fb09 f804 	mul.w	r8, r9, r4
 c009682:	4588      	cmp	r8, r1
 c009684:	d951      	bls.n	c00972a <__udivmoddi4+0x336>
 c009686:	1879      	adds	r1, r7, r1
 c009688:	f109 3cff 	add.w	ip, r9, #4294967295
 c00968c:	bf2c      	ite	cs
 c00968e:	f04f 0a01 	movcs.w	sl, #1
 c009692:	f04f 0a00 	movcc.w	sl, #0
 c009696:	4588      	cmp	r8, r1
 c009698:	d902      	bls.n	c0096a0 <__udivmoddi4+0x2ac>
 c00969a:	f1ba 0f00 	cmp.w	sl, #0
 c00969e:	d031      	beq.n	c009704 <__udivmoddi4+0x310>
 c0096a0:	eba1 0108 	sub.w	r1, r1, r8
 c0096a4:	fbb1 f9fe 	udiv	r9, r1, lr
 c0096a8:	fb09 f804 	mul.w	r8, r9, r4
 c0096ac:	fb0e 1119 	mls	r1, lr, r9, r1
 c0096b0:	b29b      	uxth	r3, r3
 c0096b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 c0096b6:	4543      	cmp	r3, r8
 c0096b8:	d235      	bcs.n	c009726 <__udivmoddi4+0x332>
 c0096ba:	18fb      	adds	r3, r7, r3
 c0096bc:	f109 31ff 	add.w	r1, r9, #4294967295
 c0096c0:	bf2c      	ite	cs
 c0096c2:	f04f 0a01 	movcs.w	sl, #1
 c0096c6:	f04f 0a00 	movcc.w	sl, #0
 c0096ca:	4543      	cmp	r3, r8
 c0096cc:	d2bb      	bcs.n	c009646 <__udivmoddi4+0x252>
 c0096ce:	f1ba 0f00 	cmp.w	sl, #0
 c0096d2:	d1b8      	bne.n	c009646 <__udivmoddi4+0x252>
 c0096d4:	f1a9 0102 	sub.w	r1, r9, #2
 c0096d8:	443b      	add	r3, r7
 c0096da:	e7b4      	b.n	c009646 <__udivmoddi4+0x252>
 c0096dc:	1a84      	subs	r4, r0, r2
 c0096de:	eb68 0203 	sbc.w	r2, r8, r3
 c0096e2:	2001      	movs	r0, #1
 c0096e4:	4696      	mov	lr, r2
 c0096e6:	e6eb      	b.n	c0094c0 <__udivmoddi4+0xcc>
 c0096e8:	443a      	add	r2, r7
 c0096ea:	f1a8 0802 	sub.w	r8, r8, #2
 c0096ee:	e72b      	b.n	c009548 <__udivmoddi4+0x154>
 c0096f0:	f1ac 0c02 	sub.w	ip, ip, #2
 c0096f4:	443b      	add	r3, r7
 c0096f6:	e710      	b.n	c00951a <__udivmoddi4+0x126>
 c0096f8:	3902      	subs	r1, #2
 c0096fa:	443b      	add	r3, r7
 c0096fc:	e6a9      	b.n	c009452 <__udivmoddi4+0x5e>
 c0096fe:	443a      	add	r2, r7
 c009700:	3802      	subs	r0, #2
 c009702:	e6be      	b.n	c009482 <__udivmoddi4+0x8e>
 c009704:	eba7 0808 	sub.w	r8, r7, r8
 c009708:	f1a9 0c02 	sub.w	ip, r9, #2
 c00970c:	4441      	add	r1, r8
 c00970e:	fbb1 f9fe 	udiv	r9, r1, lr
 c009712:	fb09 f804 	mul.w	r8, r9, r4
 c009716:	e7c9      	b.n	c0096ac <__udivmoddi4+0x2b8>
 c009718:	f1ae 0e02 	sub.w	lr, lr, #2
 c00971c:	443c      	add	r4, r7
 c00971e:	e744      	b.n	c0095aa <__udivmoddi4+0x1b6>
 c009720:	3b02      	subs	r3, #2
 c009722:	443c      	add	r4, r7
 c009724:	e75e      	b.n	c0095e4 <__udivmoddi4+0x1f0>
 c009726:	4649      	mov	r1, r9
 c009728:	e78d      	b.n	c009646 <__udivmoddi4+0x252>
 c00972a:	eba1 0108 	sub.w	r1, r1, r8
 c00972e:	46cc      	mov	ip, r9
 c009730:	fbb1 f9fe 	udiv	r9, r1, lr
 c009734:	fb09 f804 	mul.w	r8, r9, r4
 c009738:	e7b8      	b.n	c0096ac <__udivmoddi4+0x2b8>
 c00973a:	bf00      	nop

0c00973c <__aeabi_idiv0>:
 c00973c:	4770      	bx	lr
 c00973e:	bf00      	nop

0c009740 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
Reset_Handler:

  ldr   sp, =_estack    /* set stack pointer */
 c009740:	f8df d034 	ldr.w	sp, [pc, #52]	@ c009778 <LoopForever+0x2>
	.type	Reset_Handler, %function

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c009744:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c009746:	e003      	b.n	c009750 <LoopCopyDataInit>

0c009748 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c009748:	4b0c      	ldr	r3, [pc, #48]	@ (c00977c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c00974a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c00974c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c00974e:	3104      	adds	r1, #4

0c009750 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c009750:	480b      	ldr	r0, [pc, #44]	@ (c009780 <LoopForever+0xa>)
	ldr	r3, =_edata
 c009752:	4b0c      	ldr	r3, [pc, #48]	@ (c009784 <LoopForever+0xe>)
	adds	r2, r0, r1
 c009754:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c009756:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c009758:	d3f6      	bcc.n	c009748 <CopyDataInit>
	ldr	r2, =_sbss
 c00975a:	4a0b      	ldr	r2, [pc, #44]	@ (c009788 <LoopForever+0x12>)
	b	LoopFillZerobss
 c00975c:	e002      	b.n	c009764 <LoopFillZerobss>

0c00975e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c00975e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c009760:	f842 3b04 	str.w	r3, [r2], #4

0c009764 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c009764:	4b09      	ldr	r3, [pc, #36]	@ (c00978c <LoopForever+0x16>)
	cmp	r2, r3
 c009766:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c009768:	d3f9      	bcc.n	c00975e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 c00976a:	f7f8 fe9d 	bl	c0024a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 c00976e:	f000 fccb 	bl	c00a108 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c009772:	f000 f80f 	bl	c009794 <main>

0c009776 <LoopForever>:

LoopForever:
    b LoopForever
 c009776:	e7fe      	b.n	c009776 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c009778:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c00977c:	0c00b3e8 	.word	0x0c00b3e8
	ldr	r0, =_sdata
 c009780:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c009784:	30000088 	.word	0x30000088
	ldr	r2, =_sbss
 c009788:	30000088 	.word	0x30000088
	ldr	r3, = _ebss
 c00978c:	30004140 	.word	0x30004140

0c009790 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c009790:	e7fe      	b.n	c009790 <ADC1_2_IRQHandler>
	...

0c009794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c009794:	b500      	push	{lr}
  /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */

  /* USER CODE BEGIN 1 */
  /* Enable SecureFault handler (HardFault is default) */
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c009796:	4a7d      	ldr	r2, [pc, #500]	@ (c00998c <main+0x1f8>)
{
 c009798:	b0a5      	sub	sp, #148	@ 0x94
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c00979a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c00979c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c0097a0:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c0097a2:	f7f8 ffc9 	bl	c002738 <HAL_Init>

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c0097a6:	2100      	movs	r1, #0
 c0097a8:	226c      	movs	r2, #108	@ 0x6c
 c0097aa:	a809      	add	r0, sp, #36	@ 0x24
 c0097ac:	f000 fc34 	bl	c00a018 <memset>
  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c0097b0:	f04f 33ff 	mov.w	r3, #4294967295
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0097b4:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 c0097b8:	a909      	add	r1, sp, #36	@ 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c0097ba:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c0097be:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c0097c2:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c0097c6:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c0097ca:	e9cd 3313 	strd	r3, r3, [sp, #76]	@ 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c0097ce:	e9cd 3315 	strd	r3, r3, [sp, #84]	@ 0x54
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0097d2:	f7fb f81c 	bl	c00480e <HAL_GTZC_MPCBB_ConfigMem>
 c0097d6:	b100      	cbz	r0, c0097da <main+0x46>
 c0097d8:	e7fe      	b.n	c0097d8 <main+0x44>
  {
    Error_Handler();
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c0097da:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c0097de:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c0097e2:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c0097e6:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0097ea:	9023      	str	r0, [sp, #140]	@ 0x8c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0097ec:	a909      	add	r1, sp, #36	@ 0x24
 c0097ee:	4868      	ldr	r0, [pc, #416]	@ (c009990 <main+0x1fc>)
 c0097f0:	f7fb f80d 	bl	c00480e <HAL_GTZC_MPCBB_ConfigMem>
 c0097f4:	4605      	mov	r5, r0
 c0097f6:	b100      	cbz	r0, c0097fa <main+0x66>
 c0097f8:	e7fe      	b.n	c0097f8 <main+0x64>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c0097fa:	4c66      	ldr	r4, [pc, #408]	@ (c009994 <main+0x200>)
 c0097fc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0097fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c009802:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c009804:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c00980a:	9309      	str	r3, [sp, #36]	@ 0x24
 c00980c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  HAL_PWREx_EnableVddIO2();
 c00980e:	f7fb fd9d 	bl	c00534c <HAL_PWREx_EnableVddIO2>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_NSEC);
 c009812:	4861      	ldr	r0, [pc, #388]	@ (c009998 <main+0x204>)
 c009814:	462a      	mov	r2, r5
 c009816:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 c00981a:	f7fa fe5f 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 c00981e:	4628      	mov	r0, r5
 c009820:	f7fb fb1e 	bl	c004e60 <HAL_ICACHE_ConfigAssociativityMode>
 c009824:	b100      	cbz	r0, c009828 <main+0x94>
 c009826:	e7fe      	b.n	c009826 <main+0x92>
  if (HAL_ICACHE_Enable() != HAL_OK)
 c009828:	f7fb fb4a 	bl	c004ec0 <HAL_ICACHE_Enable>
 c00982c:	4605      	mov	r5, r0
 c00982e:	b100      	cbz	r0, c009832 <main+0x9e>
 c009830:	e7fe      	b.n	c009830 <main+0x9c>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c009832:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009834:	4602      	mov	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c009836:	f043 0301 	orr.w	r3, r3, #1
 c00983a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00983c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00983e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c009842:	f003 0301 	and.w	r3, r3, #1
 c009846:	9301      	str	r3, [sp, #4]
 c009848:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c00984a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00984c:	4853      	ldr	r0, [pc, #332]	@ (c00999c <main+0x208>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c00984e:	f043 0302 	orr.w	r3, r3, #2
 c009852:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c009854:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009856:	f003 0302 	and.w	r3, r3, #2
 c00985a:	9302      	str	r3, [sp, #8]
 c00985c:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c00985e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009860:	f043 0304 	orr.w	r3, r3, #4
 c009864:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c009866:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009868:	f003 0304 	and.w	r3, r3, #4
 c00986c:	9303      	str	r3, [sp, #12]
 c00986e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c009870:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009872:	f043 0308 	orr.w	r3, r3, #8
 c009876:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c009878:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00987a:	f003 0308 	and.w	r3, r3, #8
 c00987e:	9304      	str	r3, [sp, #16]
 c009880:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c009882:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009884:	f043 0310 	orr.w	r3, r3, #16
 c009888:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00988a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00988c:	f003 0310 	and.w	r3, r3, #16
 c009890:	9305      	str	r3, [sp, #20]
 c009892:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 c009894:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009896:	f043 0320 	orr.w	r3, r3, #32
 c00989a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00989c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00989e:	f003 0320 	and.w	r3, r3, #32
 c0098a2:	9306      	str	r3, [sp, #24]
 c0098a4:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c0098a6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0098ac:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098ae:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0098b4:	9307      	str	r3, [sp, #28]
 c0098b6:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 c0098b8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c0098be:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098c0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 c0098c6:	9308      	str	r3, [sp, #32]
 c0098c8:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098ca:	f7fa fe07 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098ce:	462a      	mov	r2, r5
 c0098d0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0098d4:	4832      	ldr	r0, [pc, #200]	@ (c0099a0 <main+0x20c>)
 c0098d6:	f7fa fe01 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOC, (GPIO_PIN_All & ~(GPIO_PIN_7)), GPIO_PIN_NSEC);
 c0098da:	462a      	mov	r2, r5
 c0098dc:	f64f 717f 	movw	r1, #65407	@ 0xff7f
 c0098e0:	4830      	ldr	r0, [pc, #192]	@ (c0099a4 <main+0x210>)
 c0098e2:	f7fa fdfb 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOD, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098e6:	462a      	mov	r2, r5
 c0098e8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0098ec:	482e      	ldr	r0, [pc, #184]	@ (c0099a8 <main+0x214>)
 c0098ee:	f7fa fdf5 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098f2:	462a      	mov	r2, r5
 c0098f4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0098f8:	482c      	ldr	r0, [pc, #176]	@ (c0099ac <main+0x218>)
 c0098fa:	f7fa fdef 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOF, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098fe:	462a      	mov	r2, r5
 c009900:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009904:	482a      	ldr	r0, [pc, #168]	@ (c0099b0 <main+0x21c>)
 c009906:	f7fa fde9 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00990a:	462a      	mov	r2, r5
 c00990c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009910:	4821      	ldr	r0, [pc, #132]	@ (c009998 <main+0x204>)
 c009912:	f7fa fde3 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOH, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009916:	462a      	mov	r2, r5
 c009918:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c00991c:	4825      	ldr	r0, [pc, #148]	@ (c0099b4 <main+0x220>)
 c00991e:	f7fa fddd 	bl	c0044dc <HAL_GPIO_ConfigPinAttributes>
  BSP_LED_Init(LED1);
 c009922:	4628      	mov	r0, r5
 c009924:	f7f8 fb9a 	bl	c00205c <BSP_LED_Init>
  HAL_SuspendTick();
 c009928:	f7f8 ff5a 	bl	c0027e0 <HAL_SuspendTick>
  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c00992c:	4b22      	ldr	r3, [pc, #136]	@ (c0099b8 <main+0x224>)
 c00992e:	4a23      	ldr	r2, [pc, #140]	@ (c0099bc <main+0x228>)
 c009930:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c009932:	681a      	ldr	r2, [r3, #0]
 c009934:	f382 8888 	msr	MSP_NS, r2
  NonSecure_ResetHandler();
 c009938:	685c      	ldr	r4, [r3, #4]
 c00993a:	0864      	lsrs	r4, r4, #1
 c00993c:	0064      	lsls	r4, r4, #1
 c00993e:	4620      	mov	r0, r4
 c009940:	4621      	mov	r1, r4
 c009942:	4622      	mov	r2, r4
 c009944:	4623      	mov	r3, r4
 c009946:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00994a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00994e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c009952:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c009956:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00995a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00995e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c009962:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c009966:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00996a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00996e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c009972:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c009976:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00997a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00997e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c009982:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c009986:	f7ff fcee 	bl	c009366 <__gnu_cmse_nonsecure_call>
  while (1)
 c00998a:	e7fe      	b.n	c00998a <main+0x1f6>
 c00998c:	e000ed00 	.word	0xe000ed00
 c009990:	30030000 	.word	0x30030000
 c009994:	50021000 	.word	0x50021000
 c009998:	52021800 	.word	0x52021800
 c00999c:	52020000 	.word	0x52020000
 c0099a0:	52020400 	.word	0x52020400
 c0099a4:	52020800 	.word	0x52020800
 c0099a8:	52020c00 	.word	0x52020c00
 c0099ac:	52021000 	.word	0x52021000
 c0099b0:	52021400 	.word	0x52021400
 c0099b4:	52021c00 	.word	0x52021c00
 c0099b8:	08040000 	.word	0x08040000
 c0099bc:	e002ed00 	.word	0xe002ed00

0c0099c0 <malloc>:
 c0099c0:	4b02      	ldr	r3, [pc, #8]	@ (c0099cc <malloc+0xc>)
 c0099c2:	4601      	mov	r1, r0
 c0099c4:	6818      	ldr	r0, [r3, #0]
 c0099c6:	f000 b825 	b.w	c009a14 <_malloc_r>
 c0099ca:	bf00      	nop
 c0099cc:	30000038 	.word	0x30000038

0c0099d0 <sbrk_aligned>:
 c0099d0:	b570      	push	{r4, r5, r6, lr}
 c0099d2:	4e0f      	ldr	r6, [pc, #60]	@ (c009a10 <sbrk_aligned+0x40>)
 c0099d4:	460c      	mov	r4, r1
 c0099d6:	4605      	mov	r5, r0
 c0099d8:	6831      	ldr	r1, [r6, #0]
 c0099da:	b911      	cbnz	r1, c0099e2 <sbrk_aligned+0x12>
 c0099dc:	f000 fb6c 	bl	c00a0b8 <_sbrk_r>
 c0099e0:	6030      	str	r0, [r6, #0]
 c0099e2:	4621      	mov	r1, r4
 c0099e4:	4628      	mov	r0, r5
 c0099e6:	f000 fb67 	bl	c00a0b8 <_sbrk_r>
 c0099ea:	1c43      	adds	r3, r0, #1
 c0099ec:	d103      	bne.n	c0099f6 <sbrk_aligned+0x26>
 c0099ee:	f04f 34ff 	mov.w	r4, #4294967295
 c0099f2:	4620      	mov	r0, r4
 c0099f4:	bd70      	pop	{r4, r5, r6, pc}
 c0099f6:	1cc4      	adds	r4, r0, #3
 c0099f8:	f024 0403 	bic.w	r4, r4, #3
 c0099fc:	42a0      	cmp	r0, r4
 c0099fe:	d0f8      	beq.n	c0099f2 <sbrk_aligned+0x22>
 c009a00:	1a21      	subs	r1, r4, r0
 c009a02:	4628      	mov	r0, r5
 c009a04:	f000 fb58 	bl	c00a0b8 <_sbrk_r>
 c009a08:	3001      	adds	r0, #1
 c009a0a:	d1f2      	bne.n	c0099f2 <sbrk_aligned+0x22>
 c009a0c:	e7ef      	b.n	c0099ee <sbrk_aligned+0x1e>
 c009a0e:	bf00      	nop
 c009a10:	30003ff4 	.word	0x30003ff4

0c009a14 <_malloc_r>:
 c009a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c009a18:	1ccd      	adds	r5, r1, #3
 c009a1a:	4606      	mov	r6, r0
 c009a1c:	f025 0503 	bic.w	r5, r5, #3
 c009a20:	3508      	adds	r5, #8
 c009a22:	2d0c      	cmp	r5, #12
 c009a24:	bf38      	it	cc
 c009a26:	250c      	movcc	r5, #12
 c009a28:	2d00      	cmp	r5, #0
 c009a2a:	db01      	blt.n	c009a30 <_malloc_r+0x1c>
 c009a2c:	42a9      	cmp	r1, r5
 c009a2e:	d904      	bls.n	c009a3a <_malloc_r+0x26>
 c009a30:	230c      	movs	r3, #12
 c009a32:	6033      	str	r3, [r6, #0]
 c009a34:	2000      	movs	r0, #0
 c009a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c009a3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ c009b10 <_malloc_r+0xfc>
 c009a3e:	f000 f869 	bl	c009b14 <__malloc_lock>
 c009a42:	f8d8 3000 	ldr.w	r3, [r8]
 c009a46:	461c      	mov	r4, r3
 c009a48:	bb44      	cbnz	r4, c009a9c <_malloc_r+0x88>
 c009a4a:	4629      	mov	r1, r5
 c009a4c:	4630      	mov	r0, r6
 c009a4e:	f7ff ffbf 	bl	c0099d0 <sbrk_aligned>
 c009a52:	1c43      	adds	r3, r0, #1
 c009a54:	4604      	mov	r4, r0
 c009a56:	d158      	bne.n	c009b0a <_malloc_r+0xf6>
 c009a58:	f8d8 4000 	ldr.w	r4, [r8]
 c009a5c:	4627      	mov	r7, r4
 c009a5e:	2f00      	cmp	r7, #0
 c009a60:	d143      	bne.n	c009aea <_malloc_r+0xd6>
 c009a62:	2c00      	cmp	r4, #0
 c009a64:	d04b      	beq.n	c009afe <_malloc_r+0xea>
 c009a66:	6823      	ldr	r3, [r4, #0]
 c009a68:	4639      	mov	r1, r7
 c009a6a:	4630      	mov	r0, r6
 c009a6c:	eb04 0903 	add.w	r9, r4, r3
 c009a70:	f000 fb22 	bl	c00a0b8 <_sbrk_r>
 c009a74:	4581      	cmp	r9, r0
 c009a76:	d142      	bne.n	c009afe <_malloc_r+0xea>
 c009a78:	6821      	ldr	r1, [r4, #0]
 c009a7a:	4630      	mov	r0, r6
 c009a7c:	1a6d      	subs	r5, r5, r1
 c009a7e:	4629      	mov	r1, r5
 c009a80:	f7ff ffa6 	bl	c0099d0 <sbrk_aligned>
 c009a84:	3001      	adds	r0, #1
 c009a86:	d03a      	beq.n	c009afe <_malloc_r+0xea>
 c009a88:	6823      	ldr	r3, [r4, #0]
 c009a8a:	442b      	add	r3, r5
 c009a8c:	6023      	str	r3, [r4, #0]
 c009a8e:	f8d8 3000 	ldr.w	r3, [r8]
 c009a92:	685a      	ldr	r2, [r3, #4]
 c009a94:	bb62      	cbnz	r2, c009af0 <_malloc_r+0xdc>
 c009a96:	f8c8 7000 	str.w	r7, [r8]
 c009a9a:	e00f      	b.n	c009abc <_malloc_r+0xa8>
 c009a9c:	6822      	ldr	r2, [r4, #0]
 c009a9e:	1b52      	subs	r2, r2, r5
 c009aa0:	d420      	bmi.n	c009ae4 <_malloc_r+0xd0>
 c009aa2:	2a0b      	cmp	r2, #11
 c009aa4:	d917      	bls.n	c009ad6 <_malloc_r+0xc2>
 c009aa6:	1961      	adds	r1, r4, r5
 c009aa8:	42a3      	cmp	r3, r4
 c009aaa:	6025      	str	r5, [r4, #0]
 c009aac:	bf18      	it	ne
 c009aae:	6059      	strne	r1, [r3, #4]
 c009ab0:	6863      	ldr	r3, [r4, #4]
 c009ab2:	bf08      	it	eq
 c009ab4:	f8c8 1000 	streq.w	r1, [r8]
 c009ab8:	5162      	str	r2, [r4, r5]
 c009aba:	604b      	str	r3, [r1, #4]
 c009abc:	4630      	mov	r0, r6
 c009abe:	f000 f82f 	bl	c009b20 <__malloc_unlock>
 c009ac2:	f104 000b 	add.w	r0, r4, #11
 c009ac6:	1d23      	adds	r3, r4, #4
 c009ac8:	f020 0007 	bic.w	r0, r0, #7
 c009acc:	1ac2      	subs	r2, r0, r3
 c009ace:	bf1c      	itt	ne
 c009ad0:	1a1b      	subne	r3, r3, r0
 c009ad2:	50a3      	strne	r3, [r4, r2]
 c009ad4:	e7af      	b.n	c009a36 <_malloc_r+0x22>
 c009ad6:	6862      	ldr	r2, [r4, #4]
 c009ad8:	42a3      	cmp	r3, r4
 c009ada:	bf0c      	ite	eq
 c009adc:	f8c8 2000 	streq.w	r2, [r8]
 c009ae0:	605a      	strne	r2, [r3, #4]
 c009ae2:	e7eb      	b.n	c009abc <_malloc_r+0xa8>
 c009ae4:	4623      	mov	r3, r4
 c009ae6:	6864      	ldr	r4, [r4, #4]
 c009ae8:	e7ae      	b.n	c009a48 <_malloc_r+0x34>
 c009aea:	463c      	mov	r4, r7
 c009aec:	687f      	ldr	r7, [r7, #4]
 c009aee:	e7b6      	b.n	c009a5e <_malloc_r+0x4a>
 c009af0:	461a      	mov	r2, r3
 c009af2:	685b      	ldr	r3, [r3, #4]
 c009af4:	42a3      	cmp	r3, r4
 c009af6:	d1fb      	bne.n	c009af0 <_malloc_r+0xdc>
 c009af8:	2300      	movs	r3, #0
 c009afa:	6053      	str	r3, [r2, #4]
 c009afc:	e7de      	b.n	c009abc <_malloc_r+0xa8>
 c009afe:	230c      	movs	r3, #12
 c009b00:	4630      	mov	r0, r6
 c009b02:	6033      	str	r3, [r6, #0]
 c009b04:	f000 f80c 	bl	c009b20 <__malloc_unlock>
 c009b08:	e794      	b.n	c009a34 <_malloc_r+0x20>
 c009b0a:	6005      	str	r5, [r0, #0]
 c009b0c:	e7d6      	b.n	c009abc <_malloc_r+0xa8>
 c009b0e:	bf00      	nop
 c009b10:	30003ff8 	.word	0x30003ff8

0c009b14 <__malloc_lock>:
 c009b14:	4801      	ldr	r0, [pc, #4]	@ (c009b1c <__malloc_lock+0x8>)
 c009b16:	f000 bb1c 	b.w	c00a152 <__retarget_lock_acquire_recursive>
 c009b1a:	bf00      	nop
 c009b1c:	3000413c 	.word	0x3000413c

0c009b20 <__malloc_unlock>:
 c009b20:	4801      	ldr	r0, [pc, #4]	@ (c009b28 <__malloc_unlock+0x8>)
 c009b22:	f000 bb17 	b.w	c00a154 <__retarget_lock_release_recursive>
 c009b26:	bf00      	nop
 c009b28:	3000413c 	.word	0x3000413c

0c009b2c <srand>:
 c009b2c:	b538      	push	{r3, r4, r5, lr}
 c009b2e:	4b10      	ldr	r3, [pc, #64]	@ (c009b70 <srand+0x44>)
 c009b30:	4604      	mov	r4, r0
 c009b32:	681d      	ldr	r5, [r3, #0]
 c009b34:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c009b36:	b9b3      	cbnz	r3, c009b66 <srand+0x3a>
 c009b38:	2018      	movs	r0, #24
 c009b3a:	f7ff ff41 	bl	c0099c0 <malloc>
 c009b3e:	4602      	mov	r2, r0
 c009b40:	6328      	str	r0, [r5, #48]	@ 0x30
 c009b42:	b920      	cbnz	r0, c009b4e <srand+0x22>
 c009b44:	4b0b      	ldr	r3, [pc, #44]	@ (c009b74 <srand+0x48>)
 c009b46:	2146      	movs	r1, #70	@ 0x46
 c009b48:	480b      	ldr	r0, [pc, #44]	@ (c009b78 <srand+0x4c>)
 c009b4a:	f000 fb11 	bl	c00a170 <__assert_func>
 c009b4e:	490b      	ldr	r1, [pc, #44]	@ (c009b7c <srand+0x50>)
 c009b50:	4b0b      	ldr	r3, [pc, #44]	@ (c009b80 <srand+0x54>)
 c009b52:	e9c0 1300 	strd	r1, r3, [r0]
 c009b56:	4b0b      	ldr	r3, [pc, #44]	@ (c009b84 <srand+0x58>)
 c009b58:	2100      	movs	r1, #0
 c009b5a:	6083      	str	r3, [r0, #8]
 c009b5c:	230b      	movs	r3, #11
 c009b5e:	8183      	strh	r3, [r0, #12]
 c009b60:	2001      	movs	r0, #1
 c009b62:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c009b66:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c009b68:	2200      	movs	r2, #0
 c009b6a:	611c      	str	r4, [r3, #16]
 c009b6c:	615a      	str	r2, [r3, #20]
 c009b6e:	bd38      	pop	{r3, r4, r5, pc}
 c009b70:	30000038 	.word	0x30000038
 c009b74:	0c00b236 	.word	0x0c00b236
 c009b78:	0c00b24d 	.word	0x0c00b24d
 c009b7c:	abcd330e 	.word	0xabcd330e
 c009b80:	e66d1234 	.word	0xe66d1234
 c009b84:	0005deec 	.word	0x0005deec

0c009b88 <rand>:
 c009b88:	4b16      	ldr	r3, [pc, #88]	@ (c009be4 <rand+0x5c>)
 c009b8a:	b510      	push	{r4, lr}
 c009b8c:	681c      	ldr	r4, [r3, #0]
 c009b8e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 c009b90:	b9b3      	cbnz	r3, c009bc0 <rand+0x38>
 c009b92:	2018      	movs	r0, #24
 c009b94:	f7ff ff14 	bl	c0099c0 <malloc>
 c009b98:	4602      	mov	r2, r0
 c009b9a:	6320      	str	r0, [r4, #48]	@ 0x30
 c009b9c:	b920      	cbnz	r0, c009ba8 <rand+0x20>
 c009b9e:	4b12      	ldr	r3, [pc, #72]	@ (c009be8 <rand+0x60>)
 c009ba0:	2152      	movs	r1, #82	@ 0x52
 c009ba2:	4812      	ldr	r0, [pc, #72]	@ (c009bec <rand+0x64>)
 c009ba4:	f000 fae4 	bl	c00a170 <__assert_func>
 c009ba8:	4911      	ldr	r1, [pc, #68]	@ (c009bf0 <rand+0x68>)
 c009baa:	4b12      	ldr	r3, [pc, #72]	@ (c009bf4 <rand+0x6c>)
 c009bac:	e9c0 1300 	strd	r1, r3, [r0]
 c009bb0:	4b11      	ldr	r3, [pc, #68]	@ (c009bf8 <rand+0x70>)
 c009bb2:	2100      	movs	r1, #0
 c009bb4:	6083      	str	r3, [r0, #8]
 c009bb6:	230b      	movs	r3, #11
 c009bb8:	8183      	strh	r3, [r0, #12]
 c009bba:	2001      	movs	r0, #1
 c009bbc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c009bc0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 c009bc2:	480e      	ldr	r0, [pc, #56]	@ (c009bfc <rand+0x74>)
 c009bc4:	690b      	ldr	r3, [r1, #16]
 c009bc6:	694c      	ldr	r4, [r1, #20]
 c009bc8:	4a0d      	ldr	r2, [pc, #52]	@ (c009c00 <rand+0x78>)
 c009bca:	4358      	muls	r0, r3
 c009bcc:	fb02 0004 	mla	r0, r2, r4, r0
 c009bd0:	fba3 3202 	umull	r3, r2, r3, r2
 c009bd4:	3301      	adds	r3, #1
 c009bd6:	eb40 0002 	adc.w	r0, r0, r2
 c009bda:	e9c1 3004 	strd	r3, r0, [r1, #16]
 c009bde:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 c009be2:	bd10      	pop	{r4, pc}
 c009be4:	30000038 	.word	0x30000038
 c009be8:	0c00b236 	.word	0x0c00b236
 c009bec:	0c00b24d 	.word	0x0c00b24d
 c009bf0:	abcd330e 	.word	0xabcd330e
 c009bf4:	e66d1234 	.word	0xe66d1234
 c009bf8:	0005deec 	.word	0x0005deec
 c009bfc:	5851f42d 	.word	0x5851f42d
 c009c00:	4c957f2d 	.word	0x4c957f2d

0c009c04 <std>:
 c009c04:	2300      	movs	r3, #0
 c009c06:	b510      	push	{r4, lr}
 c009c08:	4604      	mov	r4, r0
 c009c0a:	6083      	str	r3, [r0, #8]
 c009c0c:	8181      	strh	r1, [r0, #12]
 c009c0e:	4619      	mov	r1, r3
 c009c10:	6643      	str	r3, [r0, #100]	@ 0x64
 c009c12:	81c2      	strh	r2, [r0, #14]
 c009c14:	2208      	movs	r2, #8
 c009c16:	6183      	str	r3, [r0, #24]
 c009c18:	e9c0 3300 	strd	r3, r3, [r0]
 c009c1c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 c009c20:	305c      	adds	r0, #92	@ 0x5c
 c009c22:	f000 f9f9 	bl	c00a018 <memset>
 c009c26:	4b0d      	ldr	r3, [pc, #52]	@ (c009c5c <std+0x58>)
 c009c28:	6224      	str	r4, [r4, #32]
 c009c2a:	6263      	str	r3, [r4, #36]	@ 0x24
 c009c2c:	4b0c      	ldr	r3, [pc, #48]	@ (c009c60 <std+0x5c>)
 c009c2e:	62a3      	str	r3, [r4, #40]	@ 0x28
 c009c30:	4b0c      	ldr	r3, [pc, #48]	@ (c009c64 <std+0x60>)
 c009c32:	62e3      	str	r3, [r4, #44]	@ 0x2c
 c009c34:	4b0c      	ldr	r3, [pc, #48]	@ (c009c68 <std+0x64>)
 c009c36:	6323      	str	r3, [r4, #48]	@ 0x30
 c009c38:	4b0c      	ldr	r3, [pc, #48]	@ (c009c6c <std+0x68>)
 c009c3a:	429c      	cmp	r4, r3
 c009c3c:	d006      	beq.n	c009c4c <std+0x48>
 c009c3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 c009c42:	4294      	cmp	r4, r2
 c009c44:	d002      	beq.n	c009c4c <std+0x48>
 c009c46:	33d0      	adds	r3, #208	@ 0xd0
 c009c48:	429c      	cmp	r4, r3
 c009c4a:	d105      	bne.n	c009c58 <std+0x54>
 c009c4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 c009c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009c54:	f000 ba7c 	b.w	c00a150 <__retarget_lock_init_recursive>
 c009c58:	bd10      	pop	{r4, pc}
 c009c5a:	bf00      	nop
 c009c5c:	0c009e69 	.word	0x0c009e69
 c009c60:	0c009e8b 	.word	0x0c009e8b
 c009c64:	0c009ec3 	.word	0x0c009ec3
 c009c68:	0c009ee7 	.word	0x0c009ee7
 c009c6c:	30003ffc 	.word	0x30003ffc

0c009c70 <stdio_exit_handler>:
 c009c70:	4a02      	ldr	r2, [pc, #8]	@ (c009c7c <stdio_exit_handler+0xc>)
 c009c72:	4903      	ldr	r1, [pc, #12]	@ (c009c80 <stdio_exit_handler+0x10>)
 c009c74:	4803      	ldr	r0, [pc, #12]	@ (c009c84 <stdio_exit_handler+0x14>)
 c009c76:	f000 b869 	b.w	c009d4c <_fwalk_sglue>
 c009c7a:	bf00      	nop
 c009c7c:	3000002c 	.word	0x3000002c
 c009c80:	0c00a8ed 	.word	0x0c00a8ed
 c009c84:	3000003c 	.word	0x3000003c

0c009c88 <cleanup_stdio>:
 c009c88:	6841      	ldr	r1, [r0, #4]
 c009c8a:	4b0c      	ldr	r3, [pc, #48]	@ (c009cbc <cleanup_stdio+0x34>)
 c009c8c:	4299      	cmp	r1, r3
 c009c8e:	b510      	push	{r4, lr}
 c009c90:	4604      	mov	r4, r0
 c009c92:	d001      	beq.n	c009c98 <cleanup_stdio+0x10>
 c009c94:	f000 fe2a 	bl	c00a8ec <_fflush_r>
 c009c98:	68a1      	ldr	r1, [r4, #8]
 c009c9a:	4b09      	ldr	r3, [pc, #36]	@ (c009cc0 <cleanup_stdio+0x38>)
 c009c9c:	4299      	cmp	r1, r3
 c009c9e:	d002      	beq.n	c009ca6 <cleanup_stdio+0x1e>
 c009ca0:	4620      	mov	r0, r4
 c009ca2:	f000 fe23 	bl	c00a8ec <_fflush_r>
 c009ca6:	68e1      	ldr	r1, [r4, #12]
 c009ca8:	4b06      	ldr	r3, [pc, #24]	@ (c009cc4 <cleanup_stdio+0x3c>)
 c009caa:	4299      	cmp	r1, r3
 c009cac:	d004      	beq.n	c009cb8 <cleanup_stdio+0x30>
 c009cae:	4620      	mov	r0, r4
 c009cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009cb4:	f000 be1a 	b.w	c00a8ec <_fflush_r>
 c009cb8:	bd10      	pop	{r4, pc}
 c009cba:	bf00      	nop
 c009cbc:	30003ffc 	.word	0x30003ffc
 c009cc0:	30004064 	.word	0x30004064
 c009cc4:	300040cc 	.word	0x300040cc

0c009cc8 <global_stdio_init.part.0>:
 c009cc8:	b510      	push	{r4, lr}
 c009cca:	4b0b      	ldr	r3, [pc, #44]	@ (c009cf8 <global_stdio_init.part.0+0x30>)
 c009ccc:	2104      	movs	r1, #4
 c009cce:	4c0b      	ldr	r4, [pc, #44]	@ (c009cfc <global_stdio_init.part.0+0x34>)
 c009cd0:	4a0b      	ldr	r2, [pc, #44]	@ (c009d00 <global_stdio_init.part.0+0x38>)
 c009cd2:	4620      	mov	r0, r4
 c009cd4:	601a      	str	r2, [r3, #0]
 c009cd6:	2200      	movs	r2, #0
 c009cd8:	f7ff ff94 	bl	c009c04 <std>
 c009cdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 c009ce0:	2201      	movs	r2, #1
 c009ce2:	2109      	movs	r1, #9
 c009ce4:	f7ff ff8e 	bl	c009c04 <std>
 c009ce8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 c009cec:	2202      	movs	r2, #2
 c009cee:	2112      	movs	r1, #18
 c009cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009cf4:	f7ff bf86 	b.w	c009c04 <std>
 c009cf8:	30004134 	.word	0x30004134
 c009cfc:	30003ffc 	.word	0x30003ffc
 c009d00:	0c009c71 	.word	0x0c009c71

0c009d04 <__sfp_lock_acquire>:
 c009d04:	4801      	ldr	r0, [pc, #4]	@ (c009d0c <__sfp_lock_acquire+0x8>)
 c009d06:	f000 ba24 	b.w	c00a152 <__retarget_lock_acquire_recursive>
 c009d0a:	bf00      	nop
 c009d0c:	3000413d 	.word	0x3000413d

0c009d10 <__sfp_lock_release>:
 c009d10:	4801      	ldr	r0, [pc, #4]	@ (c009d18 <__sfp_lock_release+0x8>)
 c009d12:	f000 ba1f 	b.w	c00a154 <__retarget_lock_release_recursive>
 c009d16:	bf00      	nop
 c009d18:	3000413d 	.word	0x3000413d

0c009d1c <__sinit>:
 c009d1c:	b510      	push	{r4, lr}
 c009d1e:	4604      	mov	r4, r0
 c009d20:	f7ff fff0 	bl	c009d04 <__sfp_lock_acquire>
 c009d24:	6a23      	ldr	r3, [r4, #32]
 c009d26:	b11b      	cbz	r3, c009d30 <__sinit+0x14>
 c009d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009d2c:	f7ff bff0 	b.w	c009d10 <__sfp_lock_release>
 c009d30:	4b04      	ldr	r3, [pc, #16]	@ (c009d44 <__sinit+0x28>)
 c009d32:	6223      	str	r3, [r4, #32]
 c009d34:	4b04      	ldr	r3, [pc, #16]	@ (c009d48 <__sinit+0x2c>)
 c009d36:	681b      	ldr	r3, [r3, #0]
 c009d38:	2b00      	cmp	r3, #0
 c009d3a:	d1f5      	bne.n	c009d28 <__sinit+0xc>
 c009d3c:	f7ff ffc4 	bl	c009cc8 <global_stdio_init.part.0>
 c009d40:	e7f2      	b.n	c009d28 <__sinit+0xc>
 c009d42:	bf00      	nop
 c009d44:	0c009c89 	.word	0x0c009c89
 c009d48:	30004134 	.word	0x30004134

0c009d4c <_fwalk_sglue>:
 c009d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c009d50:	4607      	mov	r7, r0
 c009d52:	4688      	mov	r8, r1
 c009d54:	4614      	mov	r4, r2
 c009d56:	2600      	movs	r6, #0
 c009d58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 c009d5c:	f1b9 0901 	subs.w	r9, r9, #1
 c009d60:	d505      	bpl.n	c009d6e <_fwalk_sglue+0x22>
 c009d62:	6824      	ldr	r4, [r4, #0]
 c009d64:	2c00      	cmp	r4, #0
 c009d66:	d1f7      	bne.n	c009d58 <_fwalk_sglue+0xc>
 c009d68:	4630      	mov	r0, r6
 c009d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c009d6e:	89ab      	ldrh	r3, [r5, #12]
 c009d70:	2b01      	cmp	r3, #1
 c009d72:	d907      	bls.n	c009d84 <_fwalk_sglue+0x38>
 c009d74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 c009d78:	3301      	adds	r3, #1
 c009d7a:	d003      	beq.n	c009d84 <_fwalk_sglue+0x38>
 c009d7c:	4629      	mov	r1, r5
 c009d7e:	4638      	mov	r0, r7
 c009d80:	47c0      	blx	r8
 c009d82:	4306      	orrs	r6, r0
 c009d84:	3568      	adds	r5, #104	@ 0x68
 c009d86:	e7e9      	b.n	c009d5c <_fwalk_sglue+0x10>

0c009d88 <iprintf>:
 c009d88:	b40f      	push	{r0, r1, r2, r3}
 c009d8a:	b507      	push	{r0, r1, r2, lr}
 c009d8c:	4906      	ldr	r1, [pc, #24]	@ (c009da8 <iprintf+0x20>)
 c009d8e:	ab04      	add	r3, sp, #16
 c009d90:	6808      	ldr	r0, [r1, #0]
 c009d92:	f853 2b04 	ldr.w	r2, [r3], #4
 c009d96:	6881      	ldr	r1, [r0, #8]
 c009d98:	9301      	str	r3, [sp, #4]
 c009d9a:	f000 fa7b 	bl	c00a294 <_vfiprintf_r>
 c009d9e:	b003      	add	sp, #12
 c009da0:	f85d eb04 	ldr.w	lr, [sp], #4
 c009da4:	b004      	add	sp, #16
 c009da6:	4770      	bx	lr
 c009da8:	30000038 	.word	0x30000038

0c009dac <_puts_r>:
 c009dac:	6a03      	ldr	r3, [r0, #32]
 c009dae:	b570      	push	{r4, r5, r6, lr}
 c009db0:	4605      	mov	r5, r0
 c009db2:	460e      	mov	r6, r1
 c009db4:	6884      	ldr	r4, [r0, #8]
 c009db6:	b90b      	cbnz	r3, c009dbc <_puts_r+0x10>
 c009db8:	f7ff ffb0 	bl	c009d1c <__sinit>
 c009dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c009dbe:	07db      	lsls	r3, r3, #31
 c009dc0:	d405      	bmi.n	c009dce <_puts_r+0x22>
 c009dc2:	89a3      	ldrh	r3, [r4, #12]
 c009dc4:	0598      	lsls	r0, r3, #22
 c009dc6:	d402      	bmi.n	c009dce <_puts_r+0x22>
 c009dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c009dca:	f000 f9c2 	bl	c00a152 <__retarget_lock_acquire_recursive>
 c009dce:	89a3      	ldrh	r3, [r4, #12]
 c009dd0:	0719      	lsls	r1, r3, #28
 c009dd2:	d502      	bpl.n	c009dda <_puts_r+0x2e>
 c009dd4:	6923      	ldr	r3, [r4, #16]
 c009dd6:	2b00      	cmp	r3, #0
 c009dd8:	d135      	bne.n	c009e46 <_puts_r+0x9a>
 c009dda:	4621      	mov	r1, r4
 c009ddc:	4628      	mov	r0, r5
 c009dde:	f000 f8c5 	bl	c009f6c <__swsetup_r>
 c009de2:	b380      	cbz	r0, c009e46 <_puts_r+0x9a>
 c009de4:	f04f 35ff 	mov.w	r5, #4294967295
 c009de8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c009dea:	07da      	lsls	r2, r3, #31
 c009dec:	d405      	bmi.n	c009dfa <_puts_r+0x4e>
 c009dee:	89a3      	ldrh	r3, [r4, #12]
 c009df0:	059b      	lsls	r3, r3, #22
 c009df2:	d402      	bmi.n	c009dfa <_puts_r+0x4e>
 c009df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c009df6:	f000 f9ad 	bl	c00a154 <__retarget_lock_release_recursive>
 c009dfa:	4628      	mov	r0, r5
 c009dfc:	bd70      	pop	{r4, r5, r6, pc}
 c009dfe:	2b00      	cmp	r3, #0
 c009e00:	da04      	bge.n	c009e0c <_puts_r+0x60>
 c009e02:	69a2      	ldr	r2, [r4, #24]
 c009e04:	429a      	cmp	r2, r3
 c009e06:	dc17      	bgt.n	c009e38 <_puts_r+0x8c>
 c009e08:	290a      	cmp	r1, #10
 c009e0a:	d015      	beq.n	c009e38 <_puts_r+0x8c>
 c009e0c:	6823      	ldr	r3, [r4, #0]
 c009e0e:	1c5a      	adds	r2, r3, #1
 c009e10:	6022      	str	r2, [r4, #0]
 c009e12:	7019      	strb	r1, [r3, #0]
 c009e14:	68a3      	ldr	r3, [r4, #8]
 c009e16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 c009e1a:	3b01      	subs	r3, #1
 c009e1c:	60a3      	str	r3, [r4, #8]
 c009e1e:	2900      	cmp	r1, #0
 c009e20:	d1ed      	bne.n	c009dfe <_puts_r+0x52>
 c009e22:	2b00      	cmp	r3, #0
 c009e24:	da11      	bge.n	c009e4a <_puts_r+0x9e>
 c009e26:	4622      	mov	r2, r4
 c009e28:	210a      	movs	r1, #10
 c009e2a:	4628      	mov	r0, r5
 c009e2c:	f000 f85f 	bl	c009eee <__swbuf_r>
 c009e30:	3001      	adds	r0, #1
 c009e32:	d0d7      	beq.n	c009de4 <_puts_r+0x38>
 c009e34:	250a      	movs	r5, #10
 c009e36:	e7d7      	b.n	c009de8 <_puts_r+0x3c>
 c009e38:	4622      	mov	r2, r4
 c009e3a:	4628      	mov	r0, r5
 c009e3c:	f000 f857 	bl	c009eee <__swbuf_r>
 c009e40:	3001      	adds	r0, #1
 c009e42:	d1e7      	bne.n	c009e14 <_puts_r+0x68>
 c009e44:	e7ce      	b.n	c009de4 <_puts_r+0x38>
 c009e46:	3e01      	subs	r6, #1
 c009e48:	e7e4      	b.n	c009e14 <_puts_r+0x68>
 c009e4a:	6823      	ldr	r3, [r4, #0]
 c009e4c:	1c5a      	adds	r2, r3, #1
 c009e4e:	6022      	str	r2, [r4, #0]
 c009e50:	220a      	movs	r2, #10
 c009e52:	701a      	strb	r2, [r3, #0]
 c009e54:	e7ee      	b.n	c009e34 <_puts_r+0x88>
	...

0c009e58 <puts>:
 c009e58:	4b02      	ldr	r3, [pc, #8]	@ (c009e64 <puts+0xc>)
 c009e5a:	4601      	mov	r1, r0
 c009e5c:	6818      	ldr	r0, [r3, #0]
 c009e5e:	f7ff bfa5 	b.w	c009dac <_puts_r>
 c009e62:	bf00      	nop
 c009e64:	30000038 	.word	0x30000038

0c009e68 <__sread>:
 c009e68:	b510      	push	{r4, lr}
 c009e6a:	460c      	mov	r4, r1
 c009e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009e70:	f000 f910 	bl	c00a094 <_read_r>
 c009e74:	2800      	cmp	r0, #0
 c009e76:	bfab      	itete	ge
 c009e78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 c009e7a:	89a3      	ldrhlt	r3, [r4, #12]
 c009e7c:	181b      	addge	r3, r3, r0
 c009e7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 c009e82:	bfac      	ite	ge
 c009e84:	6563      	strge	r3, [r4, #84]	@ 0x54
 c009e86:	81a3      	strhlt	r3, [r4, #12]
 c009e88:	bd10      	pop	{r4, pc}

0c009e8a <__swrite>:
 c009e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c009e8e:	461f      	mov	r7, r3
 c009e90:	898b      	ldrh	r3, [r1, #12]
 c009e92:	4605      	mov	r5, r0
 c009e94:	460c      	mov	r4, r1
 c009e96:	05db      	lsls	r3, r3, #23
 c009e98:	4616      	mov	r6, r2
 c009e9a:	d505      	bpl.n	c009ea8 <__swrite+0x1e>
 c009e9c:	2302      	movs	r3, #2
 c009e9e:	2200      	movs	r2, #0
 c009ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009ea4:	f000 f8e4 	bl	c00a070 <_lseek_r>
 c009ea8:	89a3      	ldrh	r3, [r4, #12]
 c009eaa:	4632      	mov	r2, r6
 c009eac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c009eb0:	4628      	mov	r0, r5
 c009eb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 c009eb6:	81a3      	strh	r3, [r4, #12]
 c009eb8:	463b      	mov	r3, r7
 c009eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c009ebe:	f000 b90b 	b.w	c00a0d8 <_write_r>

0c009ec2 <__sseek>:
 c009ec2:	b510      	push	{r4, lr}
 c009ec4:	460c      	mov	r4, r1
 c009ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009eca:	f000 f8d1 	bl	c00a070 <_lseek_r>
 c009ece:	1c43      	adds	r3, r0, #1
 c009ed0:	89a3      	ldrh	r3, [r4, #12]
 c009ed2:	bf15      	itete	ne
 c009ed4:	6560      	strne	r0, [r4, #84]	@ 0x54
 c009ed6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 c009eda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 c009ede:	81a3      	strheq	r3, [r4, #12]
 c009ee0:	bf18      	it	ne
 c009ee2:	81a3      	strhne	r3, [r4, #12]
 c009ee4:	bd10      	pop	{r4, pc}

0c009ee6 <__sclose>:
 c009ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009eea:	f000 b8b1 	b.w	c00a050 <_close_r>

0c009eee <__swbuf_r>:
 c009eee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c009ef0:	460e      	mov	r6, r1
 c009ef2:	4614      	mov	r4, r2
 c009ef4:	4605      	mov	r5, r0
 c009ef6:	b118      	cbz	r0, c009f00 <__swbuf_r+0x12>
 c009ef8:	6a03      	ldr	r3, [r0, #32]
 c009efa:	b90b      	cbnz	r3, c009f00 <__swbuf_r+0x12>
 c009efc:	f7ff ff0e 	bl	c009d1c <__sinit>
 c009f00:	69a3      	ldr	r3, [r4, #24]
 c009f02:	60a3      	str	r3, [r4, #8]
 c009f04:	89a3      	ldrh	r3, [r4, #12]
 c009f06:	071a      	lsls	r2, r3, #28
 c009f08:	d501      	bpl.n	c009f0e <__swbuf_r+0x20>
 c009f0a:	6923      	ldr	r3, [r4, #16]
 c009f0c:	b943      	cbnz	r3, c009f20 <__swbuf_r+0x32>
 c009f0e:	4621      	mov	r1, r4
 c009f10:	4628      	mov	r0, r5
 c009f12:	f000 f82b 	bl	c009f6c <__swsetup_r>
 c009f16:	b118      	cbz	r0, c009f20 <__swbuf_r+0x32>
 c009f18:	f04f 37ff 	mov.w	r7, #4294967295
 c009f1c:	4638      	mov	r0, r7
 c009f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c009f20:	6823      	ldr	r3, [r4, #0]
 c009f22:	b2f6      	uxtb	r6, r6
 c009f24:	6922      	ldr	r2, [r4, #16]
 c009f26:	4637      	mov	r7, r6
 c009f28:	1a98      	subs	r0, r3, r2
 c009f2a:	6963      	ldr	r3, [r4, #20]
 c009f2c:	4283      	cmp	r3, r0
 c009f2e:	dc05      	bgt.n	c009f3c <__swbuf_r+0x4e>
 c009f30:	4621      	mov	r1, r4
 c009f32:	4628      	mov	r0, r5
 c009f34:	f000 fcda 	bl	c00a8ec <_fflush_r>
 c009f38:	2800      	cmp	r0, #0
 c009f3a:	d1ed      	bne.n	c009f18 <__swbuf_r+0x2a>
 c009f3c:	68a3      	ldr	r3, [r4, #8]
 c009f3e:	3b01      	subs	r3, #1
 c009f40:	60a3      	str	r3, [r4, #8]
 c009f42:	6823      	ldr	r3, [r4, #0]
 c009f44:	1c5a      	adds	r2, r3, #1
 c009f46:	6022      	str	r2, [r4, #0]
 c009f48:	701e      	strb	r6, [r3, #0]
 c009f4a:	1c43      	adds	r3, r0, #1
 c009f4c:	6962      	ldr	r2, [r4, #20]
 c009f4e:	429a      	cmp	r2, r3
 c009f50:	d004      	beq.n	c009f5c <__swbuf_r+0x6e>
 c009f52:	89a3      	ldrh	r3, [r4, #12]
 c009f54:	07db      	lsls	r3, r3, #31
 c009f56:	d5e1      	bpl.n	c009f1c <__swbuf_r+0x2e>
 c009f58:	2e0a      	cmp	r6, #10
 c009f5a:	d1df      	bne.n	c009f1c <__swbuf_r+0x2e>
 c009f5c:	4621      	mov	r1, r4
 c009f5e:	4628      	mov	r0, r5
 c009f60:	f000 fcc4 	bl	c00a8ec <_fflush_r>
 c009f64:	2800      	cmp	r0, #0
 c009f66:	d0d9      	beq.n	c009f1c <__swbuf_r+0x2e>
 c009f68:	e7d6      	b.n	c009f18 <__swbuf_r+0x2a>
	...

0c009f6c <__swsetup_r>:
 c009f6c:	b538      	push	{r3, r4, r5, lr}
 c009f6e:	4b29      	ldr	r3, [pc, #164]	@ (c00a014 <__swsetup_r+0xa8>)
 c009f70:	4605      	mov	r5, r0
 c009f72:	460c      	mov	r4, r1
 c009f74:	6818      	ldr	r0, [r3, #0]
 c009f76:	b118      	cbz	r0, c009f80 <__swsetup_r+0x14>
 c009f78:	6a03      	ldr	r3, [r0, #32]
 c009f7a:	b90b      	cbnz	r3, c009f80 <__swsetup_r+0x14>
 c009f7c:	f7ff fece 	bl	c009d1c <__sinit>
 c009f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c009f84:	0719      	lsls	r1, r3, #28
 c009f86:	d422      	bmi.n	c009fce <__swsetup_r+0x62>
 c009f88:	06da      	lsls	r2, r3, #27
 c009f8a:	d407      	bmi.n	c009f9c <__swsetup_r+0x30>
 c009f8c:	2209      	movs	r2, #9
 c009f8e:	602a      	str	r2, [r5, #0]
 c009f90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c009f94:	f04f 30ff 	mov.w	r0, #4294967295
 c009f98:	81a3      	strh	r3, [r4, #12]
 c009f9a:	e033      	b.n	c00a004 <__swsetup_r+0x98>
 c009f9c:	0758      	lsls	r0, r3, #29
 c009f9e:	d512      	bpl.n	c009fc6 <__swsetup_r+0x5a>
 c009fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c009fa2:	b141      	cbz	r1, c009fb6 <__swsetup_r+0x4a>
 c009fa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c009fa8:	4299      	cmp	r1, r3
 c009faa:	d002      	beq.n	c009fb2 <__swsetup_r+0x46>
 c009fac:	4628      	mov	r0, r5
 c009fae:	f000 f8fd 	bl	c00a1ac <_free_r>
 c009fb2:	2300      	movs	r3, #0
 c009fb4:	6363      	str	r3, [r4, #52]	@ 0x34
 c009fb6:	89a3      	ldrh	r3, [r4, #12]
 c009fb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 c009fbc:	81a3      	strh	r3, [r4, #12]
 c009fbe:	2300      	movs	r3, #0
 c009fc0:	6063      	str	r3, [r4, #4]
 c009fc2:	6923      	ldr	r3, [r4, #16]
 c009fc4:	6023      	str	r3, [r4, #0]
 c009fc6:	89a3      	ldrh	r3, [r4, #12]
 c009fc8:	f043 0308 	orr.w	r3, r3, #8
 c009fcc:	81a3      	strh	r3, [r4, #12]
 c009fce:	6923      	ldr	r3, [r4, #16]
 c009fd0:	b94b      	cbnz	r3, c009fe6 <__swsetup_r+0x7a>
 c009fd2:	89a3      	ldrh	r3, [r4, #12]
 c009fd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 c009fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c009fdc:	d003      	beq.n	c009fe6 <__swsetup_r+0x7a>
 c009fde:	4621      	mov	r1, r4
 c009fe0:	4628      	mov	r0, r5
 c009fe2:	f000 fce2 	bl	c00a9aa <__smakebuf_r>
 c009fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c009fea:	f013 0201 	ands.w	r2, r3, #1
 c009fee:	d00a      	beq.n	c00a006 <__swsetup_r+0x9a>
 c009ff0:	2200      	movs	r2, #0
 c009ff2:	60a2      	str	r2, [r4, #8]
 c009ff4:	6962      	ldr	r2, [r4, #20]
 c009ff6:	4252      	negs	r2, r2
 c009ff8:	61a2      	str	r2, [r4, #24]
 c009ffa:	6922      	ldr	r2, [r4, #16]
 c009ffc:	b942      	cbnz	r2, c00a010 <__swsetup_r+0xa4>
 c009ffe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 c00a002:	d1c5      	bne.n	c009f90 <__swsetup_r+0x24>
 c00a004:	bd38      	pop	{r3, r4, r5, pc}
 c00a006:	0799      	lsls	r1, r3, #30
 c00a008:	bf58      	it	pl
 c00a00a:	6962      	ldrpl	r2, [r4, #20]
 c00a00c:	60a2      	str	r2, [r4, #8]
 c00a00e:	e7f4      	b.n	c009ffa <__swsetup_r+0x8e>
 c00a010:	2000      	movs	r0, #0
 c00a012:	e7f7      	b.n	c00a004 <__swsetup_r+0x98>
 c00a014:	30000038 	.word	0x30000038

0c00a018 <memset>:
 c00a018:	4402      	add	r2, r0
 c00a01a:	4603      	mov	r3, r0
 c00a01c:	4293      	cmp	r3, r2
 c00a01e:	d100      	bne.n	c00a022 <memset+0xa>
 c00a020:	4770      	bx	lr
 c00a022:	f803 1b01 	strb.w	r1, [r3], #1
 c00a026:	e7f9      	b.n	c00a01c <memset+0x4>

0c00a028 <strncpy>:
 c00a028:	3901      	subs	r1, #1
 c00a02a:	4603      	mov	r3, r0
 c00a02c:	b510      	push	{r4, lr}
 c00a02e:	b132      	cbz	r2, c00a03e <strncpy+0x16>
 c00a030:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 c00a034:	3a01      	subs	r2, #1
 c00a036:	f803 4b01 	strb.w	r4, [r3], #1
 c00a03a:	2c00      	cmp	r4, #0
 c00a03c:	d1f7      	bne.n	c00a02e <strncpy+0x6>
 c00a03e:	441a      	add	r2, r3
 c00a040:	2100      	movs	r1, #0
 c00a042:	4293      	cmp	r3, r2
 c00a044:	d100      	bne.n	c00a048 <strncpy+0x20>
 c00a046:	bd10      	pop	{r4, pc}
 c00a048:	f803 1b01 	strb.w	r1, [r3], #1
 c00a04c:	e7f9      	b.n	c00a042 <strncpy+0x1a>
	...

0c00a050 <_close_r>:
 c00a050:	b538      	push	{r3, r4, r5, lr}
 c00a052:	2300      	movs	r3, #0
 c00a054:	4d05      	ldr	r5, [pc, #20]	@ (c00a06c <_close_r+0x1c>)
 c00a056:	4604      	mov	r4, r0
 c00a058:	4608      	mov	r0, r1
 c00a05a:	602b      	str	r3, [r5, #0]
 c00a05c:	f7f7 ff8f 	bl	c001f7e <_close>
 c00a060:	1c43      	adds	r3, r0, #1
 c00a062:	d102      	bne.n	c00a06a <_close_r+0x1a>
 c00a064:	682b      	ldr	r3, [r5, #0]
 c00a066:	b103      	cbz	r3, c00a06a <_close_r+0x1a>
 c00a068:	6023      	str	r3, [r4, #0]
 c00a06a:	bd38      	pop	{r3, r4, r5, pc}
 c00a06c:	30004138 	.word	0x30004138

0c00a070 <_lseek_r>:
 c00a070:	b538      	push	{r3, r4, r5, lr}
 c00a072:	4604      	mov	r4, r0
 c00a074:	4d06      	ldr	r5, [pc, #24]	@ (c00a090 <_lseek_r+0x20>)
 c00a076:	4608      	mov	r0, r1
 c00a078:	4611      	mov	r1, r2
 c00a07a:	2200      	movs	r2, #0
 c00a07c:	602a      	str	r2, [r5, #0]
 c00a07e:	461a      	mov	r2, r3
 c00a080:	f7f7 ff87 	bl	c001f92 <_lseek>
 c00a084:	1c43      	adds	r3, r0, #1
 c00a086:	d102      	bne.n	c00a08e <_lseek_r+0x1e>
 c00a088:	682b      	ldr	r3, [r5, #0]
 c00a08a:	b103      	cbz	r3, c00a08e <_lseek_r+0x1e>
 c00a08c:	6023      	str	r3, [r4, #0]
 c00a08e:	bd38      	pop	{r3, r4, r5, pc}
 c00a090:	30004138 	.word	0x30004138

0c00a094 <_read_r>:
 c00a094:	b538      	push	{r3, r4, r5, lr}
 c00a096:	4604      	mov	r4, r0
 c00a098:	4d06      	ldr	r5, [pc, #24]	@ (c00a0b4 <_read_r+0x20>)
 c00a09a:	4608      	mov	r0, r1
 c00a09c:	4611      	mov	r1, r2
 c00a09e:	2200      	movs	r2, #0
 c00a0a0:	602a      	str	r2, [r5, #0]
 c00a0a2:	461a      	mov	r2, r3
 c00a0a4:	f7f7 ff4f 	bl	c001f46 <_read>
 c00a0a8:	1c43      	adds	r3, r0, #1
 c00a0aa:	d102      	bne.n	c00a0b2 <_read_r+0x1e>
 c00a0ac:	682b      	ldr	r3, [r5, #0]
 c00a0ae:	b103      	cbz	r3, c00a0b2 <_read_r+0x1e>
 c00a0b0:	6023      	str	r3, [r4, #0]
 c00a0b2:	bd38      	pop	{r3, r4, r5, pc}
 c00a0b4:	30004138 	.word	0x30004138

0c00a0b8 <_sbrk_r>:
 c00a0b8:	b538      	push	{r3, r4, r5, lr}
 c00a0ba:	2300      	movs	r3, #0
 c00a0bc:	4d05      	ldr	r5, [pc, #20]	@ (c00a0d4 <_sbrk_r+0x1c>)
 c00a0be:	4604      	mov	r4, r0
 c00a0c0:	4608      	mov	r0, r1
 c00a0c2:	602b      	str	r3, [r5, #0]
 c00a0c4:	f7f7 ff9e 	bl	c002004 <_sbrk>
 c00a0c8:	1c43      	adds	r3, r0, #1
 c00a0ca:	d102      	bne.n	c00a0d2 <_sbrk_r+0x1a>
 c00a0cc:	682b      	ldr	r3, [r5, #0]
 c00a0ce:	b103      	cbz	r3, c00a0d2 <_sbrk_r+0x1a>
 c00a0d0:	6023      	str	r3, [r4, #0]
 c00a0d2:	bd38      	pop	{r3, r4, r5, pc}
 c00a0d4:	30004138 	.word	0x30004138

0c00a0d8 <_write_r>:
 c00a0d8:	b538      	push	{r3, r4, r5, lr}
 c00a0da:	4604      	mov	r4, r0
 c00a0dc:	4d06      	ldr	r5, [pc, #24]	@ (c00a0f8 <_write_r+0x20>)
 c00a0de:	4608      	mov	r0, r1
 c00a0e0:	4611      	mov	r1, r2
 c00a0e2:	2200      	movs	r2, #0
 c00a0e4:	602a      	str	r2, [r5, #0]
 c00a0e6:	461a      	mov	r2, r3
 c00a0e8:	f7f7 ff3b 	bl	c001f62 <_write>
 c00a0ec:	1c43      	adds	r3, r0, #1
 c00a0ee:	d102      	bne.n	c00a0f6 <_write_r+0x1e>
 c00a0f0:	682b      	ldr	r3, [r5, #0]
 c00a0f2:	b103      	cbz	r3, c00a0f6 <_write_r+0x1e>
 c00a0f4:	6023      	str	r3, [r4, #0]
 c00a0f6:	bd38      	pop	{r3, r4, r5, pc}
 c00a0f8:	30004138 	.word	0x30004138

0c00a0fc <__errno>:
 c00a0fc:	4b01      	ldr	r3, [pc, #4]	@ (c00a104 <__errno+0x8>)
 c00a0fe:	6818      	ldr	r0, [r3, #0]
 c00a100:	4770      	bx	lr
 c00a102:	bf00      	nop
 c00a104:	30000038 	.word	0x30000038

0c00a108 <__libc_init_array>:
 c00a108:	b570      	push	{r4, r5, r6, lr}
 c00a10a:	4d0d      	ldr	r5, [pc, #52]	@ (c00a140 <__libc_init_array+0x38>)
 c00a10c:	2600      	movs	r6, #0
 c00a10e:	4c0d      	ldr	r4, [pc, #52]	@ (c00a144 <__libc_init_array+0x3c>)
 c00a110:	1b64      	subs	r4, r4, r5
 c00a112:	10a4      	asrs	r4, r4, #2
 c00a114:	42a6      	cmp	r6, r4
 c00a116:	d109      	bne.n	c00a12c <__libc_init_array+0x24>
 c00a118:	4d0b      	ldr	r5, [pc, #44]	@ (c00a148 <__libc_init_array+0x40>)
 c00a11a:	2600      	movs	r6, #0
 c00a11c:	4c0b      	ldr	r4, [pc, #44]	@ (c00a14c <__libc_init_array+0x44>)
 c00a11e:	f000 fcfd 	bl	c00ab1c <_init>
 c00a122:	1b64      	subs	r4, r4, r5
 c00a124:	10a4      	asrs	r4, r4, #2
 c00a126:	42a6      	cmp	r6, r4
 c00a128:	d105      	bne.n	c00a136 <__libc_init_array+0x2e>
 c00a12a:	bd70      	pop	{r4, r5, r6, pc}
 c00a12c:	f855 3b04 	ldr.w	r3, [r5], #4
 c00a130:	3601      	adds	r6, #1
 c00a132:	4798      	blx	r3
 c00a134:	e7ee      	b.n	c00a114 <__libc_init_array+0xc>
 c00a136:	f855 3b04 	ldr.w	r3, [r5], #4
 c00a13a:	3601      	adds	r6, #1
 c00a13c:	4798      	blx	r3
 c00a13e:	e7f2      	b.n	c00a126 <__libc_init_array+0x1e>
 c00a140:	0c00b3d8 	.word	0x0c00b3d8
 c00a144:	0c00b3d8 	.word	0x0c00b3d8
 c00a148:	0c00b3d8 	.word	0x0c00b3d8
 c00a14c:	0c00b3dc 	.word	0x0c00b3dc

0c00a150 <__retarget_lock_init_recursive>:
 c00a150:	4770      	bx	lr

0c00a152 <__retarget_lock_acquire_recursive>:
 c00a152:	4770      	bx	lr

0c00a154 <__retarget_lock_release_recursive>:
 c00a154:	4770      	bx	lr

0c00a156 <memcpy>:
 c00a156:	440a      	add	r2, r1
 c00a158:	1e43      	subs	r3, r0, #1
 c00a15a:	4291      	cmp	r1, r2
 c00a15c:	d100      	bne.n	c00a160 <memcpy+0xa>
 c00a15e:	4770      	bx	lr
 c00a160:	b510      	push	{r4, lr}
 c00a162:	f811 4b01 	ldrb.w	r4, [r1], #1
 c00a166:	4291      	cmp	r1, r2
 c00a168:	f803 4f01 	strb.w	r4, [r3, #1]!
 c00a16c:	d1f9      	bne.n	c00a162 <memcpy+0xc>
 c00a16e:	bd10      	pop	{r4, pc}

0c00a170 <__assert_func>:
 c00a170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c00a172:	4614      	mov	r4, r2
 c00a174:	461a      	mov	r2, r3
 c00a176:	4b09      	ldr	r3, [pc, #36]	@ (c00a19c <__assert_func+0x2c>)
 c00a178:	4605      	mov	r5, r0
 c00a17a:	681b      	ldr	r3, [r3, #0]
 c00a17c:	68d8      	ldr	r0, [r3, #12]
 c00a17e:	b14c      	cbz	r4, c00a194 <__assert_func+0x24>
 c00a180:	4b07      	ldr	r3, [pc, #28]	@ (c00a1a0 <__assert_func+0x30>)
 c00a182:	9100      	str	r1, [sp, #0]
 c00a184:	4907      	ldr	r1, [pc, #28]	@ (c00a1a4 <__assert_func+0x34>)
 c00a186:	e9cd 3401 	strd	r3, r4, [sp, #4]
 c00a18a:	462b      	mov	r3, r5
 c00a18c:	f000 fbd6 	bl	c00a93c <fiprintf>
 c00a190:	f000 fc78 	bl	c00aa84 <abort>
 c00a194:	4b04      	ldr	r3, [pc, #16]	@ (c00a1a8 <__assert_func+0x38>)
 c00a196:	461c      	mov	r4, r3
 c00a198:	e7f3      	b.n	c00a182 <__assert_func+0x12>
 c00a19a:	bf00      	nop
 c00a19c:	30000038 	.word	0x30000038
 c00a1a0:	0c00b2a5 	.word	0x0c00b2a5
 c00a1a4:	0c00b2b2 	.word	0x0c00b2b2
 c00a1a8:	0c00b027 	.word	0x0c00b027

0c00a1ac <_free_r>:
 c00a1ac:	b538      	push	{r3, r4, r5, lr}
 c00a1ae:	4605      	mov	r5, r0
 c00a1b0:	2900      	cmp	r1, #0
 c00a1b2:	d041      	beq.n	c00a238 <_free_r+0x8c>
 c00a1b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c00a1b8:	1f0c      	subs	r4, r1, #4
 c00a1ba:	2b00      	cmp	r3, #0
 c00a1bc:	bfb8      	it	lt
 c00a1be:	18e4      	addlt	r4, r4, r3
 c00a1c0:	f7ff fca8 	bl	c009b14 <__malloc_lock>
 c00a1c4:	4a1d      	ldr	r2, [pc, #116]	@ (c00a23c <_free_r+0x90>)
 c00a1c6:	6813      	ldr	r3, [r2, #0]
 c00a1c8:	b933      	cbnz	r3, c00a1d8 <_free_r+0x2c>
 c00a1ca:	6063      	str	r3, [r4, #4]
 c00a1cc:	6014      	str	r4, [r2, #0]
 c00a1ce:	4628      	mov	r0, r5
 c00a1d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c00a1d4:	f7ff bca4 	b.w	c009b20 <__malloc_unlock>
 c00a1d8:	42a3      	cmp	r3, r4
 c00a1da:	d908      	bls.n	c00a1ee <_free_r+0x42>
 c00a1dc:	6820      	ldr	r0, [r4, #0]
 c00a1de:	1821      	adds	r1, r4, r0
 c00a1e0:	428b      	cmp	r3, r1
 c00a1e2:	bf01      	itttt	eq
 c00a1e4:	6819      	ldreq	r1, [r3, #0]
 c00a1e6:	685b      	ldreq	r3, [r3, #4]
 c00a1e8:	1809      	addeq	r1, r1, r0
 c00a1ea:	6021      	streq	r1, [r4, #0]
 c00a1ec:	e7ed      	b.n	c00a1ca <_free_r+0x1e>
 c00a1ee:	461a      	mov	r2, r3
 c00a1f0:	685b      	ldr	r3, [r3, #4]
 c00a1f2:	b10b      	cbz	r3, c00a1f8 <_free_r+0x4c>
 c00a1f4:	42a3      	cmp	r3, r4
 c00a1f6:	d9fa      	bls.n	c00a1ee <_free_r+0x42>
 c00a1f8:	6811      	ldr	r1, [r2, #0]
 c00a1fa:	1850      	adds	r0, r2, r1
 c00a1fc:	42a0      	cmp	r0, r4
 c00a1fe:	d10b      	bne.n	c00a218 <_free_r+0x6c>
 c00a200:	6820      	ldr	r0, [r4, #0]
 c00a202:	4401      	add	r1, r0
 c00a204:	1850      	adds	r0, r2, r1
 c00a206:	6011      	str	r1, [r2, #0]
 c00a208:	4283      	cmp	r3, r0
 c00a20a:	d1e0      	bne.n	c00a1ce <_free_r+0x22>
 c00a20c:	6818      	ldr	r0, [r3, #0]
 c00a20e:	685b      	ldr	r3, [r3, #4]
 c00a210:	4408      	add	r0, r1
 c00a212:	6053      	str	r3, [r2, #4]
 c00a214:	6010      	str	r0, [r2, #0]
 c00a216:	e7da      	b.n	c00a1ce <_free_r+0x22>
 c00a218:	d902      	bls.n	c00a220 <_free_r+0x74>
 c00a21a:	230c      	movs	r3, #12
 c00a21c:	602b      	str	r3, [r5, #0]
 c00a21e:	e7d6      	b.n	c00a1ce <_free_r+0x22>
 c00a220:	6820      	ldr	r0, [r4, #0]
 c00a222:	1821      	adds	r1, r4, r0
 c00a224:	428b      	cmp	r3, r1
 c00a226:	bf02      	ittt	eq
 c00a228:	6819      	ldreq	r1, [r3, #0]
 c00a22a:	685b      	ldreq	r3, [r3, #4]
 c00a22c:	1809      	addeq	r1, r1, r0
 c00a22e:	6063      	str	r3, [r4, #4]
 c00a230:	bf08      	it	eq
 c00a232:	6021      	streq	r1, [r4, #0]
 c00a234:	6054      	str	r4, [r2, #4]
 c00a236:	e7ca      	b.n	c00a1ce <_free_r+0x22>
 c00a238:	bd38      	pop	{r3, r4, r5, pc}
 c00a23a:	bf00      	nop
 c00a23c:	30003ff8 	.word	0x30003ff8

0c00a240 <__sfputc_r>:
 c00a240:	6893      	ldr	r3, [r2, #8]
 c00a242:	3b01      	subs	r3, #1
 c00a244:	2b00      	cmp	r3, #0
 c00a246:	b410      	push	{r4}
 c00a248:	6093      	str	r3, [r2, #8]
 c00a24a:	da08      	bge.n	c00a25e <__sfputc_r+0x1e>
 c00a24c:	6994      	ldr	r4, [r2, #24]
 c00a24e:	42a3      	cmp	r3, r4
 c00a250:	db01      	blt.n	c00a256 <__sfputc_r+0x16>
 c00a252:	290a      	cmp	r1, #10
 c00a254:	d103      	bne.n	c00a25e <__sfputc_r+0x1e>
 c00a256:	f85d 4b04 	ldr.w	r4, [sp], #4
 c00a25a:	f7ff be48 	b.w	c009eee <__swbuf_r>
 c00a25e:	6813      	ldr	r3, [r2, #0]
 c00a260:	1c58      	adds	r0, r3, #1
 c00a262:	6010      	str	r0, [r2, #0]
 c00a264:	4608      	mov	r0, r1
 c00a266:	7019      	strb	r1, [r3, #0]
 c00a268:	f85d 4b04 	ldr.w	r4, [sp], #4
 c00a26c:	4770      	bx	lr

0c00a26e <__sfputs_r>:
 c00a26e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00a270:	4606      	mov	r6, r0
 c00a272:	460f      	mov	r7, r1
 c00a274:	4614      	mov	r4, r2
 c00a276:	18d5      	adds	r5, r2, r3
 c00a278:	42ac      	cmp	r4, r5
 c00a27a:	d101      	bne.n	c00a280 <__sfputs_r+0x12>
 c00a27c:	2000      	movs	r0, #0
 c00a27e:	e007      	b.n	c00a290 <__sfputs_r+0x22>
 c00a280:	463a      	mov	r2, r7
 c00a282:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a286:	4630      	mov	r0, r6
 c00a288:	f7ff ffda 	bl	c00a240 <__sfputc_r>
 c00a28c:	1c43      	adds	r3, r0, #1
 c00a28e:	d1f3      	bne.n	c00a278 <__sfputs_r+0xa>
 c00a290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0c00a294 <_vfiprintf_r>:
 c00a294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00a298:	460d      	mov	r5, r1
 c00a29a:	b09d      	sub	sp, #116	@ 0x74
 c00a29c:	4614      	mov	r4, r2
 c00a29e:	4698      	mov	r8, r3
 c00a2a0:	4606      	mov	r6, r0
 c00a2a2:	b118      	cbz	r0, c00a2ac <_vfiprintf_r+0x18>
 c00a2a4:	6a03      	ldr	r3, [r0, #32]
 c00a2a6:	b90b      	cbnz	r3, c00a2ac <_vfiprintf_r+0x18>
 c00a2a8:	f7ff fd38 	bl	c009d1c <__sinit>
 c00a2ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a2ae:	07d9      	lsls	r1, r3, #31
 c00a2b0:	d405      	bmi.n	c00a2be <_vfiprintf_r+0x2a>
 c00a2b2:	89ab      	ldrh	r3, [r5, #12]
 c00a2b4:	059a      	lsls	r2, r3, #22
 c00a2b6:	d402      	bmi.n	c00a2be <_vfiprintf_r+0x2a>
 c00a2b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a2ba:	f7ff ff4a 	bl	c00a152 <__retarget_lock_acquire_recursive>
 c00a2be:	89ab      	ldrh	r3, [r5, #12]
 c00a2c0:	071b      	lsls	r3, r3, #28
 c00a2c2:	d501      	bpl.n	c00a2c8 <_vfiprintf_r+0x34>
 c00a2c4:	692b      	ldr	r3, [r5, #16]
 c00a2c6:	b99b      	cbnz	r3, c00a2f0 <_vfiprintf_r+0x5c>
 c00a2c8:	4629      	mov	r1, r5
 c00a2ca:	4630      	mov	r0, r6
 c00a2cc:	f7ff fe4e 	bl	c009f6c <__swsetup_r>
 c00a2d0:	b170      	cbz	r0, c00a2f0 <_vfiprintf_r+0x5c>
 c00a2d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a2d4:	07dc      	lsls	r4, r3, #31
 c00a2d6:	d504      	bpl.n	c00a2e2 <_vfiprintf_r+0x4e>
 c00a2d8:	f04f 30ff 	mov.w	r0, #4294967295
 c00a2dc:	b01d      	add	sp, #116	@ 0x74
 c00a2de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00a2e2:	89ab      	ldrh	r3, [r5, #12]
 c00a2e4:	0598      	lsls	r0, r3, #22
 c00a2e6:	d4f7      	bmi.n	c00a2d8 <_vfiprintf_r+0x44>
 c00a2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a2ea:	f7ff ff33 	bl	c00a154 <__retarget_lock_release_recursive>
 c00a2ee:	e7f3      	b.n	c00a2d8 <_vfiprintf_r+0x44>
 c00a2f0:	2300      	movs	r3, #0
 c00a2f2:	f8cd 800c 	str.w	r8, [sp, #12]
 c00a2f6:	f04f 0901 	mov.w	r9, #1
 c00a2fa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ c00a4b0 <_vfiprintf_r+0x21c>
 c00a2fe:	9309      	str	r3, [sp, #36]	@ 0x24
 c00a300:	2320      	movs	r3, #32
 c00a302:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 c00a306:	2330      	movs	r3, #48	@ 0x30
 c00a308:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 c00a30c:	4623      	mov	r3, r4
 c00a30e:	469a      	mov	sl, r3
 c00a310:	f813 2b01 	ldrb.w	r2, [r3], #1
 c00a314:	b10a      	cbz	r2, c00a31a <_vfiprintf_r+0x86>
 c00a316:	2a25      	cmp	r2, #37	@ 0x25
 c00a318:	d1f9      	bne.n	c00a30e <_vfiprintf_r+0x7a>
 c00a31a:	ebba 0b04 	subs.w	fp, sl, r4
 c00a31e:	d00b      	beq.n	c00a338 <_vfiprintf_r+0xa4>
 c00a320:	465b      	mov	r3, fp
 c00a322:	4622      	mov	r2, r4
 c00a324:	4629      	mov	r1, r5
 c00a326:	4630      	mov	r0, r6
 c00a328:	f7ff ffa1 	bl	c00a26e <__sfputs_r>
 c00a32c:	3001      	adds	r0, #1
 c00a32e:	f000 80a7 	beq.w	c00a480 <_vfiprintf_r+0x1ec>
 c00a332:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 c00a334:	445a      	add	r2, fp
 c00a336:	9209      	str	r2, [sp, #36]	@ 0x24
 c00a338:	f89a 3000 	ldrb.w	r3, [sl]
 c00a33c:	2b00      	cmp	r3, #0
 c00a33e:	f000 809f 	beq.w	c00a480 <_vfiprintf_r+0x1ec>
 c00a342:	2300      	movs	r3, #0
 c00a344:	f04f 32ff 	mov.w	r2, #4294967295
 c00a348:	f10a 0a01 	add.w	sl, sl, #1
 c00a34c:	9304      	str	r3, [sp, #16]
 c00a34e:	9307      	str	r3, [sp, #28]
 c00a350:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 c00a354:	931a      	str	r3, [sp, #104]	@ 0x68
 c00a356:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c00a35a:	4654      	mov	r4, sl
 c00a35c:	2205      	movs	r2, #5
 c00a35e:	4854      	ldr	r0, [pc, #336]	@ (c00a4b0 <_vfiprintf_r+0x21c>)
 c00a360:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a364:	f000 fb80 	bl	c00aa68 <memchr>
 c00a368:	9a04      	ldr	r2, [sp, #16]
 c00a36a:	b9d8      	cbnz	r0, c00a3a4 <_vfiprintf_r+0x110>
 c00a36c:	06d1      	lsls	r1, r2, #27
 c00a36e:	bf44      	itt	mi
 c00a370:	2320      	movmi	r3, #32
 c00a372:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c00a376:	0713      	lsls	r3, r2, #28
 c00a378:	bf44      	itt	mi
 c00a37a:	232b      	movmi	r3, #43	@ 0x2b
 c00a37c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c00a380:	f89a 3000 	ldrb.w	r3, [sl]
 c00a384:	2b2a      	cmp	r3, #42	@ 0x2a
 c00a386:	d015      	beq.n	c00a3b4 <_vfiprintf_r+0x120>
 c00a388:	9a07      	ldr	r2, [sp, #28]
 c00a38a:	4654      	mov	r4, sl
 c00a38c:	2000      	movs	r0, #0
 c00a38e:	f04f 0c0a 	mov.w	ip, #10
 c00a392:	4621      	mov	r1, r4
 c00a394:	f811 3b01 	ldrb.w	r3, [r1], #1
 c00a398:	3b30      	subs	r3, #48	@ 0x30
 c00a39a:	2b09      	cmp	r3, #9
 c00a39c:	d94b      	bls.n	c00a436 <_vfiprintf_r+0x1a2>
 c00a39e:	b1b0      	cbz	r0, c00a3ce <_vfiprintf_r+0x13a>
 c00a3a0:	9207      	str	r2, [sp, #28]
 c00a3a2:	e014      	b.n	c00a3ce <_vfiprintf_r+0x13a>
 c00a3a4:	eba0 0308 	sub.w	r3, r0, r8
 c00a3a8:	46a2      	mov	sl, r4
 c00a3aa:	fa09 f303 	lsl.w	r3, r9, r3
 c00a3ae:	4313      	orrs	r3, r2
 c00a3b0:	9304      	str	r3, [sp, #16]
 c00a3b2:	e7d2      	b.n	c00a35a <_vfiprintf_r+0xc6>
 c00a3b4:	9b03      	ldr	r3, [sp, #12]
 c00a3b6:	1d19      	adds	r1, r3, #4
 c00a3b8:	681b      	ldr	r3, [r3, #0]
 c00a3ba:	2b00      	cmp	r3, #0
 c00a3bc:	9103      	str	r1, [sp, #12]
 c00a3be:	bfbb      	ittet	lt
 c00a3c0:	425b      	neglt	r3, r3
 c00a3c2:	f042 0202 	orrlt.w	r2, r2, #2
 c00a3c6:	9307      	strge	r3, [sp, #28]
 c00a3c8:	9307      	strlt	r3, [sp, #28]
 c00a3ca:	bfb8      	it	lt
 c00a3cc:	9204      	strlt	r2, [sp, #16]
 c00a3ce:	7823      	ldrb	r3, [r4, #0]
 c00a3d0:	2b2e      	cmp	r3, #46	@ 0x2e
 c00a3d2:	d10a      	bne.n	c00a3ea <_vfiprintf_r+0x156>
 c00a3d4:	7863      	ldrb	r3, [r4, #1]
 c00a3d6:	2b2a      	cmp	r3, #42	@ 0x2a
 c00a3d8:	d132      	bne.n	c00a440 <_vfiprintf_r+0x1ac>
 c00a3da:	9b03      	ldr	r3, [sp, #12]
 c00a3dc:	3402      	adds	r4, #2
 c00a3de:	1d1a      	adds	r2, r3, #4
 c00a3e0:	681b      	ldr	r3, [r3, #0]
 c00a3e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 c00a3e6:	9203      	str	r2, [sp, #12]
 c00a3e8:	9305      	str	r3, [sp, #20]
 c00a3ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ c00a4c0 <_vfiprintf_r+0x22c>
 c00a3ee:	2203      	movs	r2, #3
 c00a3f0:	7821      	ldrb	r1, [r4, #0]
 c00a3f2:	4650      	mov	r0, sl
 c00a3f4:	f000 fb38 	bl	c00aa68 <memchr>
 c00a3f8:	b138      	cbz	r0, c00a40a <_vfiprintf_r+0x176>
 c00a3fa:	eba0 000a 	sub.w	r0, r0, sl
 c00a3fe:	2240      	movs	r2, #64	@ 0x40
 c00a400:	9b04      	ldr	r3, [sp, #16]
 c00a402:	3401      	adds	r4, #1
 c00a404:	4082      	lsls	r2, r0
 c00a406:	4313      	orrs	r3, r2
 c00a408:	9304      	str	r3, [sp, #16]
 c00a40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a40e:	2206      	movs	r2, #6
 c00a410:	4828      	ldr	r0, [pc, #160]	@ (c00a4b4 <_vfiprintf_r+0x220>)
 c00a412:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 c00a416:	f000 fb27 	bl	c00aa68 <memchr>
 c00a41a:	2800      	cmp	r0, #0
 c00a41c:	d03f      	beq.n	c00a49e <_vfiprintf_r+0x20a>
 c00a41e:	4b26      	ldr	r3, [pc, #152]	@ (c00a4b8 <_vfiprintf_r+0x224>)
 c00a420:	bb1b      	cbnz	r3, c00a46a <_vfiprintf_r+0x1d6>
 c00a422:	9b03      	ldr	r3, [sp, #12]
 c00a424:	3307      	adds	r3, #7
 c00a426:	f023 0307 	bic.w	r3, r3, #7
 c00a42a:	3308      	adds	r3, #8
 c00a42c:	9303      	str	r3, [sp, #12]
 c00a42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c00a430:	443b      	add	r3, r7
 c00a432:	9309      	str	r3, [sp, #36]	@ 0x24
 c00a434:	e76a      	b.n	c00a30c <_vfiprintf_r+0x78>
 c00a436:	fb0c 3202 	mla	r2, ip, r2, r3
 c00a43a:	460c      	mov	r4, r1
 c00a43c:	2001      	movs	r0, #1
 c00a43e:	e7a8      	b.n	c00a392 <_vfiprintf_r+0xfe>
 c00a440:	2300      	movs	r3, #0
 c00a442:	3401      	adds	r4, #1
 c00a444:	f04f 0c0a 	mov.w	ip, #10
 c00a448:	4619      	mov	r1, r3
 c00a44a:	9305      	str	r3, [sp, #20]
 c00a44c:	4620      	mov	r0, r4
 c00a44e:	f810 2b01 	ldrb.w	r2, [r0], #1
 c00a452:	3a30      	subs	r2, #48	@ 0x30
 c00a454:	2a09      	cmp	r2, #9
 c00a456:	d903      	bls.n	c00a460 <_vfiprintf_r+0x1cc>
 c00a458:	2b00      	cmp	r3, #0
 c00a45a:	d0c6      	beq.n	c00a3ea <_vfiprintf_r+0x156>
 c00a45c:	9105      	str	r1, [sp, #20]
 c00a45e:	e7c4      	b.n	c00a3ea <_vfiprintf_r+0x156>
 c00a460:	fb0c 2101 	mla	r1, ip, r1, r2
 c00a464:	4604      	mov	r4, r0
 c00a466:	2301      	movs	r3, #1
 c00a468:	e7f0      	b.n	c00a44c <_vfiprintf_r+0x1b8>
 c00a46a:	ab03      	add	r3, sp, #12
 c00a46c:	462a      	mov	r2, r5
 c00a46e:	a904      	add	r1, sp, #16
 c00a470:	4630      	mov	r0, r6
 c00a472:	9300      	str	r3, [sp, #0]
 c00a474:	4b11      	ldr	r3, [pc, #68]	@ (c00a4bc <_vfiprintf_r+0x228>)
 c00a476:	f3af 8000 	nop.w
 c00a47a:	4607      	mov	r7, r0
 c00a47c:	1c78      	adds	r0, r7, #1
 c00a47e:	d1d6      	bne.n	c00a42e <_vfiprintf_r+0x19a>
 c00a480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a482:	07d9      	lsls	r1, r3, #31
 c00a484:	d405      	bmi.n	c00a492 <_vfiprintf_r+0x1fe>
 c00a486:	89ab      	ldrh	r3, [r5, #12]
 c00a488:	059a      	lsls	r2, r3, #22
 c00a48a:	d402      	bmi.n	c00a492 <_vfiprintf_r+0x1fe>
 c00a48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a48e:	f7ff fe61 	bl	c00a154 <__retarget_lock_release_recursive>
 c00a492:	89ab      	ldrh	r3, [r5, #12]
 c00a494:	065b      	lsls	r3, r3, #25
 c00a496:	f53f af1f 	bmi.w	c00a2d8 <_vfiprintf_r+0x44>
 c00a49a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 c00a49c:	e71e      	b.n	c00a2dc <_vfiprintf_r+0x48>
 c00a49e:	ab03      	add	r3, sp, #12
 c00a4a0:	462a      	mov	r2, r5
 c00a4a2:	a904      	add	r1, sp, #16
 c00a4a4:	4630      	mov	r0, r6
 c00a4a6:	9300      	str	r3, [sp, #0]
 c00a4a8:	4b04      	ldr	r3, [pc, #16]	@ (c00a4bc <_vfiprintf_r+0x228>)
 c00a4aa:	f000 f87d 	bl	c00a5a8 <_printf_i>
 c00a4ae:	e7e4      	b.n	c00a47a <_vfiprintf_r+0x1e6>
 c00a4b0:	0c00b2e1 	.word	0x0c00b2e1
 c00a4b4:	0c00b2eb 	.word	0x0c00b2eb
 c00a4b8:	00000000 	.word	0x00000000
 c00a4bc:	0c00a26f 	.word	0x0c00a26f
 c00a4c0:	0c00b2e7 	.word	0x0c00b2e7

0c00a4c4 <_printf_common>:
 c00a4c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c00a4c8:	4616      	mov	r6, r2
 c00a4ca:	4698      	mov	r8, r3
 c00a4cc:	688a      	ldr	r2, [r1, #8]
 c00a4ce:	4607      	mov	r7, r0
 c00a4d0:	690b      	ldr	r3, [r1, #16]
 c00a4d2:	460c      	mov	r4, r1
 c00a4d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 c00a4d8:	4293      	cmp	r3, r2
 c00a4da:	bfb8      	it	lt
 c00a4dc:	4613      	movlt	r3, r2
 c00a4de:	6033      	str	r3, [r6, #0]
 c00a4e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 c00a4e4:	b10a      	cbz	r2, c00a4ea <_printf_common+0x26>
 c00a4e6:	3301      	adds	r3, #1
 c00a4e8:	6033      	str	r3, [r6, #0]
 c00a4ea:	6823      	ldr	r3, [r4, #0]
 c00a4ec:	0699      	lsls	r1, r3, #26
 c00a4ee:	bf42      	ittt	mi
 c00a4f0:	6833      	ldrmi	r3, [r6, #0]
 c00a4f2:	3302      	addmi	r3, #2
 c00a4f4:	6033      	strmi	r3, [r6, #0]
 c00a4f6:	6825      	ldr	r5, [r4, #0]
 c00a4f8:	f015 0506 	ands.w	r5, r5, #6
 c00a4fc:	d106      	bne.n	c00a50c <_printf_common+0x48>
 c00a4fe:	f104 0a19 	add.w	sl, r4, #25
 c00a502:	68e3      	ldr	r3, [r4, #12]
 c00a504:	6832      	ldr	r2, [r6, #0]
 c00a506:	1a9b      	subs	r3, r3, r2
 c00a508:	42ab      	cmp	r3, r5
 c00a50a:	dc2b      	bgt.n	c00a564 <_printf_common+0xa0>
 c00a50c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 c00a510:	6822      	ldr	r2, [r4, #0]
 c00a512:	3b00      	subs	r3, #0
 c00a514:	bf18      	it	ne
 c00a516:	2301      	movne	r3, #1
 c00a518:	0692      	lsls	r2, r2, #26
 c00a51a:	d430      	bmi.n	c00a57e <_printf_common+0xba>
 c00a51c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 c00a520:	4641      	mov	r1, r8
 c00a522:	4638      	mov	r0, r7
 c00a524:	47c8      	blx	r9
 c00a526:	3001      	adds	r0, #1
 c00a528:	d023      	beq.n	c00a572 <_printf_common+0xae>
 c00a52a:	6823      	ldr	r3, [r4, #0]
 c00a52c:	341a      	adds	r4, #26
 c00a52e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 c00a532:	f003 0306 	and.w	r3, r3, #6
 c00a536:	2b04      	cmp	r3, #4
 c00a538:	bf0a      	itet	eq
 c00a53a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 c00a53e:	2500      	movne	r5, #0
 c00a540:	6833      	ldreq	r3, [r6, #0]
 c00a542:	f04f 0600 	mov.w	r6, #0
 c00a546:	bf08      	it	eq
 c00a548:	1aed      	subeq	r5, r5, r3
 c00a54a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 c00a54e:	bf08      	it	eq
 c00a550:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 c00a554:	4293      	cmp	r3, r2
 c00a556:	bfc4      	itt	gt
 c00a558:	1a9b      	subgt	r3, r3, r2
 c00a55a:	18ed      	addgt	r5, r5, r3
 c00a55c:	42b5      	cmp	r5, r6
 c00a55e:	d11a      	bne.n	c00a596 <_printf_common+0xd2>
 c00a560:	2000      	movs	r0, #0
 c00a562:	e008      	b.n	c00a576 <_printf_common+0xb2>
 c00a564:	2301      	movs	r3, #1
 c00a566:	4652      	mov	r2, sl
 c00a568:	4641      	mov	r1, r8
 c00a56a:	4638      	mov	r0, r7
 c00a56c:	47c8      	blx	r9
 c00a56e:	3001      	adds	r0, #1
 c00a570:	d103      	bne.n	c00a57a <_printf_common+0xb6>
 c00a572:	f04f 30ff 	mov.w	r0, #4294967295
 c00a576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00a57a:	3501      	adds	r5, #1
 c00a57c:	e7c1      	b.n	c00a502 <_printf_common+0x3e>
 c00a57e:	18e1      	adds	r1, r4, r3
 c00a580:	1c5a      	adds	r2, r3, #1
 c00a582:	2030      	movs	r0, #48	@ 0x30
 c00a584:	3302      	adds	r3, #2
 c00a586:	4422      	add	r2, r4
 c00a588:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 c00a58c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 c00a590:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 c00a594:	e7c2      	b.n	c00a51c <_printf_common+0x58>
 c00a596:	2301      	movs	r3, #1
 c00a598:	4622      	mov	r2, r4
 c00a59a:	4641      	mov	r1, r8
 c00a59c:	4638      	mov	r0, r7
 c00a59e:	47c8      	blx	r9
 c00a5a0:	3001      	adds	r0, #1
 c00a5a2:	d0e6      	beq.n	c00a572 <_printf_common+0xae>
 c00a5a4:	3601      	adds	r6, #1
 c00a5a6:	e7d9      	b.n	c00a55c <_printf_common+0x98>

0c00a5a8 <_printf_i>:
 c00a5a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c00a5ac:	7e0f      	ldrb	r7, [r1, #24]
 c00a5ae:	4691      	mov	r9, r2
 c00a5b0:	4680      	mov	r8, r0
 c00a5b2:	460c      	mov	r4, r1
 c00a5b4:	2f78      	cmp	r7, #120	@ 0x78
 c00a5b6:	469a      	mov	sl, r3
 c00a5b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 c00a5ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 c00a5be:	d807      	bhi.n	c00a5d0 <_printf_i+0x28>
 c00a5c0:	2f62      	cmp	r7, #98	@ 0x62
 c00a5c2:	d80a      	bhi.n	c00a5da <_printf_i+0x32>
 c00a5c4:	2f00      	cmp	r7, #0
 c00a5c6:	f000 80d1 	beq.w	c00a76c <_printf_i+0x1c4>
 c00a5ca:	2f58      	cmp	r7, #88	@ 0x58
 c00a5cc:	f000 80b8 	beq.w	c00a740 <_printf_i+0x198>
 c00a5d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c00a5d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 c00a5d8:	e03a      	b.n	c00a650 <_printf_i+0xa8>
 c00a5da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 c00a5de:	2b15      	cmp	r3, #21
 c00a5e0:	d8f6      	bhi.n	c00a5d0 <_printf_i+0x28>
 c00a5e2:	a101      	add	r1, pc, #4	@ (adr r1, c00a5e8 <_printf_i+0x40>)
 c00a5e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 c00a5e8:	0c00a641 	.word	0x0c00a641
 c00a5ec:	0c00a655 	.word	0x0c00a655
 c00a5f0:	0c00a5d1 	.word	0x0c00a5d1
 c00a5f4:	0c00a5d1 	.word	0x0c00a5d1
 c00a5f8:	0c00a5d1 	.word	0x0c00a5d1
 c00a5fc:	0c00a5d1 	.word	0x0c00a5d1
 c00a600:	0c00a655 	.word	0x0c00a655
 c00a604:	0c00a5d1 	.word	0x0c00a5d1
 c00a608:	0c00a5d1 	.word	0x0c00a5d1
 c00a60c:	0c00a5d1 	.word	0x0c00a5d1
 c00a610:	0c00a5d1 	.word	0x0c00a5d1
 c00a614:	0c00a753 	.word	0x0c00a753
 c00a618:	0c00a67f 	.word	0x0c00a67f
 c00a61c:	0c00a70d 	.word	0x0c00a70d
 c00a620:	0c00a5d1 	.word	0x0c00a5d1
 c00a624:	0c00a5d1 	.word	0x0c00a5d1
 c00a628:	0c00a775 	.word	0x0c00a775
 c00a62c:	0c00a5d1 	.word	0x0c00a5d1
 c00a630:	0c00a67f 	.word	0x0c00a67f
 c00a634:	0c00a5d1 	.word	0x0c00a5d1
 c00a638:	0c00a5d1 	.word	0x0c00a5d1
 c00a63c:	0c00a715 	.word	0x0c00a715
 c00a640:	6833      	ldr	r3, [r6, #0]
 c00a642:	1d1a      	adds	r2, r3, #4
 c00a644:	681b      	ldr	r3, [r3, #0]
 c00a646:	6032      	str	r2, [r6, #0]
 c00a648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c00a64c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 c00a650:	2301      	movs	r3, #1
 c00a652:	e09c      	b.n	c00a78e <_printf_i+0x1e6>
 c00a654:	6833      	ldr	r3, [r6, #0]
 c00a656:	6820      	ldr	r0, [r4, #0]
 c00a658:	1d19      	adds	r1, r3, #4
 c00a65a:	6031      	str	r1, [r6, #0]
 c00a65c:	0606      	lsls	r6, r0, #24
 c00a65e:	d501      	bpl.n	c00a664 <_printf_i+0xbc>
 c00a660:	681d      	ldr	r5, [r3, #0]
 c00a662:	e003      	b.n	c00a66c <_printf_i+0xc4>
 c00a664:	0645      	lsls	r5, r0, #25
 c00a666:	d5fb      	bpl.n	c00a660 <_printf_i+0xb8>
 c00a668:	f9b3 5000 	ldrsh.w	r5, [r3]
 c00a66c:	2d00      	cmp	r5, #0
 c00a66e:	da03      	bge.n	c00a678 <_printf_i+0xd0>
 c00a670:	232d      	movs	r3, #45	@ 0x2d
 c00a672:	426d      	negs	r5, r5
 c00a674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c00a678:	4858      	ldr	r0, [pc, #352]	@ (c00a7dc <_printf_i+0x234>)
 c00a67a:	230a      	movs	r3, #10
 c00a67c:	e011      	b.n	c00a6a2 <_printf_i+0xfa>
 c00a67e:	6821      	ldr	r1, [r4, #0]
 c00a680:	6833      	ldr	r3, [r6, #0]
 c00a682:	0608      	lsls	r0, r1, #24
 c00a684:	f853 5b04 	ldr.w	r5, [r3], #4
 c00a688:	d402      	bmi.n	c00a690 <_printf_i+0xe8>
 c00a68a:	0649      	lsls	r1, r1, #25
 c00a68c:	bf48      	it	mi
 c00a68e:	b2ad      	uxthmi	r5, r5
 c00a690:	2f6f      	cmp	r7, #111	@ 0x6f
 c00a692:	6033      	str	r3, [r6, #0]
 c00a694:	4851      	ldr	r0, [pc, #324]	@ (c00a7dc <_printf_i+0x234>)
 c00a696:	bf14      	ite	ne
 c00a698:	230a      	movne	r3, #10
 c00a69a:	2308      	moveq	r3, #8
 c00a69c:	2100      	movs	r1, #0
 c00a69e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 c00a6a2:	6866      	ldr	r6, [r4, #4]
 c00a6a4:	2e00      	cmp	r6, #0
 c00a6a6:	60a6      	str	r6, [r4, #8]
 c00a6a8:	db05      	blt.n	c00a6b6 <_printf_i+0x10e>
 c00a6aa:	6821      	ldr	r1, [r4, #0]
 c00a6ac:	432e      	orrs	r6, r5
 c00a6ae:	f021 0104 	bic.w	r1, r1, #4
 c00a6b2:	6021      	str	r1, [r4, #0]
 c00a6b4:	d04b      	beq.n	c00a74e <_printf_i+0x1a6>
 c00a6b6:	4616      	mov	r6, r2
 c00a6b8:	fbb5 f1f3 	udiv	r1, r5, r3
 c00a6bc:	fb03 5711 	mls	r7, r3, r1, r5
 c00a6c0:	5dc7      	ldrb	r7, [r0, r7]
 c00a6c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 c00a6c6:	462f      	mov	r7, r5
 c00a6c8:	460d      	mov	r5, r1
 c00a6ca:	42bb      	cmp	r3, r7
 c00a6cc:	d9f4      	bls.n	c00a6b8 <_printf_i+0x110>
 c00a6ce:	2b08      	cmp	r3, #8
 c00a6d0:	d10b      	bne.n	c00a6ea <_printf_i+0x142>
 c00a6d2:	6823      	ldr	r3, [r4, #0]
 c00a6d4:	07df      	lsls	r7, r3, #31
 c00a6d6:	d508      	bpl.n	c00a6ea <_printf_i+0x142>
 c00a6d8:	6923      	ldr	r3, [r4, #16]
 c00a6da:	6861      	ldr	r1, [r4, #4]
 c00a6dc:	4299      	cmp	r1, r3
 c00a6de:	bfde      	ittt	le
 c00a6e0:	2330      	movle	r3, #48	@ 0x30
 c00a6e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 c00a6e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 c00a6ea:	1b92      	subs	r2, r2, r6
 c00a6ec:	6122      	str	r2, [r4, #16]
 c00a6ee:	464b      	mov	r3, r9
 c00a6f0:	aa03      	add	r2, sp, #12
 c00a6f2:	4621      	mov	r1, r4
 c00a6f4:	4640      	mov	r0, r8
 c00a6f6:	f8cd a000 	str.w	sl, [sp]
 c00a6fa:	f7ff fee3 	bl	c00a4c4 <_printf_common>
 c00a6fe:	3001      	adds	r0, #1
 c00a700:	d14a      	bne.n	c00a798 <_printf_i+0x1f0>
 c00a702:	f04f 30ff 	mov.w	r0, #4294967295
 c00a706:	b004      	add	sp, #16
 c00a708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00a70c:	6823      	ldr	r3, [r4, #0]
 c00a70e:	f043 0320 	orr.w	r3, r3, #32
 c00a712:	6023      	str	r3, [r4, #0]
 c00a714:	2778      	movs	r7, #120	@ 0x78
 c00a716:	4832      	ldr	r0, [pc, #200]	@ (c00a7e0 <_printf_i+0x238>)
 c00a718:	6823      	ldr	r3, [r4, #0]
 c00a71a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 c00a71e:	061f      	lsls	r7, r3, #24
 c00a720:	6831      	ldr	r1, [r6, #0]
 c00a722:	f851 5b04 	ldr.w	r5, [r1], #4
 c00a726:	d402      	bmi.n	c00a72e <_printf_i+0x186>
 c00a728:	065f      	lsls	r7, r3, #25
 c00a72a:	bf48      	it	mi
 c00a72c:	b2ad      	uxthmi	r5, r5
 c00a72e:	6031      	str	r1, [r6, #0]
 c00a730:	07d9      	lsls	r1, r3, #31
 c00a732:	bf44      	itt	mi
 c00a734:	f043 0320 	orrmi.w	r3, r3, #32
 c00a738:	6023      	strmi	r3, [r4, #0]
 c00a73a:	b11d      	cbz	r5, c00a744 <_printf_i+0x19c>
 c00a73c:	2310      	movs	r3, #16
 c00a73e:	e7ad      	b.n	c00a69c <_printf_i+0xf4>
 c00a740:	4826      	ldr	r0, [pc, #152]	@ (c00a7dc <_printf_i+0x234>)
 c00a742:	e7e9      	b.n	c00a718 <_printf_i+0x170>
 c00a744:	6823      	ldr	r3, [r4, #0]
 c00a746:	f023 0320 	bic.w	r3, r3, #32
 c00a74a:	6023      	str	r3, [r4, #0]
 c00a74c:	e7f6      	b.n	c00a73c <_printf_i+0x194>
 c00a74e:	4616      	mov	r6, r2
 c00a750:	e7bd      	b.n	c00a6ce <_printf_i+0x126>
 c00a752:	6833      	ldr	r3, [r6, #0]
 c00a754:	6825      	ldr	r5, [r4, #0]
 c00a756:	1d18      	adds	r0, r3, #4
 c00a758:	6961      	ldr	r1, [r4, #20]
 c00a75a:	6030      	str	r0, [r6, #0]
 c00a75c:	062e      	lsls	r6, r5, #24
 c00a75e:	681b      	ldr	r3, [r3, #0]
 c00a760:	d501      	bpl.n	c00a766 <_printf_i+0x1be>
 c00a762:	6019      	str	r1, [r3, #0]
 c00a764:	e002      	b.n	c00a76c <_printf_i+0x1c4>
 c00a766:	0668      	lsls	r0, r5, #25
 c00a768:	d5fb      	bpl.n	c00a762 <_printf_i+0x1ba>
 c00a76a:	8019      	strh	r1, [r3, #0]
 c00a76c:	2300      	movs	r3, #0
 c00a76e:	4616      	mov	r6, r2
 c00a770:	6123      	str	r3, [r4, #16]
 c00a772:	e7bc      	b.n	c00a6ee <_printf_i+0x146>
 c00a774:	6833      	ldr	r3, [r6, #0]
 c00a776:	2100      	movs	r1, #0
 c00a778:	1d1a      	adds	r2, r3, #4
 c00a77a:	6032      	str	r2, [r6, #0]
 c00a77c:	681e      	ldr	r6, [r3, #0]
 c00a77e:	6862      	ldr	r2, [r4, #4]
 c00a780:	4630      	mov	r0, r6
 c00a782:	f000 f971 	bl	c00aa68 <memchr>
 c00a786:	b108      	cbz	r0, c00a78c <_printf_i+0x1e4>
 c00a788:	1b80      	subs	r0, r0, r6
 c00a78a:	6060      	str	r0, [r4, #4]
 c00a78c:	6863      	ldr	r3, [r4, #4]
 c00a78e:	6123      	str	r3, [r4, #16]
 c00a790:	2300      	movs	r3, #0
 c00a792:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c00a796:	e7aa      	b.n	c00a6ee <_printf_i+0x146>
 c00a798:	6923      	ldr	r3, [r4, #16]
 c00a79a:	4632      	mov	r2, r6
 c00a79c:	4649      	mov	r1, r9
 c00a79e:	4640      	mov	r0, r8
 c00a7a0:	47d0      	blx	sl
 c00a7a2:	3001      	adds	r0, #1
 c00a7a4:	d0ad      	beq.n	c00a702 <_printf_i+0x15a>
 c00a7a6:	6823      	ldr	r3, [r4, #0]
 c00a7a8:	079b      	lsls	r3, r3, #30
 c00a7aa:	d413      	bmi.n	c00a7d4 <_printf_i+0x22c>
 c00a7ac:	68e0      	ldr	r0, [r4, #12]
 c00a7ae:	9b03      	ldr	r3, [sp, #12]
 c00a7b0:	4298      	cmp	r0, r3
 c00a7b2:	bfb8      	it	lt
 c00a7b4:	4618      	movlt	r0, r3
 c00a7b6:	e7a6      	b.n	c00a706 <_printf_i+0x15e>
 c00a7b8:	2301      	movs	r3, #1
 c00a7ba:	4632      	mov	r2, r6
 c00a7bc:	4649      	mov	r1, r9
 c00a7be:	4640      	mov	r0, r8
 c00a7c0:	47d0      	blx	sl
 c00a7c2:	3001      	adds	r0, #1
 c00a7c4:	d09d      	beq.n	c00a702 <_printf_i+0x15a>
 c00a7c6:	3501      	adds	r5, #1
 c00a7c8:	68e3      	ldr	r3, [r4, #12]
 c00a7ca:	9903      	ldr	r1, [sp, #12]
 c00a7cc:	1a5b      	subs	r3, r3, r1
 c00a7ce:	42ab      	cmp	r3, r5
 c00a7d0:	dcf2      	bgt.n	c00a7b8 <_printf_i+0x210>
 c00a7d2:	e7eb      	b.n	c00a7ac <_printf_i+0x204>
 c00a7d4:	2500      	movs	r5, #0
 c00a7d6:	f104 0619 	add.w	r6, r4, #25
 c00a7da:	e7f5      	b.n	c00a7c8 <_printf_i+0x220>
 c00a7dc:	0c00b2f2 	.word	0x0c00b2f2
 c00a7e0:	0c00b303 	.word	0x0c00b303

0c00a7e4 <__sflush_r>:
 c00a7e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 c00a7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c00a7ec:	0716      	lsls	r6, r2, #28
 c00a7ee:	4605      	mov	r5, r0
 c00a7f0:	460c      	mov	r4, r1
 c00a7f2:	d454      	bmi.n	c00a89e <__sflush_r+0xba>
 c00a7f4:	684b      	ldr	r3, [r1, #4]
 c00a7f6:	2b00      	cmp	r3, #0
 c00a7f8:	dc02      	bgt.n	c00a800 <__sflush_r+0x1c>
 c00a7fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 c00a7fc:	2b00      	cmp	r3, #0
 c00a7fe:	dd48      	ble.n	c00a892 <__sflush_r+0xae>
 c00a800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c00a802:	2e00      	cmp	r6, #0
 c00a804:	d045      	beq.n	c00a892 <__sflush_r+0xae>
 c00a806:	2300      	movs	r3, #0
 c00a808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 c00a80c:	682f      	ldr	r7, [r5, #0]
 c00a80e:	6a21      	ldr	r1, [r4, #32]
 c00a810:	602b      	str	r3, [r5, #0]
 c00a812:	d030      	beq.n	c00a876 <__sflush_r+0x92>
 c00a814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 c00a816:	89a3      	ldrh	r3, [r4, #12]
 c00a818:	0759      	lsls	r1, r3, #29
 c00a81a:	d505      	bpl.n	c00a828 <__sflush_r+0x44>
 c00a81c:	6863      	ldr	r3, [r4, #4]
 c00a81e:	1ad2      	subs	r2, r2, r3
 c00a820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 c00a822:	b10b      	cbz	r3, c00a828 <__sflush_r+0x44>
 c00a824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 c00a826:	1ad2      	subs	r2, r2, r3
 c00a828:	2300      	movs	r3, #0
 c00a82a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c00a82c:	6a21      	ldr	r1, [r4, #32]
 c00a82e:	4628      	mov	r0, r5
 c00a830:	47b0      	blx	r6
 c00a832:	1c43      	adds	r3, r0, #1
 c00a834:	89a3      	ldrh	r3, [r4, #12]
 c00a836:	d106      	bne.n	c00a846 <__sflush_r+0x62>
 c00a838:	6829      	ldr	r1, [r5, #0]
 c00a83a:	291d      	cmp	r1, #29
 c00a83c:	d82b      	bhi.n	c00a896 <__sflush_r+0xb2>
 c00a83e:	4a2a      	ldr	r2, [pc, #168]	@ (c00a8e8 <__sflush_r+0x104>)
 c00a840:	40ca      	lsrs	r2, r1
 c00a842:	07d6      	lsls	r6, r2, #31
 c00a844:	d527      	bpl.n	c00a896 <__sflush_r+0xb2>
 c00a846:	2200      	movs	r2, #0
 c00a848:	04d9      	lsls	r1, r3, #19
 c00a84a:	6062      	str	r2, [r4, #4]
 c00a84c:	6922      	ldr	r2, [r4, #16]
 c00a84e:	6022      	str	r2, [r4, #0]
 c00a850:	d504      	bpl.n	c00a85c <__sflush_r+0x78>
 c00a852:	1c42      	adds	r2, r0, #1
 c00a854:	d101      	bne.n	c00a85a <__sflush_r+0x76>
 c00a856:	682b      	ldr	r3, [r5, #0]
 c00a858:	b903      	cbnz	r3, c00a85c <__sflush_r+0x78>
 c00a85a:	6560      	str	r0, [r4, #84]	@ 0x54
 c00a85c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c00a85e:	602f      	str	r7, [r5, #0]
 c00a860:	b1b9      	cbz	r1, c00a892 <__sflush_r+0xae>
 c00a862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c00a866:	4299      	cmp	r1, r3
 c00a868:	d002      	beq.n	c00a870 <__sflush_r+0x8c>
 c00a86a:	4628      	mov	r0, r5
 c00a86c:	f7ff fc9e 	bl	c00a1ac <_free_r>
 c00a870:	2300      	movs	r3, #0
 c00a872:	6363      	str	r3, [r4, #52]	@ 0x34
 c00a874:	e00d      	b.n	c00a892 <__sflush_r+0xae>
 c00a876:	2301      	movs	r3, #1
 c00a878:	4628      	mov	r0, r5
 c00a87a:	47b0      	blx	r6
 c00a87c:	4602      	mov	r2, r0
 c00a87e:	1c50      	adds	r0, r2, #1
 c00a880:	d1c9      	bne.n	c00a816 <__sflush_r+0x32>
 c00a882:	682b      	ldr	r3, [r5, #0]
 c00a884:	2b00      	cmp	r3, #0
 c00a886:	d0c6      	beq.n	c00a816 <__sflush_r+0x32>
 c00a888:	2b1d      	cmp	r3, #29
 c00a88a:	d001      	beq.n	c00a890 <__sflush_r+0xac>
 c00a88c:	2b16      	cmp	r3, #22
 c00a88e:	d11d      	bne.n	c00a8cc <__sflush_r+0xe8>
 c00a890:	602f      	str	r7, [r5, #0]
 c00a892:	2000      	movs	r0, #0
 c00a894:	e021      	b.n	c00a8da <__sflush_r+0xf6>
 c00a896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00a89a:	b21b      	sxth	r3, r3
 c00a89c:	e01a      	b.n	c00a8d4 <__sflush_r+0xf0>
 c00a89e:	690f      	ldr	r7, [r1, #16]
 c00a8a0:	2f00      	cmp	r7, #0
 c00a8a2:	d0f6      	beq.n	c00a892 <__sflush_r+0xae>
 c00a8a4:	0793      	lsls	r3, r2, #30
 c00a8a6:	680e      	ldr	r6, [r1, #0]
 c00a8a8:	600f      	str	r7, [r1, #0]
 c00a8aa:	bf0c      	ite	eq
 c00a8ac:	694b      	ldreq	r3, [r1, #20]
 c00a8ae:	2300      	movne	r3, #0
 c00a8b0:	eba6 0807 	sub.w	r8, r6, r7
 c00a8b4:	608b      	str	r3, [r1, #8]
 c00a8b6:	f1b8 0f00 	cmp.w	r8, #0
 c00a8ba:	ddea      	ble.n	c00a892 <__sflush_r+0xae>
 c00a8bc:	4643      	mov	r3, r8
 c00a8be:	463a      	mov	r2, r7
 c00a8c0:	6a21      	ldr	r1, [r4, #32]
 c00a8c2:	4628      	mov	r0, r5
 c00a8c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 c00a8c6:	47b0      	blx	r6
 c00a8c8:	2800      	cmp	r0, #0
 c00a8ca:	dc08      	bgt.n	c00a8de <__sflush_r+0xfa>
 c00a8cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a8d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00a8d4:	f04f 30ff 	mov.w	r0, #4294967295
 c00a8d8:	81a3      	strh	r3, [r4, #12]
 c00a8da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c00a8de:	4407      	add	r7, r0
 c00a8e0:	eba8 0800 	sub.w	r8, r8, r0
 c00a8e4:	e7e7      	b.n	c00a8b6 <__sflush_r+0xd2>
 c00a8e6:	bf00      	nop
 c00a8e8:	20400001 	.word	0x20400001

0c00a8ec <_fflush_r>:
 c00a8ec:	b538      	push	{r3, r4, r5, lr}
 c00a8ee:	690b      	ldr	r3, [r1, #16]
 c00a8f0:	4605      	mov	r5, r0
 c00a8f2:	460c      	mov	r4, r1
 c00a8f4:	b913      	cbnz	r3, c00a8fc <_fflush_r+0x10>
 c00a8f6:	2500      	movs	r5, #0
 c00a8f8:	4628      	mov	r0, r5
 c00a8fa:	bd38      	pop	{r3, r4, r5, pc}
 c00a8fc:	b118      	cbz	r0, c00a906 <_fflush_r+0x1a>
 c00a8fe:	6a03      	ldr	r3, [r0, #32]
 c00a900:	b90b      	cbnz	r3, c00a906 <_fflush_r+0x1a>
 c00a902:	f7ff fa0b 	bl	c009d1c <__sinit>
 c00a906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a90a:	2b00      	cmp	r3, #0
 c00a90c:	d0f3      	beq.n	c00a8f6 <_fflush_r+0xa>
 c00a90e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c00a910:	07d0      	lsls	r0, r2, #31
 c00a912:	d404      	bmi.n	c00a91e <_fflush_r+0x32>
 c00a914:	0599      	lsls	r1, r3, #22
 c00a916:	d402      	bmi.n	c00a91e <_fflush_r+0x32>
 c00a918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c00a91a:	f7ff fc1a 	bl	c00a152 <__retarget_lock_acquire_recursive>
 c00a91e:	4628      	mov	r0, r5
 c00a920:	4621      	mov	r1, r4
 c00a922:	f7ff ff5f 	bl	c00a7e4 <__sflush_r>
 c00a926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c00a928:	4605      	mov	r5, r0
 c00a92a:	07da      	lsls	r2, r3, #31
 c00a92c:	d4e4      	bmi.n	c00a8f8 <_fflush_r+0xc>
 c00a92e:	89a3      	ldrh	r3, [r4, #12]
 c00a930:	059b      	lsls	r3, r3, #22
 c00a932:	d4e1      	bmi.n	c00a8f8 <_fflush_r+0xc>
 c00a934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c00a936:	f7ff fc0d 	bl	c00a154 <__retarget_lock_release_recursive>
 c00a93a:	e7dd      	b.n	c00a8f8 <_fflush_r+0xc>

0c00a93c <fiprintf>:
 c00a93c:	b40e      	push	{r1, r2, r3}
 c00a93e:	b503      	push	{r0, r1, lr}
 c00a940:	ab03      	add	r3, sp, #12
 c00a942:	4601      	mov	r1, r0
 c00a944:	4805      	ldr	r0, [pc, #20]	@ (c00a95c <fiprintf+0x20>)
 c00a946:	f853 2b04 	ldr.w	r2, [r3], #4
 c00a94a:	6800      	ldr	r0, [r0, #0]
 c00a94c:	9301      	str	r3, [sp, #4]
 c00a94e:	f7ff fca1 	bl	c00a294 <_vfiprintf_r>
 c00a952:	b002      	add	sp, #8
 c00a954:	f85d eb04 	ldr.w	lr, [sp], #4
 c00a958:	b003      	add	sp, #12
 c00a95a:	4770      	bx	lr
 c00a95c:	30000038 	.word	0x30000038

0c00a960 <__swhatbuf_r>:
 c00a960:	b570      	push	{r4, r5, r6, lr}
 c00a962:	460c      	mov	r4, r1
 c00a964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c00a968:	b096      	sub	sp, #88	@ 0x58
 c00a96a:	4615      	mov	r5, r2
 c00a96c:	2900      	cmp	r1, #0
 c00a96e:	461e      	mov	r6, r3
 c00a970:	da0c      	bge.n	c00a98c <__swhatbuf_r+0x2c>
 c00a972:	89a3      	ldrh	r3, [r4, #12]
 c00a974:	2100      	movs	r1, #0
 c00a976:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c00a97a:	bf14      	ite	ne
 c00a97c:	2340      	movne	r3, #64	@ 0x40
 c00a97e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 c00a982:	2000      	movs	r0, #0
 c00a984:	6031      	str	r1, [r6, #0]
 c00a986:	602b      	str	r3, [r5, #0]
 c00a988:	b016      	add	sp, #88	@ 0x58
 c00a98a:	bd70      	pop	{r4, r5, r6, pc}
 c00a98c:	466a      	mov	r2, sp
 c00a98e:	f000 f849 	bl	c00aa24 <_fstat_r>
 c00a992:	2800      	cmp	r0, #0
 c00a994:	dbed      	blt.n	c00a972 <__swhatbuf_r+0x12>
 c00a996:	9901      	ldr	r1, [sp, #4]
 c00a998:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 c00a99c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 c00a9a0:	4259      	negs	r1, r3
 c00a9a2:	4159      	adcs	r1, r3
 c00a9a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 c00a9a8:	e7eb      	b.n	c00a982 <__swhatbuf_r+0x22>

0c00a9aa <__smakebuf_r>:
 c00a9aa:	898b      	ldrh	r3, [r1, #12]
 c00a9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 c00a9ae:	079d      	lsls	r5, r3, #30
 c00a9b0:	4606      	mov	r6, r0
 c00a9b2:	460c      	mov	r4, r1
 c00a9b4:	d507      	bpl.n	c00a9c6 <__smakebuf_r+0x1c>
 c00a9b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 c00a9ba:	6023      	str	r3, [r4, #0]
 c00a9bc:	6123      	str	r3, [r4, #16]
 c00a9be:	2301      	movs	r3, #1
 c00a9c0:	6163      	str	r3, [r4, #20]
 c00a9c2:	b003      	add	sp, #12
 c00a9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c00a9c6:	ab01      	add	r3, sp, #4
 c00a9c8:	466a      	mov	r2, sp
 c00a9ca:	f7ff ffc9 	bl	c00a960 <__swhatbuf_r>
 c00a9ce:	9f00      	ldr	r7, [sp, #0]
 c00a9d0:	4605      	mov	r5, r0
 c00a9d2:	4630      	mov	r0, r6
 c00a9d4:	4639      	mov	r1, r7
 c00a9d6:	f7ff f81d 	bl	c009a14 <_malloc_r>
 c00a9da:	b948      	cbnz	r0, c00a9f0 <__smakebuf_r+0x46>
 c00a9dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a9e0:	059a      	lsls	r2, r3, #22
 c00a9e2:	d4ee      	bmi.n	c00a9c2 <__smakebuf_r+0x18>
 c00a9e4:	f023 0303 	bic.w	r3, r3, #3
 c00a9e8:	f043 0302 	orr.w	r3, r3, #2
 c00a9ec:	81a3      	strh	r3, [r4, #12]
 c00a9ee:	e7e2      	b.n	c00a9b6 <__smakebuf_r+0xc>
 c00a9f0:	89a3      	ldrh	r3, [r4, #12]
 c00a9f2:	6020      	str	r0, [r4, #0]
 c00a9f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00a9f8:	81a3      	strh	r3, [r4, #12]
 c00a9fa:	9b01      	ldr	r3, [sp, #4]
 c00a9fc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 c00aa00:	b15b      	cbz	r3, c00aa1a <__smakebuf_r+0x70>
 c00aa02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c00aa06:	4630      	mov	r0, r6
 c00aa08:	f000 f81e 	bl	c00aa48 <_isatty_r>
 c00aa0c:	b128      	cbz	r0, c00aa1a <__smakebuf_r+0x70>
 c00aa0e:	89a3      	ldrh	r3, [r4, #12]
 c00aa10:	f023 0303 	bic.w	r3, r3, #3
 c00aa14:	f043 0301 	orr.w	r3, r3, #1
 c00aa18:	81a3      	strh	r3, [r4, #12]
 c00aa1a:	89a3      	ldrh	r3, [r4, #12]
 c00aa1c:	431d      	orrs	r5, r3
 c00aa1e:	81a5      	strh	r5, [r4, #12]
 c00aa20:	e7cf      	b.n	c00a9c2 <__smakebuf_r+0x18>
	...

0c00aa24 <_fstat_r>:
 c00aa24:	b538      	push	{r3, r4, r5, lr}
 c00aa26:	2300      	movs	r3, #0
 c00aa28:	4d06      	ldr	r5, [pc, #24]	@ (c00aa44 <_fstat_r+0x20>)
 c00aa2a:	4604      	mov	r4, r0
 c00aa2c:	4608      	mov	r0, r1
 c00aa2e:	4611      	mov	r1, r2
 c00aa30:	602b      	str	r3, [r5, #0]
 c00aa32:	f7f7 faa7 	bl	c001f84 <_fstat>
 c00aa36:	1c43      	adds	r3, r0, #1
 c00aa38:	d102      	bne.n	c00aa40 <_fstat_r+0x1c>
 c00aa3a:	682b      	ldr	r3, [r5, #0]
 c00aa3c:	b103      	cbz	r3, c00aa40 <_fstat_r+0x1c>
 c00aa3e:	6023      	str	r3, [r4, #0]
 c00aa40:	bd38      	pop	{r3, r4, r5, pc}
 c00aa42:	bf00      	nop
 c00aa44:	30004138 	.word	0x30004138

0c00aa48 <_isatty_r>:
 c00aa48:	b538      	push	{r3, r4, r5, lr}
 c00aa4a:	2300      	movs	r3, #0
 c00aa4c:	4d05      	ldr	r5, [pc, #20]	@ (c00aa64 <_isatty_r+0x1c>)
 c00aa4e:	4604      	mov	r4, r0
 c00aa50:	4608      	mov	r0, r1
 c00aa52:	602b      	str	r3, [r5, #0]
 c00aa54:	f7f7 fa9b 	bl	c001f8e <_isatty>
 c00aa58:	1c43      	adds	r3, r0, #1
 c00aa5a:	d102      	bne.n	c00aa62 <_isatty_r+0x1a>
 c00aa5c:	682b      	ldr	r3, [r5, #0]
 c00aa5e:	b103      	cbz	r3, c00aa62 <_isatty_r+0x1a>
 c00aa60:	6023      	str	r3, [r4, #0]
 c00aa62:	bd38      	pop	{r3, r4, r5, pc}
 c00aa64:	30004138 	.word	0x30004138

0c00aa68 <memchr>:
 c00aa68:	b2c9      	uxtb	r1, r1
 c00aa6a:	4603      	mov	r3, r0
 c00aa6c:	4402      	add	r2, r0
 c00aa6e:	b510      	push	{r4, lr}
 c00aa70:	4293      	cmp	r3, r2
 c00aa72:	4618      	mov	r0, r3
 c00aa74:	d101      	bne.n	c00aa7a <memchr+0x12>
 c00aa76:	2000      	movs	r0, #0
 c00aa78:	e003      	b.n	c00aa82 <memchr+0x1a>
 c00aa7a:	7804      	ldrb	r4, [r0, #0]
 c00aa7c:	3301      	adds	r3, #1
 c00aa7e:	428c      	cmp	r4, r1
 c00aa80:	d1f6      	bne.n	c00aa70 <memchr+0x8>
 c00aa82:	bd10      	pop	{r4, pc}

0c00aa84 <abort>:
 c00aa84:	2006      	movs	r0, #6
 c00aa86:	b508      	push	{r3, lr}
 c00aa88:	f000 f82c 	bl	c00aae4 <raise>
 c00aa8c:	2001      	movs	r0, #1
 c00aa8e:	f7f7 fa54 	bl	c001f3a <_exit>

0c00aa92 <_raise_r>:
 c00aa92:	291f      	cmp	r1, #31
 c00aa94:	b538      	push	{r3, r4, r5, lr}
 c00aa96:	4605      	mov	r5, r0
 c00aa98:	460c      	mov	r4, r1
 c00aa9a:	d904      	bls.n	c00aaa6 <_raise_r+0x14>
 c00aa9c:	2316      	movs	r3, #22
 c00aa9e:	6003      	str	r3, [r0, #0]
 c00aaa0:	f04f 30ff 	mov.w	r0, #4294967295
 c00aaa4:	bd38      	pop	{r3, r4, r5, pc}
 c00aaa6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 c00aaa8:	b112      	cbz	r2, c00aab0 <_raise_r+0x1e>
 c00aaaa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 c00aaae:	b94b      	cbnz	r3, c00aac4 <_raise_r+0x32>
 c00aab0:	4628      	mov	r0, r5
 c00aab2:	f000 f831 	bl	c00ab18 <_getpid_r>
 c00aab6:	4622      	mov	r2, r4
 c00aab8:	4601      	mov	r1, r0
 c00aaba:	4628      	mov	r0, r5
 c00aabc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c00aac0:	f000 b818 	b.w	c00aaf4 <_kill_r>
 c00aac4:	2b01      	cmp	r3, #1
 c00aac6:	d00a      	beq.n	c00aade <_raise_r+0x4c>
 c00aac8:	1c59      	adds	r1, r3, #1
 c00aaca:	d103      	bne.n	c00aad4 <_raise_r+0x42>
 c00aacc:	2316      	movs	r3, #22
 c00aace:	6003      	str	r3, [r0, #0]
 c00aad0:	2001      	movs	r0, #1
 c00aad2:	e7e7      	b.n	c00aaa4 <_raise_r+0x12>
 c00aad4:	2100      	movs	r1, #0
 c00aad6:	4620      	mov	r0, r4
 c00aad8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 c00aadc:	4798      	blx	r3
 c00aade:	2000      	movs	r0, #0
 c00aae0:	e7e0      	b.n	c00aaa4 <_raise_r+0x12>
	...

0c00aae4 <raise>:
 c00aae4:	4b02      	ldr	r3, [pc, #8]	@ (c00aaf0 <raise+0xc>)
 c00aae6:	4601      	mov	r1, r0
 c00aae8:	6818      	ldr	r0, [r3, #0]
 c00aaea:	f7ff bfd2 	b.w	c00aa92 <_raise_r>
 c00aaee:	bf00      	nop
 c00aaf0:	30000038 	.word	0x30000038

0c00aaf4 <_kill_r>:
 c00aaf4:	b538      	push	{r3, r4, r5, lr}
 c00aaf6:	2300      	movs	r3, #0
 c00aaf8:	4d06      	ldr	r5, [pc, #24]	@ (c00ab14 <_kill_r+0x20>)
 c00aafa:	4604      	mov	r4, r0
 c00aafc:	4608      	mov	r0, r1
 c00aafe:	4611      	mov	r1, r2
 c00ab00:	602b      	str	r3, [r5, #0]
 c00ab02:	f7f7 fa12 	bl	c001f2a <_kill>
 c00ab06:	1c43      	adds	r3, r0, #1
 c00ab08:	d102      	bne.n	c00ab10 <_kill_r+0x1c>
 c00ab0a:	682b      	ldr	r3, [r5, #0]
 c00ab0c:	b103      	cbz	r3, c00ab10 <_kill_r+0x1c>
 c00ab0e:	6023      	str	r3, [r4, #0]
 c00ab10:	bd38      	pop	{r3, r4, r5, pc}
 c00ab12:	bf00      	nop
 c00ab14:	30004138 	.word	0x30004138

0c00ab18 <_getpid_r>:
 c00ab18:	f7f7 ba05 	b.w	c001f26 <_getpid>

0c00ab1c <_init>:
 c00ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00ab1e:	bf00      	nop
 c00ab20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00ab22:	bc08      	pop	{r3}
 c00ab24:	469e      	mov	lr, r3
 c00ab26:	4770      	bx	lr

0c00ab28 <_fini>:
 c00ab28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00ab2a:	bf00      	nop
 c00ab2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00ab2e:	bc08      	pop	{r3}
 c00ab30:	469e      	mov	lr, r3
 c00ab32:	4770      	bx	lr
 c00ab34:	0000      	movs	r0, r0
	...

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_RegisterPrintCallback>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c2 bdb0 	b.w	c000b68 <__acle_se_SECURE_RegisterPrintCallback>

0c03e008 <SecureInit_DePrioritizeNSExceptions>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7cb b916 	b.w	c00923c <__acle_se_SecureInit_DePrioritizeNSExceptions>

0c03e010 <SECURE_SystemCoreClockUpdate>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c4 bb14 	b.w	c002640 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e018 <Simulate_flash_write_128KB>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c3 bc56 	b.w	c0018cc <__acle_se_Simulate_flash_write_128KB>

0c03e020 <SecureContext_AllocateContext>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7ca bf13 	b.w	c008e4e <__acle_se_SecureContext_AllocateContext>

0c03e028 <Secure_WriteFlash_128KB>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c3 bd1e 	b.w	c001a6c <__acle_se_Secure_WriteFlash_128KB>

0c03e030 <SECURE_SMARM>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c3 b928 	b.w	c001288 <__acle_se_SECURE_SMARM>

0c03e038 <SECURE_ShuffledHMAC>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c2 bfa8 	b.w	c000f90 <__acle_se_SECURE_ShuffledHMAC>

0c03e040 <SECURE_LEDToggle>:
 c03e040:	e97f e97f 	sg
 c03e044:	f7c2 be4a 	b.w	c000cdc <__acle_se_SECURE_LEDToggle>

0c03e048 <SECURE_ShuffledHMAC_secure>:
 c03e048:	e97f e97f 	sg
 c03e04c:	f7c3 b830 	b.w	c0010b0 <__acle_se_SECURE_ShuffledHMAC_secure>

0c03e050 <Secure_Flash256KB>:
 c03e050:	e97f e97f 	sg
 c03e054:	f7c3 bdbc 	b.w	c001bd0 <__acle_se_Secure_Flash256KB>

0c03e058 <SecureContext_Init>:
 c03e058:	e97f e97f 	sg
 c03e05c:	f7ca beb8 	b.w	c008dd0 <__acle_se_SecureContext_Init>

0c03e060 <SECURE_LinearHMAC>:
 c03e060:	e97f e97f 	sg
 c03e064:	f7c2 bf32 	b.w	c000ecc <__acle_se_SECURE_LinearHMAC>

0c03e068 <Secure_FlashTest>:
 c03e068:	e97f e97f 	sg
 c03e06c:	f7c3 ba26 	b.w	c0014bc <__acle_se_Secure_FlashTest>

0c03e070 <Secure_EraseWriteVerify>:
 c03e070:	e97f e97f 	sg
 c03e074:	f7c3 bb68 	b.w	c001748 <__acle_se_Secure_EraseWriteVerify>

0c03e078 <SECURE_TEST>:
 c03e078:	e97f e97f 	sg
 c03e07c:	f7c3 b992 	b.w	c0013a4 <__acle_se_SECURE_TEST>

0c03e080 <SecureContext_LoadContext>:
 c03e080:	e97f e97f 	sg
 c03e084:	f7ca bf7a 	b.w	c008f7c <__acle_se_SecureContext_LoadContext>

0c03e088 <SECURE_RegisterCallback>:
 c03e088:	e97f e97f 	sg
 c03e08c:	f7c2 bde4 	b.w	c000c58 <__acle_se_SECURE_RegisterCallback>

0c03e090 <SECURE_Print>:
 c03e090:	e97f e97f 	sg
 c03e094:	f7c2 bda2 	b.w	c000bdc <__acle_se_SECURE_Print>

0c03e098 <SecureContext_SaveContext>:
 c03e098:	e97f e97f 	sg
 c03e09c:	f7ca bfab 	b.w	c008ff6 <__acle_se_SecureContext_SaveContext>

0c03e0a0 <SecureInit_EnableNSFPUAccess>:
 c03e0a0:	e97f e97f 	sg
 c03e0a4:	f7cb b90c 	b.w	c0092c0 <__acle_se_SecureInit_EnableNSFPUAccess>

0c03e0a8 <SecureContext_FreeContext>:
 c03e0a8:	e97f e97f 	sg
 c03e0ac:	f7ca bf1e 	b.w	c008eec <__acle_se_SecureContext_FreeContext>

0c03e0b0 <SECURE_CopyMessage>:
 c03e0b0:	e97f e97f 	sg
 c03e0b4:	f7c2 be4c 	b.w	c000d50 <__acle_se_SECURE_CopyMessage>

0c03e0b8 <SECURE_ComputeHMAC>:
 c03e0b8:	e97f e97f 	sg
 c03e0bc:	f7c2 be8c 	b.w	c000dd8 <__acle_se_SECURE_ComputeHMAC>
