
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 2133M, PVMEM - 2986M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 2133M, PVMEM - 2986M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 7324 movable and 135 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 8552  | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


warning CHK15: More than 5000 'floating' errors were found.
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 182   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2133M, PVMEM - 2986M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2102M, PVMEM - 2986M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2102M, PVMEM - 2986M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2102M, PVMEM - 2986M, PRSS - 462M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition multiplierTree (started at Fri Dec 23 16:14:22 2022)

Congestion ratio stats: min = 0.11, max = 1.07, mean = 0.49 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '7518' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 16:14:22 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
info Found 7324 movable and 135 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Set routing priority of '8' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 50% 60% 70% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:14:23 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 8          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 8
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (8) clock nets ...

info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:14:23 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   43 with    172 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 8    | 143  | 
|-------------------+------+------|
| To be routed :    | 8    | 143  | 
|-------------------+------+------|
|   - signal        | 8    | 143  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 8    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 3    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.2G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 455M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Set routing priority of '8' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 16:14:24 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | multiplierTree             | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '136' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition multiplierTree (started at Fri Dec 23 16:14:24 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5867 of 5888 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[60]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[51]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[50]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[46]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[44]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[42]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[38]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[32]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[29]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[19]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'M64/A4_1/sum[4]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[6]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[24]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[27]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[25]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[17]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[13]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[4]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[2]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_55' status: 'gr_small'
info GR11: Skipping net 'outReg/n_36' status: 'gr_small'
info GR11: Skipping net 'outReg/n_32' status: 'gr_small'
info GR11: Skipping net 'outReg/n_49' status: 'gr_small'
info GR11: Skipping net 'outReg/n_39' status: 'gr_small'
info GR11: Skipping net 'outReg/n_37' status: 'gr_small'
info GR11: Skipping net 'outReg/n_10' status: 'gr_small'
info GR11: Skipping net 'outReg/n_23' status: 'gr_small'
info GR11: Skipping net 'outReg/n_15' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n90' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_30' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_28' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n96' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n97' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n92' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n102' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n98' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n104' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n108' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n110' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n109' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n115' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n120' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n114' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n122' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n116' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n127' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n132' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n121' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n126' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n134' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n128' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n139' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n133' status: 'gr_small'
Built 4347 nets   (0 seconds elapsed)

Will perform 'repair' routing on 81 nets: 
         81 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 81 nets       (0 seconds elapsed)
    Edge Overflows = 53 (0.4898 %),  Macro Overflows = 0,  Node Overflows = 19 (0.3227 %) 

Heap: 2G 53M 192k Elapsed Time: 464390:14:25 CPU Time: 0:14:49
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 16:14:25 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+-------------+----------+-------------|
|                | X           | Y           | Via      | Total       | 
|----------------+-------------+-------------+----------+-------------|
| Edge Count     | 2816        | 2852        | 5152     | 10820       | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Edges | 0           | 33          | 20       | 53          | 
|----------------+-------------+-------------+----------+-------------|
| Overflow as %  | 0           | 0.304991    | 0.184843 | 0.489834    | 
|----------------+-------------+-------------+----------+-------------|
| Worst          | 1           | 1.66667     | 2        | 2           | 
|----------------+-------------+-------------+----------+-------------|
| Average        | 0.359635    | 0.307456    | 0.100498 | 0.159205    | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Nodes | 0           | 19          | -1       | 19          | 
|----------------+-------------+-------------+----------+-------------|
| Wire Length    | 5.32638e+08 | 2.48808e+08 | 21109    | 7.81446e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 16:14:25 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 78.14  | 1.36   | 17.99  | 38.63  | 1.65   | 9.92   | 0.58   | 3.35   | 4.66   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.74   | 23.02  | 49.44  | 2.11   | 12.70  | 0.75   | 4.28   | 5.96   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 9.19   | 0.20   | 3.91   | 4.07   | 0.32   | 0.29   | 0.08   | 0.17   | 0.15   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 21.11  | 10.72  | 7.96   | 0.88   | 0.64   | 0.38   | 0.25   | 0.28   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 50.77  | 37.72  | 4.17   | 3.03   | 1.79   | 1.18   | 1.35   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Fri Dec 23 16:14:25 2022)

Congestion ratio stats: min = 0.11, max = 1.07, mean = 0.49 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3171) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 2  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 3547 pins
info TDRO: wns = -166 tns = -2416
info TDRO: Set tdro_pin_criticality attribute on 34195 pins
Found 1 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330343 min: 0.000000 avg: 0.194945
info metal2 layer density max: 0.036915 min: 0.000000 avg: 0.011042
info metal3 layer density max: 0.054571 min: 0.000000 avg: 0.012286
info metal4 layer density max: 0.030400 min: 0.000400 avg: 0.021130
info metal5 layer density max: 0.065200 min: 0.000400 avg: 0.024573
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.411055
info metal7 layer density max: 0.051409 min: 0.000000 avg: 0.009382
info metal8 layer density max: 0.044730 min: 0.000000 avg: 0.009118
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 3 sec (CPU time: 4 sec; MEM: RSS - 451M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 462M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '4' clock network cells from IPO sizing
RRT info: Passing 211 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 472M, CVMEM - 2102M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0030 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Fri Dec 23 16:14:30 2022)
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330343 min: 0.000000 avg: 0.194945
info metal2 layer density max: 0.036915 min: 0.000000 avg: 0.011042
info metal3 layer density max: 0.054571 min: 0.000000 avg: 0.012286
info metal4 layer density max: 0.030400 min: 0.000400 avg: 0.021130
info metal5 layer density max: 0.065200 min: 0.000400 avg: 0.024573
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.411055
info metal7 layer density max: 0.051409 min: 0.000000 avg: 0.009382
info metal8 layer density max: 0.044730 min: 0.000000 avg: 0.009118
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 74
info UI33: performed grsi sizing for 2 sec (CPU time: 2 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
RRT info: IPO changed 74 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Fri Dec 23 16:14:33 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7324 movable and 135 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 204 cut rows, with average utilization 51.7274%, utilization with cell bloats 51.7274%.
info DP116: Legalizer has initial 62 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 62 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 6 illegal movable cells.
info DP117: Iteration 2 (without drc) has 5 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7459, cells moved: 63, total movement: 29, max movement: 1.54286, average movement: 0.460317.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 7 (0.1%) cells are moved and 16 (0.2%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 62. First few cells with largest displacements:
info DP110: 1.14 rows, from {84100 318000, N} to {86000 304000, FS}, cell M64/A1_8/i_0_54.
info DP110: 1.14 rows, from {821300 612000, FS} to {819400 598000, FN}, cell M64/i_0_0_245.
info DP110: 1.00 rows, from {97400 318000, N} to {97400 304000, S}, cell M64/i_0_0_809.
info DP110: 1.00 rows, from {346300 570000, N} to {346300 556000, S}, cell M64/A3_1/i_0_92.
info DP110: 1.00 rows, from {274100 472000, S} to {274100 458000, N}, cell M64/A3_2/i_0_73.
info DP111: Legalization summary: total movable cells: 7324, cells moved: 62, total movement: 26.0857, max movement: 1.13571, average movement: 0.420737.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7324                | 62          | 26.0857                | 1.13571      | 0.420737         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
info UI30: performing global routing on partition multiplierTree (started at Fri Dec 23 16:14:34 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5867 of 5888 (99.6433 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[60]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[51]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[50]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[46]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[44]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[42]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[38]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[29]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[32]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[19]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'M64/A4_1/sum[4]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[27]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[25]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[17]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[13]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[6]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[24]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_36' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_32' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[4]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[2]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_10' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n92' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n98' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n108' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n110' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n115' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n120' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n122' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n127' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n132' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n134' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n139' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n144' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n146' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n151' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n156' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n158' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n163' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n168' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n170' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n175' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n180' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n182' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n187' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n192' status: 'gr_small'
info GR11: Skipping net 'outReg/n_55' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n194' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n204' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n206' status: 'gr_small'
info GR11: Skipping net 'outReg/n_49' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n211' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n216' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n218' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n223' status: 'gr_small'
Removed stale global wiring from 1 nets.
Built 4348 nets   (0 seconds elapsed)

Will perform 'repair' routing on 91 nets: 
         83 without global routing
          7 with open pins  
          1 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 91 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 53 (0.4898 %),  Macro Overflows = 0,  Node Overflows = 19 (0.3227 %) 

Congestion pass 1: may reroute upto 219 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 55 (0.5083 %),  Macro Overflows = 0,  Node Overflows = 17 (0.2887 %) 
    Routing net stats:     0 skipped,    214 unimproved,      5 routed   (1 seconds elapsed)

Congestion pass 2: may reroute upto 220 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 53 (0.4898 %),  Macro Overflows = 0,  Node Overflows = 19 (0.3227 %) 
    Routing net stats:     2 skipped,    215 unimproved,      3 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 218 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 53 (0.4898 %),  Macro Overflows = 0,  Node Overflows = 18 (0.3057 %) 
    Routing net stats:     3 skipped,    210 unimproved,      5 routed   (0 seconds elapsed)

Heap: 2G 53M 208k Elapsed Time: 464390:14:35 CPU Time: 0:15:2
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 16:14:35 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+-------------+----------+-------------|
|                | X           | Y           | Via      | Total       | 
|----------------+-------------+-------------+----------+-------------|
| Edge Count     | 2816        | 2852        | 5152     | 10820       | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Edges | 0           | 32          | 21       | 53          | 
|----------------+-------------+-------------+----------+-------------|
| Overflow as %  | 0           | 0.295749    | 0.194085 | 0.489834    | 
|----------------+-------------+-------------+----------+-------------|
| Worst          | 1           | 1.66667     | 2        | 2           | 
|----------------+-------------+-------------+----------+-------------|
| Average        | 0.360746    | 0.311039    | 0.100868 | 0.159909    | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Nodes | 0           | 18          | -1       | 18          | 
|----------------+-------------+-------------+----------+-------------|
| Wire Length    | 5.34279e+08 | 2.49858e+08 | 21140    | 7.84137e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 16:14:35 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 78.41  | 1.35   | 18.03  | 38.67  | 1.65   | 9.99   | 0.59   | 3.41   | 4.72   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.72   | 22.99  | 49.32  | 2.10   | 12.74  | 0.76   | 4.35   | 6.02   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 9.20   | 0.19   | 3.92   | 4.07   | 0.33   | 0.29   | 0.09   | 0.17   | 0.15   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 21.14  | 10.72  | 7.96   | 0.89   | 0.65   | 0.38   | 0.25   | 0.29   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 50.71  | 37.67  | 4.19   | 3.07   | 1.81   | 1.19   | 1.37   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Fri Dec 23 16:14:35 2022)

Congestion ratio stats: min = 0.11, max = 1.03, mean = 0.49 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3170) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 1 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:14:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | multiplierTree | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.010840277777777777d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1594                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 53.52                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 66                                 | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                             | 
|------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                              | 
|------------------------+------------------------------------|
| overflow_edges         | 53                                 | 
|------------------------+------------------------------------|
| overflow_nodes         | 18                                 | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 78.4                               | 
|------------------------+------------------------------------|
| via_count_total        | 21140                              | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.330343 min: 0.000000 avg: 0.195558
info metal2 layer density max: 0.036915 min: 0.000000 avg: 0.011042
info metal3 layer density max: 0.054571 min: 0.000000 avg: 0.012286
info metal4 layer density max: 0.030400 min: 0.000400 avg: 0.021130
info metal5 layer density max: 0.065200 min: 0.000400 avg: 0.024573
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.411055
info metal7 layer density max: 0.051409 min: 0.000000 avg: 0.009382
info metal8 layer density max: 0.044730 min: 0.000000 avg: 0.009118
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 471M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 215      | 
|------------+----------|
| Count, %   | 2.85     | 
|------------+----------|
| Length, um | 20514    | 
|------------+----------|
| Length, %  | 26.16    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 1    | 
|------------+------|
| Count, %   | 0.01 | 
|------------+------|
| Length, um | 334  | 
|------------+------|
| Length, %  | 0.42 | 
---------------------


RRT info: Set routing priority of '1' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 11    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Fri Dec 23 16:14:36 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11805 | 23349 | 
|-----------------------+-------+-------|
| To be routed :        | 7518  | 23203 | 
|-----------------------+-------+-------|
|   - signal            | 7518  | 23203 | 
|-----------------------+-------+-------|
| To be skipped :       | 4287  | 146   | 
|-----------------------+-------+-------|
|   - marked dont_route | 8     | 143   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 4266 | 
|-----------------------+------|
|   - no any wires      | 3252 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   47 with    125 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 170 core library pins:
 Ideal   :   170 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7518 nets with average value 100.00
Property preserve_channel is set on 1 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1305
Fixed net vias 105719
Core cells 7459
Core cells with unique orientation 114: pin objects 1714, obstructions 561
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 4266 nets with global routing
Detected 3252 nets without any routing
Detected 9198 wires, 21140 vias
Detected 23203 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 26 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.1G

Run(1) ...
1.000 Changed    12758 of    37767 tested segments in   245 channels. Unresolved    16521 violations and      279 notes
1.001 Changed     9595 of    31580 tested segments in   297 channels. Unresolved    12674 violations and      610 notes
1.002 Changed     8230 of    27393 tested segments in   318 channels. Unresolved    10329 violations and      619 notes
1.003 Changed     6693 of    23987 tested segments in   330 channels. Unresolved     8876 violations and      533 notes
1.004 Changed     5657 of    20232 tested segments in   330 channels. Unresolved     7742 violations and      519 notes
1.005 Changed     5116 of    17996 tested segments in   325 channels. Unresolved     7165 violations and      466 notes
1.006 Changed     4940 of    16771 tested segments in   329 channels. Unresolved     6733 violations and      475 notes
1.007 Changed     4809 of    16145 tested segments in   331 channels. Unresolved     6373 violations and      473 notes
1.008 Changed     4527 of    15487 tested segments in   324 channels. Unresolved     6019 violations and      463 notes
1.009 Changed     4191 of    14447 tested segments in   329 channels. Unresolved     5551 violations and      466 notes
1.010 Changed     3922 of    13607 tested segments in   341 channels. Unresolved     5226 violations and      479 notes
1.011 Changed     3568 of    12714 tested segments in   338 channels. Unresolved     5017 violations and      514 notes
1.012 Changed     3293 of    11916 tested segments in   324 channels. Unresolved     4566 violations and      541 notes
1.013 Changed     3006 of    11367 tested segments in   323 channels. Unresolved     4276 violations and      593 notes
1.014 Changed     2665 of    10654 tested segments in   329 channels. Unresolved     3964 violations and      653 notes
1.015 Changed     2389 of     9711 tested segments in   325 channels. Unresolved     3713 violations and      694 notes
1.016 Changed     2182 of     9265 tested segments in   325 channels. Unresolved     3514 violations and      768 notes
1.017 Changed     2013 of     8994 tested segments in   316 channels. Unresolved     3317 violations and      824 notes
1.018 Changed     1949 of     8538 tested segments in   320 channels. Unresolved     3187 violations and      847 notes
1.019 Changed     1823 of     8239 tested segments in   326 channels. Unresolved     3053 violations and      887 notes
1.020 Changed     1684 of     7827 tested segments in   316 channels. Unresolved     2985 violations and      905 notes
1.021 Changed     1513 of     7399 tested segments in   310 channels. Unresolved     2799 violations and      937 notes
1.022 Changed     1397 of     6912 tested segments in   311 channels. Unresolved     2696 violations and      954 notes
1.023 Changed     1285 of     6584 tested segments in   311 channels. Unresolved     2594 violations and      993 notes
1.024 Changed     1205 of     6210 tested segments in   307 channels. Unresolved     2535 violations and      995 notes
1.025 Changed     1203 of     6133 tested segments in   306 channels. Unresolved     2472 violations and     1048 notes
1.026 Changed     1091 of     5981 tested segments in   300 channels. Unresolved     2386 violations and     1087 notes
1.027 Changed      940 of     5459 tested segments in   301 channels. Unresolved     2286 violations and     1113 notes
1.028 Changed      868 of     5129 tested segments in   296 channels. Unresolved     2248 violations and     1122 notes
1.029 Changed      792 of     4775 tested segments in   290 channels. Unresolved     2202 violations and     1146 notes
1.030 Changed      644 of     4385 tested segments in   299 channels. Unresolved     2143 violations and     1178 notes
1.031 Changed      570 of     3735 tested segments in   292 channels. Unresolved     2156 violations and     1192 notes
1.032 Changed      626 of     3258 tested segments in   282 channels. Unresolved     2153 violations and     1230 notes
1.033 Changed      477 of     2852 tested segments in   266 channels. Unresolved     2179 violations and     1254 notes
1.034 Changed      340 of     1778 tested segments in   227 channels. Unresolved     2118 violations and     1275 notes
1.035 Changed      239 of     1116 tested segments in   191 channels. Unresolved     2082 violations and     1280 notes
1.036 Changed      160 of      863 tested segments in   174 channels. Unresolved     2033 violations and     1290 notes
1.037 Changed      139 of      689 tested segments in   166 channels. Unresolved     2020 violations and     1294 notes
1.038 Changed      111 of      596 tested segments in   157 channels. Unresolved     2005 violations and     1289 notes
1.039 Changed       98 of      521 tested segments in   151 channels. Unresolved     1994 violations and     1287 notes
1.040 Changed       87 of      437 tested segments in   134 channels. Unresolved     1985 violations and     1294 notes
1.041 Changed       73 of      442 tested segments in   135 channels. Unresolved     1979 violations and     1293 notes
1.042 Changed       73 of      374 tested segments in   123 channels. Unresolved     1977 violations and     1295 notes
1.043 Changed       69 of      365 tested segments in   124 channels. Unresolved     1969 violations and     1298 notes
1.044 Changed       54 of      323 tested segments in   107 channels. Unresolved     1960 violations and     1305 notes
1.045 Changed       46 of      263 tested segments in   101 channels. Unresolved     1966 violations and     1298 notes
1.046 Changed       64 of      263 tested segments in   105 channels. Unresolved     1954 violations and     1307 notes
1.047 Changed       44 of      256 tested segments in    97 channels. Unresolved     1955 violations and     1313 notes
1.048 Changed       41 of      206 tested segments in    86 channels. Unresolved     1958 violations and     1311 notes
1.049 Changed       46 of      205 tested segments in    87 channels. Unresolved     1950 violations and     1317 notes
1.050 Changed       28 of      165 tested segments in    73 channels. Unresolved     1943 violations and     1317 notes
1.051 Changed       22 of      119 tested segments in    55 channels. Unresolved     1943 violations and     1320 notes
1.052 Changed       21 of      108 tested segments in    49 channels. Unresolved     1945 violations and     1320 notes
1.053 Changed       28 of      110 tested segments in    50 channels. Unresolved     1949 violations and     1320 notes
1.054 Changed       23 of      114 tested segments in    51 channels. Unresolved     1947 violations and     1320 notes
1.055 Changed       16 of      105 tested segments in    48 channels. Unresolved     1949 violations and     1319 notes
1.056 Changed       25 of       99 tested segments in    44 channels. Unresolved     1951 violations and     1320 notes
1.057 Changed       22 of       97 tested segments in    44 channels. Unresolved     1950 violations and     1316 notes
1.058 Changed       19 of       99 tested segments in    44 channels. Unresolved     1952 violations and     1316 notes
1.059 Changed       17 of       90 tested segments in    44 channels. Unresolved     1947 violations and     1317 notes
1.060 Changed       14 of       97 tested segments in    43 channels. Unresolved     1948 violations and     1317 notes
1.061 Changed       15 of       86 tested segments in    41 channels. Unresolved     1943 violations and     1318 notes
1.062 Changed       15 of       80 tested segments in    40 channels. Unresolved     1947 violations and     1320 notes
1.063 Changed       17 of       75 tested segments in    33 channels. Unresolved     1946 violations and     1319 notes
1.064 Changed        6 of       54 tested segments in    25 channels. Unresolved     1941 violations and     1319 notes
1.065 Changed        2 of       34 tested segments in    17 channels. Unresolved     1937 violations and     1319 notes
1.066 Changed        5 of       15 tested segments in     6 channels. Unresolved     1939 violations and     1319 notes
1.067 Changed        3 of       20 tested segments in     6 channels. Unresolved     1937 violations and     1320 notes
1.068 Changed        4 of       18 tested segments in     9 channels. Unresolved     1938 violations and     1321 notes
1.069 Changed        2 of       16 tested segments in     6 channels. Unresolved     1937 violations and     1320 notes
1.070 Changed        4 of       16 tested segments in     8 channels. Unresolved     1938 violations and     1321 notes
1.071 Changed        2 of       16 tested segments in     6 channels. Unresolved     1937 violations and     1320 notes
1.072 Changed        4 of       16 tested segments in     8 channels. Unresolved     1938 violations and     1321 notes
1.073 Changed        2 of       16 tested segments in     6 channels. Unresolved     1937 violations and     1320 notes
1.074 Changed        4 of       15 tested segments in     7 channels. Unresolved     1938 violations and     1321 notes
1.075 Changed        1 of       16 tested segments in     6 channels. Unresolved     1937 violations and     1320 notes
1.076 Changed        2 of       13 tested segments in     7 channels. Unresolved     1939 violations and     1320 notes
1.077 Changed        7 of       18 tested segments in     7 channels. Unresolved     1942 violations and     1320 notes
1.078 Changed        3 of       38 tested segments in    15 channels. Unresolved     1939 violations and     1321 notes
1.079 Changed        2 of       16 tested segments in    10 channels. Unresolved     1940 violations and     1319 notes
1.080 Changed        2 of        8 tested segments in     6 channels. Unresolved     1935 violations and     1321 notes
1.081 Changed        0 of        5 tested segments in     3 channels. Unresolved     1935 violations and     1320 notes
1.082 Changed        0 of        0 tested segments in     0 channels. Unresolved     1935 violations and     1320 notes
Result=end(begin): viols=1935(16521), notes=1320(279)
Cpu time: 00:07:23, Elapsed time: 00:03:54, Memory: 2.1G

Run(2) ...
2.000 Changed     1569 of    44005 tested segments in   354 channels. Unresolved     2113 violations and     1224 notes
2.001 Changed     1601 of     7953 tested segments in   326 channels. Unresolved     2080 violations and     1343 notes
2.002 Changed     1504 of     7008 tested segments in   330 channels. Unresolved     1972 violations and     1455 notes
2.003 Changed     1231 of     5441 tested segments in   309 channels. Unresolved     1770 violations and     1627 notes
2.004 Changed     1097 of     4722 tested segments in   309 channels. Unresolved     1691 violations and     1719 notes
2.005 Changed      920 of     4237 tested segments in   317 channels. Unresolved     1490 violations and     1832 notes
2.006 Changed      851 of     3662 tested segments in   306 channels. Unresolved     1457 violations and     1890 notes
2.007 Changed      794 of     3486 tested segments in   305 channels. Unresolved     1346 violations and     1954 notes
2.008 Changed      737 of     3220 tested segments in   311 channels. Unresolved     1309 violations and     1995 notes
2.009 Changed      705 of     3064 tested segments in   298 channels. Unresolved     1271 violations and     2047 notes
2.010 Changed      682 of     2940 tested segments in   303 channels. Unresolved     1221 violations and     2089 notes
2.011 Changed      680 of     2832 tested segments in   296 channels. Unresolved     1215 violations and     2121 notes
2.012 Changed      642 of     2814 tested segments in   294 channels. Unresolved     1178 violations and     2150 notes
2.013 Changed      660 of     2881 tested segments in   299 channels. Unresolved     1155 violations and     2184 notes
2.014 Changed      600 of     2859 tested segments in   298 channels. Unresolved     1117 violations and     2199 notes
2.015 Changed      600 of     2748 tested segments in   302 channels. Unresolved     1065 violations and     2231 notes
2.016 Changed      517 of     2562 tested segments in   296 channels. Unresolved      977 violations and     2277 notes
2.017 Changed      505 of     2409 tested segments in   296 channels. Unresolved      943 violations and     2295 notes
2.018 Changed      443 of     2288 tested segments in   288 channels. Unresolved      939 violations and     2294 notes
2.019 Changed      461 of     2240 tested segments in   279 channels. Unresolved      919 violations and     2319 notes
2.020 Changed      433 of     2205 tested segments in   280 channels. Unresolved      892 violations and     2351 notes
2.021 Changed      409 of     2148 tested segments in   277 channels. Unresolved      886 violations and     2368 notes
2.022 Changed      397 of     2126 tested segments in   277 channels. Unresolved      862 violations and     2396 notes
2.023 Changed      360 of     2021 tested segments in   268 channels. Unresolved      834 violations and     2409 notes
2.024 Changed      325 of     1991 tested segments in   269 channels. Unresolved      818 violations and     2439 notes
2.025 Changed      317 of     1943 tested segments in   270 channels. Unresolved      809 violations and     2449 notes
2.026 Changed      277 of     1862 tested segments in   266 channels. Unresolved      757 violations and     2483 notes
2.027 Changed      251 of     1699 tested segments in   262 channels. Unresolved      734 violations and     2496 notes
2.028 Changed      253 of     1697 tested segments in   261 channels. Unresolved      747 violations and     2515 notes
2.029 Changed      491 of     1891 tested segments in   260 channels. Unresolved      778 violations and     2525 notes
2.030 Changed      595 of     2403 tested segments in   268 channels. Unresolved      833 violations and     2539 notes
2.031 Changed      628 of     2580 tested segments in   282 channels. Unresolved      867 violations and     2574 notes
2.032 Changed      572 of     2554 tested segments in   276 channels. Unresolved      873 violations and     2606 notes
2.033 Changed      445 of     2307 tested segments in   259 channels. Unresolved      845 violations and     2623 notes
2.034 Changed      354 of     1787 tested segments in   238 channels. Unresolved      793 violations and     2640 notes
2.035 Changed      256 of     1333 tested segments in   182 channels. Unresolved      751 violations and     2648 notes
2.036 Changed      230 of     1044 tested segments in   167 channels. Unresolved      714 violations and     2669 notes
2.037 Changed      180 of      905 tested segments in   174 channels. Unresolved      673 violations and     2702 notes
2.038 Changed      162 of      785 tested segments in   157 channels. Unresolved      642 violations and     2723 notes
2.039 Changed      152 of      738 tested segments in   150 channels. Unresolved      605 violations and     2727 notes
2.040 Changed      116 of      610 tested segments in   135 channels. Unresolved      586 violations and     2723 notes
2.041 Changed       88 of      524 tested segments in   128 channels. Unresolved      550 violations and     2741 notes
2.042 Changed       82 of      443 tested segments in   116 channels. Unresolved      547 violations and     2739 notes
2.043 Changed       88 of      458 tested segments in   127 channels. Unresolved      545 violations and     2742 notes
2.044 Changed       72 of      441 tested segments in   118 channels. Unresolved      533 violations and     2753 notes
2.045 Changed       62 of      373 tested segments in   114 channels. Unresolved      526 violations and     2750 notes
2.046 Changed       52 of      332 tested segments in   105 channels. Unresolved      503 violations and     2752 notes
2.047 Changed       47 of      288 tested segments in    95 channels. Unresolved      493 violations and     2756 notes
2.048 Changed       51 of      258 tested segments in    96 channels. Unresolved      485 violations and     2767 notes
2.049 Changed       44 of      248 tested segments in    92 channels. Unresolved      476 violations and     2769 notes
2.050 Changed       38 of      222 tested segments in    82 channels. Unresolved      479 violations and     2764 notes
2.051 Changed       63 of      234 tested segments in    86 channels. Unresolved      483 violations and     2766 notes
2.052 Changed       49 of      244 tested segments in    87 channels. Unresolved      473 violations and     2767 notes
2.053 Changed       51 of      238 tested segments in    84 channels. Unresolved      471 violations and     2777 notes
2.054 Changed       30 of      227 tested segments in    86 channels. Unresolved      463 violations and     2774 notes
2.055 Changed       29 of      185 tested segments in    78 channels. Unresolved      457 violations and     2773 notes
2.056 Changed       25 of      158 tested segments in    74 channels. Unresolved      453 violations and     2777 notes
2.057 Changed       20 of      122 tested segments in    61 channels. Unresolved      447 violations and     2780 notes
2.058 Changed       17 of      109 tested segments in    56 channels. Unresolved      447 violations and     2783 notes
2.059 Changed       23 of      108 tested segments in    54 channels. Unresolved      445 violations and     2783 notes
2.060 Changed       15 of      112 tested segments in    52 channels. Unresolved      440 violations and     2780 notes
2.061 Changed       24 of      103 tested segments in    50 channels. Unresolved      445 violations and     2780 notes
2.062 Changed       19 of       99 tested segments in    51 channels. Unresolved      445 violations and     2782 notes
2.063 Changed       26 of      119 tested segments in    53 channels. Unresolved      453 violations and     2781 notes
2.064 Changed       23 of      118 tested segments in    49 channels. Unresolved      452 violations and     2781 notes
2.065 Changed       12 of       98 tested segments in    50 channels. Unresolved      449 violations and     2781 notes
2.066 Changed       16 of       74 tested segments in    39 channels. Unresolved      451 violations and     2781 notes
2.067 Changed       19 of       84 tested segments in    42 channels. Unresolved      458 violations and     2782 notes
2.068 Changed       22 of      103 tested segments in    47 channels. Unresolved      465 violations and     2779 notes
2.069 Changed       32 of      123 tested segments in    54 channels. Unresolved      476 violations and     2777 notes
2.070 Changed       23 of      129 tested segments in    55 channels. Unresolved      478 violations and     2777 notes
2.071 Changed       19 of      110 tested segments in    49 channels. Unresolved      465 violations and     2780 notes
2.072 Changed       12 of       88 tested segments in    46 channels. Unresolved      461 violations and     2780 notes
2.073 Changed       15 of       82 tested segments in    39 channels. Unresolved      457 violations and     2784 notes
2.074 Changed        9 of       77 tested segments in    37 channels. Unresolved      454 violations and     2785 notes
2.075 Changed       11 of       71 tested segments in    34 channels. Unresolved      448 violations and     2787 notes
2.076 Changed        8 of       55 tested segments in    28 channels. Unresolved      447 violations and     2787 notes
2.077 Changed        7 of       47 tested segments in    22 channels. Unresolved      445 violations and     2788 notes
2.078 Changed        4 of       34 tested segments in    20 channels. Unresolved      443 violations and     2789 notes
2.079 Changed        0 of       17 tested segments in    12 channels. Unresolved      440 violations and     2789 notes
2.080 Changed        0 of        8 tested segments in     6 channels. Unresolved      440 violations and     2789 notes
2.081 Changed        0 of        8 tested segments in     6 channels. Unresolved      440 violations and     2789 notes
2.082 Changed        0 of        8 tested segments in     6 channels. Unresolved      440 violations and     2789 notes
2.083 Changed        0 of        7 tested segments in     6 channels. Unresolved      440 violations and     2789 notes
2.084 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.085 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.086 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.087 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.088 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.089 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.090 Changed        0 of        5 tested segments in     4 channels. Unresolved      440 violations and     2789 notes
2.091 Changed        3 of        8 tested segments in     4 channels. Unresolved      439 violations and     2789 notes
2.092 Changed        3 of       15 tested segments in     6 channels. Unresolved      439 violations and     2790 notes
2.093 Changed        0 of        7 tested segments in     6 channels. Unresolved      436 violations and     2792 notes
2.094 Changed        0 of        0 tested segments in     0 channels. Unresolved      436 violations and     2792 notes
Result=end(begin): viols=436(2113), notes=2792(1224)
Cpu time: 00:04:38, Elapsed time: 00:02:29, Memory: 2.1G

Write routing ...
M1: 24623 vias and 2867 wires with length 2.139 (0.172 in non-prefer direction)
M2: 35737 vias and 31657 wires with length 25.173 (0.813 in non-prefer direction)
M3: 4077 vias and 22153 wires with length 41.147 (0.302 in non-prefer direction)
M4: 2452 vias and 2511 wires with length 2.127 (0.238 in non-prefer direction)
M5: 373 vias and 1739 wires with length 15.973 (0.159 in non-prefer direction)
M6: 313 vias and 259 wires with length 0.532 (0.005 in non-prefer direction)
M7: 496 vias and 499 wires with length 3.902 (0.079 in non-prefer direction)
M8: 0 vias and 315 wires with length 5.332 (0.042 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 68071 vias and 62000 wires with length 96.324 (1.809 in non-prefer direction)

Total 436 violated segments:
Viol: Stat short - 201
Viol: Stat spacing - 137
Viol: Port short - 4
Viol: Diffnet short - 83
Viol: Diffnet spacing - 4
Viol: Cut spacing - 7

Total 2792 notes:
Note: Offgrid - 1543
Note: Fork - 25
Note: Split - 450
Note: Parallel length - 34
Note: Segment orientation - 740

Info: Via overhang - 56
Info: Detour - 10
info UI33: performed track routing for 6 min 26 sec (CPU time: 12 min 5 sec; MEM: RSS - 492M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 491M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 10 sec (CPU time: 19 sec; MEM: RSS - 512M, CVMEM - 2102M, PVMEM - 2986M, PRSS - 511M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 511M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:14 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 511M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 511M)
-----------------------------------------------------------------------------------
|           MCMM variability report for design 'multiplierTree' (nano)            |
|-----------------------+--------+--------+---------+---------+---------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS     | #Endpts | 
|-----------------------+--------+--------+---------+---------+---------+---------|
| new_mode (corner_0_0) | 0.0170 | 0.0000 | 0       | -0.0100 | -0.0100 | 1       | 
-----------------------------------------------------------------------------------


"-ne-" : Not Enabled
---------------------------
|       | WNS     | TWNS  | 
|-------+---------+-------|
| late  | 0.0     | 0.0   | 
|-------+---------+-------|
| early | -0.0100 | -0.01 | 
---------------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   47 with    125 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11805 | 23349 | 
|-----------------------+-------+-------|
| To be routed :        | 7518  | 23203 | 
|-----------------------+-------+-------|
|   - signal            | 7518  | 23203 | 
|-----------------------+-------+-------|
| To be skipped :       | 4287  | 146   | 
|-----------------------+-------+-------|
|   - marked dont_route | 8     | 143   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7518 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334780 min: 0.000000 avg: 0.203532
info metal2 layer density max: 0.191674 min: 0.000000 avg: 0.102350
info metal3 layer density max: 0.333143 min: 0.000000 avg: 0.162901
info metal4 layer density max: 0.085814 min: 0.000800 avg: 0.037003
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.138194
info metal6 layer density max: 0.500557 min: 0.001629 avg: 0.414894
info metal7 layer density max: 0.221870 min: 0.000000 avg: 0.085563
info metal8 layer density max: 0.340020 min: 0.000000 avg: 0.113932
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 5
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=15
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (8/8): viols (15->3)
Result=end(begin): opens=0(0), viols=3(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 36
Number of changed nets: 34

37 nets (1 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
Collecting clock nets...
Collected 8 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Result=end(begin): opens=0(0), viols=3(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 8 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 34

info UI33: performed SI repair routing for 3 sec (CPU time: 6 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:19 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
-----------------------------------------------------------------------------------
|           MCMM variability report for design 'multiplierTree' (nano)            |
|-----------------------+--------+--------+---------+---------+---------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS     | #Endpts | 
|-----------------------+--------+--------+---------+---------+---------+---------|
| new_mode (corner_0_0) | 0.0080 | 0.0000 | 0       | -0.0100 | -0.0100 | 1       | 
-----------------------------------------------------------------------------------


"-ne-" : Not Enabled
---------------------------
|       | WNS     | TWNS  | 
|-------+---------+-------|
| late  | 0.0     | 0.0   | 
|-------+---------+-------|
| early | -0.0100 | -0.01 | 
---------------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                          | 
|------------------------+------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 07m                                              | 
|------------------------+------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.010840277777777777d 00.0h 00.0m  | 0.009048611111111111d 0-3.157967714489334e-17h00.0m  | 
|------------------------+------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1594                               | 1594                                                 | 
|------------------------+------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 53.52                              | 53.52                                                | 
|------------------------+------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                | -10.0                                                | 
|------------------------+------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                | -0.01                                                | 
|------------------------+------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                  | 0                                                    | 
|------------------------+------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                  | 1                                                    | 
|------------------------+------------------------------------+------------------------------------------------------|
| slew_viols             | 66                                 | 66                                                   | 
|------------------------+------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                                               | 
|------------------------+------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | -33.5                              | -33.5                                                | 
|------------------------+------------------------------------+------------------------------------------------------|
| overflow_edges         | 53                                 |                                                      | 
|------------------------+------------------------------------+------------------------------------------------------|
| overflow_nodes         | 18                                 |                                                      | 
|------------------------+------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 78.4                               | 98.6                                                 | 
|------------------------+------------------------------------+------------------------------------------------------|
| via_count_total        | 21140                              | 68955                                                | 
----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 25
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 169 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |===================================== 25
3.70985 | 0
7.4197  | 0
11.1296 | 0
14.8394 | 0
18.5493 | 0
22.2591 | 0
25.969  |====== 4
29.6788 |====== 4
33.3887 |======= 5
37.0985 |============ 8
40.8084 |======= 5
44.5182 |========== 7
48.2281 |================ 11
51.9379 |====================== 15
55.6478 |==================================================================== 45
59.3576 |========================================== 28
63.0675 |============ 8
66.7773 |==== 3
70.4872 |= 1
74.197  |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:21:19 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7459  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 205   | 2.74       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7459  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8719.75                | 53.52           | 
| Buffers, Inverters | 323.19                 | 1.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11797 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3746  | 31.75      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:21:19 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:19 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 4
30  |====== 5
35  |============= 11
40  |========== 8
45  |========== 8
50  |====================== 18
55  |======================================================================== 57
60  |=================================== 28
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-17052.0 WHS:-10 THS:-10 THDD:-9113.0 SLEW:-33528 CAP:-9.5 LEAKAGE:0.203572 DYNAMIC:7.132844 AREA:8719.75

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-17052.0 WHS:-10 THS:-10 THDD:-9113.0 SLEW:-33528 CAP:-9.5 LEAKAGE:0.203572 DYNAMIC:7.132844 AREA:8719.75
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-17052.0 WHS:-10 THS:-10 THDD:-9113.0 SLEW:-33528 CAP:-9.5 LEAKAGE:0.203572 DYNAMIC:7.132844 AREA:8719.75

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [2g:22m:788k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:0s] memory [2g:22m:788k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2102M, PVMEM - 2986M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-17052.0 WHS:-10 THS:-10 THDD:-9113.0 SLEW:-33528 CAP:-9.5 LEAKAGE:0.203572 DYNAMIC:7.132844 AREA:8719.75
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-16752.0 WHS:-10 THS:-10 THDD:-8951.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

info OPT3: 2 nets evaluated, 2 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [2g:22m:800k]
info OPT4: Total 2 nets evaluated, 2 optimized.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:0s] memory [2g:22m:800k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2102M, PVMEM - 2986M)
WNS:0 TNS:0 TNDD:-16752.0 WHS:-10 THS:-10 THDD:-8951.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7462  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 208   | 2.78       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.14      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7462  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8724                   | 53.55           | 
| Buffers, Inverters | 326.648                | 2               | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11800 | 100        | 
| Orphaned        | 4279  | 36.26      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3749  | 31.77      | 
| 2 Fanouts       | 1580  | 13.38      | 
| 3-30 Fanouts    | 2126  | 18.01      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:21 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 4
30  |====== 5
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 2 sec (CPU time: 2 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                          | tr_opt_drc_0                      | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                              | 00h 00m                           | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.010840277777777777d 00.0h00.0m  | 0.009048611111111111d0-3.157967714489334e-17h 00.0m  | 3.472222222222222e-5d 00.0h00.0m  | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1594                              | 1594                                                 | 1594                              | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.52                             | 53.52                                                | 53.55                             | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                  | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                  | 0.0                               | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | -10.0                                                | -10.0                             | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | -0.01                                                | -0.01                             | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                                    | 0                                 | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 1                                                    | 1                                 | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| slew_viols             | 66                                | 66                                                   | 66                                | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                                               | -508.0                            | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                                                | -33.5                             | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| overflow_edges         | 53                                |                                                      |                                   | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| overflow_nodes         | 18                                |                                                      |                                   | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 78.4                              | 98.6                                                 | 98.6                              | 
|------------------------+-----------------------------------+------------------------------------------------------+-----------------------------------|
| via_count_total        | 21140                             | 68955                                                | 68955                             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:21:22 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7462  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 208   | 2.78       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.14      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7462  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8724                   | 53.55           | 
| Buffers, Inverters | 326.648                | 2               | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11800 | 100        | 
| Orphaned        | 4279  | 36.26      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3749  | 31.77      | 
| 2 Fanouts       | 1580  | 13.38      | 
| 3-30 Fanouts    | 2126  | 18.01      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:21:22 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:22 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 4
30  |====== 5
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-16752.0 WHS:-10 THS:-10 THDD:-8951.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-16752.0 WHS:-10 THS:-10 THDD:-8951.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:23 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7462  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 208   | 2.78       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.14      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7462  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8724                   | 53.55           | 
| Buffers, Inverters | 326.648                | 2               | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11800 | 100        | 
| Orphaned        | 4279  | 36.26      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3749  | 31.77      | 
| 2 Fanouts       | 1580  | 13.38      | 
| 3-30 Fanouts    | 2126  | 18.01      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:23 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 4
30  |====== 5
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0                       | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                           | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010840277777777777d00.0h 00.0m  | 0.009048611111111111d0-3.157967714489334e-17h00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1594                              | 1594                                                | 1594                              | 1594                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 53.52                             | 53.52                                               | 53.55                             | 53.55                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | -10.0                                               | -10.0                             | -10.0                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | -0.01                                               | -0.01                             | -0.01                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                 | 1                                                   | 1                                 | 1                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 66                                | 66                                                  | 66                                | 66                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                                              | -508.0                            | -508.0                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                                               | -33.5                             | -33.5                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 53                                |                                                     |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 18                                |                                                     |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 78.4                              | 98.6                                                | 98.6                              | 98.6                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 21140                             | 68955                                               | 68955                             | 68955                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 7338045
info LP: The total power for corner_0_0 corner: 7338045
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 16:21:24 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3208408 |   3925907 |  | 7134315 |  203730 |  | 7338045 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3208408 |   2879491 |  | 6087899 |  203730 |  | 6291629 |   85.74 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    92721 |     17231 |  |  109952 |     764 |  |  110716 |    1.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3115675 |   2862260 |  | 5977935 |  202966 |  | 6180900 |   84.23 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2528357 |   2801709 |  | 5330067 |  192970 |  | 5523037 |   75.27 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   583673 |     60550 |  |  644224 |    9995 |  |  654219 |    8.92 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1046416 |  | 1046416 |         |  | 1046416 |   14.26 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    103306 |  |  103306 |         |  |  103306 |    1.41 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     77719 |  |   77719 |         |  |   77719 |    1.06 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    943110 |  |  943110 |         |  |  943110 |   12.85 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:21:24 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:24 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7462  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 208   | 2.78       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.14      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7462  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8724                   | 53.55           | 
| Buffers, Inverters | 326.648                | 2               | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11800 | 100        | 
| Orphaned        | 4279  | 36.26      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3749  | 31.77      | 
| 2 Fanouts       | 1580  | 13.38      | 
| 3-30 Fanouts    | 2126  | 18.01      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:21:24 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:24 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 195       | 25                  | 13                    | -0.1380 | -1.9060 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 195       | 25                  | 13                    | -0.1380 | -1.9060 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 25                  | 39                    | -0.1380 | -1.9060 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:24 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2133M, PVMEM - 2986M, PRSS - 520M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 4
30  |====== 5
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:-138 TNS:-1906 TNDD:-16752.0 WHS:-10 THS:-10 THDD:-8951.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-33528 CAP:0.0 LEAKAGE:0.203730 DYNAMIC:7.134315 AREA:8724

info OPT10: optimized 38 targets
SLEW:-33528 CAP:0.0 LEAKAGE:0.203480 DYNAMIC:7.128060 AREA:8717.88

info OPT9: total 38 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:0s] memory [2g:22m:704k]
SLEW:-33528 CAP:0.0 LEAKAGE:0.203480 DYNAMIC:7.128060 AREA:8717.88

info OPT10: optimized 102 targets
SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

info OPT9: total 102 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:1s] memory [2g:22m:704k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 2 sec (CPU time: 2 sec; MEM: RSS - 528M, CVMEM - 2113M, PVMEM - 2986M)
WNS:-138 TNS:-1906 TNDD:-17435.0 WHS:-10 THS:-10 THDD:-9249.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:27 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7456  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 202   | 2.7        | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7456  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.05                | 53.42           | 
| Buffers, Inverters | 315.476                | 1.93            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11794 | 100        | 
| Orphaned        | 4279  | 36.28      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3743  | 31.73      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:27 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 195       | 25                  | 13                    | -0.1380 | -1.9060 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 195       | 25                  | 13                    | -0.1380 | -1.9060 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 25                  | 39                    | -0.1380 | -1.9060 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:27 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 3 sec (CPU time: 3 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 16:21:27 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3205329 |   3921316 |  | 7126645 |  202830 |  | 7329475 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3205329 |   2874899 |  | 6080228 |  202830 |  | 6283058 |   85.72 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    92721 |     17231 |  |  109952 |     764 |  |  110716 |    1.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3112595 |   2857668 |  | 5970263 |  202066 |  | 6172329 |   84.21 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2525269 |   2797118 |  | 5322386 |  192070 |  | 5514457 |   75.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   583652 |     60550 |  |  644202 |    9995 |  |  654198 |    8.93 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1046417 |  | 1046417 |         |  | 1046417 |   14.28 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    103306 |  |  103306 |         |  |  103306 |    1.41 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     77719 |  |   77719 |         |  |   77719 |    1.06 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    943111 |  |  943111 |         |  |  943111 |   12.87 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:28 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                           | 00h 00m                            | 00h 00m                           | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.010840277777777777d00.0h 00.0m  | 0.009048611111111111d0-3.157967714489334e-17h00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 5.555555555555555e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1594                              | 1594                                                | 1594                              | 1594                               | 1594                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.52                             | 53.52                                               | 53.55                             | 53.55                              | 53.42                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | -10.0                                               | -10.0                             | -10.0                              | -10.0                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | -0.01                                               | -0.01                             | -0.01                              | -0.01                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                 | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 1                                                   | 1                                 | 1                                  | 1                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 66                                | 66                                                  | 66                                | 66                                 | 66                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                                              | -508.0                            | -508.0                             | -508.0                            | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                                               | -33.5                             | -33.5                              | -33.5                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 53                                |                                                     |                                   |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 18                                |                                                     |                                   |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 78.4                              | 98.6                                                | 98.6                              | 98.6                               | 98.6                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 21140                             | 68955                                               | 68955                             | 68955                              | 68936                             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:21:29 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7456  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 202   | 2.7        | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7456  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.05                | 53.42           | 
| Buffers, Inverters | 315.476                | 1.93            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11794 | 100        | 
| Orphaned        | 4279  | 36.28      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3743  | 31.73      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:21:29 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:29 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 520M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-17435.0 WHS:-10 THS:-10 THDD:-9249.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-17435.0 WHS:-10 THS:-10 THDD:-9249.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7456  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 202   | 2.7        | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7456  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.05                | 53.42           | 
| Buffers, Inverters | 315.476                | 1.93            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11794 | 100        | 
| Orphaned        | 4279  | 36.28      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3743  | 31.73      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:29 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                    | tr_opt_wns_0                       | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                           | 00h 00m                            | 00h 00m                           | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010840277777777777d00.0h 00.0m  | 0.009048611111111111d0-3.157967714489334e-17h00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 5.555555555555555e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1594                              | 1594                                                | 1594                              | 1594                               | 1594                              | 1594                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 53.52                             | 53.52                                               | 53.55                             | 53.55                              | 53.42                             | 53.42                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | -10.0                                               | -10.0                             | -10.0                              | -10.0                             | -10.0                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | -0.01                                               | -0.01                             | -0.01                              | -0.01                             | -0.01                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                 | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                 | 1                                                   | 1                                 | 1                                  | 1                                 | 1                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 66                                | 66                                                  | 66                                | 66                                 | 66                                | 66                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                                              | -508.0                            | -508.0                             | -508.0                            | -508.0                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                                               | -33.5                             | -33.5                              | -33.5                             | -33.5                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 53                                |                                                     |                                   |                                    |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 18                                |                                                     |                                   |                                    |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 78.4                              | 98.6                                                | 98.6                              | 98.6                               | 98.6                              | 98.6                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 21140                             | 68955                                               | 68955                             | 68955                              | 68936                             | 68936                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:21:30 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:30 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7456  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 202   | 2.7        | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.16      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7456  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.05                | 53.42           | 
| Buffers, Inverters | 315.476                | 1.93            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11794 | 100        | 
| Orphaned        | 4279  | 36.28      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3743  | 31.73      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:21:30 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:30 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0100 | -0.0100 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 1                   | 1.6                   | -0.0100 | -0.0100 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-17435.0 WHS:-10 THS:-10 THDD:-9249.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER for HOLD.
SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

info OPT10: optimized 7321 targets
SLEW:-33528 CAP:0.0 LEAKAGE:0.202830 DYNAMIC:7.126645 AREA:8704.05

info OPT9: total 7321 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:0s] memory [2g:22m:692k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2113M, PVMEM - 2986M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
warning EXTR103: Pin 'inRegB/sph__c215/Z' in the design is not connected in SPEF; net 'inRegB/n_2' will not be annotated.
WNS:0 TNS:0 TNDD:-17430.0 WHS:0 THS:0 THDD:-9250.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202842 DYNAMIC:7.126645 AREA:8704.85
WNS:0 TNS:0 TNDD:-17430.0 WHS:0 THS:0 THDD:-9250.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202842 DYNAMIC:7.126645 AREA:8704.85

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:0s] memory [2g:22m:720k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT6: cpu [0h:0m:0s] memory [2g:22m:684k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD step in 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2113M, PVMEM - 2986M)
WNS:0 TNS:0 TNDD:-17430.0 WHS:0 THS:0 THDD:-9250.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202842 DYNAMIC:7.126645 AREA:8704.85

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:21:31 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7457  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 203   | 2.72       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7457  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.85                | 53.43           | 
| Buffers, Inverters | 316.274                | 1.94            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11795 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3744  | 31.74      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                    | tr_opt_wns_0                       | tr_opt_hold_0                                        | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                           | 00h 00m                            | 00h 00m                           | 00h 00m                            | 00h 00m                                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.010840277777777777d00.0h 00.0m  | 0.009048611111111111d0-3.157967714489334e-17h00.0m  | 3.472222222222222e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 5.555555555555555e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1594                              | 1594                                                | 1594                              | 1594                               | 1594                              | 1594                               | 1594                                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 53.52                             | 53.52                                               | 53.55                             | 53.55                              | 53.42                             | 53.42                              | 53.43                                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                               | 0.0                                | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                               | -10.0                                               | -10.0                             | -10.0                              | -10.0                             | -10.0                              | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                               | -0.01                                               | -0.01                             | -0.01                              | -0.01                             | -0.01                              | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                 | 0                                  | 0                                 | 0                                  | 0                                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                 | 1                                                   | 1                                 | 1                                  | 1                                 | 1                                  | 0                                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| slew_viols             | 66                                | 66                                                  | 66                                | 66                                 | 66                                | 66                                 | 66                                                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                                              | -508.0                            | -508.0                             | -508.0                            | -508.0                             | -508.0                                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                                               | -33.5                             | -33.5                              | -33.5                             | -33.5                              | -33.5                                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| overflow_edges         | 53                                |                                                     |                                   |                                    |                                   |                                    |                                                      | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| overflow_nodes         | 18                                |                                                     |                                   |                                    |                                   |                                    |                                                      | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 78.4                              | 98.6                                                | 98.6                              | 98.6                               | 98.6                              | 98.6                               | 98.6                                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| via_count_total        | 21140                             | 68955                                               | 68955                             | 68955                              | 68936                             | 68936                              | 68936                                                | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | 0.0040 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Fri Dec 23 16:21:33 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7322 movable and 135 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 204 cut rows, with average utilization 51.6324%, utilization with cell bloats 51.6324%.
info DP116: Legalizer has initial 7 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 7 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 1 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7457, cells moved: 5, total movement: 3.35714, max movement: 1.13571, average movement: 0.671429.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 2 (0.0%) cells are moved and 1 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 5. First few cells with largest displacements:
info DP110: 1.00 rows, from {828900 444000, FS} to {828900 458000, FN}, cell M64/RESULT/i_0/i_278.
info DP110: 0.54 rows, from {825100 444000, FS} to {832700 444000, FS}, cell M64/RESULT/i_0/i_151.
info DP110: 0.41 rows, from {813700 444000, FS} to {808000 444000, S}, cell M64/RESULT/i_0/i_45.
info DP110: 0.41 rows, from {635100 10000, N} to {629400 10000, N}, cell inRegB/i_0_2.
info DP110: 0.27 rows, from {640800 10000, N} to {637000 10000, N}, cell inRegB/sph__c215.
info DP111: Legalization summary: total movable cells: 7322, cells moved: 5, total movement: 2.62857, max movement: 1, average movement: 0.525714.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7322                | 5           | 2.62857                | 1            | 0.525714         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '36' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:21:35 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11793      | 46        | 50   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 8          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
---------------------------------------------------------------------------------------------
|                          LVS open distance distribution (micron)                          |
|--------+--------------+-------+-------+-------+-------+-------+------+------+------+------|
|        | Total: 15.25 | 0.00  | 0.15  | 0.30  | 0.45  | 0.61  | 0.76 | 0.91 | 1.21 | 1.52 | 
|--------+--------------+-------+-------+-------+-------+-------+------+------+------+------|
| % open | 100          | 24.00 | 18.00 | 18.00 | 16.00 | 10.00 | 4.00 | 4.00 | 2.00 | 4.00 | 
|--------+--------------+-------+-------+-------+-------+-------+------+------+------+------|
| # open | 50           | 12    | 9     | 9     | 8     | 5     | 2    | 2    | 1    | 2    | 
---------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334780 min: 0.000000 avg: 0.203408
info metal2 layer density max: 0.191674 min: 0.000000 avg: 0.102440
info metal3 layer density max: 0.346563 min: 0.000000 avg: 0.163053
info metal4 layer density max: 0.091600 min: 0.000800 avg: 0.037155
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.137718
info metal6 layer density max: 0.500557 min: 0.001629 avg: 0.414899
info metal7 layer density max: 0.221870 min: 0.000000 avg: 0.085648
info metal8 layer density max: 0.340020 min: 0.000000 avg: 0.113668
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:36 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:21:36 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0610 | 0.0000 | 0       | 0.0040 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 440 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 34191 pins
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334780 min: 0.000000 avg: 0.203408
info metal2 layer density max: 0.191674 min: 0.000000 avg: 0.102440
info metal3 layer density max: 0.346563 min: 0.000000 avg: 0.163053
info metal4 layer density max: 0.091600 min: 0.000800 avg: 0.037155
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.137718
info metal6 layer density max: 0.500557 min: 0.001629 avg: 0.414899
info metal7 layer density max: 0.221870 min: 0.000000 avg: 0.085648
info metal8 layer density max: 0.340020 min: 0.000000 avg: 0.113668
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 521M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 520M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 38       | 
|------------+----------|
| Count, %   | 0.5      | 
|------------+----------|
| Length, um | 5205     | 
|------------+----------|
| Length, %  | 5.4      | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 188       | 
|------------+-----------|
| Count, %   | 2.5       | 
|------------+-----------|
| Length, um | 19412     | 
|------------+-----------|
| Length, %  | 20.14     | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 226   | 
|------------+-------|
| Count, %   | 3.0   | 
|------------+-------|
| Length, um | 24617 | 
|------------+-------|
| Length, %  | 25.55 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 1    | 
|------------+------|
| Count, %   | 0.01 | 
|------------+------|
| Length, um | 397  | 
|------------+------|
| Length, %  | 0.41 | 
---------------------


RRT info: Set routing priority of '1' follow_gr nets to '50'
----------------------------
| Follow GR fanout >5 nets |
|------------+-------------|
| Count      | 1           | 
|------------+-------------|
| Count, %   | 0.01        | 
|------------+-------------|
| Length, um | 397         | 
|------------+-------------|
| Length, %  | 0.41        | 
----------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 11    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Fri Dec 23 16:21:38 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11803 | 23345 | 
|-----------------------+-------+-------|
| To be routed :        | 7516  | 23199 | 
|-----------------------+-------+-------|
|   - signal            | 7516  | 23199 | 
|-----------------------+-------+-------|
| To be skipped :       | 4287  | 146   | 
|-----------------------+-------+-------|
|   - marked dont_route | 8     | 143   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7515 | 
|-----------------------+------|
|   - no any wires      | 1    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 7514 | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 168 core library pins:
 Ideal   :   168 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7516 nets with average value 100.00
Property preserve_channel is set on 1 nets with average value 101.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1305
Fixed net vias 105719
Core cells 7457
Core cells with unique orientation 110: pin objects 1651, obstructions 552
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 3258 nets with detail routing
Detected 4257 nets with mixed global and detail routing
Detected 1 nets without any routing
Detected 71311 wires, 89149 vias
Detected 23199 pins
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 32 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) ...
1.000 Changed       49 of    63127 tested segments in   386 channels. Unresolved      568 violations and     3028 notes
1.001 Changed       34 of     3958 tested segments in   319 channels. Unresolved      445 violations and     3035 notes
1.002 Changed        7 of      862 tested segments in   217 channels. Unresolved      412 violations and     3027 notes
1.003 Changed      185 of      777 tested segments in   211 channels. Unresolved      415 violations and     3026 notes
1.004 Changed      140 of      777 tested segments in   212 channels. Unresolved      398 violations and     3017 notes
1.005 Changed      161 of      785 tested segments in   216 channels. Unresolved      414 violations and     3010 notes
1.006 Changed      162 of      834 tested segments in   216 channels. Unresolved      431 violations and     3008 notes
1.007 Changed      153 of      835 tested segments in   219 channels. Unresolved      427 violations and     3004 notes
1.008 Changed      203 of      857 tested segments in   217 channels. Unresolved      459 violations and     3001 notes
1.009 Changed      195 of     1021 tested segments in   225 channels. Unresolved      488 violations and     2989 notes
1.010 Changed      172 of      988 tested segments in   226 channels. Unresolved      459 violations and     2998 notes
1.011 Changed      193 of      962 tested segments in   218 channels. Unresolved      470 violations and     3003 notes
1.012 Changed      178 of      958 tested segments in   219 channels. Unresolved      464 violations and     3004 notes
1.013 Changed      196 of     1006 tested segments in   214 channels. Unresolved      502 violations and     3003 notes
1.014 Changed      198 of     1047 tested segments in   222 channels. Unresolved      485 violations and     3001 notes
1.015 Changed      188 of     1040 tested segments in   221 channels. Unresolved      484 violations and     3011 notes
1.016 Changed      180 of     1002 tested segments in   224 channels. Unresolved      435 violations and     3026 notes
1.017 Changed      172 of      966 tested segments in   213 channels. Unresolved      441 violations and     3030 notes
1.018 Changed      187 of      984 tested segments in   214 channels. Unresolved      443 violations and     3035 notes
1.019 Changed      203 of     1050 tested segments in   220 channels. Unresolved      460 violations and     3038 notes
1.020 Changed      201 of     1087 tested segments in   227 channels. Unresolved      471 violations and     3041 notes
1.021 Changed      221 of     1095 tested segments in   233 channels. Unresolved      467 violations and     3053 notes
1.022 Changed      174 of     1043 tested segments in   224 channels. Unresolved      439 violations and     3069 notes
1.023 Changed      176 of      968 tested segments in   218 channels. Unresolved      439 violations and     3056 notes
1.024 Changed      187 of      987 tested segments in   220 channels. Unresolved      430 violations and     3056 notes
1.025 Changed      151 of      987 tested segments in   228 channels. Unresolved      425 violations and     3066 notes
1.026 Changed      132 of      925 tested segments in   217 channels. Unresolved      421 violations and     3059 notes
1.027 Changed      153 of      937 tested segments in   221 channels. Unresolved      428 violations and     3067 notes
1.028 Changed      165 of      926 tested segments in   218 channels. Unresolved      399 violations and     3075 notes
1.029 Changed      148 of      947 tested segments in   217 channels. Unresolved      400 violations and     3085 notes
1.030 Changed      155 of      939 tested segments in   219 channels. Unresolved      390 violations and     3104 notes
1.031 Changed      120 of      866 tested segments in   213 channels. Unresolved      362 violations and     3114 notes
1.032 Changed       86 of      758 tested segments in   203 channels. Unresolved      367 violations and     3122 notes
1.033 Changed       85 of      677 tested segments in   196 channels. Unresolved      368 violations and     3124 notes
1.034 Changed       38 of      552 tested segments in   172 channels. Unresolved      358 violations and     3133 notes
1.035 Changed       34 of      310 tested segments in    91 channels. Unresolved      335 violations and     3143 notes
1.036 Changed       27 of      254 tested segments in    77 channels. Unresolved      338 violations and     3136 notes
1.037 Changed       29 of      231 tested segments in    68 channels. Unresolved      333 violations and     3137 notes
1.038 Changed       29 of      241 tested segments in    74 channels. Unresolved      336 violations and     3133 notes
1.039 Changed       37 of      248 tested segments in    78 channels. Unresolved      348 violations and     3128 notes
1.040 Changed       36 of      254 tested segments in    78 channels. Unresolved      346 violations and     3130 notes
1.041 Changed       33 of      255 tested segments in    71 channels. Unresolved      328 violations and     3139 notes
1.042 Changed       30 of      210 tested segments in    67 channels. Unresolved      326 violations and     3142 notes
1.043 Changed       29 of      205 tested segments in    61 channels. Unresolved      328 violations and     3142 notes
1.044 Changed       27 of      187 tested segments in    64 channels. Unresolved      326 violations and     3142 notes
1.045 Changed       32 of      191 tested segments in    65 channels. Unresolved      322 violations and     3140 notes
1.046 Changed       31 of      191 tested segments in    71 channels. Unresolved      319 violations and     3145 notes
1.047 Changed       23 of      172 tested segments in    65 channels. Unresolved      311 violations and     3146 notes
1.048 Changed       24 of      144 tested segments in    55 channels. Unresolved      309 violations and     3149 notes
1.049 Changed       18 of      135 tested segments in    51 channels. Unresolved      305 violations and     3150 notes
1.050 Changed       12 of      118 tested segments in    45 channels. Unresolved      304 violations and     3148 notes
1.051 Changed       10 of      112 tested segments in    46 channels. Unresolved      302 violations and     3148 notes
1.052 Changed       13 of      114 tested segments in    43 channels. Unresolved      301 violations and     3151 notes
1.053 Changed       16 of      127 tested segments in    44 channels. Unresolved      297 violations and     3154 notes
1.054 Changed        6 of      104 tested segments in    38 channels. Unresolved      290 violations and     3155 notes
1.055 Changed        5 of       76 tested segments in    32 channels. Unresolved      290 violations and     3156 notes
1.056 Changed        5 of       70 tested segments in    28 channels. Unresolved      290 violations and     3155 notes
1.057 Changed       10 of       74 tested segments in    30 channels. Unresolved      290 violations and     3156 notes
1.058 Changed       11 of       83 tested segments in    32 channels. Unresolved      292 violations and     3156 notes
1.059 Changed       14 of       72 tested segments in    28 channels. Unresolved      289 violations and     3160 notes
1.060 Changed       12 of       79 tested segments in    31 channels. Unresolved      289 violations and     3159 notes
1.061 Changed        6 of       55 tested segments in    27 channels. Unresolved      284 violations and     3163 notes
1.062 Changed        4 of       45 tested segments in    22 channels. Unresolved      288 violations and     3163 notes
1.063 Changed       10 of       37 tested segments in    17 channels. Unresolved      285 violations and     3165 notes
1.064 Changed        8 of       38 tested segments in    20 channels. Unresolved      285 violations and     3165 notes
1.065 Changed        6 of       33 tested segments in    20 channels. Unresolved      279 violations and     3169 notes
1.066 Changed        5 of       23 tested segments in    13 channels. Unresolved      276 violations and     3167 notes
1.067 Changed        5 of       27 tested segments in    11 channels. Unresolved      276 violations and     3164 notes
1.068 Changed        2 of       28 tested segments in    14 channels. Unresolved      273 violations and     3166 notes
1.069 Changed        0 of       10 tested segments in     6 channels. Unresolved      273 violations and     3166 notes
1.070 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.071 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.072 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.073 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.074 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.075 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.076 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.077 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.078 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.079 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.080 Changed        0 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.081 Changed        1 of        8 tested segments in     5 channels. Unresolved      274 violations and     3166 notes
1.082 Changed        2 of        8 tested segments in     5 channels. Unresolved      273 violations and     3166 notes
1.083 Changed        2 of       11 tested segments in     5 channels. Unresolved      275 violations and     3165 notes
1.084 Changed        3 of       17 tested segments in     7 channels. Unresolved      276 violations and     3167 notes
1.085 Changed        2 of       17 tested segments in     8 channels. Unresolved      278 violations and     3166 notes
1.086 Changed        1 of       13 tested segments in     8 channels. Unresolved      277 violations and     3166 notes
1.087 Changed        2 of       12 tested segments in     8 channels. Unresolved      274 violations and     3166 notes
1.088 Changed        1 of        9 tested segments in     5 channels. Unresolved      271 violations and     3166 notes
1.089 Changed        3 of        7 tested segments in     4 channels. Unresolved      271 violations and     3166 notes
1.090 Changed        3 of       12 tested segments in     6 channels. Unresolved      272 violations and     3166 notes
1.091 Changed        2 of       11 tested segments in     6 channels. Unresolved      274 violations and     3166 notes
1.092 Changed        2 of       12 tested segments in     6 channels. Unresolved      275 violations and     3167 notes
1.093 Changed        2 of       14 tested segments in     7 channels. Unresolved      271 violations and     3167 notes
1.094 Changed        2 of       11 tested segments in     7 channels. Unresolved      273 violations and     3167 notes
1.095 Changed        1 of       11 tested segments in     6 channels. Unresolved      273 violations and     3167 notes
1.096 Changed        0 of        9 tested segments in     5 channels. Unresolved      273 violations and     3167 notes
1.097 Changed        0 of        5 tested segments in     4 channels. Unresolved      273 violations and     3167 notes
1.098 Changed        0 of        3 tested segments in     3 channels. Unresolved      273 violations and     3167 notes
1.099 Changed        0 of        3 tested segments in     3 channels. Unresolved      273 violations and     3167 notes
1.100 Changed        0 of        1 tested segments in     1 channels. Unresolved      273 violations and     3167 notes
1.101 Changed        0 of        0 tested segments in     0 channels. Unresolved      273 violations and     3167 notes
Result=end(begin): viols=273(568), notes=3167(3028)
Cpu time: 00:01:06, Elapsed time: 00:00:36, Memory: 2.1G

Run(2) ...
2.000 Changed      155 of    10636 tested segments in   337 channels. Unresolved      280 violations and     3157 notes
2.001 Changed      150 of     3769 tested segments in   327 channels. Unresolved      287 violations and     3163 notes
2.002 Changed      235 of     3764 tested segments in   324 channels. Unresolved      286 violations and     3165 notes
2.003 Changed      253 of      861 tested segments in   220 channels. Unresolved      348 violations and     3164 notes
2.004 Changed      194 of      797 tested segments in   215 channels. Unresolved      354 violations and     3166 notes
2.005 Changed      201 of      753 tested segments in   205 channels. Unresolved      334 violations and     3173 notes
2.006 Changed      176 of      725 tested segments in   212 channels. Unresolved      312 violations and     3189 notes
2.007 Changed      142 of      672 tested segments in   195 channels. Unresolved      290 violations and     3202 notes
2.008 Changed      116 of      606 tested segments in   194 channels. Unresolved      275 violations and     3207 notes
2.009 Changed      125 of      557 tested segments in   191 channels. Unresolved      266 violations and     3213 notes
2.010 Changed      134 of      551 tested segments in   193 channels. Unresolved      274 violations and     3213 notes
2.011 Changed      154 of      597 tested segments in   199 channels. Unresolved      284 violations and     3219 notes
2.012 Changed      148 of      633 tested segments in   201 channels. Unresolved      271 violations and     3226 notes
2.013 Changed      140 of      603 tested segments in   196 channels. Unresolved      262 violations and     3226 notes
2.014 Changed      118 of      589 tested segments in   203 channels. Unresolved      272 violations and     3222 notes
2.015 Changed      149 of      564 tested segments in   190 channels. Unresolved      259 violations and     3226 notes
2.016 Changed      160 of      619 tested segments in   198 channels. Unresolved      254 violations and     3229 notes
2.017 Changed      121 of      590 tested segments in   205 channels. Unresolved      239 violations and     3236 notes
2.018 Changed      102 of      528 tested segments in   194 channels. Unresolved      236 violations and     3235 notes
2.019 Changed      104 of      517 tested segments in   201 channels. Unresolved      233 violations and     3235 notes
2.020 Changed       86 of      496 tested segments in   191 channels. Unresolved      233 violations and     3233 notes
2.021 Changed       68 of      490 tested segments in   187 channels. Unresolved      235 violations and     3229 notes
2.022 Changed       99 of      518 tested segments in   180 channels. Unresolved      258 violations and     3235 notes
2.023 Changed      123 of      567 tested segments in   187 channels. Unresolved      246 violations and     3246 notes
2.024 Changed       97 of      557 tested segments in   184 channels. Unresolved      243 violations and     3243 notes
2.025 Changed       65 of      513 tested segments in   177 channels. Unresolved      231 violations and     3244 notes
2.026 Changed       64 of      498 tested segments in   171 channels. Unresolved      232 violations and     3258 notes
2.027 Changed       75 of      480 tested segments in   174 channels. Unresolved      219 violations and     3261 notes
2.028 Changed       62 of      452 tested segments in   170 channels. Unresolved      227 violations and     3265 notes
2.029 Changed       50 of      426 tested segments in   164 channels. Unresolved      206 violations and     3268 notes
2.030 Changed       43 of      341 tested segments in   143 channels. Unresolved      205 violations and     3270 notes
2.031 Changed       29 of      338 tested segments in   137 channels. Unresolved      221 violations and     3266 notes
2.032 Changed       43 of      306 tested segments in   114 channels. Unresolved      227 violations and     3275 notes
2.033 Changed       22 of      275 tested segments in   103 channels. Unresolved      237 violations and     3270 notes
2.034 Changed        6 of      181 tested segments in    77 channels. Unresolved      225 violations and     3268 notes
2.035 Changed       11 of      130 tested segments in    52 channels. Unresolved      227 violations and     3270 notes
2.036 Changed       16 of      124 tested segments in    49 channels. Unresolved      224 violations and     3274 notes
2.037 Changed        6 of      125 tested segments in    48 channels. Unresolved      219 violations and     3273 notes
2.038 Changed        9 of      100 tested segments in    45 channels. Unresolved      212 violations and     3274 notes
2.039 Changed        7 of       97 tested segments in    45 channels. Unresolved      208 violations and     3275 notes
2.040 Changed        8 of       89 tested segments in    33 channels. Unresolved      206 violations and     3278 notes
2.041 Changed        9 of       83 tested segments in    33 channels. Unresolved      204 violations and     3279 notes
2.042 Changed        4 of       82 tested segments in    34 channels. Unresolved      202 violations and     3281 notes
2.043 Changed        4 of       76 tested segments in    33 channels. Unresolved      202 violations and     3281 notes
2.044 Changed        4 of       75 tested segments in    32 channels. Unresolved      202 violations and     3279 notes
2.045 Changed        3 of       73 tested segments in    31 channels. Unresolved      202 violations and     3278 notes
2.046 Changed        2 of       69 tested segments in    29 channels. Unresolved      202 violations and     3278 notes
2.047 Changed        3 of       68 tested segments in    30 channels. Unresolved      202 violations and     3278 notes
2.048 Changed        2 of       68 tested segments in    29 channels. Unresolved      202 violations and     3278 notes
2.049 Changed        6 of       72 tested segments in    30 channels. Unresolved      203 violations and     3276 notes
2.050 Changed        7 of       79 tested segments in    34 channels. Unresolved      203 violations and     3280 notes
2.051 Changed        3 of       71 tested segments in    35 channels. Unresolved      199 violations and     3282 notes
2.052 Changed        1 of       54 tested segments in    28 channels. Unresolved      199 violations and     3282 notes
2.053 Changed        1 of       53 tested segments in    28 channels. Unresolved      199 violations and     3282 notes
2.054 Changed        3 of       55 tested segments in    29 channels. Unresolved      199 violations and     3282 notes
2.055 Changed        1 of       53 tested segments in    28 channels. Unresolved      199 violations and     3282 notes
2.056 Changed        1 of       49 tested segments in    25 channels. Unresolved      199 violations and     3283 notes
2.057 Changed        2 of       52 tested segments in    26 channels. Unresolved      201 violations and     3281 notes
2.058 Changed        3 of       51 tested segments in    26 channels. Unresolved      201 violations and     3280 notes
2.059 Changed        4 of       52 tested segments in    23 channels. Unresolved      197 violations and     3282 notes
2.060 Changed        3 of       40 tested segments in    18 channels. Unresolved      192 violations and     3285 notes
2.061 Changed        0 of       17 tested segments in     9 channels. Unresolved      192 violations and     3284 notes
2.062 Changed        0 of       12 tested segments in     5 channels. Unresolved      192 violations and     3284 notes
2.063 Changed        0 of       12 tested segments in     5 channels. Unresolved      192 violations and     3284 notes
2.064 Changed        0 of       11 tested segments in     5 channels. Unresolved      192 violations and     3284 notes
2.065 Changed        0 of       11 tested segments in     5 channels. Unresolved      192 violations and     3284 notes
2.066 Changed        0 of        9 tested segments in     4 channels. Unresolved      192 violations and     3284 notes
2.067 Changed        0 of        5 tested segments in     3 channels. Unresolved      192 violations and     3284 notes
2.068 Changed        0 of        0 tested segments in     0 channels. Unresolved      192 violations and     3284 notes
Result=end(begin): viols=192(280), notes=3284(3157)
Cpu time: 00:00:57, Elapsed time: 00:00:32, Memory: 2.1G

Run(3) ...
3.000 Changed      152 of     8805 tested segments in   347 channels. Unresolved      200 violations and     3273 notes
3.001 Changed      128 of     3714 tested segments in   321 channels. Unresolved      207 violations and     3270 notes
3.002 Changed      232 of     3697 tested segments in   321 channels. Unresolved      181 violations and     3264 notes
3.003 Changed      263 of     3777 tested segments in   326 channels. Unresolved      212 violations and     3270 notes
3.004 Changed      230 of      638 tested segments in   217 channels. Unresolved      221 violations and     3283 notes
3.005 Changed      197 of      542 tested segments in   202 channels. Unresolved      190 violations and     3288 notes
3.006 Changed      184 of      501 tested segments in   196 channels. Unresolved      170 violations and     3293 notes
3.007 Changed      186 of      505 tested segments in   199 channels. Unresolved      184 violations and     3305 notes
3.008 Changed      192 of      517 tested segments in   188 channels. Unresolved      173 violations and     3294 notes
3.009 Changed      204 of      558 tested segments in   197 channels. Unresolved      210 violations and     3288 notes
3.010 Changed      205 of      584 tested segments in   204 channels. Unresolved      206 violations and     3297 notes
3.011 Changed      188 of      560 tested segments in   208 channels. Unresolved      202 violations and     3304 notes
3.012 Changed      192 of      544 tested segments in   198 channels. Unresolved      212 violations and     3294 notes
3.013 Changed      194 of      546 tested segments in   202 channels. Unresolved      210 violations and     3301 notes
3.014 Changed      208 of      602 tested segments in   212 channels. Unresolved      231 violations and     3292 notes
3.015 Changed      200 of      571 tested segments in   195 channels. Unresolved      222 violations and     3304 notes
3.016 Changed      178 of      519 tested segments in   183 channels. Unresolved      215 violations and     3300 notes
3.017 Changed      189 of      568 tested segments in   199 channels. Unresolved      240 violations and     3302 notes
3.018 Changed      172 of      597 tested segments in   204 channels. Unresolved      243 violations and     3294 notes
3.019 Changed      168 of      569 tested segments in   196 channels. Unresolved      243 violations and     3298 notes
3.020 Changed      144 of      567 tested segments in   207 channels. Unresolved      231 violations and     3312 notes
3.021 Changed      105 of      491 tested segments in   186 channels. Unresolved      222 violations and     3316 notes
3.022 Changed       64 of      405 tested segments in   172 channels. Unresolved      222 violations and     3317 notes
3.023 Changed       64 of      369 tested segments in   158 channels. Unresolved      213 violations and     3318 notes
3.024 Changed       54 of      353 tested segments in   150 channels. Unresolved      205 violations and     3325 notes
3.025 Changed       35 of      281 tested segments in   136 channels. Unresolved      192 violations and     3326 notes
3.026 Changed       26 of      228 tested segments in   128 channels. Unresolved      186 violations and     3330 notes
3.027 Changed       16 of      195 tested segments in   118 channels. Unresolved      185 violations and     3331 notes
3.028 Changed       21 of      168 tested segments in    96 channels. Unresolved      187 violations and     3329 notes
3.029 Changed       21 of      153 tested segments in    89 channels. Unresolved      190 violations and     3332 notes
3.030 Changed       30 of      163 tested segments in    91 channels. Unresolved      195 violations and     3331 notes
3.031 Changed       14 of      147 tested segments in    83 channels. Unresolved      187 violations and     3336 notes
3.032 Changed        8 of      113 tested segments in    68 channels. Unresolved      186 violations and     3334 notes
3.033 Changed        4 of      104 tested segments in    62 channels. Unresolved      186 violations and     3336 notes
3.034 Changed        2 of       92 tested segments in    55 channels. Unresolved      186 violations and     3337 notes
3.035 Changed        2 of       76 tested segments in    47 channels. Unresolved      185 violations and     3338 notes
3.036 Changed        0 of       69 tested segments in    44 channels. Unresolved      183 violations and     3338 notes
3.037 Changed        1 of       60 tested segments in    37 channels. Unresolved      183 violations and     3338 notes
3.038 Changed        0 of       54 tested segments in    34 channels. Unresolved      183 violations and     3338 notes
3.039 Changed        0 of       53 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.040 Changed        0 of       50 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.041 Changed        0 of       52 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.042 Changed        0 of       51 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.043 Changed        0 of       51 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.044 Changed        0 of       52 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.045 Changed        0 of       53 tested segments in    33 channels. Unresolved      183 violations and     3338 notes
3.046 Changed        0 of       51 tested segments in    33 channels. Unresolved      183 violations and     3338 notes
3.047 Changed        0 of       52 tested segments in    32 channels. Unresolved      183 violations and     3338 notes
3.048 Changed        0 of       46 tested segments in    30 channels. Unresolved      183 violations and     3338 notes
3.049 Changed        0 of       42 tested segments in    26 channels. Unresolved      183 violations and     3338 notes
3.050 Changed        0 of       38 tested segments in    24 channels. Unresolved      183 violations and     3338 notes
3.051 Changed        0 of       31 tested segments in    19 channels. Unresolved      183 violations and     3338 notes
3.052 Changed        0 of       27 tested segments in    17 channels. Unresolved      183 violations and     3338 notes
3.053 Changed        0 of       22 tested segments in    15 channels. Unresolved      183 violations and     3338 notes
3.054 Changed        0 of       16 tested segments in    12 channels. Unresolved      183 violations and     3338 notes
3.055 Changed        0 of        9 tested segments in     7 channels. Unresolved      183 violations and     3338 notes
3.056 Changed        0 of        8 tested segments in     6 channels. Unresolved      183 violations and     3338 notes
3.057 Changed        0 of        6 tested segments in     4 channels. Unresolved      183 violations and     3338 notes
3.058 Changed        0 of        6 tested segments in     4 channels. Unresolved      183 violations and     3338 notes
3.059 Changed        0 of        6 tested segments in     4 channels. Unresolved      183 violations and     3338 notes
3.060 Changed        0 of        4 tested segments in     3 channels. Unresolved      183 violations and     3338 notes
3.061 Changed        0 of        3 tested segments in     3 channels. Unresolved      183 violations and     3338 notes
3.062 Changed        0 of        3 tested segments in     3 channels. Unresolved      183 violations and     3338 notes
3.063 Changed        0 of        3 tested segments in     3 channels. Unresolved      183 violations and     3338 notes
3.064 Changed        0 of        3 tested segments in     3 channels. Unresolved      183 violations and     3338 notes
3.065 Changed        0 of        0 tested segments in     0 channels. Unresolved      183 violations and     3338 notes
Result=end(begin): viols=183(200), notes=3338(3273)
Drc convergence rate is 5%
Not enough improvement on this run. Stop.
Cpu time: 00:00:47, Elapsed time: 00:00:27, Memory: 2.1G

Write routing ...
M1: 24707 vias and 2899 wires with length 2.198 (0.172 in non-prefer direction)
M2: 35944 vias and 31944 wires with length 25.193 (0.836 in non-prefer direction)
M3: 4198 vias and 22371 wires with length 41.194 (0.308 in non-prefer direction)
M4: 2465 vias and 2612 wires with length 2.287 (0.272 in non-prefer direction)
M5: 365 vias and 1769 wires with length 15.717 (0.169 in non-prefer direction)
M6: 303 vias and 289 wires with length 0.549 (0.007 in non-prefer direction)
M7: 476 vias and 459 wires with length 3.848 (0.062 in non-prefer direction)
M8: 0 vias and 305 wires with length 5.170 (0.040 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 68458 vias and 62648 wires with length 96.158 (1.867 in non-prefer direction)

Total 183 violated segments:
Viol: Stat short - 114
Viol: Stat spacing - 33
Viol: Twist short - 3
Viol: Diffnet short - 32
Viol: Diffnet spacing - 1

Total 3338 notes:
Note: Offgrid - 1925
Note: Fork - 29
Note: Split - 497
Note: Parallel length - 57
Note: Segment orientation - 830

Info: Via overhang - 70
Info: Detour - 9
info UI33: performed track routing for 1 min 37 sec (CPU time: 2 min 51 sec; MEM: RSS - 535M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 11 sec (CPU time: 19 sec; MEM: RSS - 529M, CVMEM - 2113M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:23:26 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:23:26 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11803 | 23345 | 
|-----------------------+-------+-------|
| To be routed :        | 7516  | 23199 | 
|-----------------------+-------+-------|
|   - signal            | 7516  | 23199 | 
|-----------------------+-------+-------|
| To be skipped :       | 4287  | 146   | 
|-----------------------+-------+-------|
|   - marked dont_route | 8     | 143   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7516 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334780 min: 0.000000 avg: 0.203620
info metal2 layer density max: 0.191526 min: 0.000000 avg: 0.102416
info metal3 layer density max: 0.341710 min: 0.000000 avg: 0.163094
info metal4 layer density max: 0.091600 min: 0.000800 avg: 0.038108
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.136344
info metal6 layer density max: 0.506820 min: 0.001629 avg: 0.414908
info metal7 layer density max: 0.230475 min: 0.004360 avg: 0.084865
info metal8 layer density max: 0.321250 min: 0.000000 avg: 0.110459
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:23:28 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:23:28 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 527M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                      | tr_opt_tr_0                                         | tr_opt_drc_0                     | tr_opt_tns_0                      | tr_opt_power_0                   | tr_opt_wns_0                      | tr_opt_hold_0                                        | tr_opt_tr_1                      | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| elapsed_time  (min)    | 00h 10m                          | 00h 07m                                             | 00h 00m                          | 00h 00m                           | 00h 00m                          | 00h 00m                           | 00h 00m                                              | 00h 02m                          | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| cpu_time  (min)        | 0.010840277777777777d00.0h 00.0m | 0.009048611111111111d0-3.157967714489334e-17h00.0m  | 3.472222222222222e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 5.555555555555555e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 0.002416666666666667d00.0h 00.0m | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| heap_memory  (Mb)      | 1594                             | 1594                                                | 1594                             | 1594                              | 1594                             | 1594                              | 1594                                                 | 1594                             | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| logic_utilization  (%) | 53.52                            | 53.52                                               | 53.55                            | 53.55                             | 53.42                            | 53.42                             | 53.43                                                | 53.43                            | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| WNS  (ps)              | 0.0                              | 0.0                                                 | 0.0                              | 0.0                               | 0.0                              | 0.0                               | 0.0                                                  | 0.0                              | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| TNS  (ns)              | 0.0                              | 0.0                                                 | 0.0                              | 0.0                               | 0.0                              | 0.0                               | 0.0                                                  | 0.0                              | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| WHS  (ps)              | 0.0                              | -10.0                                               | -10.0                            | -10.0                             | -10.0                            | -10.0                             | 0.0                                                  | 0.0                              | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| THS  (ns)              | 0.0                              | -0.01                                               | -0.01                            | -0.01                             | -0.01                            | -0.01                             | 0.0                                                  | 0.0                              | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| setup_viols            | 0                                | 0                                                   | 0                                | 0                                 | 0                                | 0                                 | 0                                                    | 0                                | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| hold_viols             | 0                                | 1                                                   | 1                                | 1                                 | 1                                | 1                                 | 0                                                    | 0                                | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| slew_viols             | 66                               | 66                                                  | 66                               | 66                                | 66                               | 66                                | 66                                                   | 66                               | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| worst_slew  (ps)       | -508.0                           | -508.0                                              | -508.0                           | -508.0                            | -508.0                           | -508.0                            | -508.0                                               | -508.0                           | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| total_slew  (ps)       | -33.5                            | -33.5                                               | -33.5                            | -33.5                             | -33.5                            | -33.5                             | -33.5                                                | -33.5                            | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| overflow_edges         | 53                               |                                                     |                                  |                                   |                                  |                                   |                                                      |                                  | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| overflow_nodes         | 18                               |                                                     |                                  |                                   |                                  |                                   |                                                      |                                  | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| wire_len_total  (mm)   | 78.4                             | 98.6                                                | 98.6                             | 98.6                              | 98.6                             | 98.6                              | 98.6                                                 | 98.4                             | 
|------------------------+----------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+----------------------------------|
| via_count_total        | 21140                            | 68955                                               | 68955                            | 68955                             | 68936                            | 68936                             | 68936                                                | 69297                            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:23:29 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 7     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=171
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (3->0), viols (171->172)
Result=end(begin): opens=0(3), viols=172(171)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (62/62): viols (172->108)
Result=end(begin): opens=0(0), viols=108(172)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (34/34): viols (108->96)
Result=end(begin): opens=0(0), viols=96(108)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (31/31): viols (96->96)
Result=end(begin): opens=0(0), viols=96(96)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (29/29): viols (96->96)
Result=end(begin): opens=0(0), viols=96(96)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (31/31): viols (96->96)
Result=end(begin): opens=0(0), viols=96(96)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (22/29): viols (96->96)
complete (29/29): viols (96->96)
Result=end(begin): opens=0(0), viols=96(96)
Cpu time: 00:00:13, Elapsed time: 00:00:07, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (27/27): viols (96->96)
Result=end(begin): opens=0(0), viols=96(96)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (10/26): viols (96->96)
complete (21/26): viols (96->96)
complete (26/26): viols (96->75)
Result=end(begin): opens=0(0), viols=75(96)
Cpu time: 00:00:25, Elapsed time: 00:00:13, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (25/25): viols (75->75)
Result=end(begin): opens=0(0), viols=75(75)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (24/24): viols (75->75)
Result=end(begin): opens=0(0), viols=75(75)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (24/24): viols (75->75)
Result=end(begin): opens=0(0), viols=75(75)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (8/21): viols (75->69)
complete (13/21): viols (69->69)
complete (19/21): viols (69->66)
complete (21/21): viols (66->63)
Result=end(begin): opens=0(0), viols=63(75)
Cpu time: 00:00:34, Elapsed time: 00:00:17, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/17): viols (63->63)
complete (12/17): viols (63->63)
complete (16/17): viols (63->63)
complete (17/17): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:32, Elapsed time: 00:00:18, Memory: 2.1G

Routing windows accepted: 131 rejected: 292
Finish Final Routing ...

Changed nets: 88 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 88
Number of changed nets: 85

79 nets (1 clocks) have got their timing invalidated
16 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 17 sec (CPU time: 2 min 23 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11803 | 23345 | 
|-----------------------+-------+-------|
| To be routed :        | 7516  | 23199 | 
|-----------------------+-------+-------|
|   - signal            | 7516  | 23199 | 
|-----------------------+-------+-------|
| To be skipped :       | 4287  | 146   | 
|-----------------------+-------+-------|
|   - marked dont_route | 8     | 143   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7516 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334780 min: 0.000000 avg: 0.203577
info metal2 layer density max: 0.191526 min: 0.000000 avg: 0.103023
info metal3 layer density max: 0.341710 min: 0.000000 avg: 0.163345
info metal4 layer density max: 0.091600 min: 0.000800 avg: 0.037800
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.134351
info metal6 layer density max: 0.500639 min: 0.001629 avg: 0.414773
info metal7 layer density max: 0.255935 min: 0.000720 avg: 0.087997
info metal8 layer density max: 0.322190 min: 0.000000 avg: 0.109589
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 524M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:24:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 533M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:24:51 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=63
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (17/21): viols (63->63)
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:11, Elapsed time: 00:00:05, Memory: 2.2G


Check violations (4 windows)...
Total viols=63
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (13/18): viols (63->63)
complete (18/18): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:14, Elapsed time: 00:00:07, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (6/16): viols (63->63)
complete (12/16): viols (63->63)
complete (16/16): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:28, Elapsed time: 00:00:15, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (6/16): viols (63->63)
complete (12/16): viols (63->63)
complete (16/16): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:27, Elapsed time: 00:00:14, Memory: 2.2G

Routing windows accepted: 63 rejected: 238
Finish Final Routing ...

Changed nets: 20 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 20
Number of changed nets: 12

10 nets (0 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 0 sec (CPU time: 1 min 53 sec; MEM: RSS - 548M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 547M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 16:25:53 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 20    | 0      | 0      | 0      | 0      | 0      | 20     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 22    | 0      | 0      | 0      | 0      | 0      | 22     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 551M, CVMEM - 2174M, PVMEM - 2986M, PRSS - 550M)

RRT info: Number of remaining shorts: 42
RRT info: Number of remaining DRCs  : 42

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 16:26:09 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 69332 | 24844 | 36443 | 4304  | 2531  | 388   | 335   | 487   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 58947 | 21330 | 30295 | 4164  | 2418  | 278   | 163   | 299   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 85.02 | 85.86 | 83.13 | 96.75 | 95.54 | 71.65 | 48.66 | 61.40 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 69.38  | 24.84 | 36.45 | 4.30  | 2.54  | 0.40  | 0.34  | 0.50  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.81 | 52.55 | 6.20  | 3.66  | 0.57  | 0.48  | 0.72  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 15.03  | 14.14 | 16.90 | 3.25  | 4.80  | 29.97 | 51.34 | 40.44 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 84.97  | 85.86 | 83.10 | 96.75 | 95.20 | 70.03 | 48.66 | 59.56 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 15 sec (CPU time: 29 sec; MEM: RSS - 550M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 504M, CVMEM - 2113M, PVMEM - 2986M, PRSS - 550M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 16:26:09 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 504M, CVMEM - 2113M, PVMEM - 2986M, PRSS - 550M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 11 sec (CPU time: 19 sec; MEM: RSS - 532M, CVMEM - 2113M, PVMEM - 2986M, PRSS - 550M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:26:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:26:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 48.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 11    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 11 clock nets
Clearing dont_route property from 11 clock nets

All Clock networks set for partition multiplierTree.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:26:20 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:26:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7457  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 203   | 2.72       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7457  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8704.85                | 53.43           | 
| Buffers, Inverters | 316.274                | 1.94            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11795 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3744  | 31.74      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:26:20 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-12538.0 WHS:0 THS:0 THDD:-6548.0 SLEW:-33528 CAP:-5.9 LEAKAGE:0.202842 DYNAMIC:7.241845 AREA:8704.85

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-12538.0 WHS:0 THS:0 THDD:-6548.0 SLEW:-33528 CAP:-5.9 LEAKAGE:0.202842 DYNAMIC:7.241845 AREA:8704.85
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-12538.0 WHS:0 THS:0 THDD:-6548.0 SLEW:-33528 CAP:-5.9 LEAKAGE:0.202842 DYNAMIC:7.241845 AREA:8704.85

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [2g:22m:788k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:1s] memory [2g:22m:788k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 2 sec (CPU time: 1 sec; MEM: RSS - 540M, CVMEM - 2113M, PVMEM - 2986M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-12538.0 WHS:0 THS:0 THDD:-6548.0 SLEW:-33528 CAP:-5.9 LEAKAGE:0.202842 DYNAMIC:7.241845 AREA:8704.85
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 CLOCK_AREA:5.054 AREA:8706.45

info OPT3: 3 nets evaluated, 3 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [2g:22m:796k]
info OPT4: Total 3 nets evaluated, 3 optimized.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

info OPT6: cpu [0h:0m:1s] memory [2g:22m:796k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 1 sec (CPU time: 1 sec; MEM: RSS - 544M, CVMEM - 2113M, PVMEM - 2986M)
WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 CLOCK_AREA:5.054 AREA:8706.45
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 CLOCK_AREA:5.054 AREA:8706.45

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:26:24 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7457  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 203   | 2.72       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7457  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8706.45                | 53.44           | 
| Buffers, Inverters | 317.87                 | 1.95            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11795 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3744  | 31.74      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 3 sec (CPU time: 4 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 16:26:24 2022)
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:26:24 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7457  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 203   | 2.72       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7457  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8706.45                | 53.44           | 
| Buffers, Inverters | 317.87                 | 1.95            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11795 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3744  | 31.74      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 16:26:24 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).

WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 AREA:8706.45

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 AREA:8706.45
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-12139.0 WHS:0 THS:0 THDD:-6356.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.202928 DYNAMIC:7.239149 AREA:8706.45

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=74.197%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Fri Dec 23 16:26:25 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7457  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 203   | 2.72       | 
| Inverters      | 192   | 2.57       | 
| Registers      | 131   | 1.75       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.15      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7457  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8706.45                | 53.44           | 
| Buffers, Inverters | 317.87                 | 1.95            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11795 | 100        | 
| Orphaned        | 4279  | 36.27      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3744  | 31.74      | 
| 2 Fanouts       | 1580  | 13.39      | 
| 3-30 Fanouts    | 2126  | 18.02      | 
| 30-127 Fanouts  | 66    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 144 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |====== 5
30  |===== 4
35  |============== 11
40  |========== 8
45  |========== 8
50  |======================= 18
55  |======================================================================== 56
60  |===================================== 29
65  |=== 3
70  |== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Fri Dec 23 16:26:25 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7450 movable and 7 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 97 cut rows, with average utilization 53.3638%, utilization with cell bloats 53.3638%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 7450, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7450                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 11    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

info CHK10: Checking placement...
info Found 7322 movable and 135 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: multiplierTree; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition multiplierTree:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 534M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '1' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:26:27 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11801      | 1         | 1    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+---------------+--------------------|
|        | Total: 270.00 | 270.00             | 
|--------+---------------+--------------------|
| % open | 100           | 100.00             | 
|--------+---------------+--------------------|
| # open | 1             | 1                  | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 534M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:26:27 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11801      | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '1' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:26:27 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11801      | 1         | 1    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+---------------+--------------------|
|        | Total: 270.00 | 270.00             | 
|--------+---------------+--------------------|
| % open | 100           | 100.00             | 
|--------+---------------+--------------------|
| # open | 1             | 1                  | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:26:27 2022)
Start Final Routing in simple DRC mode on 2 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Longest open in net 'inRegB/Q[26]' of length=3800
Total opens=1 (nets=1)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 1     | 
--------------------------------


Check opens ...
Longest open in net 'inRegB/Q[26]' of length=3800
Total opens=1 (nets=1)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=65
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (1/1): opens (1->0), viols (65->64)
Result=end(begin): opens=0(1), viols=64(65)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 533M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:26:29 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11801      | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 533M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:26:29 2022)
Start Final Routing in simple DRC mode on 2 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=64
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (22/22): viols (64->63)
Result=end(begin): opens=0(0), viols=63(64)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (19/21): viols (63->63)
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:09, Elapsed time: 00:00:05, Memory: 2.2G

Routing windows accepted: 64 rejected: 62
Finish Final Routing ...

Changed nets: 20 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 20
Number of changed nets: 18

13 nets (1 clocks) have got their timing invalidated
info UI33: performed final routing for 12 sec (CPU time: 21 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 16:26:42 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11801      | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:26:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:26:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 539M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 48.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7524  | 23342 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
| To be skipped :   | 4279  | 3     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.356739 min: 0.000000 avg: 0.213453
info metal2 layer density max: 0.224997 min: 0.000000 avg: 0.125720
info metal3 layer density max: 0.351114 min: 0.000000 avg: 0.174004
info metal4 layer density max: 0.111857 min: 0.000800 avg: 0.045886
info metal5 layer density max: 0.324000 min: 0.000800 avg: 0.135218
info metal6 layer density max: 0.500543 min: 0.001629 avg: 0.415310
info metal7 layer density max: 0.264445 min: 0.000720 avg: 0.094198
info metal8 layer density max: 0.325130 min: 0.000000 avg: 0.111417
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 533M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 550M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:26:44 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=64
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (22/22): viols (64->63)
Result=end(begin): opens=0(0), viols=63(64)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (18/21): viols (63->63)
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:10, Elapsed time: 00:00:05, Memory: 2.2G


Check violations (4 windows)...
Total viols=63
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (12/18): viols (63->63)
complete (18/18): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:14, Elapsed time: 00:00:07, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (6/17): viols (63->63)
complete (11/17): viols (63->63)
complete (15/17): viols (63->63)
complete (17/17): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:35, Elapsed time: 00:00:19, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (6/17): viols (63->63)
complete (10/17): viols (63->63)
complete (14/17): viols (63->63)
complete (17/17): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:36, Elapsed time: 00:00:20, Memory: 2.2G

Routing windows accepted: 64 rejected: 236
Finish Final Routing ...

Changed nets: 21 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 21
Number of changed nets: 7

5 nets (1 clocks) have got their timing invalidated
2 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 12 sec (CPU time: 2 min 10 sec; MEM: RSS - 552M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 551M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 16:27:58 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 19    | 0      | 0      | 0      | 0      | 0      | 19     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 24    | 0      | 0      | 0      | 0      | 0      | 24     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)

RRT info: Number of remaining shorts: 43
RRT info: Number of remaining DRCs  : 43

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:27:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 16:27:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 48.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Incremental timing update of 96 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 16:28:04 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 69332 | 24844 | 36443 | 4304 | 2531 | 388  | 335  | 487  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 123   | 26    | 68    | 9    | 10   | 0    | 0    | 10   | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.18  | 0.10  | 0.19  | 0.21 | 0.40 | 0.00 | 0.00 | 2.05 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 69.38  | 24.84 | 36.45 | 4.30  | 2.54  | 0.40  | 0.34  | 0.50  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.81 | 52.55 | 6.20  | 3.66  | 0.57  | 0.48  | 0.72  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 14.91  | 14.06 | 16.73 | 3.25  | 4.80  | 29.97 | 51.34 | 40.44 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 85.09  | 85.94 | 83.27 | 96.75 | 95.20 | 70.03 | 48.66 | 59.56 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 5 sec (CPU time: 9 sec; MEM: RSS - 552M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 552M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition multiplierTree (started at Fri Dec 23 16:28:04 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   46 with    123 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11803 | 23345 | 
|-------------------+-------+-------|
| To be routed :    | 7525  | 23345 | 
|-------------------+-------+-------|
|   - signal        | 7524  | 23342 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7524 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=63
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.1G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (14/21): viols (63->63)
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:13, Elapsed time: 00:00:07, Memory: 2.1G


Check violations (4 windows)...
Total viols=63
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (12/18): viols (63->63)
complete (18/18): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:14, Elapsed time: 00:00:07, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:06, Elapsed time: 00:00:02, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/18): viols (63->63)
complete (13/18): viols (63->63)
complete (18/18): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:30, Elapsed time: 00:00:17, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (21/21): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (20/20): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/18): viols (63->63)
complete (11/18): viols (63->63)
complete (17/18): viols (63->63)
complete (18/18): viols (63->63)
Result=end(begin): opens=0(0), viols=63(63)
Cpu time: 00:00:32, Elapsed time: 00:00:19, Memory: 2.2G

Routing windows accepted: 63 rejected: 238
Finish Final Routing ...

Changed nets: 20 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 20
Number of changed nets: 16

2 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 1 min 11 sec (CPU time: 2 min 6 sec; MEM: RSS - 558M, CVMEM - 2144M, PVMEM - 2986M, PRSS - 556M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 16:29:17 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 20    | 0      | 0      | 0      | 0      | 0      | 20     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 24    | 0      | 0      | 0      | 0      | 0      | 24     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 558M, CVMEM - 2174M, PVMEM - 2986M, PRSS - 557M)

RRT info: Number of remaining shorts: 44
RRT info: Number of remaining DRCs  : 44

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 557M, CVMEM - 2144M, PVMEM - 2986M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 16:29:17 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 16:29:17 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 2144                                                         | 
| Heap memory (MBytes)     | 1594                                                         | 
| Resident memory (MBytes) | 557                                                          | 
| CPU time (minutes)       | 41.45                                                        | 
| Elapsed time (minutes)   | 24.35                                                        | 
| Load Averages            | 2.30 2.16 1.88                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 28470                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_28470                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 16:29:17 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 16:29:18 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 16:29:18 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 16:29:18 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 16:29:18 EET 2022
NRF info: Writing Power Reports Fri Dec 23 16:29:20 EET 2022
NRF info: Reports completed Fri Dec 23 16:29:21 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 14 min 59 sec (CPU time: 26 min 45 sec; MEM: RSS - 553M, CVMEM - 2144M, PVMEM - 2986M)
