
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000581                       # Number of seconds simulated
sim_ticks                                   580764000                       # Number of ticks simulated
final_tick                                  580764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143624                       # Simulator instruction rate (inst/s)
host_op_rate                                   278984                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48280710                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448160                       # Number of bytes of host memory used
host_seconds                                    12.03                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         248128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             337600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           41152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         154059136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         427244113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             581303249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    154059136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154059136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70858387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70858387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70858387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        154059136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        427244113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652161635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283136500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           90                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           90                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1386                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5276                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1528                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 332480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   93952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  337664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                97792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     580762000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5276                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.115102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.132693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.347090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          375     30.61%     30.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          314     25.63%     56.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          126     10.29%     66.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           85      6.94%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      4.08%     77.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      3.02%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      3.51%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      2.53%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          164     13.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1225                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           90                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.555556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.040859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.159057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             51     56.67%     56.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            23     25.56%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      6.67%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.33%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      2.22%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      2.22%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.11%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.11%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            90                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           90                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     84.44%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.22%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     11.11%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            90                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       246208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        93952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 148549152.495678097010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 423938122.886404812336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161773112.658498108387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50295500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    139993250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13301201250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35951.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36108.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8704974.64                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     92882500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               190288750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17879.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36629.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       572.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    581.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85355.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5897640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3108105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                22126860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5601060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59948610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1577760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       126158100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24462240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         29023380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              314782155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            542.013890                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            445029750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2305000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    104825500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     63702000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     117680750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    276650750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2920260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1540770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14958300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2061900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45399360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1942080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       117567060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23625120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         40945740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              284151150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            489.271287                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            476111500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3075500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    156801750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     61519750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87537000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    257790000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  187535                       # Number of BP lookups
system.cpu.branchPred.condPredicted            187535                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8595                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               145401                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26130                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                516                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          145401                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77002                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            68399                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3751                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      687614                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121523                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1133                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           125                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      208270                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           237                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       580764000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1161529                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             249149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1988946                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      187535                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103132                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        821536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           709                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          278                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    208141                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1080554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.560070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.676612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   496669     45.96%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12588      1.16%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51117      4.73%     51.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30349      2.81%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35423      3.28%     57.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29455      2.73%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12624      1.17%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22364      2.07%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   389965     36.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1080554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161455                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.712352                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241507                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                272371                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    542348                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15583                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8745                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3769689                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8745                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250423                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142147                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4946                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    547142                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                127151                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3734767                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2670                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13682                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  36261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4301395                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8312663                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3786770                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2567046                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   458692                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     69401                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694475                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126334                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36747                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11334                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3666482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 212                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3565449                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7476                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          310820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       465835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            148                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1080554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.299649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.814249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              310832     28.77%     28.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63792      5.90%     34.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107312      9.93%     44.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95330      8.82%     53.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              116749     10.80%     64.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91945      8.51%     72.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93762      8.68%     81.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94906      8.78%     90.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              105926      9.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1080554                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13236      9.06%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6700      4.58%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     13.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.01%     13.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1060      0.73%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59966     41.03%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36327     24.86%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2016      1.38%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   761      0.52%     82.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25990     17.78%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6083      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1542082     43.25%     43.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9064      0.25%     43.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1623      0.05%     43.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429683     12.05%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  677      0.02%     55.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19534      0.55%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1660      0.05%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296911      8.33%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                728      0.02%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.62%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8016      0.22%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.83%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               239240      6.71%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96685      2.71%     86.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          443647     12.44%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25752      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3565449                       # Type of FU issued
system.cpu.iq.rate                           3.069617                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      146143                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040989                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4363139                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2010352                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1604596                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4001932                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1967232                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922933                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1641316                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2064193                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109816                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9564                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           855                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8745                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96286                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7565                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3666694                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               320                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694475                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126334                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    769                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6331                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3403                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7331                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10734                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3545370                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                675500                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20079                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       797013                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146201                       # Number of branches executed
system.cpu.iew.exec_stores                     121513                       # Number of stores executed
system.cpu.iew.exec_rate                     3.052330                       # Inst execution rate
system.cpu.iew.wb_sent                        3532136                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3527529                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2238259                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3564686                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.036970                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627898                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          310826                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8693                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1034274                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.244665                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.170343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       339119     32.79%     32.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124371     12.02%     44.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65643      6.35%     51.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68312      6.60%     57.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75320      7.28%     65.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51704      5.00%     70.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50825      4.91%     74.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41310      3.99%     78.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       217670     21.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1034274                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                217670                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4483303                       # The number of ROB reads
system.cpu.rob.rob_writes                     7380101                       # The number of ROB writes
system.cpu.timesIdled                             796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.672325                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.672325                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.487377                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.487377                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3467032                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1374380                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538922                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896724                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    619679                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   773080                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1098349                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1582.779419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.844374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1582.779419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1975                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1912                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1387199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1387199                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       558809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          558809                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115705                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       674514                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           674514                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       674514                       # number of overall hits
system.cpu.dcache.overall_hits::total          674514                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16079                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1068                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1068                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        17147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17147                       # number of overall misses
system.cpu.dcache.overall_misses::total         17147                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    930017500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    930017500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67942999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67942999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    997960499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    997960499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    997960499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    997960499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       574888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       574888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       691661                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691661                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691661                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027969                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009146                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024791                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57840.506250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57840.506250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63617.040262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63617.040262                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58200.297370                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58200.297370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58200.297370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58200.297370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.211618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          643                       # number of writebacks
system.cpu.dcache.writebacks::total               643                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13266                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13270                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1064                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3877                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    196154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    196154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66696499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66696499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    262850499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    262850499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    262850499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    262850499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005605                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69731.247778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69731.247778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62684.679511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62684.679511                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67797.394635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67797.394635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67797.394635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67797.394635                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1902                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.411164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.691094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.411164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            417680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           417680                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       206279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          206279                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       206279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           206279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       206279                       # number of overall hits
system.cpu.icache.overall_hits::total          206279                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1862                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1862                       # number of overall misses
system.cpu.icache.overall_misses::total          1862                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119314999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119314999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119314999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119314999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119314999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119314999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       208141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       208141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       208141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       208141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       208141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       208141                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008946                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008946                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64078.946831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64078.946831                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64078.946831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64078.946831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64078.946831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64078.946831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          887                       # number of writebacks
system.cpu.icache.writebacks::total               887                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          463                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          463                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95028999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95028999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95028999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95028999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95028999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95028999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006721                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006721                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006721                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006721                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67926.375268                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67926.375268                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67926.375268                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67926.375268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67926.375268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67926.375268                       # average overall mshr miss latency
system.cpu.icache.replacements                    887                       # number of replacements
system.membus.snoop_filter.tot_requests          8065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    580764000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          643                       # Transaction distribution
system.membus.trans_dist::WritebackClean          887                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1259                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1064                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1064                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2813                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       146240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  435520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5276                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002085                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045618                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5265     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5276                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15232500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7413998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           20423000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
