/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [7:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[149] | ~(in_data[122]);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(in_data[104]);
  reg [10:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 11'h000;
    else _06_ <= { in_data[56:53], celloutsig_0_2z, celloutsig_0_3z };
  assign { _00_, _01_[9:0] } = _06_;
  reg [2:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z };
  assign out_data[2:0] = _07_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= in_data[174:167];
  assign celloutsig_0_1z = celloutsig_0_0z[5:0] === in_data[14:9];
  assign celloutsig_1_1z = in_data[123:113] === { in_data[167:159], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[97:96], celloutsig_1_2z[2:1], 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[2:1], 1'h1, celloutsig_1_2z[2:1], 1'h1 } === in_data[141:129];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z } === in_data[144:143];
  assign celloutsig_1_18z = { celloutsig_1_2z[2:1], 1'h1, celloutsig_1_3z } >= { celloutsig_1_13z[16:15], 1'h1, celloutsig_1_1z };
  assign celloutsig_0_6z = _01_[9:1] >= { _00_, _01_[9:3], celloutsig_0_5z };
  assign celloutsig_0_7z = in_data[56:51] >= in_data[20:15];
  assign celloutsig_0_12z = { celloutsig_0_0z[5:1], celloutsig_0_6z } >= celloutsig_0_2z;
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_6z, celloutsig_1_1z } >= { celloutsig_1_1z, celloutsig_1_2z[2:1], 1'h1 };
  assign celloutsig_1_8z = { celloutsig_1_5z[9:6], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z[11:1], celloutsig_1_0z } >= { in_data[148:130], celloutsig_1_3z };
  assign celloutsig_1_15z = in_data[114:110] | { celloutsig_1_14z[14:12], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_16z = _02_[6:2] | in_data[107:103];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } | { in_data[24:22], celloutsig_0_2z, _00_, _01_[9:0] };
  assign celloutsig_0_3z = | celloutsig_0_0z[3:1];
  assign celloutsig_0_14z = | { celloutsig_0_9z[6:1], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[88:82] ~^ in_data[45:39];
  assign celloutsig_0_2z = { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_1z } ~^ in_data[59:54];
  assign celloutsig_1_19z = ~((celloutsig_1_14z[8] & _02_[2]) | (celloutsig_1_16z[1] & celloutsig_1_15z[1]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z[7] & in_data[175]) | (celloutsig_1_0z & celloutsig_1_5z[7]));
  assign celloutsig_1_11z = ~((in_data[173] & celloutsig_1_1z) | (celloutsig_1_4z & celloutsig_1_9z[1]));
  assign celloutsig_1_2z[2:1] = in_data[191:190] ~^ { in_data[119], celloutsig_1_1z };
  assign { celloutsig_1_5z[1], celloutsig_1_5z[11:2] } = { celloutsig_1_3z, in_data[187:178] } ~^ { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z[2] };
  assign { celloutsig_1_9z[4], celloutsig_1_9z[1], celloutsig_1_9z[2], celloutsig_1_9z[6:5], celloutsig_1_14z[4], celloutsig_1_14z[8] } = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ { in_data[161], celloutsig_1_2z[1], celloutsig_1_2z[2], in_data[163:162], in_data[160], in_data[164] };
  assign { celloutsig_1_13z[16:15], celloutsig_1_13z[7:0], celloutsig_1_13z[13], celloutsig_1_13z[10], celloutsig_1_13z[11], celloutsig_1_13z[9:8], celloutsig_1_13z[12] } = { celloutsig_1_2z[2:1], _02_, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } | { in_data[110:109], in_data[101:97], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, in_data[107], in_data[104], in_data[105], in_data[103:102], in_data[106] };
  assign { celloutsig_1_14z[13:12], celloutsig_1_14z[9], celloutsig_1_14z[7:5], celloutsig_1_14z[3:0], celloutsig_1_14z[10], celloutsig_1_14z[14], celloutsig_1_14z[15] } = { celloutsig_1_2z[2:1], celloutsig_1_11z, celloutsig_1_9z[6:4], celloutsig_1_9z[2:1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, in_data[188] } ~^ { _02_[2:1], celloutsig_1_2z[1], celloutsig_1_7z, celloutsig_1_2z[2:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z[2], _02_[3], _02_[4] };
  assign _01_[10] = _00_;
  assign celloutsig_1_13z[14] = 1'h1;
  assign celloutsig_1_14z[11] = celloutsig_1_11z;
  assign celloutsig_1_2z[0] = 1'h1;
  assign celloutsig_1_5z[0] = celloutsig_1_0z;
  assign { celloutsig_1_9z[7], celloutsig_1_9z[3], celloutsig_1_9z[0] } = { celloutsig_1_14z[8], celloutsig_1_14z[4], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
