int F_1 ( void )\r\n{\r\nif ( F_2 () )\r\nif ( F_3 ( V_1 ) & V_2 )\r\nreturn 1 ;\r\nif ( F_4 () )\r\nif ( F_3 ( V_3 ) & V_4 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_5 ( unsigned long V_5 , T_1 V_6 , T_1 V_7 ,\r\nint V_8 )\r\n{\r\nV_9 . V_5 = V_5 ;\r\nV_9 . V_8 = V_8 ;\r\nV_9 . V_10 = V_6 ;\r\nV_9 . V_11 = V_7 ;\r\n}\r\nvoid F_6 ( int V_12 )\r\n{\r\nV_9 . V_13 = V_12 ;\r\n}\r\nvoid F_7 ( int V_14 )\r\n{\r\nV_9 . V_15 = V_14 ;\r\n}\r\nvoid F_8 ( int V_16 )\r\n{\r\nV_9 . V_17 = V_16 ;\r\n}\r\nvoid F_9 ( int V_18 )\r\n{\r\nif ( F_2 () ) {\r\nF_10 ( V_19 L_1 ) ;\r\nF_11 () ;\r\nreturn;\r\n}\r\nV_9 . V_18 = V_18 ;\r\n}\r\nvoid F_12 ( int V_20 )\r\n{\r\nif ( F_2 () ) {\r\nF_10 ( V_19 L_2 ) ;\r\nF_11 () ;\r\n}\r\nV_9 . V_20 = V_20 ;\r\n}\r\nvoid F_13 ( unsigned long V_21 )\r\n{\r\nif ( F_2 () ) {\r\nF_10 ( V_19 L_3\r\nL_4 ) ;\r\nF_11 () ;\r\n}\r\nV_9 . V_21 = V_21 ;\r\n}\r\nvoid F_14 ( unsigned int V_22 , unsigned int V_23 )\r\n{\r\nif ( F_2 () ) {\r\nF_10 ( V_19 L_5 ) ;\r\nF_11 () ;\r\n}\r\nV_9 . V_22 = V_22 ;\r\nV_9 . V_23 = V_23 ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nunsigned long V_24 , V_25 ;\r\nint V_26 ;\r\nT_1 V_27 ;\r\nunsigned long V_28 , V_29 ;\r\nlong V_30 , V_31 ;\r\nunsigned long V_21 ;\r\nunsigned int V_22 , V_23 ;\r\nswitch ( V_9 . V_8 ) {\r\ncase V_32 :\r\nV_26 = 1 ;\r\nbreak;\r\ncase V_33 :\r\nV_26 = 2 ;\r\nbreak;\r\ncase V_34 :\r\nV_26 = 4 ;\r\nbreak;\r\ndefault:\r\nF_11 () ;\r\nreturn;\r\n}\r\nV_21 = V_9 . V_21 ? V_9 . V_21 : V_9 . V_10 ;\r\nV_22 = V_9 . V_22 ? V_9 . V_22 : 1 ;\r\nV_23 = V_9 . V_23 ? V_9 . V_23 : 1 ;\r\nF_16 ( V_21 < V_9 . V_10 ) ;\r\n#define F_17 ( T_2 , T_3 ) (lcd_dma.addr + \\r\n((y) * vxres * yscale + (x) * xscale) * es)\r\n#define F_18 ( T_4 , T_5 , T_6 , T_7 ) (PIXADDR(dx, dy) - PIXADDR(sx, sy) - es + 1)\r\nswitch ( V_9 . V_18 ) {\r\ncase 0 :\r\nif ( ! V_9 . V_20 ) {\r\nV_24 = F_17 ( 0 , 0 ) ;\r\nV_25 = F_17 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nif ( F_2 () &&\r\nV_9 . V_8 == V_34 )\r\nV_25 += 2 ;\r\nV_30 = F_18 ( 0 , 0 , 1 , 0 ) ;\r\nV_31 = F_18 ( V_9 . V_10 - 1 , 0 , 0 , 1 ) ;\r\n} else {\r\nV_24 = F_17 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_25 = F_17 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_30 = F_18 ( 1 , 0 , 0 , 0 ) ;\r\nV_31 = F_18 ( 0 , 0 , V_9 . V_10 - 1 , 1 ) ;\r\n}\r\nV_28 = V_9 . V_10 ;\r\nV_29 = V_9 . V_11 ;\r\nbreak;\r\ncase 90 :\r\nif ( ! V_9 . V_20 ) {\r\nV_24 = F_17 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_25 = F_17 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_30 = F_18 ( 0 , 1 , 0 , 0 ) ;\r\nV_31 = F_18 ( 0 , 0 , 1 , V_9 . V_11 - 1 ) ;\r\n} else {\r\nV_24 = F_17 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_25 = F_17 ( 0 , 0 ) ;\r\nV_30 = F_18 ( 0 , 1 , 0 , 0 ) ;\r\nV_31 = F_18 ( 1 , 0 , 0 , V_9 . V_11 - 1 ) ;\r\n}\r\nV_28 = V_9 . V_11 ;\r\nV_29 = V_9 . V_10 ;\r\nbreak;\r\ncase 180 :\r\nif ( ! V_9 . V_20 ) {\r\nV_24 = F_17 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_25 = F_17 ( 0 , 0 ) ;\r\nV_30 = F_18 ( 1 , 0 , 0 , 0 ) ;\r\nV_31 = F_18 ( 0 , 1 , V_9 . V_10 - 1 , 0 ) ;\r\n} else {\r\nV_24 = F_17 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_25 = F_17 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_30 = F_18 ( 0 , 0 , 1 , 0 ) ;\r\nV_31 = F_18 ( V_9 . V_10 - 1 , 1 , 0 , 0 ) ;\r\n}\r\nV_28 = V_9 . V_10 ;\r\nV_29 = V_9 . V_11 ;\r\nbreak;\r\ncase 270 :\r\nif ( ! V_9 . V_20 ) {\r\nV_24 = F_17 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_25 = F_17 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_30 = F_18 ( 0 , 0 , 0 , 1 ) ;\r\nV_31 = F_18 ( 1 , V_9 . V_11 - 1 , 0 , 0 ) ;\r\n} else {\r\nV_24 = F_17 ( 0 , 0 ) ;\r\nV_25 = F_17 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_30 = F_18 ( 0 , 0 , 0 , 1 ) ;\r\nV_31 = F_18 ( 0 , V_9 . V_11 - 1 , 1 , 0 ) ;\r\n}\r\nV_28 = V_9 . V_11 ;\r\nV_29 = V_9 . V_10 ;\r\nbreak;\r\ndefault:\r\nF_11 () ;\r\nreturn;\r\n}\r\nif ( F_2 () ) {\r\nF_19 ( V_24 >> 16 , V_35 ) ;\r\nF_19 ( V_24 , V_36 ) ;\r\nF_19 ( V_25 >> 16 , V_37 ) ;\r\nF_19 ( V_25 , V_38 ) ;\r\nreturn;\r\n}\r\nF_19 ( V_24 >> 16 , V_39 ) ;\r\nF_19 ( V_24 , V_40 ) ;\r\nF_19 ( V_25 >> 16 , V_41 ) ;\r\nF_19 ( V_25 , V_42 ) ;\r\nF_19 ( V_28 , V_43 ) ;\r\nF_19 ( V_29 , V_44 ) ;\r\nV_27 = F_3 ( V_45 ) ;\r\nV_27 &= ~ 0x03 ;\r\nV_27 |= V_9 . V_8 ;\r\nF_19 ( V_27 , V_45 ) ;\r\nV_27 = F_3 ( V_46 ) ;\r\nV_27 &= ~ ( 0x03 << 6 ) ;\r\nif ( V_9 . V_47 != NULL )\r\nV_27 |= 1 << 1 ;\r\nelse\r\nV_27 &= ~ ( 1 << 1 ) ;\r\nF_19 ( V_27 , V_46 ) ;\r\nif ( ! ( V_9 . V_18 || V_9 . V_20 ||\r\nV_9 . V_21 || V_9 . V_22 || V_9 . V_23 ) )\r\nreturn;\r\nV_27 = F_3 ( V_3 ) ;\r\nV_27 |= ( 0x03 << 12 ) ;\r\nF_19 ( V_27 , V_3 ) ;\r\nF_19 ( V_30 , V_48 ) ;\r\nF_19 ( V_31 >> 16 , V_49 ) ;\r\nF_19 ( V_31 , V_50 ) ;\r\n}\r\nstatic T_8 F_20 ( int V_51 , void * V_52 )\r\n{\r\nT_1 V_27 ;\r\nV_27 = F_3 ( V_46 ) ;\r\nif ( F_21 ( ! ( V_27 & ( 1 << 3 ) ) ) ) {\r\nF_10 ( V_53 L_6 ) ;\r\nreturn V_54 ;\r\n}\r\nV_27 |= ( 1 << 3 ) ;\r\nF_19 ( V_27 , V_46 ) ;\r\nV_9 . V_55 = 0 ;\r\nif ( V_9 . V_47 != NULL )\r\nV_9 . V_47 ( V_27 , V_9 . V_56 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_22 ( void (* V_47)( T_1 V_58 , void * V_59 ) ,\r\nvoid * V_59 )\r\n{\r\nF_23 ( & V_9 . V_60 ) ;\r\nif ( V_9 . V_61 ) {\r\nF_24 ( & V_9 . V_60 ) ;\r\nF_10 ( V_19 L_7 ) ;\r\nF_11 () ;\r\nreturn - V_62 ;\r\n}\r\nV_9 . V_61 = 1 ;\r\nF_24 ( & V_9 . V_60 ) ;\r\nV_9 . V_47 = V_47 ;\r\nV_9 . V_56 = V_59 ;\r\nV_9 . V_55 = 0 ;\r\nV_9 . V_17 = 0 ;\r\nV_9 . V_18 = 0 ;\r\nV_9 . V_21 = 0 ;\r\nV_9 . V_20 = 0 ;\r\nV_9 . V_22 = 0 ;\r\nV_9 . V_23 = 0 ;\r\nV_9 . V_15 = 0 ;\r\nV_9 . V_13 = 0 ;\r\nreturn 0 ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nF_26 ( & V_9 . V_60 ) ;\r\nif ( ! V_9 . V_61 ) {\r\nF_27 ( & V_9 . V_60 ) ;\r\nF_10 ( V_19 L_8 ) ;\r\nF_11 () ;\r\nreturn;\r\n}\r\nif ( ! F_2 () )\r\nF_19 ( F_3 ( V_3 ) & ~ 1 ,\r\nV_3 ) ;\r\nV_9 . V_61 = 0 ;\r\nF_27 ( & V_9 . V_60 ) ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nT_1 V_27 ;\r\nif ( F_2 () || ! V_9 . V_15 )\r\nreturn;\r\nV_27 = F_3 ( V_46 ) ;\r\nV_27 |= 1 << 8 ;\r\nF_19 ( V_27 , V_46 ) ;\r\nV_9 . V_55 = 1 ;\r\nV_27 = F_3 ( V_3 ) ;\r\nV_27 |= 1 << 7 ;\r\nF_19 ( V_27 , V_3 ) ;\r\n}\r\nvoid F_29 ( void )\r\n{\r\nF_16 ( V_9 . V_55 ) ;\r\nif ( ! F_2 () ) {\r\nF_19 ( 0x5440 , V_3 ) ;\r\nF_19 ( 0x9102 , V_45 ) ;\r\nF_19 ( 0x0004 , V_63 ) ;\r\n}\r\nF_15 () ;\r\nif ( ! F_2 () ) {\r\nT_1 V_27 ;\r\nV_27 = F_3 ( V_3 ) ;\r\nV_27 |= 1 << 11 ;\r\nif ( ! V_9 . V_17 )\r\nV_27 |= ( 3 << 8 ) ;\r\nF_19 ( V_27 , V_3 ) ;\r\n}\r\n}\r\nvoid F_30 ( void )\r\n{\r\nT_1 V_27 ;\r\nV_9 . V_55 = 0 ;\r\nif ( F_2 () || ! V_9 . V_15 )\r\nreturn;\r\nV_27 = F_3 ( V_3 ) ;\r\nV_27 &= ~ ( 1 << 7 ) ;\r\nF_19 ( V_27 , V_3 ) ;\r\nV_27 = F_3 ( V_46 ) ;\r\nV_27 &= ~ ( 1 << 8 ) ;\r\nF_19 ( V_27 , V_46 ) ;\r\n}\r\nstatic int T_9 F_31 ( void )\r\n{\r\nint V_64 ;\r\nif ( ! F_32 () )\r\nreturn - V_65 ;\r\nif ( F_4 () ) {\r\nT_1 V_27 ;\r\nV_27 = F_3 ( V_46 ) ;\r\nV_27 &= ~ ( 1 << 8 ) ;\r\nF_19 ( V_27 , V_46 ) ;\r\n}\r\nF_33 ( & V_9 . V_60 ) ;\r\nV_64 = F_34 ( V_66 , F_20 , 0 ,\r\nL_9 , NULL ) ;\r\nif ( V_64 != 0 )\r\nF_10 ( V_19 L_10\r\nL_11 , V_64 ) ;\r\nreturn V_64 ;\r\n}
