{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711100462753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711100462753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 16:41:02 2024 " "Processing started: Fri Mar 22 16:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711100462753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100462753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off button_count -c button_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off button_count -c button_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100462753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711100462905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711100462906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 btn_count " "Found entity 1: btn_count" {  } { { "btn_count.v" "" { Text "/home/pulp/thietkeso/button_count/btn_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711100470361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100470361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "btn_count_tb.sv(11) " "Verilog HDL information at btn_count_tb.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711100470361 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "btn_count btn_count_tb.sv(23) " "Verilog HDL error at btn_count_tb.sv(23): module \"btn_count\" cannot be declared more than once" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 23 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1711100470361 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "btn_count btn_count.v(1) " "HDL info at btn_count.v(1): see declaration for object \"btn_count\"" {  } { { "btn_count.v" "" { Text "/home/pulp/thietkeso/button_count/btn_count.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711100470361 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" btn_count_tb.sv(73) " "Verilog HDL syntax error at btn_count_tb.sv(73) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "btn_count_tb btn_count_tb.sv(78) " "Ignored design unit \"btn_count_tb\" at btn_count_tb.sv(78) due to previous errors" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 78 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_count_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file btn_count_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "btn_generator.v(8) " "Verilog HDL information at btn_generator.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "btn_generator.v" "" { Text "/home/pulp/thietkeso/button_count/btn_generator.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "btn_generator btn_generator.v(1) " "Verilog HDL error at btn_generator.v(1): module \"btn_generator\" cannot be declared more than once" {  } { { "btn_generator.v" "" { Text "/home/pulp/thietkeso/button_count/btn_generator.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "btn_generator btn_count_tb.sv(4) " "HDL info at btn_count_tb.sv(4): see declaration for object \"btn_generator\"" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file btn_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100470362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pulp/thietkeso/button_count/output_files/button_count.map.smsg " "Generated suppressed messages file /home/pulp/thietkeso/button_count/output_files/button_count.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100470372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711100470404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 16:41:10 2024 " "Processing ended: Fri Mar 22 16:41:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711100470404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711100470404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711100470404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100470404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100471028 ""}
