#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri May  5 20:28:12 2023
# Process ID: 15208
# Current directory: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24028 C:\Users\huhug\FPGA_workspace\Doutoramento\ZC706_start\GTX_implementation_tests\OTHER\gtwizard_0_ex\gtwizard_0_ex.xpr
# Log file: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/vivado.log
# Journal file: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex\vivado.jou
# Running On: LAPTOP-UAA2KK37, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17022 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 1552.738 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
INFO: [Vivado 12-12490] The selected simulation model for 'zynq_processor_processing_system7_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj tb_top_input_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/sim/zynq_processor_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_processor_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/bd/zynq_processor/sim/zynq_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_FRAME_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_processor_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_input_clock'
ERROR: [VRFC 10-2989] 'clkout_200mhz' is not declared [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:198]
ERROR: [VRFC 10-3095] actual of formal out port 'clkout2b' cannot be an expression [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:198]
ERROR: [VRFC 10-2989] 'clkout_200mhz' is not declared [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:222]
ERROR: [VRFC 10-2989] 'clkout_200mhz' is not declared [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:232]
ERROR: [VRFC 10-2989] 'clkout_200mhz' is not declared [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:230]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:79]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1552.738 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1552.738 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp with file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp
launch_runs synth_1 -jobs 4
[Fri May  5 20:35:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_FRAME_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_input_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_input_clock'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.738 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4969] module 'gtxe2_q900431' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_002.vp:160248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE [gtwizard_0_gt_usrclk_source_defa...]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common [\gtwizard_0_common(1,4)(0,2)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common_reset [\gtwizard_0_common_reset(stable_...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT [\gtwizard_0_GT(gt_sim_gtreset_sp...]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_cpll_railing [gtwizard_0_cpll_railing_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_multi_gt [\gtwizard_0_multi_gt(wrapper_sim...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity xil_defaultlib.gtwizard_0_sync_block [gtwizard_0_sync_block_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_TX_STARTUP_FSM [\gtwizard_0_TX_STARTUP_FSM(stabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_init [\gtwizard_0_init(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0 [gtwizard_0_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_support [\gtwizard_0_support(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_FRAME_GEN [gtwizard_0_gt_frame_gen_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_exdes [\gtwizard_0_exdes(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(bandwidth="LOW",clkf...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(bandwidth="LOW",clk...]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.top_input_clock [top_input_clock_default]
Compiling architecture sim of entity xil_defaultlib.tb_top_input_clock
Built simulation snapshot tb_top_input_clock_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:35 . Memory (MB): peak = 1552.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '155' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_input_clock_behav -key {Behavioral:sim_1:Functional:tb_top_input_clock} -tclbatch {tb_top_input_clock.tcl} -protoinst "protoinst_files/zynq_processor.protoinst" -view {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zynq_processor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/zynq_processor.protoinst for the following reason(s):
There are no instances of module "zynq_processor" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg
source tb_top_input_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.738 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_input_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:02:48 . Memory (MB): peak = 1552.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.identical_val_tx_line_rate {2} CONFIG.identical_val_tx_reference_clock {200.000} CONFIG.identical_val_rx_line_rate {2} CONFIG.gt_val_tx_pll {CPLL} CONFIG.gt_val_rx_pll {CPLL} CONFIG.identical_val_rx_reference_clock {200.000} CONFIG.gt0_val_tx_line_rate {2} CONFIG.gt0_val_tx_data_width {16} CONFIG.gt0_val_tx_int_datawidth {16} CONFIG.gt0_val_tx_reference_clock {200.000} CONFIG.gt0_val_rx_line_rate {2} CONFIG.gt0_val_rx_data_width {20} CONFIG.gt0_val_rx_int_datawidth {20} CONFIG.gt0_val_rx_reference_clock {200.000} CONFIG.gt0_val_cpll_fbdiv {2}] [get_ips gtwizard_0]
generate_target all [get_files  C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_0'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.031 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -directory C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files -ipstatic_source_dir C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/modelsim} {questa=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/questa} {riviera=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/riviera} {activehdl=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_input_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_input_clock'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.031 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.031 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp with file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp
launch_runs synth_1 -jobs 4
[Fri May  5 20:47:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_input_clock'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4969] module 'gtxe2_q900431' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_002.vp:160248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE [gtwizard_0_gt_usrclk_source_defa...]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common [\gtwizard_0_common(1,4)(0,2)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common_reset [\gtwizard_0_common_reset(stable_...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT [\gtwizard_0_GT(gt_sim_gtreset_sp...]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_cpll_railing [gtwizard_0_cpll_railing_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_multi_gt [\gtwizard_0_multi_gt(wrapper_sim...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity xil_defaultlib.gtwizard_0_sync_block [gtwizard_0_sync_block_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_TX_STARTUP_FSM [\gtwizard_0_TX_STARTUP_FSM(stabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_init [\gtwizard_0_init(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0 [gtwizard_0_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_support [\gtwizard_0_support(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_FRAME_GEN [gtwizard_0_gt_frame_gen_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_exdes [\gtwizard_0_exdes(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(bandwidth="LOW",clkf...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(bandwidth="LOW",clk...]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.top_input_clock [top_input_clock_default]
Compiling architecture sim of entity xil_defaultlib.tb_top_input_clock
Built simulation snapshot tb_top_input_clock_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:59 . Memory (MB): peak = 1579.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '119' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_input_clock_behav -key {Behavioral:sim_1:Functional:tb_top_input_clock} -tclbatch {tb_top_input_clock.tcl} -protoinst "protoinst_files/zynq_processor.protoinst" -view {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zynq_processor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/zynq_processor.protoinst for the following reason(s):
There are no instances of module "zynq_processor" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg
source tb_top_input_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_input_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:02:06 . Memory (MB): peak = 1579.977 ; gain = 0.945
run 15 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property generate_synth_checkpoint true [get_files  C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci]
generate_target all [get_files  C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.086 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all gtwizard_0] }
export_ip_user_files -of_objects [get_files C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci]
launch_runs gtwizard_0_synth_1 -jobs 4
[Fri May  5 21:01:22 2023] Launched gtwizard_0_synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/gtwizard_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -directory C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files -ipstatic_source_dir C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/modelsim} {questa=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/questa} {riviera=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/riviera} {activehdl=C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp with file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May  5 21:01:41 2023] Launched gtwizard_0_synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/gtwizard_0_synth_1/runme.log
[Fri May  5 21:01:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp with file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp
launch_runs synth_1 -jobs 4
[Fri May  5 21:39:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_input_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_input_clock'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4969] module 'gtxe2_q900431' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_002.vp:160248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE [gtwizard_0_gt_usrclk_source_defa...]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common [\gtwizard_0_common(1,4)(0,2)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_common_reset [\gtwizard_0_common_reset(stable_...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT [\gtwizard_0_GT(gt_sim_gtreset_sp...]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_cpll_railing [gtwizard_0_cpll_railing_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_multi_gt [\gtwizard_0_multi_gt(wrapper_sim...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity xil_defaultlib.gtwizard_0_sync_block [gtwizard_0_sync_block_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_TX_STARTUP_FSM [\gtwizard_0_TX_STARTUP_FSM(stabl...]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_init [\gtwizard_0_init(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0 [gtwizard_0_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_support [\gtwizard_0_support(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_GT_FRAME_GEN [gtwizard_0_gt_frame_gen_default]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_exdes [\gtwizard_0_exdes(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(bandwidth="LOW",clkf...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(bandwidth="LOW",clk...]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.top_input_clock [top_input_clock_default]
Compiling architecture sim of entity xil_defaultlib.tb_top_input_clock
Built simulation snapshot tb_top_input_clock_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:02:18 . Memory (MB): peak = 2305.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '138' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_input_clock_behav -key {Behavioral:sim_1:Functional:tb_top_input_clock} -tclbatch {tb_top_input_clock.tcl} -protoinst "protoinst_files/zynq_processor.protoinst" -view {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zynq_processor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/zynq_processor.protoinst for the following reason(s):
There are no instances of module "zynq_processor" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg
source tb_top_input_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_input_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 2305.086 ; gain = 0.000
run 12 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_input_clock' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_input_clock_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_input_clock'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot tb_top_input_clock_behav xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4969] module 'gtxe2_q900431' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_002.vp:160248]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2305.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2305.086 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zynq_processor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/zynq_processor.protoinst for the following reason(s):
There are no instances of module "zynq_processor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2305.086 ; gain = 0.000
run 12 us
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-22:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.086 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A5501B
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3476.820 ; gain = 1171.734
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1435] Device xc7z045 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp with file C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  6 00:18:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
[Sat May  6 00:18:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/runme.log
close_hw_manager
save_wave_config {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-22:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3513.016 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A5501B
set_property PROGRAM.FILE {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/top_input_clock.bit} [get_hw_devices xc7z045_1]
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1435] Device xc7z045 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z045_1]
set_property PROGRAM.FILE {C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/top_input_clock.bit} [get_hw_devices xc7z045_1]
program_hw_devices [get_hw_devices xc7z045_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3526.289 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
