[INF:CM0023] Creating log file ../../build/tests/LogicCast/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<61> s<60> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<top> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<58> c<1> s<57> l<1>
n<> u<6> t<AlwaysKeywd_Comb> p<53> s<52> l<2>
n<csr_read_write> u<7> t<StringConst> p<50> s<48> l<2>
n<dmstatus.allnonexistent> u<8> t<StringConst> p<9> l<3>
n<> u<9> t<Hierarchical_identifier> p<12> c<8> s<11> l<3>
n<> u<10> t<Bit_select> p<11> l<3>
n<> u<11> t<Select> p<12> c<10> l<3>
n<> u<12> t<Variable_lvalue> p<44> c<9> s<13> l<3>
n<> u<13> t<AssignOp_Assign> p<44> s<43> l<3>
n<> u<14> t<IntVec_TypeLogic> p<15> l<3>
n<> u<15> t<Integer_type> p<16> c<14> l<3>
n<> u<16> t<Simple_type> p<17> c<15> l<3>
n<> u<17> t<Casting_type> p<41> c<16> s<40> l<3>
n<32> u<18> t<IntConst> p<19> l<3>
n<> u<19> t<Primary_literal> p<20> c<18> l<3>
n<> u<20> t<Casting_type> p<25> c<19> s<24> l<3>
n<hartsel_o> u<21> t<StringConst> p<22> l<3>
n<> u<22> t<Primary_literal> p<23> c<21> l<3>
n<> u<23> t<Primary> p<24> c<22> l<3>
n<> u<24> t<Expression> p<25> c<23> l<3>
n<> u<25> t<Cast> p<26> c<20> l<3>
n<> u<26> t<Primary> p<27> c<25> l<3>
n<> u<27> t<Expression> p<40> c<26> s<39> l<3>
n<NrHarts> u<28> t<StringConst> p<29> l<3>
n<> u<29> t<Primary_literal> p<30> c<28> l<3>
n<> u<30> t<Primary> p<31> c<29> l<3>
n<> u<31> t<Expression> p<37> c<30> s<36> l<3>
n<1> u<32> t<IntConst> p<33> l<3>
n<> u<33> t<Primary_literal> p<34> c<32> l<3>
n<> u<34> t<Primary> p<35> c<33> l<3>
n<> u<35> t<Expression> p<37> c<34> l<3>
n<> u<36> t<BinOp_Minus> p<37> s<35> l<3>
n<> u<37> t<Expression> p<38> c<31> l<3>
n<> u<38> t<Expression> p<40> c<37> l<3>
n<> u<39> t<BinOp_Great> p<40> s<38> l<3>
n<> u<40> t<Expression> p<41> c<27> l<3>
n<> u<41> t<Cast> p<42> c<17> l<3>
n<> u<42> t<Primary> p<43> c<41> l<3>
n<> u<43> t<Expression> p<44> c<42> l<3>
n<> u<44> t<Operator_assignment> p<45> c<12> l<3>
n<> u<45> t<Blocking_assignment> p<46> c<44> l<3>
n<> u<46> t<Statement_item> p<47> c<45> l<3>
n<> u<47> t<Statement> p<48> c<46> l<3>
n<> u<48> t<Statement_or_null> p<50> c<47> s<49> l<3>
n<> u<49> t<End> p<50> l<4>
n<> u<50> t<Seq_block> p<51> c<7> l<2>
n<> u<51> t<Statement_item> p<52> c<50> l<2>
n<> u<52> t<Statement> p<53> c<51> l<2>
n<> u<53> t<Always_construct> p<54> c<6> l<2>
n<> u<54> t<Module_common_item> p<55> c<53> l<2>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<2>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<2>
n<> u<57> t<Module_item> p<58> c<56> l<2>
n<> u<58> t<Module_declaration> p<59> c<5> l<1>
n<> u<59> t<Description> p<60> c<58> l<1>
n<> u<60> t<Source_text> p<61> c<59> l<1>
n<> u<61> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/LogicCast/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@top, file:dut.sv, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_always: , line:2
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (csr_read_write), line:2
      |vpiName:csr_read_write
      |vpiFullName:work@top.csr_read_write
      |vpiStmt:
      \_assignment: , line:3, parent:csr_read_write
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (dmstatus.allnonexistent), line:3, parent:csr_read_write
          |vpiName:dmstatus.allnonexistent
          |vpiFullName:work@top.csr_read_write.dmstatus.allnonexistent
        |vpiRhs:
        \_operation: , line:3
          |vpiOpType:67
          |vpiOperand:
          \_operation: , line:3
            |vpiOpType:18
            |vpiOperand:
            \_operation: , line:3
              |vpiOpType:67
              |vpiOperand:
              \_ref_obj: (hartsel_o), line:3
                |vpiName:hartsel_o
                |vpiFullName:work@top.csr_read_write.hartsel_o
              |vpiTypespec:
              \_integer_typespec: , line:3
                |INT:32
            |vpiOperand:
            \_operation: , line:3
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (NrHarts), line:3
                |vpiName:NrHarts
                |vpiFullName:work@top.csr_read_write.NrHarts
              |vpiOperand:
              \_constant: , line:3
                |vpiConstType:7
                |vpiDecompile:1
                |vpiSize:32
                |INT:1
          |vpiTypespec:
          \_logic_typespec: , line:3
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiProcess:
  \_always: , line:2
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (csr_read_write), line:2
      |vpiName:csr_read_write
      |vpiFullName:work@top.csr_read_write
      |vpiStmt:
      \_assignment: , line:3, parent:csr_read_write
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (dmstatus.allnonexistent), line:3
          |vpiName:dmstatus.allnonexistent
          |vpiFullName:work@top.csr_read_write.dmstatus.allnonexistent
        |vpiRhs:
        \_operation: , line:3
          |vpiOpType:67
          |vpiOperand:
          \_operation: , line:3
            |vpiOpType:18
            |vpiOperand:
            \_operation: , line:3
              |vpiOpType:67
              |vpiOperand:
              \_ref_obj: (hartsel_o), line:3
                |vpiName:hartsel_o
                |vpiFullName:work@top.csr_read_write.hartsel_o
              |vpiTypespec:
              \_integer_typespec: , line:3
                |INT:32
            |vpiOperand:
            \_operation: , line:3
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (NrHarts), line:3
                |vpiName:NrHarts
                |vpiFullName:work@top.csr_read_write.NrHarts
              |vpiOperand:
              \_constant: , line:3
                |vpiConstType:7
                |vpiDecompile:1
                |vpiSize:32
                |INT:1
          |vpiTypespec:
          \_logic_typespec: , line:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

