m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clck/obj/default/runtime/sim/mentor
vsistema_mm_interconnect_0
!s110 1605060604
!i10b 1
!s100 @l3CkZ?U9H^A88lIUlDzE0
Ibg5c7JfRO`[D>K<H]kO^?3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1605052741
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1605060604.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0.v|-work|mm_interconnect_0|
!i113 1
o-work mm_interconnect_0
tCvgOpt 0
