MSG: RPC service port 1 has just been cleanup!
MSG: RPC service port 2 has just been cleanup!
MSG: RPC service port 3 has just been cleanup!
MSG: RPC service port 4 has just been cleanup!
WARN: No register name file t41.init is available !
PCI PHY is being initialized...
Failed to open the dev file.
Make sure kernel module is loaded !
PCI Init done !
Mapped memory for slot 0 bar 0 addr EF600000 length 00200000 to B7B68000
Mapped memory for slot 0 bar 1 addr EF400000 length 00200000 to B7968000
Mapped memory for slot 0 bar 2 addr EF200000 length 00200000 to B7768000
Mapped memory for slot 0 bar 3 addr EFC00000 length 00200000 to B7568000
Mapped memory for slot 0 bar 4 addr EFA00000 length 00200000 to B7368000
Mapped memory for slot 0 bar 5 addr EF800000 length 00200000 to B7168000
MEM MAP is done!
Enabling PicoBlaze I2C communication
Looking for EEPROMs on the IBB buses


T40 board and device found. Select the type of device to report to the driver:
  1) T40
  2) T41
Board type: 
PCI device scan is done!
***************************************************************
* CORTINA SYSTEMS: Common Board             
* PCI Target: Vendor 10ee, Device 0300:
*
* BAR0 = Common Board = ef600000
* BAR1 = IBB 0        = ef400000
* BAR2 = IBB 1        = ef200000
* BAR3 = IBB 2        = efc00000
* BAR4 = IBB 1 Slave  = efa00000
* BAR5 = IBB 2 Slave  = ef800000
*
* MAP0 = Common Board = b7b68000
* MAP1 = IBB 0        = b7968000
* MAP2 = IBB 1        = b7768000
* MAP3 = IBB 2        = b7568000
* MAP4 = IBB 1 Slave  = b7368000
* MAP5 = IBB 2 Slave  = b7168000
*
* Device Driver Base addresses and device status:
*
*   PCI Bridge  : VELOCIRAPTOR       (384) : b7b68000 : INSTALLED
*   IBB 0       : TENABO FPGA        (432) : b7968000 : INSTALLED
*   IBB 0       : T41                (448) : b79e8000 : INSTALLED
*   IBB 1       :                          :          : N/A
*   IBB 1       :                          :          : N/A
***************************************************************
rs: cb_dev_register dev_id = 0
T41 Driver Lab Release:  5.6.603
XFI Microcode Release:      126201041732PM
Driver built on Feb  6 2012 @ 17:51:58
--> (int) cs_trans_server_callback_register( 0x1 );
MSG: client callback server 10.243.13.80 is connected!
--> cs_trans_enable_dump( 0x1 );
INFO: The client 10.243.13.80(4) dump flag has just been turned on !
--> ten_drvr_ctl_logging( 0x1 );
--> (cs_uint8) t40fpga_get_board_type( 0x1b0 );
RD: FPGA 0x00000 = 0xA001
RD: FPGA 0x00001 = 0x0900
RD: FPGA 0x00002 = 0x1409
RD: FPGA 0x00000 = 0xA041
RD: FPGA 0x00001 = 0x0900
RD: FPGA 0x00002 = 0x2108
RD: FPGA 0x04000 = 0xA051
RD: FPGA 0x04001 = 0x0900
RD: FPGA 0x04002 = 0x0508
RD: FPGA 0x01002 = 0x8FFF
RD: FPGA 0x01802 = 0x8FEE
RD: FPGA 0x05000 = 0x0000
RD: FPGA 0x05400 = 0x0000
WR: FPGA 0x06000 = 0x0000
RD: FPGA 0x06000 = 0x0020
WR: FPGA 0x06001 = 0x0000
RD: FPGA 0x06001 = 0x0060
WR: FPGA 0x06002 = 0x0000
RD: FPGA 0x06002 = 0x0060
WR: FPGA 0x06003 = 0x0000
RD: FPGA 0x06003 = 0x0060
RD: FPGA 0x20000 = 0x03E5
RD: FPGA 0x20001 = 0x2009
t40fpga_inventory_get: T4x ChipID = 0x200903E5
--> cs_trans_enable_dump( 0x0 );
INFO: The client 10.243.13.80(4) dump flag has just been turned off !
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_status) cb_ibb_reset( 0x1b0, 0x1 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 07
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 06
--> (cs_status) cb_ibb_reset( 0x1b0, 0x0 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 06
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 07
--> ten_print( 0x87efb70 );
Set board system clock reference to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
Assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x1 );
RD: FPGA 0x3F802 = 0x0001
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0000
WR: FPGA 0x3F800 = 0x0000
--> ten_print( 0x87efb70 );
Set internal system clock frequency to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1b68 );
Program mainboard CLK: module: 2, clk: 4, freq: 425000000 Hz
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2, 0x72 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x3, 0x5 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x4, 0x92 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xb, 0x42 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x15, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x19, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x21, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x24, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x28, 0x20 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x29, 0x10 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2a, 0x99 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2c, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2d, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2f, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x30, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x88, 0x40 );
RD: FPGA 0x05800 = 0x0000
WR: FPGA 0x05800 = 0x0700
--> (int) cs_trans_read_reg( 0x1b0, 0x3f802 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x3f802, 0x5 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
De-assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x0 );
RD: FPGA 0x3F802 = 0x0005
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0000
WR: FPGA 0x3F800 = 0x0001
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1bb0 );
Populate board inventory
--> (cs_status) t40fpga_inventory( );
RD: FPGA 0x00000 = 0xA001
RD: FPGA 0x00001 = 0x0900
RD: FPGA 0x00002 = 0x1409
RD: FPGA 0x00000 = 0xA041
RD: FPGA 0x00001 = 0x0900
RD: FPGA 0x00002 = 0x2108
RD: FPGA 0x04000 = 0xA051
RD: FPGA 0x04001 = 0x0900
RD: FPGA 0x04002 = 0x0508
RD: FPGA 0x01002 = 0x8FFF
RD: FPGA 0x01802 = 0x8FFF
RD: FPGA 0x05000 = 0x0000
RD: FPGA 0x05400 = 0x0000
WR: FPGA 0x06000 = 0x0000
RD: FPGA 0x06000 = 0x0020
WR: FPGA 0x06001 = 0x0000
RD: FPGA 0x06001 = 0x0060
WR: FPGA 0x06002 = 0x0000
RD: FPGA 0x06002 = 0x0060
WR: FPGA 0x06003 = 0x0000
RD: FPGA 0x06003 = 0x0060
RD: FPGA 0x20000 = 0x03E5
RD: FPGA 0x20001 = 0x2009
t40fpga_inventory_get: T4x ChipID = 0x200903E5
Platform Inventory Report
---------------------------------------------------------
T40 EVB             T40 XFP Board s/n 11
Velociraptor        chipID 0xA001 revision 0 date 9/14/09
U100                chipID 0xA041 revision 0 date 8/21/09
U200                chipID 0xA051 revision 0 date 8/5/09
Clock DBA           SI5326_VCSO_622 s/n 65535
Clock DBB           SI5326_VCSO_622 s/n 1
MSA 1:              Passive Board: Loopback (CML)
MSA 2:              Passive Board: Loopback (CML)
XFP 1:       Vendor Opnext Inc.     
        Part Number TRF5013FN-GA000 
           Revision 00
      Serial Number T10E19088       
          Date Code 100526  
XFP 2:       Vendor Opnext Inc.     
        Part Number TRF5013FN-GA000 
           Revision 00
      Serial Number T10H68986       
          Date Code 100823  
XFP 3:       Vendor FINISAR CORP.   
        Part Number FTLX1412M3BCL   
           Revision 00
      Serial Number UFQ00RY         
          Date Code 090623  
XFP 4:       Vendor AVAGO           
        Part Number HFCT-721XPD     
           Revision   
      Serial Number M6386H3P        
          Date Code 06102001
T4x                 no device present
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x1, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x2, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x4, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x8, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x1, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x2, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x4, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x8, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_uint8) t40fpga_get_board_type( 0x1b0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xf00 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xf00 );
--> (cs_status) ten_dev_main_init( 0x0 );
ten_dev_main_init
ten_dev_init
ten_dev_init_hw
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
Chip JTAG ID = 0x200903E5 match.
T41 Identified
T41 dev-0 initialized:  base addr = 0xB79E8000
--> (cs_uint16) ten_mod_main_init( 0x0, 0x0 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0000 successfully opened
Module-0x0000: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0000)
--> (cs_uint16) ten_mod_main_init( 0x0, 0x1 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0001 successfully opened
Module-0x0001: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0001)
--> (cs_status) ten_hl_config_global( 0x0, 0x1, 0x1, 0x1, 0x1, 0x1 );
ten_hl_config_global
ten_hl_mpif_wait_for_bist_done
RD: 0x00078 = 0x0007
ten_mpif_global_reset_common
RD: 0x00003 = 0x00BF
WR: 0x00003 = 0x00BE
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_syspll
RD: 0x00012 = 0x0001
WR: 0x00012 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_clock_select_sys
RD: 0x00026 = 0x0000
WR: 0x00026 = 0x0000
ten_mpif_global_reset_syspll
RD: 0x00012 = 0x0000
WR: 0x00012 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00A02 = 0x1001
WR: 0x00A02 = 0x4206
ten_gpllx1_stxp0_tx_cp
RD: 0x00A05 = 0x0077
WR: 0x00A05 = 0x0033
ten_gpllx1_set_stxp0_tx_config
RD: 0x00A00 = 0x0000
WR: 0x00A00 = 0x0000
ten_set_vco_coarse_tuning() SYS
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00A09 = 0x0134
WR: 0x00A09 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00A0A = 0x0134
WR: 0x00A0A = 0x0000
ten_gpllx1_set_txvco0_init
SYS, init=1
RD: 0x00A0C = 0x0000
WR: 0x00A0C = 0x8000
ten_gpllx1_set_txvco0_init
SYS, init=0
RD: 0x00A0C = 0x8000
WR: 0x00A0C = 0x0000
ten_hl_gpllx1_check_lock
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() SYS
RD: 0x00A19 = 0x0008
TEN_UDELAY:  50 ms (50000 us)
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() SYS
RD: 0x00A19 = 0x0049
ten_mpif_global_reset_xfi_dsp
RD: 0x00013 = 0xFFFF
WR: 0x00013 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_gpll
RD: 0x00011 = 0xFFFF
WR: 0x00011 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_hsif_mpif
RD: 0x00004 = 0x003F
WR: 0x00004 = 0x000F
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_sds_mr_mpif
RD: 0x00005 = 0x0FFF
WR: 0x00005 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
RD: 0x00006 = 0x0FFF
WR: 0x00006 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_sds_xfi_mpif
RD: 0x00007 = 0x0FFF
WR: 0x00007 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_xfi_dsp
RD: 0x00013 = 0x0000
WR: 0x00013 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_clock_select_gpll_in() Module A, SLICE_ALL, TX, select=1
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0x0000
WR: 0x00021 = 0x00F0
ten_mpif_clock_select_gpll_in() Module B, SLICE_ALL, TX, select=1
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0x00F0
WR: 0x00021 = 0xF0F0
ten_mpif_clock_select_gpll_in() Module A, SLICE_ALL, RX, select=0
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0xF0F0
WR: 0x00021 = 0xF0F0
ten_mpif_clock_select_gpll_out
RD: 0x00022 = 0x0000
WR: 0x00022 = 0xFFFF
ten_mpif_clock_select_40g
RD: 0x00023 = 0x0000
WR: 0x00023 = 0x0000
ten_mpif_global_cfg
RD: 0x00002 = 0x0000
WR: 0x00002 = 0x000F
ten_mpif_set_lvds_div_pd
RD: 0x0006C = 0xFFFF
WR: 0x0006C = 0x0000
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
ten_hl_hsif_sfi42_reset_fix
RD: 0x01001 = 0x0011
WR: 0x01001 = 0x0044
RD: 0x01002 = 0x0011
WR: 0x01002 = 0x0044
RD: 0x01003 = 0x0011
WR: 0x01003 = 0x0044
RD: 0x01004 = 0x0011
WR: 0x01004 = 0x0044
RD: 0x00016 = 0xFFFF
WR: 0x00016 = 0xFF00
RD: 0x02001 = 0x0011
WR: 0x02001 = 0x0044
RD: 0x02002 = 0x0011
WR: 0x02002 = 0x0044
RD: 0x02003 = 0x0011
WR: 0x02003 = 0x0044
RD: 0x02004 = 0x0011
WR: 0x02004 = 0x0044
RD: 0x00017 = 0xFFFF
WR: 0x00017 = 0xFF00
RD: 0x00011 = 0x0000
WR: 0x00011 = 0x0000
RD: 0x00A41 = 0x0000
WR: 0x00A41 = 0x0000
RD: 0x00A81 = 0x0000
WR: 0x00A81 = 0x0000
RD: 0x00AC1 = 0x0000
WR: 0x00AC1 = 0x0000
RD: 0x00B01 = 0x0000
WR: 0x00B01 = 0x0000
RD: 0x00B41 = 0x0000
WR: 0x00B41 = 0x0000
RD: 0x00B81 = 0x0000
WR: 0x00B81 = 0x0000
RD: 0x00BC1 = 0x0000
WR: 0x00BC1 = 0x0000
RD: 0x00C01 = 0x0000
WR: 0x00C01 = 0x0000
RD: 0x00C41 = 0x0000
WR: 0x00C41 = 0x0000
RD: 0x00C81 = 0x0000
WR: 0x00C81 = 0x0000
RD: 0x00CC1 = 0x0000
WR: 0x00CC1 = 0x0000
RD: 0x00D01 = 0x0000
WR: 0x00D01 = 0x0000
RD: 0x00D41 = 0x0000
WR: 0x00D41 = 0x0000
RD: 0x00D81 = 0x0000
WR: 0x00D81 = 0x0000
RD: 0x00DC1 = 0x0000
WR: 0x00DC1 = 0x0000
RD: 0x00E01 = 0x0000
WR: 0x00E01 = 0x0000
WR: 0x01001 = 0x0011
WR: 0x01002 = 0x0011
WR: 0x01003 = 0x0011
WR: 0x01004 = 0x0011
WR: 0x00016 = 0xFFFF
WR: 0x02001 = 0x0011
WR: 0x02002 = 0x0011
WR: 0x02003 = 0x0011
WR: 0x02004 = 0x0011
WR: 0x00017 = 0xFFFF
WR: 0x00A41 = 0x0000
WR: 0x00A81 = 0x0000
WR: 0x00AC1 = 0x0000
WR: 0x00B01 = 0x0000
WR: 0x00B41 = 0x0000
WR: 0x00B81 = 0x0000
WR: 0x00BC1 = 0x0000
WR: 0x00C01 = 0x0000
WR: 0x00C41 = 0x0000
WR: 0x00C81 = 0x0000
WR: 0x00CC1 = 0x0000
WR: 0x00D01 = 0x0000
WR: 0x00D41 = 0x0000
WR: 0x00D81 = 0x0000
WR: 0x00DC1 = 0x0000
WR: 0x00E01 = 0x0000
WR: 0x00011 = 0x0000
--> (cs_status) ten_hl_ohpp_and_shadow_ram_init( 0x0 );
ten_hl_ohpp_init
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x000F
WR: 0x00015 = 0x0008
ten_mpif_global_reset_common
RD: 0x00003 = 0x00BE
WR: 0x00003 = 0x00B2
TEN_UDELAY:  20 ms (20000 us)
ten_ohpp_sfu_set_admohen
RD: 0x09238 = 0x0000
WR: 0x09238 = 0xF000
ten_ohpp_sfu_set_stsohen
RD: 0x09238 = 0xF000
WR: 0x09238 = 0xFF00
ten_ohpp_sfu_set_otnohen
RD: 0x09238 = 0xFF00
WR: 0x09238 = 0xFF1F
ten_ohpp_sfu_sreset
RD: 0x0923A = 0x0001
WR: 0x0923A = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_hl_ohpp_and_shadow_ram_init
WR: 0x092C3 = 0x0270
ten_hl_ohpp_init
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x0008
WR: 0x00015 = 0x0000
ten_mpif_global_reset_common
RD: 0x00003 = 0x00B2
WR: 0x00003 = 0x00A2
TEN_UDELAY:  20 ms (20000 us)
ten_ohpp_sfu_set_admohen
RD: 0x0D238 = 0x0000
WR: 0x0D238 = 0xF000
ten_ohpp_sfu_set_stsohen
RD: 0x0D238 = 0xF000
WR: 0x0D238 = 0xFF00
ten_ohpp_sfu_set_otnohen
RD: 0x0D238 = 0xFF00
WR: 0x0D238 = 0xFF1F
ten_ohpp_sfu_sreset
RD: 0x0D23A = 0x0001
WR: 0x0D23A = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_hl_ohpp_and_shadow_ram_init
WR: 0x0D2C3 = 0x0270
--> (cs_status) ten_cb_rates( 0x0, 10709225320.000000, 0.000000 );
ten_cb_rates()  dev_id = 0, line_rate = 10709225320.000000, client_rate = 0.000000
--> (cs_status) ten_hl_fracdiv_config( 0x0, 0x0, 0x1954fc40, 0x27e51cf );
ten_hl_fracdiv_config() RX_A_SLICE_0, sysclk_freq=425000000, desired_freq=41832911
ten_hl_fracdiv_init() RX_A_SLICE_0, sysclk_freq=425000000, desired_freq=41832911
    i=40.637860, floor_i=40 (0x00000028)
    n=10701522.773994, round_n=10701523 (0x00A34AD3)
Provision Fractional Divider...
ten_frac_div_cfg_frac_div_reset
RD: 0x00410 = 0x0000
WR: 0x00410 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_frac_div_cfg_frac_div_enable
RD: 0x00411 = 0x0000
WR: 0x00411 = 0x0000
ten_frac_div_cfg_frac_div_width
RD: 0x00414 = 0x0000
WR: 0x00414 = 0x0003
ten_frac_div_cfg_frac_div_int
RD: 0x0041B = 0x0000
WR: 0x0041B = 0x0028
ten_frac_div_cfg_frac_div_n
RD: 0x00413 = 0x0000
WR: 0x00413 = 0x4AD3
RD: 0x00412 = 0x0000
WR: 0x00412 = 0x00A3
ten_frac_div_cfg_frac_div_enable
RD: 0x00411 = 0x0000
WR: 0x00411 = 0x0001
ten_frac_div_cfg_frac_div_s1en
RD: 0x00415 = 0x0000
WR: 0x00415 = 0x0001
ten_frac_div_cfg_frac_div_s2en
RD: 0x00416 = 0x0000
WR: 0x00416 = 0x0001
ten_frac_div_cfg_frac_div_reset
RD: 0x00410 = 0x0000
WR: 0x00410 = 0x0001
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00410 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
Fractional Divider Provisioning Complete.
ten_dev_update_sysclock(dev_id=0, freq=425000000)
ten_mpif_init_access_times(dev_id=0, sysclk_freq=425000000
MPIF clock freq=106, reg access via network=False, reg access tics=417
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_uint16) t40fpga_clock_module_get( 0x1b0, 0x0, 0x1 );
WR: FPGA 0x01000 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x1, 0x1 );
RD: FPGA 0x01001 = 0x0F00
WR: FPGA 0x01001 = 0x0F11
--> ten_print( 0x8808c80 );
********************************************
--> ten_print( 0x8808cb8 );
Directly Programming SiLabs
--> ten_print( 0x8808cd8 );
Module: 0  Clock: 1  Type: fixed
--> ten_print( 0x8808d00 );

--> ten_print( 0x8808cb8 );
  N1_HS: 10  N1_LS: 6
--> ten_print( 0x8808cb8 );
  N2_HS: 5  N2_LS: 510
--> ten_print( 0x8808cb8 );
  N3   : 316  BWSEL: 10
--> ten_print( 0x8808c80 );
********************************************
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2, 0xa2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x3, 0x45 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x4, 0x12 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0xb, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x15, 0xfe );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x19, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x21, 0x5 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x24, 0x5 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x28, 0x20 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x29, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2a, 0xfd );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2c, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2d, 0x3b );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x2f, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x30, 0x3b );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x0, 0x1, 0x88, 0x40 );
WR: FPGA 0x01000 = 0x0000
--> (cs_status) ten_mpif_rxdiv_cfg0_mode_t41( 0x0, 0x0, 0x0 );
ten_mpif_rxdiv_cfg0_mode_t41
RD: 0x00134 = 0x0000
WR: 0x00134 = 0x0000
--> (int) cs_trans_write_reg( 0x1b0, 0x2004, 0x1 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1000, 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x80d0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x88 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x4140 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2001, 0x1 );
--> (cs_status) ten_hsif_provision_datapath( 0x0, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
ten_hsif_provision_datapath
   Module A
   TEN_INSTANCE_ALL
   tx_xfiselect = protocol selected by tx_mrprotocol
   rx_xfiselect = protocol selected by rx_mrprotocol
   tx_pswtchen = 0
   tx_mrprotocol = HSIF_PROTOCOL_DISABLED
   rx_pswtchen = 0
   rx_mrprotocol = HSIF_PROTOCOL_DISABLED
RD: 0x01001 = 0x0011
WR: 0x01001 = 0x0000
RD: 0x01002 = 0x0011
WR: 0x01002 = 0x0000
RD: 0x01003 = 0x0011
WR: 0x01003 = 0x0000
RD: 0x01004 = 0x0011
WR: 0x01004 = 0x0000
--> (cs_status) ten_hsif_provision_datapath( 0x1, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
ten_hsif_provision_datapath
   Module B
   TEN_INSTANCE_ALL
   tx_xfiselect = protocol selected by tx_mrprotocol
   rx_xfiselect = protocol selected by rx_mrprotocol
   tx_pswtchen = 0
   tx_mrprotocol = HSIF_PROTOCOL_DISABLED
   rx_pswtchen = 0
   rx_mrprotocol = HSIF_PROTOCOL_DISABLED
RD: 0x02001 = 0x0011
WR: 0x02001 = 0x0000
RD: 0x02002 = 0x0011
WR: 0x02002 = 0x0000
RD: 0x02003 = 0x0011
WR: 0x02003 = 0x0000
RD: 0x02004 = 0x0011
WR: 0x02004 = 0x0000
--> (cs_boolean) ten_dev_is_t41( 0x0 );
--> (cs_uint8) t40fpga_msa_detect( 0x1b0, 0x0 );
RD: FPGA 0x05000 = 0x0000
--> (cs_status) ten_hsif_set_ok_ctrl( 0x0, 0xff, 0x0, 0x0 );
ten_hsif_set_ok_ctrl
RD: 0x01007 = 0xFFFF
WR: 0x01007 = 0xFFF0
--> (cs_status) ten_hl_config_sfi42_10g( 0x0, 0x0, 0x5, 0x1954fc40, 0x0, 0x1 );
ten_hl_config_sfi42_10g_t41()  Module A, slice=0, line=5, sysclk=425000000, sync=0, enh_ds=1, int_pilot=1, mr_prot=0
ten_hl_hsif_config_sfi42_10g, slice=0...
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_pwrdn_all
RD: 0x01111 = 0x0000
WR: 0x01111 = 0x0000
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_cp
RD: 0x01115 = 0x0077
WR: 0x01115 = 0x0033
ten_hsif_slc0_mr10x4_sds_common_srx0_srx_pd
RD: 0x01080 = 0x0000
WR: 0x01080 = 0x0000
RD: 0x010A2 = 0x0000
WR: 0x010A2 = 0x0000
RD: 0x010C4 = 0x0000
WR: 0x010C4 = 0x0000
RD: 0x010E6 = 0x0000
WR: 0x010E6 = 0x0000
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_cpa
RD: 0x01084 = 0x0077
WR: 0x01084 = 0x0033
RD: 0x010A6 = 0x0077
WR: 0x010A6 = 0x0033
RD: 0x010C8 = 0x0077
WR: 0x010C8 = 0x0033
RD: 0x010EA = 0x0077
WR: 0x010EA = 0x0033
TEN_UDELAY:  10 ms (10000 us)
ten_mpif_global_reset_sds_mr
RD: 0x00005 = 0x00FF
WR: 0x00005 = 0x00FF
ten_hsif_provision_datapath_t41
ten_hsif_provision_datapath_t41()
   Module A
   Slice 0
   tx_pswtchen = 0
   tx_mrprotocol = SFI42_10G
   rx_pswtchen = 0
   rx_mrprotocol = SFI42_10G
RD: 0x01001 = 0x0000
WR: 0x01001 = 0x0044
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
ten_hl_hsif_mr_ring_oscillator_fix() module_id=0, slice=0
T41 settings
ten_hsif_slc0_mr10x4_sds_common_rxvco0_thres0
RD: 0x0108B = 0x0134
WR: 0x0108B = 0x0000
RD: 0x010AD = 0x0134
WR: 0x010AD = 0x0000
RD: 0x010CF = 0x0134
WR: 0x010CF = 0x0000
RD: 0x010F1 = 0x0134
WR: 0x010F1 = 0x0000
ten_hsif_slc0_mr10x4_sds_common_rxvco0_thres1
RD: 0x0108C = 0x0134
WR: 0x0108C = 0x0000
RD: 0x010AE = 0x0134
WR: 0x010AE = 0x0000
RD: 0x010D0 = 0x0134
WR: 0x010D0 = 0x0000
RD: 0x010F2 = 0x0134
WR: 0x010F2 = 0x0000
ten_hsif_slc0_mr10x4_sds_common_txvco0_thres0
RD: 0x01119 = 0x0134
WR: 0x01119 = 0x0000
ten_hsif_slc0_mr10x4_sds_common_txvco0_thres1
RD: 0x0111A = 0x0134
WR: 0x0111A = 0x0000
ten_hl_hsif_mr_ring_oscillator_fix Complete. 
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_clkout_ctrl_clkouten
RD: 0x01113 = 0x083F
WR: 0x01113 = 0x087F
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_config
RD: 0x01110 = 0x0000
WR: 0x01110 = 0x0104
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_config
RD: 0x01080 = 0x0000
WR: 0x01080 = 0x0004
RD: 0x010A2 = 0x0000
WR: 0x010A2 = 0x0004
RD: 0x010C4 = 0x0000
WR: 0x010C4 = 0x0004
RD: 0x010E6 = 0x0000
WR: 0x010E6 = 0x0004
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_clkdiv_ctrl
RD: 0x01081 = 0x1001
WR: 0x01081 = 0x100B
RD: 0x010A3 = 0x1001
WR: 0x010A3 = 0x100B
RD: 0x010C5 = 0x1001
WR: 0x010C5 = 0x100B
RD: 0x010E7 = 0x1001
WR: 0x010E7 = 0x100B
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_clkdiv_ctrl
RD: 0x01112 = 0x1001
WR: 0x01112 = 0x100A
ten_hsif_slc0_mr10x4_sds_common_stxp0_stxp_ctvdiv_sel
RD: 0x01112 = 0x100A
WR: 0x01112 = 0x110A
ten_hsif_set_slc0_mr10x4_rxlockd0_force_lock
RD: 0x01098 = 0x2098
WR: 0x01098 = 0x2099
RD: 0x010BA = 0x2098
WR: 0x010BA = 0x2099
RD: 0x010DC = 0x2098
WR: 0x010DC = 0x2099
RD: 0x010FE = 0x2098
WR: 0x010FE = 0x2099
ten_hsif_sfi42_global_config
RD: 0x0190A = 0x000F
WR: 0x0190A = 0x000C
ten_hsif_sfi42_busreorder
RD: 0x0190A = 0x000C
WR: 0x0190A = 0x0000
ten_hl_hsif_analog_cfg: mod_id=0000, slice=0, prot=4, timing_mode=0
SFI4.2 10G (local timing mode)
Provision HSIF analog...
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_loop_filter
RD: 0x01083 = 0x0030
WR: 0x01083 = 0x0030
RD: 0x010A5 = 0x0030
WR: 0x010A5 = 0x0030
RD: 0x010C7 = 0x0030
WR: 0x010C7 = 0x0030
RD: 0x010E9 = 0x0030
WR: 0x010E9 = 0x0030
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_cpa
RD: 0x01084 = 0x0033
WR: 0x01084 = 0x0033
RD: 0x010A6 = 0x0033
WR: 0x010A6 = 0x0033
RD: 0x010C8 = 0x0033
WR: 0x010C8 = 0x0033
RD: 0x010EA = 0x0033
WR: 0x010EA = 0x0033
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_cpb
RD: 0x01085 = 0x1F03
WR: 0x01085 = 0x2003
RD: 0x010A7 = 0x1F03
WR: 0x010A7 = 0x2003
RD: 0x010C9 = 0x1F03
WR: 0x010C9 = 0x2003
RD: 0x010EB = 0x1F03
WR: 0x010EB = 0x2003
ten_hsif_slc0_mr10x4_sds_common_srx0_rx_misc
RD: 0x01088 = 0x001F
WR: 0x01088 = 0x0F1F
RD: 0x010AA = 0x001F
WR: 0x010AA = 0x0F1F
RD: 0x010CC = 0x001F
WR: 0x010CC = 0x0F1F
RD: 0x010EE = 0x001F
WR: 0x010EE = 0x0F1F
ten_hsif_slc0_mr10x4_sds_common_stx0_tx_output_ctrla
RD: 0x01108 = 0x0020
WR: 0x01108 = 0x0030
RD: 0x0110A = 0x0020
WR: 0x0110A = 0x0030
RD: 0x0110C = 0x0020
WR: 0x0110C = 0x0030
RD: 0x0110E = 0x0020
WR: 0x0110E = 0x0030
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_loop_filter
RD: 0x01114 = 0x0032
WR: 0x01114 = 0x0072
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_cp
RD: 0x01115 = 0x0033
WR: 0x01115 = 0x0077
ten_hsif_set_slc0_mr10x4_rxlockd0_data_lock
RD: 0x01098 = 0x2099
WR: 0x01098 = 0x2089
RD: 0x010BA = 0x2099
WR: 0x010BA = 0x2089
RD: 0x010DC = 0x2099
WR: 0x010DC = 0x2089
RD: 0x010FE = 0x2099
WR: 0x010FE = 0x2089
HSIF Analog Configuration Complete.
ten_mpif_global_reset_sds_mr
RD: 0x00005 = 0x00FF
WR: 0x00005 = 0x00EE
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_clock_disable_mr_a
RD: 0x00016 = 0xFFFF
WR: 0x00016 = 0xEEEE
ten_mpif_clock_select_hsif_out
RD: 0x00020 = 0x0000
WR: 0x00020 = 0x0000
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
ten_hsif_sfi42_oos_threshold
RD: 0x0190C = 0x0008
WR: 0x0190C = 0x0008
ten_hsif_reset
RD: 0x01000 = 0xF6F6
WR: 0x01000 = 0xE6E6
TEN_UDELAY:  20 ms (20000 us)
ten_hl_hsif_config_sfi42_10g Complete, rtn=CS_OK.
ten_hsif_get_vco_tune_intstatus
RD: 0x0111F = 0x0000
0:MR dir=0 SERDES slice=0, VCO Tune status = 0
ten_hsif_get_vco_tune_intstatus
RD: 0x01091 = 0x0000
RD: 0x010B3 = 0x0000
RD: 0x010D5 = 0x0000
RD: 0x010F7 = 0x0000
0:MR dir=1 SERDES slice=0, VCO Tune status = 0
ten_hsif_slc0_mr10x4_get_sds_rx_filt_lock_status
RD: 0x0109B = 0x0048
RD: 0x010BD = 0x0048
RD: 0x010DF = 0x0048
RD: 0x01101 = 0x0048
0:MR dir=1 SERDES slice=0, lock filt status = 1
ten_hl_hsif_check_mr_filt_lock()  Module A, Slice 0, RX MR SERDESlock filt status = LOCKED
ten_hl_gpllx1_init() RX_A_SLICE_0, GPLL_MODE_SFI42_10G, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00A41 = 0x0000
WR: 0x00A41 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00A45 = 0x0077
WR: 0x00A45 = 0x0033
ten_set_vco_coarse_tuning() RX_A_SLICE_0
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00A49 = 0x0134
WR: 0x00A49 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00A4A = 0x0134
WR: 0x00A4A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00A43 = 0x083F
WR: 0x00A43 = 0x0876
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00A42 = 0x1001
WR: 0x00A42 = 0x4009
ten_gpllx1_set_stxp0_tx_config
RD: 0x00A40 = 0x0000
WR: 0x00A40 = 0x0400
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00A40 = 0x0400
WR: 0x00A40 = 0x8400
ten_gpllx1_set_txvco0_init
RX_A_SLICE_0, init=1
RD: 0x00A4C = 0x0000
WR: 0x00A4C = 0x8000
ten_gpllx1_set_txvco0_init
RX_A_SLICE_0, init=0
RD: 0x00A4C = 0x8000
WR: 0x00A4C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00A4F = 0x0001
0:, GPLL instance=1 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00A4F = 0x0000
1:, GPLL instance=1 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00A59 = 0x0049
0:, GPLL instance=1 Filt lock status = 0
0:, GPLL instance=1 Filt lock status = 1
ten_hl_gpllx1_init() TX_A_SLICE_0, GPLL_MODE_SFI42_10G, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00B41 = 0x0000
WR: 0x00B41 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00B45 = 0x0077
WR: 0x00B45 = 0x0033
ten_set_vco_coarse_tuning() TX_A_SLICE_0
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00B49 = 0x0134
WR: 0x00B49 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00B4A = 0x0134
WR: 0x00B4A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00B43 = 0x083F
WR: 0x00B43 = 0x0876
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00B42 = 0x1001
WR: 0x00B42 = 0x4009
ten_gpllx1_set_stxp0_tx_config
RD: 0x00B40 = 0x0000
WR: 0x00B40 = 0x0400
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00B40 = 0x0400
WR: 0x00B40 = 0x8400
ten_gpllx1_set_txvco0_init
TX_A_SLICE_0, init=1
RD: 0x00B4C = 0x0000
WR: 0x00B4C = 0x8000
ten_gpllx1_set_txvco0_init
TX_A_SLICE_0, init=0
RD: 0x00B4C = 0x8000
WR: 0x00B4C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00B4F = 0x0001
0:, GPLL instance=5 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00B4F = 0x0000
1:, GPLL instance=5 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00B59 = 0x0049
0:, GPLL instance=5 Filt lock status = 0
0:, GPLL instance=5 Filt lock status = 1
ten_hl_hsif_mr_resync:  mod_id=0x0000, sl=0, dir=2
ten_hsif_slc0_mr10x4_sds_common_rxelst0_resync
RD: 0x01130 = 0x0002
WR: 0x01130 = 0x0003
RD: 0x01131 = 0x0002
WR: 0x01131 = 0x0003
RD: 0x01132 = 0x0002
WR: 0x01132 = 0x0003
RD: 0x01133 = 0x0002
WR: 0x01133 = 0x0003
ten_hsif_slc0_mr10x4_sds_common_txelst0_resync
RD: 0x01134 = 0x0002
WR: 0x01134 = 0x0003
TEN_UDELAY:  20 ms (20000 us)
ten_hsif_slc0_mr10x4_sds_common_rxelst0_resync
RD: 0x01130 = 0x0003
WR: 0x01130 = 0x0002
RD: 0x01131 = 0x0003
WR: 0x01131 = 0x0002
RD: 0x01132 = 0x0003
WR: 0x01132 = 0x0002
RD: 0x01133 = 0x0003
WR: 0x01133 = 0x0002
ten_hsif_slc0_mr10x4_sds_common_txelst0_resync
RD: 0x01134 = 0x0003
WR: 0x01134 = 0x0002
TEN_UDELAY:  20 ms (20000 us)
--> (int) cs_trans_write_reg( 0x1b0, 0x2004, 0x1 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1000, 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x80d0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x88 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x4140 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2001, 0x1 );
--> (cs_boolean) ten_dev_is_t41( 0x0 );
--> (cs_status) ten_hl_syncdsync_datapath_config_t41( 0x0, 0x0, 0x0, 0x0, 0xd, 0x10, 0x5, 0x3, 0x40, 0xff, 0x0, 0x4 );
ten_hl_syncdsync_datapath_config_t41() 
    line Module A
    slice_line=0
    client Module A
    slice_client=0
    line fec=FEC_MODE_GFEC
    client fec=FEC_MODE_DEALLOCATE
    10G_KPGA
    BOTH_1TO1
    k_divider=64
    map_odtu = 255
    map_oxuv = AMP
    gmp_timeslots=4
    fs1=0
    fs2=0
    line_rate=0.000000
    xcon_client_rate=0.000000
    client_rate=0.000000
    num_just_oxu3=0
    num_pjo_odu3=0
    num_just_oxu2=0
    num_pjo_oxu2=0
    num_just_oxu3_client=0
    num_pjo_oxu3_client=0
    transcode_num=0
    transcode_denom=0
ten_hl_syncdsync_datapath_config_t41() SyncDsync not provisioned and left in reset
ten_hl_syncdsync_datapath_config_t41() Exit
--> (cs_status) ten_mpif_global_clock_disable_common( 0x0, 0x1, 0x1 );
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x0000
WR: 0x00015 = 0x0000
--> (cs_status) ten_mpif_global_reset_common( 0x0, 0x0, 0x2 );
ten_mpif_global_reset_common
RD: 0x00003 = 0x00A2
WR: 0x00003 = 0x00A0
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_mpif_global_reset_common( 0x0, 0x0, 0x20 );
ten_mpif_global_reset_common
RD: 0x00003 = 0x00A0
WR: 0x00003 = 0x0080
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_hl_config_otu2_kpga( 0x0, 0x0, 0x5, 0x0, 0x3, 0x1 );
ten_hl_config_otu2_kpga
ten_hl_config_otu2_kpga() Module A, Slice 0, OTU2, INITIAL_CONFIG, KPG_PN31, data_in_stuff_bytes = 1
ten_hl_n10g_config, module_id=0, slice=0, mode_rx=4, mode_tx=3, dyn_repro=0
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module A, Slice 0, TX_AND_RX, ENABLE
RD: 0x0001C = 0x0FFF
WR: 0x0001C = 0x0FEE
RD: 0x0001A = 0x07FF
WR: 0x0001A = 0x07BB
RD: 0x0001C = 0x0FEE
WR: 0x0001C = 0x0EEE
ten_mpif_global_reset_n10g
RD: 0x0000C = 0x0FFF
WR: 0x0000C = 0x0FEE
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000C = 0x0FEE
WR: 0x0000C = 0x0EEE
ten_hl_n10g_rx_init() Module A, Slice 0, ODTU23 
ten_mpif_global_reset_n10g
RD: 0x0000C = 0x0EEE
WR: 0x0000C = 0x0EEF
RD: 0x0000C = 0x0EEF
WR: 0x0000C = 0x0EEF
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module A, Slice 0, RX, ENABLE
RD: 0x0001C = 0x0EEE
WR: 0x0001C = 0x0EEE
RD: 0x0001A = 0x07BB
WR: 0x0001A = 0x07BB
RD: 0x0001C = 0x0EEE
WR: 0x0001C = 0x0EEE
ten_mpif_global_reset_n10g
RD: 0x0000C = 0x0EEF
WR: 0x0000C = 0x0EEE
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000C = 0x0EEE
WR: 0x0000C = 0x0EEE
ten_n10g_set_global_resets
RD: 0x11000 = 0x017F
WR: 0x11000 = 0x017F
ten_hl_n10g_reconfig_rx_init, slice = 0
mode = (Column #4) TEN_N10G_RX_OTU2_OPU2
DPCFG_OTNOFF                   = 0x0000
DPCFG_SDHOFF                   = 0x0001
DPCFG_OBY                      = 0x0000
DPCFG_SBYFRM                   = 0x0001
DPCFG_SBYPLD                   = 0x0001
DPCFG_KPASEL                   = 0x0000
DPCFG_XSEL                     = 0x0002
FRMLENGTH_NOFCOLS              = 0x010D
SDFCFG_SCREN                   = 0x0001
SDFCFG_FAWWUP                  = 0x0002
SDFCFG_FAWWDW                  = 0x0002
SDFCFG_OOFHY                   = 0x0004
SDFCFG_BFAEN                   = 0x0000
SDFCFG1_ALTSCR                 = 0x0000
OACFG0_FECEN                   = 0x0000
OACFG0_PREDSCR                 = 0x0000
OACFG0_POSTDSCR                = 0x0001
ODWCFG_JC_PLUS                 = 0x0000
ODWCFG_FSOMD                   = 0x0001
ODWCFG_G43MD                   = 0x0000
ODWCFG_C15RES_EN               = 0x0000
ODWCFG_STM64MD                 = 0x0000
ODWCFG_DWMOD                   = 0x0001
OFCFG1_NPARB                   = 0x0000
OFCFG1_NPAR                    = 0x0010
OFCFG0_NCOLS                   = 0x00FE
ODWFS_FS                       = 0x0000
S1CFG_B1TRANS                  = 0x0000
S1CFG_B2TRANS                  = 0x0000
NOFCOLS_NOFCOLS                = 0x010D
K12CFG_KAFLEN                  = 0x0003
Provision High-Level N10G RX...
ten_n10g_set_gblr_dpcfg
RD: 0x11090 = 0x0000
WR: 0x11090 = 0x081A
ten_n10g_sdfr_set_sdfcfg
RD: 0x11180 = 0x8805
WR: 0x11180 = 0x8895
ten_n10g_sdfr_set_sdfcfg1
RD: 0x11181 = 0x0000
WR: 0x11181 = 0x0000
ten_n10g_otnr_descrambling
RD: 0x11108 = 0x110B
WR: 0x11108 = 0x210B
ten_n10g_otnr_set_jc_plus
RD: 0x11115 = 0x8001
WR: 0x11115 = 0x8001
ten_n10g_otnr_set_linkalm_jcnom
RD: 0x11115 = 0x8001
WR: 0x11115 = 0x0001
ten_n10g_otnr_set_fsomd
RD: 0x11115 = 0x0001
WR: 0x11115 = 0x0201
ten_n10g_otnr_set_g43md
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0201
ten_n10g_otnr_set_c15res_en
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0201
ten_n10g_otnr_set_stm64md
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0201
ten_n10g_otnr_set_dwmod
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0201
ten_n10g_otnr_set_frame_format
RD: 0x11106 = 0x0FE3
WR: 0x11106 = 0x0FE3
RD: 0x11107 = 0x0010
WR: 0x11107 = 0x0010
ten_n10g_set_otnr_odwfs
RD: 0x11118 = 0x0000
WR: 0x11118 = 0x0000
ten_n10g_sohr_set_byte_err_trans_mode
RD: 0x11305 = 0x020C
WR: 0x11305 = 0x020C
ten_n10g_sohr_set_kaflen
RD: 0x11303 = 0x3383
WR: 0x11303 = 0x3383
ten_hl_n10g_otn_aligner_settings
RD: 0x11108 = 0x210B
WR: 0x11108 = 0x2583
RD: 0x11109 = 0x0C30
WR: 0x11109 = 0x0820
RD: 0x1110A = 0x0030
WR: 0x1110A = 0x0218
ten_n10g_otnr_lofcfg_tdelon_tdeloff
RD: 0x1110D = 0x0001
WR: 0x1110D = 0x01EC
RD: 0x1110E = 0x0001
WR: 0x1110E = 0x01EC
High Level N10G RX Provisioning Complete.
ten_hl_n10g_rx_init() complete.
ten_hl_n10g_tx_init() Module A, Slice 0, TEN_N10G_TX_OPU2_OTU2, mode = (Column #3)
ten_mpif_global_reset_n10g
RD: 0x0000C = 0x0EEE
WR: 0x0000C = 0x0EFE
RD: 0x0000C = 0x0EFE
WR: 0x0000C = 0x0EFE
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module A, Slice 0, TX, ENABLE
RD: 0x0001C = 0x0EEE
WR: 0x0001C = 0x0EEE
RD: 0x0001A = 0x07BB
WR: 0x0001A = 0x07BB
RD: 0x0001C = 0x0EEE
WR: 0x0001C = 0x0EEE
ten_mpif_global_reset_n10g
RD: 0x0000C = 0x0EFE
WR: 0x0000C = 0x0EEE
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000C = 0x0EEE
WR: 0x0000C = 0x0EEE
ten_n10g_set_global_resets
RD: 0x11000 = 0x017F
WR: 0x11000 = 0x017F
ten_hl_n10g_reconfig_tx_init() Module A slice = 0, mode = (Column #3) TEN_N10G_TX_OPU2_OTU2
    CFGTX0_SBY                     = 0x0001
    CFGTX0_OBY                     = 0x0000
    CFGTX0_KPGBY                   = 0x0001
    CFGTX0_OTNOFF                  = 0x0000
    FRMLEN_FRMLEN                  = 0x10D8
    OHBEN0_SCREN                   = 0x0001
    OHBEN0_A1A2RSH                 = 0x0000
    OHBEN0_B1IE                    = 0x0000
    OHBEN0_A1A2IE                  = 0x0000
    OHBEN0_J0IE                    = 0x0000
    OHBEN0_DEFIE                   = 0x0000
    OHBEN0_NU1IE                   = 0x0000
    OHBEN1_B2INV                   = 0x0000
    OHBEN1_B1INV                   = 0x0000
    OHBEN1_B1TRANS                 = 0x0000
    OHBEN1_B2TRANS                 = 0x0000
    OHBEN1_K1IE                    = 0x0000
    OHBEN1_K2IE                    = 0x0000
    OHBEN2_M0IE                    = 0x0000
    OHBEN2_M1IE                    = 0x0000
    SOHBYTES5_NU1                  = 0x0000
    OHBEN3_ALT_SCREN               = 0x0000
    B1ERRINS_B1ERRMSK              = 0x0000
    B2ERRINS_B2ERRMSK              = 0x0000
    SOHBYTES2_K2BYTE               = 0x0000
    SOHBYTES2_K1BYTE               = 0x0000
    SOHBYTES3_OHDEF                = 0x0000
    POHBEN0_PRBSIE                 = 0x0000
    POHBEN0_POHIE                  = 0x0000
    POHBEN0_B3IE                   = 0x0000
    POHBEN0_C2IE                   = 0x0000
    POHBEN0_J1IE                   = 0x0000
    POHBYTES0_C2BYTE               = 0x0000
    J0STRG0_J0STRG0                = 0x0000
    B2IE0_B2IE0                    = 0x0000
    B2IE1_B2IE1                    = 0x0000
    B2IE2_B2IE2                    = 0x0000
    B2IE3_B2IE3                    = 0x0000
    B2IE4_B2IE4                    = 0x0000
    B2IE5_B2IE5                    = 0x0000
    B2IE6_B2IE6                    = 0x0000
    B2IE7_B2IE7                    = 0x0000
    B2IE8_B2IE8                    = 0x0000
    B2IE9_B2IE9                    = 0x0000
    B2IE10_B2IE10                  = 0x0000
    B2IE11_B2IE11                  = 0x0000
    B2IE12_B2IE12                  = 0x0000
    OCFG_PRESCR                    = 0x0001
    OCFG_POSTSCR                   = 0x0000
    WRPCFG3_WRMD                   = 0x0001
    WRPCFG3_C15RES_EN              = 0x0000
    WRPCFG3_STM64MD                = 0x0000
    WRPCFG3_G43MD                  = 0x0000
    WRPCFG0_NCOLS                  = 0x00FE
    WRPCFG2_NPAR                   = 0x0010
    WRPCFG2_NPARB                  = 0x0000
    WRPCFG4_JCEN_OTU2              = 0x0000
    WRPCFG4_JCEN_ODTU23            = 0x0000
    WRPCFG4_JCEN_DT                = 0x0000
    WRPCFG4_JC_PLUS_OTU2           = 0x0000
    WRPCFG4_JC_PLUS_ODTU23         = 0x0000
    WRPFS_FS                       = 0x0000
    CFG4_BIPMSK                    = 0x00FF
    CFG0_PTIE                      = 0x0001
    CFG2_PT                        = 0x0003
    EXPTI_EXPTI                    = 0x0003
    Provision High-Level N10G TX...
ten_n10g_tx_bypass_t41
RD: 0x1100A = 0x3000
WR: 0x1100A = 0x3000
ten_n10g_set_gblt_bypasses
RD: 0x11201 = 0x0002
WR: 0x11201 = 0x0006
ten_n10g_soht_set_ohben0
RD: 0x11E01 = 0x0080
WR: 0x11E01 = 0x0080
ten_n10g_soht_set_ohben0_j0ie
RD: 0x11E01 = 0x0080
WR: 0x11E01 = 0x0080
ten_n10g_soht_set_ohben0_defie
RD: 0x11E01 = 0x0080
WR: 0x11E01 = 0x0080
ten_n10g_soht_set_ohben0_nu1ie
RD: 0x11E01 = 0x0080
WR: 0x11E01 = 0x0080
ten_n10g_soht_set_ohben1
RD: 0x11E02 = 0x0000
WR: 0x11E02 = 0x0000
ten_n10g_soht_set_ohben1_k1ie
RD: 0x11E02 = 0x0000
WR: 0x11E02 = 0x0000
ten_n10g_soht_set_ohben1_k2ie
RD: 0x11E02 = 0x0000
WR: 0x11E02 = 0x0000
ten_n10g_soht_set_ohben2
RD: 0x11E03 = 0x0000
WR: 0x11E03 = 0x0000
ten_n10g_set_soh_byte
RD: 0x11E4D = 0x0000
WR: 0x11E4D = 0x0000
ten_n10g_soht_set_ohben3
RD: 0x11E04 = 0x0000
WR: 0x11E04 = 0x0000
ten_n10g_soht_set_b1errmsk
RD: 0x11E05 = 0x0000
WR: 0x11E05 = 0x0000
ten_n10g_soht_set_b2errmsk
RD: 0x11E06 = 0x0000
WR: 0x11E06 = 0x0000
ten_n10g_set_soh_byte
RD: 0x11E09 = 0x0000
WR: 0x11E09 = 0x0000
ten_n10g_set_soh_byte
RD: 0x11E09 = 0x0000
WR: 0x11E09 = 0x0000
ten_n10g_set_soh_byte
RD: 0x11E4B = 0x0000
WR: 0x11E4B = 0x0000
ten_n10g_soht_pohben0
RD: 0x11ECF = 0x0000
WR: 0x11ECF = 0x0000
ten_n10g_soht_set_pohben0_b3ie
RD: 0x11ECF = 0x0000
WR: 0x11ECF = 0x0000
ten_n10g_soht_set_pohben0_c2ie
RD: 0x11ECF = 0x0000
WR: 0x11ECF = 0x0000
ten_n10g_soht_set_pohben0_j1ie
RD: 0x11ECF = 0x0000
WR: 0x11ECF = 0x0000
ten_n10g_set_poh_byte
RD: 0x11E50 = 0x0000
WR: 0x11E50 = 0x0000
ten_n10g_soht_j0strg0
RD: 0x11E8F = 0x0000
WR: 0x11E8F = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E55 = 0x0000
WR: 0x11E55 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E56 = 0x0000
WR: 0x11E56 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E57 = 0x0000
WR: 0x11E57 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E58 = 0x0000
WR: 0x11E58 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E59 = 0x0000
WR: 0x11E59 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5A = 0x0000
WR: 0x11E5A = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5B = 0x0000
WR: 0x11E5B = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5C = 0x0000
WR: 0x11E5C = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5D = 0x0000
WR: 0x11E5D = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5E = 0x0000
WR: 0x11E5E = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E5F = 0x0000
WR: 0x11E5F = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E60 = 0x0000
WR: 0x11E60 = 0x0000
ten_n10g_soht_b2ie
RD: 0x11E61 = 0x0000
WR: 0x11E61 = 0x0000
ten_n10g_otnt_scrambling
RD: 0x11289 = 0x0002
WR: 0x11289 = 0x0002
ten_n10g_otnt_set_wrmd
RD: 0x11283 = 0x0000
WR: 0x11283 = 0x0010
ten_n10g_otnt_set_c15res_en
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
ten_n10g_otnt_set_stm64md
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
ten_n10g_otnt_set_g43md
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
ten_n10g_otnt_set_frame_format
RD: 0x11280 = 0x0FE3
WR: 0x11280 = 0x0FE3
RD: 0x11282 = 0x0010
WR: 0x11282 = 0x0010
ten_n10g_set_otnt_wrpcfg4
RD: 0x11284 = 0x0000
WR: 0x11284 = 0x0000
ten_n10g_otnt_set_wrpfs
RD: 0x11288 = 0x0000
WR: 0x11288 = 0x0000
ten_n10g_otnt_set_ptie() Module A, ptie=1, Slice 0
ten_n10g_otnt_set_ptie
RD: 0x1129D = 0x0001
WR: 0x1129D = 0x0005
ten_n10g_otnt_set_pti_byte() Module A, pti=3, Slice 0
ten_n10g_otnt_set_pti_byte
RD: 0x1129F = 0x0000
WR: 0x1129F = 0x0003
ten_n10g_set_expected_pti_byte() Module A, expti=3, Slice 0
ten_n10g_set_expected_pti_byte
RD: 0x11C15 = 0x0000
WR: 0x11C15 = 0x0003
High-Level N10G TX Provisioning Complete.
ten_hl_n10g_tx_init() is complete.
ten_n10g_gmp_off_t41
ten_n10g_gmp_off_t41()
    line (Module A, Slice 0)
RD: 0x112BD = 0x0000
WR: 0x112BD = 0x0000
RD: 0x11143 = 0x0000
WR: 0x11143 = 0x0000
ten_n10g_otnr_set_stm64md
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0201
ten_n10g_otnt_set_stm64md
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
ten_n10g_otnr_set_dwmod
RD: 0x11115 = 0x0201
WR: 0x11115 = 0x0203
ten_n10g_otnt_set_wrmd
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
ten_n10g_set_otnt_wrpcfg4
RD: 0x11284 = 0x0000
WR: 0x11284 = 0x0000
ten_hl_ohpp_control_oduk_oci
ten_hl_resets_global
ten_mpif_global_reset_common
RD: 0x00003 = 0x0080
WR: 0x00003 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x0000
WR: 0x00015 = 0x0000
ten_ohpp_sfu_set_otnohen
RD: 0x09238 = 0xFF1F
WR: 0x09238 = 0xFF1F
ten_ohpp_sfu_sreset
RD: 0x0923A = 0x0000
WR: 0x0923A = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_ohpp_sfu_insert_otn_maintenance_signal
ten_ohpp_sfu_insert_otn_maintenance_signal() Module A, OHPP_INSERT_OCI, OHPP_WIDTH_FRAME, stream 1
RD: 0x09258 = 0x0000
WR: 0x09258 = 0x000A
ten_ohpp_sfu_set_msignal
ten_ohpp_sfu_set_msignal() Module A row 1, value 0
RD: 0x09224 = 0x0000
WR: 0x09224 = 0x0000
ten_n10g_otnt_cfg4
RD: 0x112A1 = 0x0000
WR: 0x112A1 = 0x00FF
ten_hl_n10g_config_termination, slice = 0, term_otu = 2, tcm = 0x0
ten_hl_n10g_rx_section_term, slice = 0
ten_hl_n10g_rx_section_term
RD: 0x11090 = 0x081A
WR: 0x11090 = 0x081A
RD: 0x11115 = 0x0203
WR: 0x11115 = 0x0203
RD: 0x11C0F = 0x0101
WR: 0x11C0F = 0xFF01
bipmsk = 0x81
ten_hl_n10g_tx_section_term, slice = 0
ten_hl_n10g_tx_section_term
RD: 0x11201 = 0x0006
WR: 0x11201 = 0x0006
RD: 0x1129D = 0x0005
WR: 0x1129D = 0x001B
RD: 0x11283 = 0x0010
WR: 0x11283 = 0x0010
RD: 0x112A1 = 0x00FF
WR: 0x112A1 = 0x0081
ten_n10g_config_kpg
RD: 0x11201 = 0x0006
WR: 0x11201 = 0x0004
RD: 0x11200 = 0x0000
WR: 0x11200 = 0x0003
RD: 0x11202 = 0x0000
WR: 0x11202 = 0x0000
RD: 0x11203 = 0x0000
WR: 0x11203 = 0x0000
ten_n10g_otnt_set_fasie
RD: 0x1129D = 0x001B
WR: 0x1129D = 0x001B
ten_n10g_otnt_set_ptie() Module A, ptie=1, Slice 0
ten_n10g_otnt_set_ptie
RD: 0x1129D = 0x001B
WR: 0x1129D = 0x001F
ten_n10g_otnt_set_pti_byte() Module A, pti=254, Slice 0
ten_n10g_otnt_set_pti_byte
RD: 0x1129F = 0x0003
WR: 0x1129F = 0x00FE
ten_n10g_set_expected_pti_byte() Module A, expti=254, Slice 0
ten_n10g_set_expected_pti_byte
RD: 0x11C15 = 0x0003
WR: 0x11C15 = 0x00FE
ten_n10g_gblr_set_kpasel
RD: 0x11090 = 0x081A
WR: 0x11090 = 0x091A
ten_n10g_otnr_lofcfg_tdelon_tdeloff
RD: 0x1110D = 0x01EC
WR: 0x1110D = 0x01EC
RD: 0x1110E = 0x01EC
WR: 0x1110E = 0x01EC
ten_n10g_otnt_bipmsk
RD: 0x112A1 = 0x0081
WR: 0x112A1 = 0x00FF
ten_n10g_set_gblr_pdhy
RD: 0x11083 = 0x04D2
WR: 0x11083 = 0x0001
RD: 0x11084 = 0x0000
WR: 0x11084 = 0x0000
--> (cs_status) ten_hl_config_fec_t41( 0x0, 0x0, 0x0, 0xd );
ten_hl_config_fec_t41
ten_hl_config_fec_t41() Module A, Slice 0, 10G, FEC_MODE_GFEC
ten_config_10g_fec_cb_slot_0_t41() Module A, Slice 0, FEC_MODE_GFEC
ten_hl_config_fec_t41() provision registers, GFEC_10G, MPIF_FEC_EN_GFEC
ten_hl_mpif_fec_init()  Module A, Slice 0, GFEC_10G]
ten_mpif_global_clock_disable_gfec_40g
RD: 0x00018 = 0x03FF
WR: 0x00018 = 0x03FA
ten_mpif_global_reset_gfec_40g
RD: 0x00009 = 0x03FF
WR: 0x00009 = 0x03FA
TEN_UDELAY:  20 ms (20000 us)
TEN_UDELAY:  100 ms (100000 us)
ten_mpif_gfec_cfg_port1
RD: 0x00027 = 0x000F
WR: 0x00027 = 0x000F
ten_hl_fec_config()  slice = 0, fec_type=0, action=1, overhead=13
ten_gfec_40g_reset
RD: 0x05010 = 0x6000
WR: 0x05010 = 0x6000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x05030 = 0x0000
WR: 0x05030 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_n10g_otnr_descrambling
RD: 0x11108 = 0x2583
WR: 0x11108 = 0x1583
ten_n10g_otnt_scrambling
RD: 0x11289 = 0x0002
WR: 0x11289 = 0x0004
ten_gfec_40g_stats_enable_scrambler
RD: 0x05010 = 0x6000
WR: 0x05010 = 0x7000
ten_n10g_otnr_ocfg
RD: 0x11108 = 0x1583
WR: 0x11108 = 0x1D83
ten_n10g_otnt_ocfg
RD: 0x11289 = 0x0004
WR: 0x11289 = 0x0005
--> (cs_status) ten_hl_n10g_config_lof_from_traffic( 0x0, 0x0, 0x5, 0xd );
ten_hl_n10g_config_lof_from_traffic
ten_hl_n10g_config_lof_from_traffic() Module A, Slice 0, OTU2, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU2, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =10709225320.000000
ten_hl_n10g_config_lof_from_traffic() signal_rate = 10709225320.000000
ten_hl_n10g_config_lof_from_bps
ten_hl_n10g_config_lof_from_bps() Module A, Slice 0, 10709225320.000000
ten_n10g_otnr_lofcfg_tdelon_tdeloff
RD: 0x1110D = 0x01EC
WR: 0x1110D = 0x01EC
RD: 0x1110E = 0x01EC
WR: 0x1110E = 0x01EC
--> (cs_status) ten_hl_n10g_config_lom_from_traffic( 0x0, 0x0, 0x5, 0xd );
ten_hl_n10g_config_lom_from_traffic
ten_hl_n10g_config_lom_from_traffic() Module A, Slice 0, OTU2, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU2, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =10709225320.000000
ten_hl_n10g_config_lom_from_traffic() signal_rate = 10709225320.000000
ten_hl_n10g_config_lom_from_bps
ten_hl_n10g_config_lom_from_bps() Module A, Slice 0, 10709225320.000000
sysclk = 425000000
temp_tdel_on_double = 625.500000
tdel_on = 625
ten_n10g_oohr_lomcfg_tdelon_tdeloff
RD: 0x11DC5 = 0x0001
WR: 0x11DC5 = 0x0271
RD: 0x11DC6 = 0x0001
WR: 0x11DC6 = 0x0001
ten_n10g_oohr_cfg11_flomen
RD: 0x11D73 = 0x0000
WR: 0x11D73 = 0x0002
ten_n10g_oohr_cfg0
RD: 0x11C0A = 0x0202
WR: 0x11C0A = 0x0502
--> (cs_status) ten_hsif_set_ok_ctrl( 0x0, 0xff, 0x0, 0x0 );
ten_hsif_set_ok_ctrl
RD: 0x01007 = 0xFFF0
WR: 0x01007 = 0xFFF0
--> (cs_status) ten_hl_mr_config_clockmux( 0x0, 0x0 );
ten_hl_mr_config_clockmux, slice=0
ten_hsif_set_slc0_mr10x4_rxlockd0_force_lock
RD: 0x01098 = 0x2089
WR: 0x01098 = 0x2088
RD: 0x010BA = 0x2089
WR: 0x010BA = 0x2088
RD: 0x010DC = 0x2089
WR: 0x010DC = 0x2088
RD: 0x010FE = 0x2089
WR: 0x010FE = 0x2088
ten_mpif_set_clock_switch_lockdet_mr
RD: 0x0002B = 0x0000
WR: 0x0002B = 0x0001
RD: 0x00030 = 0x0000
WR: 0x00030 = 0x0001
--> (cs_status) ten_mpif_clock_select_gpll_in( 0x0, 0x0, 0x0, 0x0, 0x0 );
ten_mpif_clock_select_gpll_in() Module A, Slice 0, TX, select=0
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0xF0F0
WR: 0x00021 = 0xF0E0
--> (cs_status) ten_hl_gpllx1_waitfor_gpll_lock( 0x0, 0x1 );
ten_hl_gpllx1_waitfor_gpll_lock() RX_A_SLICE_0
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_A_SLICE_0
RD: 0x00A59 = 0x0049
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_A_SLICE_0
RD: 0x00B59 = 0x0049
--> (cs_status) ten_hl_config_remove_module_soft_resets( 0x0, 0x0, 0x5 );
ten_hl_config_remove_module_soft_resets: Module A, Slice 0, OTU2
ten_n10g_set_global_resets
RD: 0x11000 = 0x017F
WR: 0x11000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_xcon_datapath_reset
RD: 0x04000 = 0x0001
WR: 0x04000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_xcon_es_reset
RD: 0x04080 = 0x0001
WR: 0x04080 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_xcon_datapath_reset
RD: 0x04000 = 0x0000
WR: 0x04000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_mpif_set_clock_switch_force( 0x0, 0x0, 0x0, 0x2, 0x0 );
ten_mpif_set_clock_switch_force()  Module A, Slice 0, TX_AND_RX, DISABLE
ten_mpif_set_clock_switch_force
RD: 0x00029 = 0x0000
WR: 0x00029 = 0x0000
RD: 0x0002E = 0x0000
WR: 0x0002E = 0x0000
--> (cs_status) ten_mpif_global_reset_hsif( 0x0, 0x0, 0x2, 0x0 );
ten_mpif_global_reset_hsif
RD: 0x00004 = 0x000F
WR: 0x00004 = 0x000A
TEN_UDELAY:  20 ms (20000 us)
--> (cs_uint16) ten_reg_read( 0x0, 0x11098 );
RD: 0x11098 = 0x0006
--> cs_trans_server_stop( 0x1 );
ten_drvr_unload
ten_dev_unregister
ten_mod_close
module id 0x0000 closed.
ten_mod_close
module id 0x0001 closed.
T41 device (0) unregistered!
T41 Driver Unloaded.
No driver caused errors found while closing phy
SERVER: cs_trans_server_stop() ... exiting!
