INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module meta_harden
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_led
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
