
build/rp2040_scheduler.elf:     file format elf32-littlearm


Disassembly of section .boot2:

10000000 <__boot2_start__>:
10000000:	4b32b500 	.word	0x4b32b500
10000004:	60582021 	.word	0x60582021
10000008:	21026898 	.word	0x21026898
1000000c:	60984388 	.word	0x60984388
10000010:	611860d8 	.word	0x611860d8
10000014:	4b2e6158 	.word	0x4b2e6158
10000018:	60992100 	.word	0x60992100
1000001c:	61592102 	.word	0x61592102
10000020:	22f02101 	.word	0x22f02101
10000024:	492b5099 	.word	0x492b5099
10000028:	21016019 	.word	0x21016019
1000002c:	20356099 	.word	0x20356099
10000030:	f844f000 	.word	0xf844f000
10000034:	42902202 	.word	0x42902202
10000038:	2106d014 	.word	0x2106d014
1000003c:	f0006619 	.word	0xf0006619
10000040:	6e19f834 	.word	0x6e19f834
10000044:	66192101 	.word	0x66192101
10000048:	66182000 	.word	0x66182000
1000004c:	f000661a 	.word	0xf000661a
10000050:	6e19f82c 	.word	0x6e19f82c
10000054:	6e196e19 	.word	0x6e196e19
10000058:	f0002005 	.word	0xf0002005
1000005c:	2101f82f 	.word	0x2101f82f
10000060:	d1f94208 	.word	0xd1f94208
10000064:	60992100 	.word	0x60992100
10000068:	6019491b 	.word	0x6019491b
1000006c:	60592100 	.word	0x60592100
10000070:	481b491a 	.word	0x481b491a
10000074:	21016001 	.word	0x21016001
10000078:	21eb6099 	.word	0x21eb6099
1000007c:	21a06619 	.word	0x21a06619
10000080:	f0006619 	.word	0xf0006619
10000084:	2100f812 	.word	0x2100f812
10000088:	49166099 	.word	0x49166099
1000008c:	60014814 	.word	0x60014814
10000090:	60992101 	.word	0x60992101
10000094:	2800bc01 	.word	0x2800bc01
10000098:	4700d000 	.word	0x4700d000
1000009c:	49134812 	.word	0x49134812
100000a0:	c8036008 	.word	0xc8036008
100000a4:	8808f380 	.word	0x8808f380
100000a8:	b5034708 	.word	0xb5034708
100000ac:	20046a99 	.word	0x20046a99
100000b0:	d0fb4201 	.word	0xd0fb4201
100000b4:	42012001 	.word	0x42012001
100000b8:	bd03d1f8 	.word	0xbd03d1f8
100000bc:	6618b502 	.word	0x6618b502
100000c0:	f7ff6618 	.word	0xf7ff6618
100000c4:	6e18fff2 	.word	0x6e18fff2
100000c8:	bd026e18 	.word	0xbd026e18
100000cc:	40020000 	.word	0x40020000
100000d0:	18000000 	.word	0x18000000
100000d4:	00070000 	.word	0x00070000
100000d8:	005f0300 	.word	0x005f0300
100000dc:	00002221 	.word	0x00002221
100000e0:	180000f4 	.word	0x180000f4
100000e4:	a0002022 	.word	0xa0002022
100000e8:	10000100 	.word	0x10000100
100000ec:	e000ed08 	.word	0xe000ed08
	...
100000fc:	7a4eb274 	.word	0x7a4eb274

Disassembly of section .text:

10000100 <__VECTOR_TABLE>:
10000100:	20042000 	.word	0x20042000
10000104:	100001f7 	.word	0x100001f7
10000108:	100001cb 	.word	0x100001cb
1000010c:	100001cd 	.word	0x100001cd
10000110:	100001c9 	.word	0x100001c9
10000114:	100001c9 	.word	0x100001c9
10000118:	100001c9 	.word	0x100001c9
1000011c:	100001c9 	.word	0x100001c9
10000120:	100001c9 	.word	0x100001c9
10000124:	100001c9 	.word	0x100001c9
10000128:	100001c9 	.word	0x100001c9
1000012c:	100004e5 	.word	0x100004e5
10000130:	100001c9 	.word	0x100001c9
10000134:	100001c9 	.word	0x100001c9
10000138:	100004f9 	.word	0x100004f9
1000013c:	10000371 	.word	0x10000371
10000140:	100001c1 	.word	0x100001c1
10000144:	100001c1 	.word	0x100001c1
10000148:	100001c1 	.word	0x100001c1
1000014c:	100001c1 	.word	0x100001c1
10000150:	100001c1 	.word	0x100001c1
10000154:	100001c1 	.word	0x100001c1
10000158:	100001c1 	.word	0x100001c1
1000015c:	100001c1 	.word	0x100001c1
10000160:	100001c1 	.word	0x100001c1
10000164:	100001c1 	.word	0x100001c1
10000168:	100001c1 	.word	0x100001c1
1000016c:	100001c1 	.word	0x100001c1
10000170:	100001c1 	.word	0x100001c1
10000174:	100001c1 	.word	0x100001c1
10000178:	100001c1 	.word	0x100001c1
1000017c:	100001c1 	.word	0x100001c1
10000180:	100001c1 	.word	0x100001c1
10000184:	100001c1 	.word	0x100001c1
10000188:	100001c1 	.word	0x100001c1
1000018c:	100001c1 	.word	0x100001c1
10000190:	100001c1 	.word	0x100001c1
10000194:	100001c1 	.word	0x100001c1
10000198:	100001c1 	.word	0x100001c1
1000019c:	100001c1 	.word	0x100001c1
100001a0:	100001c1 	.word	0x100001c1
100001a4:	100001c1 	.word	0x100001c1
100001a8:	100001c1 	.word	0x100001c1
100001ac:	100001c1 	.word	0x100001c1
100001b0:	100001c1 	.word	0x100001c1
100001b4:	100001c1 	.word	0x100001c1
100001b8:	100001c1 	.word	0x100001c1
100001bc:	100001c1 	.word	0x100001c1

100001c0 <__unhandled_user_irq>:
.global __unhandled_user_irq
.thumb_func
__unhandled_user_irq:
// if we include the implementation if there could be a valid IRQ hanler in the vtable that uses it
#if !(PICO_NO_RAM_VECTOR_TABLE && PICO_MINIMAL_STORED_VECTOR_TABLE)
    mrs  r0, ipsr
100001c0:	f3ef 8005 	mrs	r0, IPSR
    subs r0, #16
100001c4:	3810      	subs	r0, #16

100001c6 <unhandled_user_irq_num_in_r0>:
.global unhandled_user_irq_num_in_r0
unhandled_user_irq_num_in_r0:
#endif
    // note the next instruction is a breakpoint too, however we have a 2 byte alignment hole
    // and it is preferrable to have distinct labels, to inform the user what has happened in the debugger.
    bkpt #0
100001c6:	be00      	bkpt	0x0000

100001c8 <isr_invalid>:

decl_isr_bkpt isr_invalid
100001c8:	be00      	bkpt	0x0000

100001ca <NMI_Handler>:
#if !PICO_MINIMAL_STORED_VECTOR_TABLE
// these are separated out into individual BKPT instructions with label for clarity
decl_isr_bkpt isr_nmi
100001ca:	be00      	bkpt	0x0000

100001cc <HardFault_Handler>:
decl_isr_bkpt isr_hardfault
100001cc:	be00      	bkpt	0x0000
decl_isr_bkpt isr_svcall
100001ce:	be00      	bkpt	0x0000
decl_isr_bkpt isr_pendsv
100001d0:	be00      	bkpt	0x0000
decl_isr_bkpt isr_systick
100001d2:	be00      	bkpt	0x0000

100001d4 <__default_isrs_end>:
100001d4:	7188ebf2 	.word	0x7188ebf2
100001d8:	10001bf8 	.word	0x10001bf8
100001dc:	10001c18 	.word	0x10001c18
100001e0:	10000238 	.word	0x10000238
100001e4:	e71aa390 	.word	0xe71aa390

100001e8 <_entry_point>:
    // Vector through our own table (SP, VTOR will not have been set up at
    // this point). Same path for debugger entry and bootloader entry.
#else
    // Debugger tried to run code after loading, so SSI is in 03h-only mode.
    // Go back through bootrom + boot2 to properly initialise flash.
    ldr r0, =BOOTROM_VTABLE_OFFSET
100001e8:	481e      	ldr	r0, [pc, #120]	@ (10000264 <data_cpy_table+0x2c>)

100001ea <_enter_vtable_in_r0>:
#endif

_enter_vtable_in_r0:
    ldr r1, =(PPB_BASE + ARM_CPU_PREFIXED(VTOR_OFFSET))
100001ea:	491f      	ldr	r1, [pc, #124]	@ (10000268 <data_cpy_table+0x30>)
    str r0, [r1]
100001ec:	6008      	str	r0, [r1, #0]
    ldmia r0!, {r1, r2}
100001ee:	c806      	ldmia	r0!, {r1, r2}
    msr msp, r1
100001f0:	f381 8808 	msr	MSP, r1
    bx r2
100001f4:	4710      	bx	r2

100001f6 <_reset_handler>:
    // should already be set

    // Only core 0 should run the C runtime startup code; core 1 is normally
    // sleeping in the bootrom at this point but check to be sure (e.g. if
    // debugger put core 1 at the ELF entry point for some reason)
    ldr r0, =(SIO_BASE + SIO_CPUID_OFFSET)
100001f6:	481d      	ldr	r0, [pc, #116]	@ (1000026c <data_cpy_table+0x34>)
    ldr r0, [r0]
100001f8:	6800      	ldr	r0, [r0, #0]
#if __ARM_ARCH_6M__
    cmp r0, #0
100001fa:	2800      	cmp	r0, #0
    beq 1f
100001fc:	d001      	beq.n	10000202 <hold_non_core0_in_bootrom+0x4>

100001fe <hold_non_core0_in_bootrom>:
#else
    cbz r0, 1f
#endif
hold_non_core0_in_bootrom:
    // Send back to the ROM to wait for core 0 to launch it.
    ldr r0, =BOOTROM_VTABLE_OFFSET
100001fe:	4819      	ldr	r0, [pc, #100]	@ (10000264 <data_cpy_table+0x2c>)
    b _enter_vtable_in_r0
10000200:	e7f3      	b.n	100001ea <_enter_vtable_in_r0>
#endif

    // In a NO_FLASH binary, don't perform .data etc copy, since it's loaded
    // in-place by the SRAM load. Still need to clear .bss
#if !PICO_NO_FLASH
    adr r4, data_cpy_table
10000202:	a40d      	add	r4, pc, #52	@ (adr r4, 10000238 <data_cpy_table>)

    // assume there is at least one entry
1:
    ldmia r4!, {r1-r3}
10000204:	cc0e      	ldmia	r4!, {r1, r2, r3}
    cmp r1, #0
10000206:	2900      	cmp	r1, #0
    beq 2f
10000208:	d002      	beq.n	10000210 <hold_non_core0_in_bootrom+0x12>
    bl data_cpy
1000020a:	f000 f812 	bl	10000232 <data_cpy>
    b 1b
1000020e:	e7f9      	b.n	10000204 <hold_non_core0_in_bootrom+0x6>
2:
#endif

    // Zero out the BSS
    ldr r1, =__bss_start__
10000210:	4917      	ldr	r1, [pc, #92]	@ (10000270 <data_cpy_table+0x38>)
    ldr r2, =__bss_end__
10000212:	4a18      	ldr	r2, [pc, #96]	@ (10000274 <data_cpy_table+0x3c>)
    movs r0, #0
10000214:	2000      	movs	r0, #0
    b bss_fill_test
10000216:	e000      	b.n	1000021a <bss_fill_test>

10000218 <bss_fill_loop>:
bss_fill_loop:
    stm r1!, {r0}
10000218:	c101      	stmia	r1!, {r0}

1000021a <bss_fill_test>:
bss_fill_test:
    cmp r1, r2
1000021a:	4291      	cmp	r1, r2
    bne bss_fill_loop
1000021c:	d1fc      	bne.n	10000218 <bss_fill_loop>

1000021e <platform_entry>:
    bl main
    bl exit
#else
    // Use 32-bit jumps, in case these symbols are moved out of branch range
    // (e.g. if main is in SRAM and crt0 in flash)
    ldr r1, =runtime_init
1000021e:	4916      	ldr	r1, [pc, #88]	@ (10000278 <data_cpy_table+0x40>)
    blx r1
10000220:	4788      	blx	r1
    ldr r1, =main
10000222:	4916      	ldr	r1, [pc, #88]	@ (1000027c <data_cpy_table+0x44>)
    blx r1
10000224:	4788      	blx	r1
    ldr r1, =exit
10000226:	4916      	ldr	r1, [pc, #88]	@ (10000280 <data_cpy_table+0x48>)
    blx r1
10000228:	4788      	blx	r1
#endif
    // exit should not return.  If it does, hang the core.
1: // separate label because _exit can be moved out of branch range
    bkpt #0
1000022a:	be00      	bkpt	0x0000
    b 1b
1000022c:	e7fd      	b.n	1000022a <platform_entry+0xc>

1000022e <data_cpy_loop>:


#if !PICO_NO_FLASH
data_cpy_loop:
    ldm r1!, {r0}
1000022e:	c901      	ldmia	r1!, {r0}
    stm r2!, {r0}
10000230:	c201      	stmia	r2!, {r0}

10000232 <data_cpy>:
data_cpy:
    cmp r2, r3
10000232:	429a      	cmp	r2, r3
    blo data_cpy_loop
10000234:	d3fb      	bcc.n	1000022e <data_cpy_loop>
    bx lr
10000236:	4770      	bx	lr

10000238 <data_cpy_table>:
10000238:	10001c18 	.word	0x10001c18
1000023c:	200000c0 	.word	0x200000c0
10000240:	200001f0 	.word	0x200001f0
10000244:	10001d48 	.word	0x10001d48
10000248:	20040000 	.word	0x20040000
1000024c:	20040000 	.word	0x20040000
10000250:	10001d48 	.word	0x10001d48
10000254:	20041000 	.word	0x20041000
10000258:	20041000 	.word	0x20041000
1000025c:	00000000 	.word	0x00000000

.weak runtime_init
.type runtime_init,%function
.thumb_func
runtime_init:
    bx lr
10000260:	4770      	bx	lr
10000262:	0000      	.short	0x0000
    ldr r0, =BOOTROM_VTABLE_OFFSET
10000264:	00000000 	.word	0x00000000
    ldr r1, =(PPB_BASE + ARM_CPU_PREFIXED(VTOR_OFFSET))
10000268:	e000ed08 	.word	0xe000ed08
    ldr r0, =(SIO_BASE + SIO_CPUID_OFFSET)
1000026c:	d0000000 	.word	0xd0000000
    ldr r1, =__bss_start__
10000270:	200001f0 	.word	0x200001f0
    ldr r2, =__bss_end__
10000274:	20000d44 	.word	0x20000d44
    ldr r1, =runtime_init
10000278:	100016e1 	.word	0x100016e1
    ldr r1, =main
1000027c:	1000043d 	.word	0x1000043d
    ldr r1, =exit
10000280:	100016d9 	.word	0x100016d9

10000284 <_init>:
10000284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10000286:	46c0      	nop			@ (mov r8, r8)

10000288 <register_tm_clones>:
10000288:	4806      	ldr	r0, [pc, #24]	@ (100002a4 <register_tm_clones+0x1c>)
1000028a:	4907      	ldr	r1, [pc, #28]	@ (100002a8 <register_tm_clones+0x20>)
1000028c:	1a09      	subs	r1, r1, r0
1000028e:	108b      	asrs	r3, r1, #2
10000290:	0fc9      	lsrs	r1, r1, #31
10000292:	18c9      	adds	r1, r1, r3
10000294:	b510      	push	{r4, lr}
10000296:	1049      	asrs	r1, r1, #1
10000298:	d003      	beq.n	100002a2 <register_tm_clones+0x1a>
1000029a:	4b04      	ldr	r3, [pc, #16]	@ (100002ac <register_tm_clones+0x24>)
1000029c:	2b00      	cmp	r3, #0
1000029e:	d000      	beq.n	100002a2 <register_tm_clones+0x1a>
100002a0:	4798      	blx	r3
100002a2:	bd10      	pop	{r4, pc}
100002a4:	200001f0 	.word	0x200001f0
100002a8:	200001f0 	.word	0x200001f0
100002ac:	00000000 	.word	0x00000000

100002b0 <frame_dummy>:
100002b0:	4b05      	ldr	r3, [pc, #20]	@ (100002c8 <frame_dummy+0x18>)
100002b2:	b510      	push	{r4, lr}
100002b4:	2b00      	cmp	r3, #0
100002b6:	d003      	beq.n	100002c0 <frame_dummy+0x10>
100002b8:	4904      	ldr	r1, [pc, #16]	@ (100002cc <frame_dummy+0x1c>)
100002ba:	4805      	ldr	r0, [pc, #20]	@ (100002d0 <frame_dummy+0x20>)
100002bc:	e000      	b.n	100002c0 <frame_dummy+0x10>
100002be:	bf00      	nop
100002c0:	f7ff ffe2 	bl	10000288 <register_tm_clones>
100002c4:	bd10      	pop	{r4, pc}
100002c6:	46c0      	nop			@ (mov r8, r8)
100002c8:	00000000 	.word	0x00000000
100002cc:	20000cf4 	.word	0x20000cf4
100002d0:	10001b04 	.word	0x10001b04

100002d4 <init_pin>:
#include "thread_list.h"

#include "pico/stdlib.h"

void init_pin(uint32_t pin)
{
100002d4:	b510      	push	{r4, lr}
100002d6:	0004      	movs	r4, r0
    gpio_init(pin);
100002d8:	f000 f95e 	bl	10000598 <gpio_init>
    gpio_set_pulls(pin, true, false);
100002dc:	2200      	movs	r2, #0
100002de:	0020      	movs	r0, r4
100002e0:	2101      	movs	r1, #1
100002e2:	f000 f933 	bl	1000054c <gpio_set_pulls>
    gpio_set_drive_strength(pin, GPIO_DRIVE_STRENGTH_2MA);
100002e6:	2100      	movs	r1, #0
100002e8:	0020      	movs	r0, r4
100002ea:	f000 f943 	bl	10000574 <gpio_set_drive_strength>
 */
static inline void gpio_set_dir(uint gpio, bool out) {
#if PICO_USE_GPIO_COPROCESSOR
    gpioc_bit_oe_put(gpio, out);
#elif PICO_RP2040 || NUM_BANK0_GPIOS <= 32
    uint32_t mask = 1ul << gpio;
100002ee:	2301      	movs	r3, #1
    sio_hw->gpio_oe_set = mask;
100002f0:	22d0      	movs	r2, #208	@ 0xd0
    uint32_t mask = 1ul << gpio;
100002f2:	40a3      	lsls	r3, r4
    sio_hw->gpio_oe_set = mask;
100002f4:	0612      	lsls	r2, r2, #24
100002f6:	6253      	str	r3, [r2, #36]	@ 0x24
    gpio_set_dir(pin, true);
}
100002f8:	bd10      	pop	{r4, pc}
100002fa:	46c0      	nop			@ (mov r8, r8)

100002fc <uncooperative_thread>:

uint32_t  uncooperative_thread(uint32_t base_pin)
{
100002fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t mask = 1ul << gpio;
100002fe:	2501      	movs	r5, #1
10000300:	0004      	movs	r4, r0
10000302:	002e      	movs	r6, r5
    init_pin(base_pin);
    init_pin(base_pin + 1);
10000304:	1c67      	adds	r7, r4, #1
    init_pin(base_pin);
10000306:	f7ff ffe5 	bl	100002d4 <init_pin>
1000030a:	40a6      	lsls	r6, r4
    init_pin(base_pin + 1);
1000030c:	0038      	movs	r0, r7
    sio_hw->gpio_set = mask;
1000030e:	24d0      	movs	r4, #208	@ 0xd0
10000310:	f7ff ffe0 	bl	100002d4 <init_pin>
    uint32_t mask = 1ul << gpio;
10000314:	40bd      	lsls	r5, r7
    sio_hw->gpio_set = mask;
10000316:	0624      	lsls	r4, r4, #24
10000318:	6166      	str	r6, [r4, #20]
    while (true)
    {
        gpio_put(base_pin, true);
        gpio_put(base_pin + 1, false);
        sleep_ms(250);
1000031a:	20fa      	movs	r0, #250	@ 0xfa
    sio_hw->gpio_clr = mask;
1000031c:	61a5      	str	r5, [r4, #24]
1000031e:	f000 fcc5 	bl	10000cac <sleep_ms>
10000322:	61a6      	str	r6, [r4, #24]
        gpio_put(base_pin, false);
        gpio_put(base_pin + 1, true);
        sleep_ms(250);
10000324:	20fa      	movs	r0, #250	@ 0xfa
    sio_hw->gpio_set = mask;
10000326:	6165      	str	r5, [r4, #20]
10000328:	f000 fcc0 	bl	10000cac <sleep_ms>
    while (true)
1000032c:	e7f4      	b.n	10000318 <uncooperative_thread+0x1c>
1000032e:	46c0      	nop			@ (mov r8, r8)

10000330 <project_core0_main>:
}

unsigned char dummy_stack[7][256];

void project_core0_main(void)
{
10000330:	b570      	push	{r4, r5, r6, lr}
    stdio_init_all();
10000332:	2402      	movs	r4, #2
10000334:	f001 fac8 	bl	100018c8 <stdio_init_all>

    int i;
    for (i = 0; i < 7; i++)
10000338:	4d07      	ldr	r5, [pc, #28]	@ (10000358 <project_core0_main+0x28>)
1000033a:	4e08      	ldr	r6, [pc, #32]	@ (1000035c <project_core0_main+0x2c>)
    {
        thread_create(&uncooperative_thread, dummy_stack[i], 256, i + 2);
1000033c:	2280      	movs	r2, #128	@ 0x80
1000033e:	0023      	movs	r3, r4
10000340:	0029      	movs	r1, r5
10000342:	0030      	movs	r0, r6
10000344:	0052      	lsls	r2, r2, #1
    for (i = 0; i < 7; i++)
10000346:	3501      	adds	r5, #1
10000348:	3401      	adds	r4, #1
        thread_create(&uncooperative_thread, dummy_stack[i], 256, i + 2);
1000034a:	f000 f85b 	bl	10000404 <thread_create>
    for (i = 0; i < 7; i++)
1000034e:	35ff      	adds	r5, #255	@ 0xff
10000350:	2c09      	cmp	r4, #9
10000352:	d1f3      	bne.n	1000033c <project_core0_main+0xc>
    }
}
10000354:	bd70      	pop	{r4, r5, r6, pc}
10000356:	46c0      	nop			@ (mov r8, r8)
10000358:	200005e4 	.word	0x200005e4
1000035c:	100002fd 	.word	0x100002fd

10000360 <project_core1_main>:

void project_core1_main(void)
{
10000360:	b510      	push	{r4, lr}
    // init hardware for core1 NVIC
    thread_yield();
10000362:	f000 f8e6 	bl	10000532 <thread_yield>
}
10000366:	bd10      	pop	{r4, pc}

10000368 <thread_end_by_return>:
}

void thread_end_by_return(void)
{
    // TODO delete active thread and enter idle if not enough threads remaining
    __SEV();
10000368:	bf40      	sev
    YOU_SHOULD_NOT_BE_HERE;
1000036a:	be33      	bkpt	0x0033
    while (true)
1000036c:	e7fe      	b.n	1000036c <thread_end_by_return+0x4>
1000036e:	46c0      	nop			@ (mov r8, r8)

10000370 <SysTick_Handler>:
 *  \ingroup pico_platform
 *
 * \return The core number the call was made from
 */
__force_inline static uint get_core_num(void) {
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
10000370:	21d0      	movs	r1, #208	@ 0xd0
10000372:	0609      	lsls	r1, r1, #24
    DEBUG_SYS_TICK;
10000374:	680a      	ldr	r2, [r1, #0]
10000376:	2301      	movs	r3, #1
10000378:	0010      	movs	r0, r2
1000037a:	3010      	adds	r0, #16
1000037c:	4083      	lsls	r3, r0
    sio_hw->gpio_togl = mask;
1000037e:	61cb      	str	r3, [r1, #28]
    scb_hw->icsr = 1 << 28; // Set PendSV Pending
10000380:	2180      	movs	r1, #128	@ 0x80
10000382:	4b05      	ldr	r3, [pc, #20]	@ (10000398 <SysTick_Handler+0x28>)
10000384:	0549      	lsls	r1, r1, #21
10000386:	6059      	str	r1, [r3, #4]
    cpi->sys_tick_counter++;
10000388:	4b04      	ldr	r3, [pc, #16]	@ (1000039c <SysTick_Handler+0x2c>)
1000038a:	0152      	lsls	r2, r2, #5
1000038c:	189b      	adds	r3, r3, r2
1000038e:	691a      	ldr	r2, [r3, #16]
10000390:	3201      	adds	r2, #1
10000392:	611a      	str	r2, [r3, #16]
}
10000394:	4770      	bx	lr
10000396:	46c0      	nop			@ (mov r8, r8)
10000398:	e000ed00 	.word	0xe000ed00
1000039c:	200005a0 	.word	0x200005a0

100003a0 <PendSV_Handler_Main>:
{
100003a0:	b530      	push	{r4, r5, lr}
100003a2:	24d0      	movs	r4, #208	@ 0xd0
100003a4:	2580      	movs	r5, #128	@ 0x80
100003a6:	0624      	lsls	r4, r4, #24
100003a8:	02ad      	lsls	r5, r5, #10
100003aa:	61e5      	str	r5, [r4, #28]
100003ac:	6825      	ldr	r5, [r4, #0]
    cpi->psv_msp = msp;
100003ae:	4c03      	ldr	r4, [pc, #12]	@ (100003bc <PendSV_Handler_Main+0x1c>)
100003b0:	016d      	lsls	r5, r5, #5
100003b2:	1964      	adds	r4, r4, r5
100003b4:	6162      	str	r2, [r4, #20]
    cpi->psv_control = control;
100003b6:	61a3      	str	r3, [r4, #24]
    cpi->psv_lr = lr;
100003b8:	61e1      	str	r1, [r4, #28]
}
100003ba:	bd30      	pop	{r4, r5, pc}
100003bc:	200005a0 	.word	0x200005a0

100003c0 <init_sys_tick>:
{
100003c0:	b570      	push	{r4, r5, r6, lr}
    systick_hw->csr = 0;                                    // switch systick off
100003c2:	2500      	movs	r5, #0
100003c4:	4c0d      	ldr	r4, [pc, #52]	@ (100003fc <init_sys_tick+0x3c>)
    exception_set_exclusive_handler(PENDSV_EXCEPTION, (exception_handler_t)PendSV_Handler);
100003c6:	490e      	ldr	r1, [pc, #56]	@ (10000400 <init_sys_tick+0x40>)
100003c8:	200e      	movs	r0, #14
100003ca:	f001 fae7 	bl	1000199c <exception_set_exclusive_handler>
    exception_set_priority(PENDSV_EXCEPTION, LOWEST_PRIORITY);
100003ce:	21ff      	movs	r1, #255	@ 0xff
100003d0:	200e      	movs	r0, #14
100003d2:	f001 fb07 	bl	100019e4 <exception_set_priority>
    systick_hw->csr = 0;                                    // switch systick off
100003d6:	6025      	str	r5, [r4, #0]
    systick_hw->rvr = clock_get_hz(clk_sys) / 500UL - 1UL;  // reload 2ms / 500Hz
100003d8:	2005      	movs	r0, #5
100003da:	f000 fe85 	bl	100010e8 <clock_get_hz>
100003de:	21fa      	movs	r1, #250	@ 0xfa
100003e0:	0049      	lsls	r1, r1, #1
100003e2:	f001 f853 	bl	1000148c <__wrap___aeabi_uidiv>
100003e6:	3801      	subs	r0, #1
100003e8:	6060      	str	r0, [r4, #4]
    exception_set_priority(SYSTICK_EXCEPTION, LOWEST_PRIORITY);
100003ea:	21ff      	movs	r1, #255	@ 0xff
    systick_hw->cvr = 0L;                                   // current value
100003ec:	60a5      	str	r5, [r4, #8]
    exception_set_priority(SYSTICK_EXCEPTION, LOWEST_PRIORITY);
100003ee:	200f      	movs	r0, #15
    systick_hw->calib;                                      // calibration
100003f0:	68e3      	ldr	r3, [r4, #12]
    exception_set_priority(SYSTICK_EXCEPTION, LOWEST_PRIORITY);
100003f2:	f001 faf7 	bl	100019e4 <exception_set_priority>
    systick_hw->csr = 7;
100003f6:	2307      	movs	r3, #7
100003f8:	6023      	str	r3, [r4, #0]
}
100003fa:	bd70      	pop	{r4, r5, r6, pc}
100003fc:	e000e010 	.word	0xe000e010
10000400:	100004f9 	.word	0x100004f9

10000404 <thread_create>:
    uint32_t stack_size,
    uint32_t parameter)
{
    struct thread_stack_frame *psp;
    size_t s = sizeof(struct thread_stack_frame);
    psp = (struct thread_stack_frame *)(stack_base + stack_size - s);
10000404:	3a20      	subs	r2, #32
10000406:	188a      	adds	r2, r1, r2

    psp->pc = thread_function;
    psp->r0 = parameter;
10000408:	6013      	str	r3, [r2, #0]
    psp->lr = (uint32_t)thread_end_by_return;
1000040a:	4b03      	ldr	r3, [pc, #12]	@ (10000418 <thread_create+0x14>)
    psp->pc = thread_function;
1000040c:	6190      	str	r0, [r2, #24]
    psp->lr = (uint32_t)thread_end_by_return;
1000040e:	6153      	str	r3, [r2, #20]
    psp->xPSR = 0; // consistent state
10000410:	2300      	movs	r3, #0
10000412:	61d3      	str	r3, [r2, #28]

    ENTER_SCHEDULER;
    LEAVE_SCHEDULER;
}
10000414:	4770      	bx	lr
10000416:	46c0      	nop			@ (mov r8, r8)
10000418:	10000369 	.word	0x10000369

1000041c <SVC_Handler_Main>:
void SVC_Handler_Main(uint32_t lr,
                      struct thread_stack_frame *msp,
                      struct thread_stack_frame *psp,
                      CONTROL_t control)
{
    if (lr != THREAD_MODE_PSP_RETURN_CODE)
1000041c:	1cc3      	adds	r3, r0, #3
1000041e:	d002      	beq.n	10000426 <SVC_Handler_Main+0xa>
    {
        YOU_SHOULD_NOT_BE_HERE;
10000420:	be33      	bkpt	0x0033
    }
    if (lr & 4)
10000422:	0740      	lsls	r0, r0, #29
10000424:	d500      	bpl.n	10000428 <SVC_Handler_Main+0xc>
    }
    else
    {
        YOU_SHOULD_NOT_BE_HERE;
    }
};
10000426:	4770      	bx	lr
        YOU_SHOULD_NOT_BE_HERE;
10000428:	be33      	bkpt	0x0033
};
1000042a:	e7fc      	b.n	10000426 <SVC_Handler_Main+0xa>

1000042c <enter_idle_thread>:
    idle_frame.pc = idle_thread;
    idle_frame.r0 = core_num;
    // switch thumb bit on or crash hardfault
    idle_frame.xPSR = 1 << 24; // enable interrupts

    idle_threads[core_num] = (struct full_stack_frame *)core_num;
1000042c:	4b02      	ldr	r3, [pc, #8]	@ (10000438 <enter_idle_thread+0xc>)
1000042e:	0082      	lsls	r2, r0, #2
10000430:	50d0      	str	r0, [r2, r3]
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
10000432:	b662      	cpsie	i
        c.w = 0;
        c.bits.nPRIV = 1;
        c.bits.SPSEL = 0;
    }
    __enable_irq();
    while (true)
10000434:	e7fe      	b.n	10000434 <enter_idle_thread+0x8>
10000436:	46c0      	nop			@ (mov r8, r8)
10000438:	20000ce8 	.word	0x20000ce8

1000043c <main>:
{
1000043c:	b570      	push	{r4, r5, r6, lr}
1000043e:	25d0      	movs	r5, #208	@ 0xd0
10000440:	062d      	lsls	r5, r5, #24
10000442:	682c      	ldr	r4, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
10000444:	f3ef 8008 	mrs	r0, MSP
    cpi->msp = __get_MSP();
10000448:	4b22      	ldr	r3, [pc, #136]	@ (100004d4 <main+0x98>)
1000044a:	0161      	lsls	r1, r4, #5
1000044c:	185a      	adds	r2, r3, r1
1000044e:	6050      	str	r0, [r2, #4]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
10000450:	f3ef 8009 	mrs	r0, PSP
    cpi->psp = __get_PSP();
10000454:	50c8      	str	r0, [r1, r3]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
10000456:	f3ef 8314 	mrs	r3, CONTROL
    cpi->control.w = __get_CONTROL();
1000045a:	6093      	str	r3, [r2, #8]
    cpi->sys_tick_counter = 0;
1000045c:	2300      	movs	r3, #0
    DEBUG_INIT;
1000045e:	2010      	movs	r0, #16
    cpi->sys_tick_counter = 0;
10000460:	6113      	str	r3, [r2, #16]
    DEBUG_INIT;
10000462:	f000 f899 	bl	10000598 <gpio_init>
10000466:	2011      	movs	r0, #17
10000468:	f000 f896 	bl	10000598 <gpio_init>
    sio_hw->gpio_oe_set = mask;
1000046c:	2380      	movs	r3, #128	@ 0x80
1000046e:	025b      	lsls	r3, r3, #9
10000470:	626b      	str	r3, [r5, #36]	@ 0x24
10000472:	2380      	movs	r3, #128	@ 0x80
10000474:	029b      	lsls	r3, r3, #10
10000476:	626b      	str	r3, [r5, #36]	@ 0x24
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
10000478:	4b17      	ldr	r3, [pc, #92]	@ (100004d8 <main+0x9c>)
1000047a:	f383 8809 	msr	PSP, r3
    if (core == CORE0)
1000047e:	2c00      	cmp	r4, #0
10000480:	d117      	bne.n	100004b2 <main+0x76>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10000482:	b672      	cpsid	i
        thread_table[i] = NO_THREAD;
10000484:	2220      	movs	r2, #32
10000486:	21ff      	movs	r1, #255	@ 0xff
10000488:	4814      	ldr	r0, [pc, #80]	@ (100004dc <main+0xa0>)
1000048a:	f001 f8f7 	bl	1000167c <__wrap_memset>
    init_sys_tick(core);
1000048e:	2000      	movs	r0, #0
10000490:	f7ff ff96 	bl	100003c0 <init_sys_tick>
    exception_set_exclusive_handler(SVCALL_EXCEPTION, SVC_Handler);
10000494:	4912      	ldr	r1, [pc, #72]	@ (100004e0 <main+0xa4>)
10000496:	200b      	movs	r0, #11
10000498:	f001 fa80 	bl	1000199c <exception_set_exclusive_handler>
    exception_set_priority(SVCALL_EXCEPTION, LOWEST_PRIORITY);
1000049c:	21ff      	movs	r1, #255	@ 0xff
1000049e:	200b      	movs	r0, #11
100004a0:	f001 faa0 	bl	100019e4 <exception_set_priority>
  __ASM volatile ("cpsie i" : : : "memory");
100004a4:	b662      	cpsie	i
        project_core0_main();
100004a6:	f7ff ff43 	bl	10000330 <project_core0_main>
  __ASM volatile ("cpsid i" : : : "memory");
100004aa:	b672      	cpsid	i
    enter_idle_thread(core);
100004ac:	0020      	movs	r0, r4
100004ae:	f7ff ffbd 	bl	1000042c <enter_idle_thread>
    init_sys_tick(core);
100004b2:	0020      	movs	r0, r4
100004b4:	f7ff ff84 	bl	100003c0 <init_sys_tick>
    exception_set_exclusive_handler(SVCALL_EXCEPTION, SVC_Handler);
100004b8:	4909      	ldr	r1, [pc, #36]	@ (100004e0 <main+0xa4>)
100004ba:	200b      	movs	r0, #11
100004bc:	f001 fa6e 	bl	1000199c <exception_set_exclusive_handler>
    exception_set_priority(SVCALL_EXCEPTION, LOWEST_PRIORITY);
100004c0:	21ff      	movs	r1, #255	@ 0xff
100004c2:	200b      	movs	r0, #11
100004c4:	f001 fa8e 	bl	100019e4 <exception_set_priority>
  __ASM volatile ("cpsie i" : : : "memory");
100004c8:	b662      	cpsie	i
        project_core1_main();
100004ca:	f7ff ff49 	bl	10000360 <project_core1_main>
  __ASM volatile ("cpsid i" : : : "memory");
100004ce:	b672      	cpsid	i
}
100004d0:	e7ec      	b.n	100004ac <main+0x70>
100004d2:	46c0      	nop			@ (mov r8, r8)
100004d4:	200005a0 	.word	0x200005a0
100004d8:	20018000 	.word	0x20018000
100004dc:	20000d24 	.word	0x20000d24
100004e0:	100004e5 	.word	0x100004e5

100004e4 <SVC_Handler>:
// ADD; ADD SP,...; SUB SP,...; BLX; BX; CMP; MOV; MRS; MSR


//--------- SVC HANDLER --------------
SVC_Handler: 
        LDR   R0, =SVC_Handler_Main
100004e4:	4818      	ldr	r0, [pc, #96]	@ (10000548 <startup_thread_suicide_to_idle_thread+0x12>)
        MOV   IP, R0
100004e6:	4684      	mov	ip, r0
        MOV   R0, LR
100004e8:	4670      	mov	r0, lr
        MRS   R1, MSP
100004ea:	f3ef 8108 	mrs	r1, MSP
        MRS   R2, PSP
100004ee:	f3ef 8209 	mrs	r2, PSP
        MRS   R3, CONTROL
100004f2:	f3ef 8314 	mrs	r3, CONTROL
        BX    IP
100004f6:	4760      	bx	ip

100004f8 <PendSV_Handler>:
//
// IP is alt-name for R12
//
// linked in by name
PendSV_Handler:
        PUSH    {LR}                    // save whatever comming from
100004f8:	b500      	push	{lr}
        MRS     R0, PSP
100004fa:	f3ef 8009 	mrs	r0, PSP
        SUBS    R0, #32                 // R0 has PSP after saving {R4-R11}
100004fe:	3820      	subs	r0, #32

        MOV     R1, R0                  // lower part fixed register
10000500:	4601      	mov	r1, r0
        STMIA   R1!, {R4-R7}
10000502:	c1f0      	stmia	r1!, {r4, r5, r6, r7}

        MOV     R4, R8                  // higher part fixed register
10000504:	4644      	mov	r4, r8
        MOV     R5, R9
10000506:	464d      	mov	r5, r9
        MOV     R6, R10
10000508:	4656      	mov	r6, sl
        MOV     R7, R11
1000050a:	465f      	mov	r7, fp
        STMIA   R1!, {R4-R7}            // R1 has already correct pointer
1000050c:	c1f0      	stmia	r1!, {r4, r5, r6, r7}

        // R0 contains actual valid PSP
        // for full register save
        // not the real PSP register
        MOV     R1, LR
1000050e:	4671      	mov	r1, lr
        MRS     R2, MSP
10000510:	f3ef 8208 	mrs	r2, MSP
        MRS     R3, CONTROL
10000514:	f3ef 8314 	mrs	r3, CONTROL

        BL.W    PendSV_Handler_Main
10000518:	f7ff ff42 	bl	100003a0 <PendSV_Handler_Main>
        // R0 contains the PSP of the now Thread to activate

        // restore save register {R4-R11}
        MOV     R1, R0
1000051c:	4601      	mov	r1, r0
        ADDS    R1, #16
1000051e:	3110      	adds	r1, #16
        LDMIA   R1!, {R4-R7}
10000520:	c9f0      	ldmia	r1!, {r4, r5, r6, r7}
        //---------------------- R1 contains now PSP for Thread return
        MOV     R8, R4
10000522:	46a0      	mov	r8, r4
        MOV     R9, R5
10000524:	46a9      	mov	r9, r5
        MOV     R10, R6
10000526:	46b2      	mov	sl, r6
        MOV     R11, R7
10000528:	46bb      	mov	fp, r7

        LDMIA   R0!, {R4-R7}
1000052a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}

        // inject return to Thread Mode
        MSR     PSP, R1
1000052c:	f381 8809 	msr	PSP, r1
        POP     {PC}                    // get aqired excepion code
10000530:	bd00      	pop	{pc}

10000532 <thread_yield>:
.global thread_yield
.type thread_yield, %function
//--------- SVC ENTRY THREAD  --------------
// can be foreground because it triggers PendSV
thread_yield:
        SVC     #SVC_THREAD_YIELD
10000532:	df02      	svc	2
        BX      LR
10000534:	4770      	bx	lr

10000536 <startup_thread_suicide_to_idle_thread>:
.type startup_thread_suicide_to_idle_thread, %function

startup_thread_suicide_to_idle_thread:
                                // intentionally set to msp stack top
                                // this kills all msp foreground tasks
        MSR     MSP, R0
10000536:	f380 8808 	msr	MSP, r0
        MSR     PSP, R1         // set stack for first thread start
1000053a:	f381 8809 	msr	PSP, r1
        MSR     CONTROL,R2      // set to protected mode
1000053e:	f382 8814 	msr	CONTROL, r2
        ISB                     // ARM Tech manual!
10000542:	f3bf 8f6f 	isb	sy
        MOV     PC, R3          // forces return from handler stack from psp unloaad
10000546:	469f      	mov	pc, r3
        LDR   R0, =SVC_Handler_Main
10000548:	1000041d 	.word	0x1000041d

1000054c <gpio_set_pulls>:

// Note that, on RP2040, setting both pulls enables a "bus keep" function,
// i.e. weak pull to whatever is current high/low state of GPIO.
void gpio_set_pulls(uint gpio, bool up, bool down) {
    check_gpio_param(gpio);
    hw_write_masked(
1000054c:	4b07      	ldr	r3, [pc, #28]	@ (1000056c <gpio_set_pulls+0x20>)
1000054e:	0080      	lsls	r0, r0, #2
10000550:	18c3      	adds	r3, r0, r3
 * \param addr Address of writable register
 * \param values Bits values
 * \param write_mask Mask of bits to change
 */
__force_inline static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000552:	681b      	ldr	r3, [r3, #0]
            &pads_bank0_hw->io[gpio],
            (bool_to_bit(up) << PADS_BANK0_GPIO0_PUE_LSB) | (bool_to_bit(down) << PADS_BANK0_GPIO0_PDE_LSB),
10000554:	00c9      	lsls	r1, r1, #3
10000556:	0092      	lsls	r2, r2, #2
10000558:	430a      	orrs	r2, r1
1000055a:	405a      	eors	r2, r3
1000055c:	230c      	movs	r3, #12
1000055e:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000560:	4a03      	ldr	r2, [pc, #12]	@ (10000570 <gpio_set_pulls+0x24>)
10000562:	4694      	mov	ip, r2
10000564:	4460      	add	r0, ip
10000566:	6003      	str	r3, [r0, #0]
            PADS_BANK0_GPIO0_PUE_BITS | PADS_BANK0_GPIO0_PDE_BITS
    );
}
10000568:	4770      	bx	lr
1000056a:	46c0      	nop			@ (mov r8, r8)
1000056c:	4001c004 	.word	0x4001c004
10000570:	4001d004 	.word	0x4001d004

10000574 <gpio_set_drive_strength>:

// Enum encoding should match hardware encoding on RP2040
static_assert(PADS_BANK0_GPIO0_DRIVE_VALUE_8MA == GPIO_DRIVE_STRENGTH_8MA, "");
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive) {
    check_gpio_param(gpio);
    hw_write_masked(&pads_bank0_hw->io[gpio],
10000574:	4b06      	ldr	r3, [pc, #24]	@ (10000590 <gpio_set_drive_strength+0x1c>)
10000576:	0080      	lsls	r0, r0, #2
10000578:	18c3      	adds	r3, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000057a:	681b      	ldr	r3, [r3, #0]
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000057c:	4a05      	ldr	r2, [pc, #20]	@ (10000594 <gpio_set_drive_strength+0x20>)
1000057e:	0109      	lsls	r1, r1, #4
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000580:	4059      	eors	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000582:	4694      	mov	ip, r2
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000584:	2330      	movs	r3, #48	@ 0x30
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000586:	4460      	add	r0, ip
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000588:	400b      	ands	r3, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000058a:	6003      	str	r3, [r0, #0]
                    (uint)drive << PADS_BANK0_GPIO0_DRIVE_LSB,
                    PADS_BANK0_GPIO0_DRIVE_BITS
    );
}
1000058c:	4770      	bx	lr
1000058e:	46c0      	nop			@ (mov r8, r8)
10000590:	4001c004 	.word	0x4001c004
10000594:	4001d004 	.word	0x4001d004

10000598 <gpio_init>:
    uint32_t mask = 1ul << gpio;
10000598:	2301      	movs	r3, #1
    sio_hw->gpio_oe_clr = mask;
1000059a:	22d0      	movs	r2, #208	@ 0xd0
    uint32_t mask = 1ul << gpio;
1000059c:	4083      	lsls	r3, r0
    sio_hw->gpio_oe_clr = mask;
1000059e:	0612      	lsls	r2, r2, #24
100005a0:	6293      	str	r3, [r2, #40]	@ 0x28
    sio_hw->gpio_clr = mask;
100005a2:	6193      	str	r3, [r2, #24]
    hw_write_masked(&pads_bank0_hw->io[gpio],
100005a4:	4a09      	ldr	r2, [pc, #36]	@ (100005cc <gpio_init+0x34>)
100005a6:	0083      	lsls	r3, r0, #2
100005a8:	189a      	adds	r2, r3, r2
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100005aa:	6811      	ldr	r1, [r2, #0]
100005ac:	2240      	movs	r2, #64	@ 0x40
100005ae:	4051      	eors	r1, r2
100005b0:	3280      	adds	r2, #128	@ 0x80
100005b2:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100005b4:	4906      	ldr	r1, [pc, #24]	@ (100005d0 <gpio_init+0x38>)
    io_bank0_hw->io[gpio].ctrl = fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB;
100005b6:	00c0      	lsls	r0, r0, #3
100005b8:	468c      	mov	ip, r1
100005ba:	4463      	add	r3, ip
100005bc:	601a      	str	r2, [r3, #0]
100005be:	4b05      	ldr	r3, [pc, #20]	@ (100005d4 <gpio_init+0x3c>)
100005c0:	469c      	mov	ip, r3
100005c2:	2305      	movs	r3, #5
100005c4:	4460      	add	r0, ip
100005c6:	6043      	str	r3, [r0, #4]

void gpio_init(uint gpio) {
    gpio_set_dir(gpio, GPIO_IN);
    gpio_put(gpio, 0);
    gpio_set_function(gpio, GPIO_FUNC_SIO);
}
100005c8:	4770      	bx	lr
100005ca:	46c0      	nop			@ (mov r8, r8)
100005cc:	4001c004 	.word	0x4001c004
100005d0:	4001d004 	.word	0x4001d004
100005d4:	40014000 	.word	0x40014000

100005d8 <panic>:
// todo consider making this try harder to output if we panic early
//  right now, print mutex may be uninitialised (in which case it deadlocks - although after printing "PANIC")
//  more importantly there may be no stdout/UART initialized yet
// todo we may want to think about where we print panic messages to; writing to USB appears to work
//  though it doesn't seem like we can expect it to... fine for now
void __attribute__((noreturn)) __printflike(1, 0) panic(const char *fmt, ...) {
100005d8:	b40f      	push	{r0, r1, r2, r3}
100005da:	b500      	push	{lr}
    puts("\n*** PANIC ***\n");
100005dc:	4808      	ldr	r0, [pc, #32]	@ (10000600 <panic+0x28>)
void __attribute__((noreturn)) __printflike(1, 0) panic(const char *fmt, ...) {
100005de:	b083      	sub	sp, #12
    puts("\n*** PANIC ***\n");
100005e0:	f001 f9be 	bl	10001960 <__wrap_puts>
    if (fmt) {
100005e4:	9b04      	ldr	r3, [sp, #16]
100005e6:	2b00      	cmp	r3, #0
100005e8:	d007      	beq.n	100005fa <panic+0x22>
#if LIB_PICO_PRINTF_NONE
        puts(fmt);
#else
        va_list args;
        va_start(args, fmt);
100005ea:	a905      	add	r1, sp, #20
#if PICO_PRINTF_ALWAYS_INCLUDED
        vprintf(fmt, args);
#else
        weak_raw_vprintf(fmt, args);
100005ec:	0018      	movs	r0, r3
        va_start(args, fmt);
100005ee:	9101      	str	r1, [sp, #4]
        weak_raw_vprintf(fmt, args);
100005f0:	f001 f858 	bl	100016a4 <weak_raw_vprintf>
#endif
        va_end(args);
        puts("\n");
100005f4:	4803      	ldr	r0, [pc, #12]	@ (10000604 <panic+0x2c>)
100005f6:	f001 f9b3 	bl	10001960 <__wrap_puts>
#endif
    }

    _exit(1);
100005fa:	2001      	movs	r0, #1
100005fc:	f001 f86a 	bl	100016d4 <_exit>
10000600:	10001b04 	.word	0x10001b04
10000604:	10001b14 	.word	0x10001b14

10000608 <hw_claim_or_assert>:

inline bool hw_is_claimed(const uint8_t *bits, uint bit_index) {
    return (bits[bit_index >> 3u] & (1u << (bit_index & 7u)));
}

void hw_claim_or_assert(uint8_t *bits, uint bit_index, const char *message) {
10000608:	b570      	push	{r4, r5, r6, lr}
    pico_default_asm_volatile (
        "csrrci %0, mstatus, 0x8\n"
        : "=r" (status) :: "memory"
    );
#else
    pico_default_asm_volatile (
1000060a:	f3ef 8c10 	mrs	ip, PRIMASK
1000060e:	b672      	cpsid	i
    // with INTERRUPTS disabled (to ensure that)... therefore nothing on our core could be blocking us, so we just need to wait on another core
    // anyway which should be finished soon
#if PICO_USE_SW_SPIN_LOCKS
    SW_SPIN_LOCK_LOCK(lock);
#else
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000610:	4d0d      	ldr	r5, [pc, #52]	@ (10000648 <hw_claim_or_assert+0x40>)
10000612:	682b      	ldr	r3, [r5, #0]
10000614:	2b00      	cmp	r3, #0
10000616:	d0fc      	beq.n	10000612 <hw_claim_or_assert+0xa>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000618:	f3bf 8f5f 	dmb	sy
    return (bits[bit_index >> 3u] & (1u << (bit_index & 7u)));
1000061c:	2407      	movs	r4, #7
1000061e:	08cb      	lsrs	r3, r1, #3
10000620:	18c6      	adds	r6, r0, r3
10000622:	5cc0      	ldrb	r0, [r0, r3]
10000624:	2301      	movs	r3, #1
10000626:	400c      	ands	r4, r1
10000628:	40a3      	lsls	r3, r4
1000062a:	001c      	movs	r4, r3
1000062c:	4004      	ands	r4, r0
    uint32_t save = hw_claim_lock();
    if (hw_is_claimed(bits, bit_index)) {
1000062e:	4203      	tst	r3, r0
10000630:	d107      	bne.n	10000642 <hw_claim_or_assert+0x3a>
        panic(message, bit_index);
    } else {
        bits[bit_index >> 3u] |= (uint8_t)(1u << (bit_index & 7u));
10000632:	4318      	orrs	r0, r3
10000634:	7030      	strb	r0, [r6, #0]
10000636:	f3bf 8f5f 	dmb	sy
__force_inline static void spin_unlock_unsafe(spin_lock_t *lock) {
#if PICO_USE_SW_SPIN_LOCKS
    SW_SPIN_LOCK_UNLOCK(lock);
#else
    __mem_fence_release();
    *lock = 0; // write to spinlock register (release lock)
1000063a:	602c      	str	r4, [r5, #0]
    __compiler_memory_barrier();
    riscv_set_csr(mstatus, status & 8);
    __compiler_memory_barrier();
#else
    // on ARM, this behaves the same as restore_interrupts()
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
1000063c:	f38c 8810 	msr	PRIMASK, ip
    }
    hw_claim_unlock(save);
}
10000640:	bd70      	pop	{r4, r5, r6, pc}
        panic(message, bit_index);
10000642:	0010      	movs	r0, r2
10000644:	f7ff ffc8 	bl	100005d8 <panic>
10000648:	d000012c 	.word	0xd000012c

1000064c <next_striped_spin_lock_num>:
static void check_lock_num(uint __unused lock_num) {
    invalid_params_if(HARDWARE_SYNC, lock_num >= 32);
}

uint next_striped_spin_lock_num(void) {
    uint rc = striped_spin_lock_num++;
1000064c:	4a04      	ldr	r2, [pc, #16]	@ (10000660 <next_striped_spin_lock_num+0x14>)
1000064e:	7810      	ldrb	r0, [r2, #0]
10000650:	1c43      	adds	r3, r0, #1
10000652:	b2db      	uxtb	r3, r3
    if (striped_spin_lock_num > PICO_SPINLOCK_ID_STRIPED_LAST) {
10000654:	2b17      	cmp	r3, #23
10000656:	d900      	bls.n	1000065a <next_striped_spin_lock_num+0xe>
10000658:	2310      	movs	r3, #16
    uint rc = striped_spin_lock_num++;
1000065a:	7013      	strb	r3, [r2, #0]
        striped_spin_lock_num = PICO_SPINLOCK_ID_STRIPED_FIRST;
    }
    return rc;
}
1000065c:	4770      	bx	lr
1000065e:	46c0      	nop			@ (mov r8, r8)
10000660:	20000198 	.word	0x20000198

10000664 <spin_locks_reset>:
10000664:	2100      	movs	r1, #0
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#include "hardware/sync/spin_lock.h"

void spin_locks_reset(void) {
10000666:	4b04      	ldr	r3, [pc, #16]	@ (10000678 <spin_locks_reset+0x14>)
    for (uint i = 0; i < NUM_SPIN_LOCKS; i++) {
10000668:	4a04      	ldr	r2, [pc, #16]	@ (1000067c <spin_locks_reset+0x18>)
    pico_default_asm_volatile ("dmb" : : : "memory");
1000066a:	f3bf 8f5f 	dmb	sy
1000066e:	c302      	stmia	r3!, {r1}
10000670:	4293      	cmp	r3, r2
10000672:	d1fa      	bne.n	1000066a <spin_locks_reset+0x6>
        spin_unlock_unsafe(spin_lock_instance(i));
    }
}
10000674:	4770      	bx	lr
10000676:	46c0      	nop			@ (mov r8, r8)
10000678:	d0000100 	.word	0xd0000100
1000067c:	d0000180 	.word	0xd0000180

10000680 <runtime_init_per_core_irq_priorities>:
#ifndef __riscv
    // static_assert(!(NUM_IRQS & 3), ""); // this isn't really required - the reg is still 32 bit
    uint32_t prio4 = (PICO_DEFAULT_IRQ_PRIORITY & 0xff) * 0x1010101u;
    io_rw_32 *p = nvic_ipr0();
    for (uint i = 0; i < (NUM_IRQS + 3) / 4; i++) {
        *p++ = prio4;
10000680:	4b05      	ldr	r3, [pc, #20]	@ (10000698 <runtime_init_per_core_irq_priorities+0x18>)
10000682:	4a06      	ldr	r2, [pc, #24]	@ (1000069c <runtime_init_per_core_irq_priorities+0x1c>)
10000684:	6013      	str	r3, [r2, #0]
10000686:	4a06      	ldr	r2, [pc, #24]	@ (100006a0 <runtime_init_per_core_irq_priorities+0x20>)
10000688:	6013      	str	r3, [r2, #0]
1000068a:	6053      	str	r3, [r2, #4]
1000068c:	6093      	str	r3, [r2, #8]
1000068e:	60d3      	str	r3, [r2, #12]
10000690:	6113      	str	r3, [r2, #16]
10000692:	6153      	str	r3, [r2, #20]
10000694:	6193      	str	r3, [r2, #24]
#endif
#if !PICO_RP2040
    // enable interrupts that might be disabled by a previous bootloader stage (guarded for RP2040 as there is no bootrom chain_image call there)
    enable_interrupts();
#endif
}
10000696:	4770      	bx	lr
10000698:	80808080 	.word	0x80808080
1000069c:	e000e400 	.word	0xe000e400
100006a0:	e000e404 	.word	0xe000e404

100006a4 <irq_set_enabled>:
    irq_set_mask_n_enabled(num / 32, 1u << (num % 32), enabled);
100006a4:	231f      	movs	r3, #31
100006a6:	4018      	ands	r0, r3
100006a8:	3b1e      	subs	r3, #30
100006aa:	4083      	lsls	r3, r0
    if (enabled) {
100006ac:	2900      	cmp	r1, #0
100006ae:	d005      	beq.n	100006bc <irq_set_enabled+0x18>
        nvic_hw->icpr = mask;
100006b0:	21c0      	movs	r1, #192	@ 0xc0
100006b2:	4a04      	ldr	r2, [pc, #16]	@ (100006c4 <irq_set_enabled+0x20>)
100006b4:	0049      	lsls	r1, r1, #1
100006b6:	5053      	str	r3, [r2, r1]
        nvic_hw->iser = mask;
100006b8:	6013      	str	r3, [r2, #0]
}
100006ba:	4770      	bx	lr
        nvic_hw->icer = mask;
100006bc:	2280      	movs	r2, #128	@ 0x80
100006be:	4901      	ldr	r1, [pc, #4]	@ (100006c4 <irq_set_enabled+0x20>)
100006c0:	508b      	str	r3, [r1, r2]
}
100006c2:	e7fa      	b.n	100006ba <irq_set_enabled+0x16>
100006c4:	e000e100 	.word	0xe000e100

100006c8 <irq_set_exclusive_handler>:
void irq_set_exclusive_handler(uint num, irq_handler_t handler) {
100006c8:	b570      	push	{r4, r5, r6, lr}
100006ca:	000d      	movs	r5, r1
    pico_default_asm_volatile (
100006cc:	f3ef 8610 	mrs	r6, PRIMASK
100006d0:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
100006d2:	4a0f      	ldr	r2, [pc, #60]	@ (10000710 <irq_set_exclusive_handler+0x48>)
100006d4:	6813      	ldr	r3, [r2, #0]
100006d6:	2b00      	cmp	r3, #0
100006d8:	d0fc      	beq.n	100006d4 <irq_set_exclusive_handler+0xc>
    pico_default_asm_volatile ("dmb" : : : "memory");
100006da:	f3bf 8f5f 	dmb	sy
    return (irq_handler_t *) scb_hw->vtor;
100006de:	4b0d      	ldr	r3, [pc, #52]	@ (10000714 <irq_set_exclusive_handler+0x4c>)
    return get_vtable()[VTABLE_FIRST_IRQ + num];
100006e0:	3010      	adds	r0, #16
    return (irq_handler_t *) scb_hw->vtor;
100006e2:	689b      	ldr	r3, [r3, #8]
    return get_vtable()[VTABLE_FIRST_IRQ + num];
100006e4:	0084      	lsls	r4, r0, #2
100006e6:	591b      	ldr	r3, [r3, r4]
    hard_assert(current == __unhandled_user_irq || current == handler);
100006e8:	4a0b      	ldr	r2, [pc, #44]	@ (10000718 <irq_set_exclusive_handler+0x50>)
100006ea:	4293      	cmp	r3, r2
100006ec:	d003      	beq.n	100006f6 <irq_set_exclusive_handler+0x2e>
100006ee:	429d      	cmp	r5, r3
100006f0:	d001      	beq.n	100006f6 <irq_set_exclusive_handler+0x2e>
* In debug builds this is equivalent to \ref assert, however in release builds it calls \ref hard_assertion_failure
* which, by default, just calls \ref panic with the string "Hard assert"
*/
static inline void hard_assert(bool condition, ...) {
    if (!condition)
        hard_assertion_failure();
100006f2:	f000 fda1 	bl	10001238 <hard_assertion_failure>
    return (irq_handler_t *) scb_hw->vtor;
100006f6:	4b07      	ldr	r3, [pc, #28]	@ (10000714 <irq_set_exclusive_handler+0x4c>)
100006f8:	689b      	ldr	r3, [r3, #8]
    get_vtable()[VTABLE_FIRST_IRQ + num] = handler;
100006fa:	511d      	str	r5, [r3, r4]
100006fc:	f3bf 8f5f 	dmb	sy
10000700:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000704:	2200      	movs	r2, #0
10000706:	4b02      	ldr	r3, [pc, #8]	@ (10000710 <irq_set_exclusive_handler+0x48>)
10000708:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
1000070a:	f386 8810 	msr	PRIMASK, r6
}
1000070e:	bd70      	pop	{r4, r5, r6, pc}
10000710:	d0000124 	.word	0xd0000124
10000714:	e000ed00 	.word	0xe000ed00
10000718:	100001c1 	.word	0x100001c1

1000071c <lock_init>:
    return (spin_lock_t *) (SIO_BASE + SIO_SPINLOCK0_OFFSET + lock_num * 4);
1000071c:	4b02      	ldr	r3, [pc, #8]	@ (10000728 <lock_init+0xc>)
1000071e:	469c      	mov	ip, r3
10000720:	4461      	add	r1, ip
10000722:	0089      	lsls	r1, r1, #2

#include "pico/lock_core.h"

void lock_init(lock_core_t *core, uint lock_num) {
    valid_params_if(LOCK_CORE, lock_num < NUM_SPIN_LOCKS);
    core->spin_lock = spin_lock_instance(lock_num);
10000724:	6001      	str	r1, [r0, #0]
}
10000726:	4770      	bx	lr
10000728:	34000040 	.word	0x34000040

1000072c <runtime_init_mutex>:
#include "pico/mutex.h"
#include "pico/time.h"
#include "pico/runtime_init.h"

#if !PICO_RUNTIME_NO_INIT_MUTEX
void __weak runtime_init_mutex(void) {
1000072c:	b570      	push	{r4, r5, r6, lr}
    static_assert(!offsetof(mutex_t, core), "");
    static_assert(!offsetof(recursive_mutex_t, core), "");
    extern lock_core_t __mutex_array_start;
    extern lock_core_t __mutex_array_end;

    for (lock_core_t *l = &__mutex_array_start; l < &__mutex_array_end; ) {
1000072e:	4c11      	ldr	r4, [pc, #68]	@ (10000774 <runtime_init_mutex+0x48>)
10000730:	4d11      	ldr	r5, [pc, #68]	@ (10000778 <runtime_init_mutex+0x4c>)
10000732:	42ac      	cmp	r4, r5
10000734:	d20f      	bcs.n	10000756 <runtime_init_mutex+0x2a>
PICO_RUNTIME_INIT_FUNC_RUNTIME(runtime_init_mutex, PICO_RUNTIME_INIT_MUTEX);
#endif

void mutex_init(mutex_t *mtx) {
    lock_init(&mtx->core, next_striped_spin_lock_num());
    mtx->owner = LOCK_INVALID_OWNER_ID;
10000736:	26ff      	movs	r6, #255	@ 0xff
        if (l->spin_lock) {
10000738:	6823      	ldr	r3, [r4, #0]
1000073a:	2b00      	cmp	r3, #0
1000073c:	d00c      	beq.n	10000758 <runtime_init_mutex+0x2c>
#endif
    __mem_fence_release();
}

void recursive_mutex_init(recursive_mutex_t *mtx) {
    lock_init(&mtx->core, next_striped_spin_lock_num());
1000073e:	f7ff ff85 	bl	1000064c <next_striped_spin_lock_num>
10000742:	0001      	movs	r1, r0
10000744:	0020      	movs	r0, r4
10000746:	f7ff ffe9 	bl	1000071c <lock_init>
    mtx->owner = LOCK_INVALID_OWNER_ID;
1000074a:	80a6      	strh	r6, [r4, #4]
    pico_default_asm_volatile ("dmb" : : : "memory");
1000074c:	f3bf 8f5f 	dmb	sy
            l = &rm[1].core; // next
10000750:	3408      	adds	r4, #8
    for (lock_core_t *l = &__mutex_array_start; l < &__mutex_array_end; ) {
10000752:	42ac      	cmp	r4, r5
10000754:	d3f0      	bcc.n	10000738 <runtime_init_mutex+0xc>
}
10000756:	bd70      	pop	{r4, r5, r6, pc}
    lock_init(&mtx->core, next_striped_spin_lock_num());
10000758:	f7ff ff78 	bl	1000064c <next_striped_spin_lock_num>
1000075c:	0001      	movs	r1, r0
1000075e:	0020      	movs	r0, r4
10000760:	f7ff ffdc 	bl	1000071c <lock_init>
    mtx->owner = LOCK_INVALID_OWNER_ID;
10000764:	7126      	strb	r6, [r4, #4]
10000766:	f3bf 8f5f 	dmb	sy
            l = &m[1].core; // next
1000076a:	3408      	adds	r4, #8
    for (lock_core_t *l = &__mutex_array_start; l < &__mutex_array_end; ) {
1000076c:	42ac      	cmp	r4, r5
1000076e:	d3e3      	bcc.n	10000738 <runtime_init_mutex+0xc>
10000770:	e7f1      	b.n	10000756 <runtime_init_mutex+0x2a>
10000772:	46c0      	nop			@ (mov r8, r8)
10000774:	200001e0 	.word	0x200001e0
10000778:	200001f0 	.word	0x200001f0

1000077c <sleep_until_callback>:
    return pool->core_num;
}

#if !PICO_TIME_DEFAULT_ALARM_POOL_DISABLED
static int64_t sleep_until_callback(__unused alarm_id_t id, __unused void *user_data) {
    uint32_t save = spin_lock_blocking(sleep_notifier.spin_lock);
1000077c:	4b0a      	ldr	r3, [pc, #40]	@ (100007a8 <sleep_until_callback+0x2c>)
1000077e:	6819      	ldr	r1, [r3, #0]
    pico_default_asm_volatile (
10000780:	f3ef 8010 	mrs	r0, PRIMASK
10000784:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000786:	680a      	ldr	r2, [r1, #0]
10000788:	2a00      	cmp	r2, #0
1000078a:	d0fc      	beq.n	10000786 <sleep_until_callback+0xa>
    pico_default_asm_volatile ("dmb" : : : "memory");
1000078c:	f3bf 8f5f 	dmb	sy
    lock_internal_spin_unlock_with_notify(&sleep_notifier, save);
10000790:	681b      	ldr	r3, [r3, #0]
10000792:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000796:	2200      	movs	r2, #0
10000798:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
1000079a:	f380 8810 	msr	PRIMASK, r0
    pico_default_asm_volatile ("sev");
1000079e:	bf40      	sev
    return 0;
}
100007a0:	2000      	movs	r0, #0
100007a2:	2100      	movs	r1, #0
100007a4:	4770      	bx	lr
100007a6:	46c0      	nop			@ (mov r8, r8)
100007a8:	20000d20 	.word	0x20000d20

100007ac <alarm_pool_irq_handler>:
static void alarm_pool_irq_handler(void) {
100007ac:	b5f0      	push	{r4, r5, r6, r7, lr}
100007ae:	46de      	mov	lr, fp
100007b0:	4657      	mov	r7, sl
100007b2:	464e      	mov	r6, r9
100007b4:	4645      	mov	r5, r8
100007b6:	b5e0      	push	{r5, r6, r7, lr}
100007b8:	b087      	sub	sp, #28
 *
 * \return the exception number if the CPU is handling an exception, or 0 otherwise
 */
static __force_inline uint __get_current_exception(void) {
    uint exception;
    pico_default_asm_volatile ( "mrs %0, ipsr" : "=l" (exception));
100007ba:	f3ef 8305 	mrs	r3, IPSR
}

static inline alarm_pool_timer_t *ta_from_current_irq(uint *alarm_num) {
    uint irq_num = __get_current_exception() - VTABLE_FIRST_IRQ;
    alarm_pool_timer_t *timer = timer_get_instance(TIMER_NUM_FROM_IRQ(irq_num));
    *alarm_num = TIMER_ALARM_NUM_FROM_IRQ(irq_num);
100007be:	2203      	movs	r2, #3
    hw_clear_bits(&timer_hw_from_timer(timer)->intf, 1u << alarm_num);
100007c0:	2501      	movs	r5, #1
100007c2:	401a      	ands	r2, r3
100007c4:	4095      	lsls	r5, r2
    alarm_pool_t *pool = pools[timer_num][timer_alarm_num];
100007c6:	0091      	lsls	r1, r2, #2
100007c8:	4688      	mov	r8, r1
100007ca:	46a9      	mov	r9, r5
100007cc:	4bb3      	ldr	r3, [pc, #716]	@ (10000a9c <alarm_pool_irq_handler+0x2f0>)
100007ce:	9203      	str	r2, [sp, #12]
100007d0:	585c      	ldr	r4, [r3, r1]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100007d2:	4bb3      	ldr	r3, [pc, #716]	@ (10000aa0 <alarm_pool_irq_handler+0x2f4>)
100007d4:	601d      	str	r5, [r3, #0]
                    if (earliest_entry->callback == repeating_timer_marker) {
100007d6:	4bb3      	ldr	r3, [pc, #716]	@ (10000aa4 <alarm_pool_irq_handler+0x2f8>)
100007d8:	9304      	str	r3, [sp, #16]
    timer_hw_from_timer(timer)->intr = 1u << alarm_num;
100007da:	464b      	mov	r3, r9
100007dc:	48b2      	ldr	r0, [pc, #712]	@ (10000aa8 <alarm_pool_irq_handler+0x2fc>)
100007de:	6343      	str	r3, [r0, #52]	@ 0x34
        int16_t earliest_index = pool->ordered_head;
100007e0:	2308      	movs	r3, #8
100007e2:	5ee5      	ldrsh	r5, [r4, r3]
        if (earliest_index >= 0) {
100007e4:	2d00      	cmp	r5, #0
100007e6:	da37      	bge.n	10000858 <alarm_pool_irq_handler+0xac>
        if (pool->new_head >= 0) {
100007e8:	88a3      	ldrh	r3, [r4, #4]
100007ea:	b21b      	sxth	r3, r3
100007ec:	2b00      	cmp	r3, #0
100007ee:	db00      	blt.n	100007f2 <alarm_pool_irq_handler+0x46>
100007f0:	e0ad      	b.n	1000094e <alarm_pool_irq_handler+0x1a2>
        if (pool->has_pending_cancellations) {
100007f2:	79a3      	ldrb	r3, [r4, #6]
100007f4:	2b00      	cmp	r3, #0
100007f6:	d000      	beq.n	100007fa <alarm_pool_irq_handler+0x4e>
100007f8:	e0ee      	b.n	100009d8 <alarm_pool_irq_handler+0x22c>
        earliest_index = pool->ordered_head;
100007fa:	2308      	movs	r3, #8
100007fc:	5ee0      	ldrsh	r0, [r4, r3]
        if (earliest_index < 0) break;
100007fe:	2800      	cmp	r0, #0
10000800:	db20      	blt.n	10000844 <alarm_pool_irq_handler+0x98>
        earliest_target = earliest_entry->target;
10000802:	0043      	lsls	r3, r0, #1
10000804:	6962      	ldr	r2, [r4, #20]
10000806:	181b      	adds	r3, r3, r0
10000808:	00db      	lsls	r3, r3, #3
1000080a:	18d3      	adds	r3, r2, r3
1000080c:	689e      	ldr	r6, [r3, #8]
1000080e:	68dd      	ldr	r5, [r3, #12]
        if (earliest_target != -1) { // cancelled alarm has target of -1
10000810:	1c73      	adds	r3, r6, #1
10000812:	d100      	bne.n	10000816 <alarm_pool_irq_handler+0x6a>
10000814:	e111      	b.n	10000a3a <alarm_pool_irq_handler+0x28e>
* \param timer the timer instance
* \return the 32 bit timestamp
* \sa time_us_32
*/
static inline uint32_t timer_time_us_32(timer_hw_t *timer) {
    return timer->timerawl;
10000816:	48a4      	ldr	r0, [pc, #656]	@ (10000aa8 <alarm_pool_irq_handler+0x2fc>)
10000818:	0001      	movs	r1, r0
1000081a:	4441      	add	r1, r8
1000081c:	6a82      	ldr	r2, [r0, #40]	@ 0x28

static inline void ta_set_timeout(alarm_pool_timer_t *timer, uint alarm_num, int64_t target) {
    // We never want to set the timeout to be later than our current one.
    uint32_t current = timer_time_us_32(timer_hw_from_timer(timer));
    uint32_t time_til_target = (uint32_t) target - current;
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - current;
1000081e:	690b      	ldr	r3, [r1, #16]
    uint32_t time_til_target = (uint32_t) target - current;
10000820:	1ab7      	subs	r7, r6, r2
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - current;
10000822:	1a9b      	subs	r3, r3, r2
    //    likely do the update, but this is OK since the alarm will have just fired
    // 2. If we just passed the target time, then time_til_target will be high, meaning we will
    //    likely not do the update, but this is OK since the caller who has the full 64 bits
    //    must check if the target time has passed when we return anyway to avoid races.
    // 3. We should never leave here without an alarm being armed
    if (time_til_target < time_til_alarm || (timer_hw_from_timer(timer)->armed & (1 << alarm_num)) == 0) {
10000824:	429f      	cmp	r7, r3
10000826:	d315      	bcc.n	10000854 <alarm_pool_irq_handler+0xa8>
10000828:	2301      	movs	r3, #1
1000082a:	6a02      	ldr	r2, [r0, #32]
1000082c:	9803      	ldr	r0, [sp, #12]
1000082e:	4083      	lsls	r3, r0
10000830:	421a      	tst	r2, r3
10000832:	d00f      	beq.n	10000854 <alarm_pool_irq_handler+0xa8>
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - (uint32_t)current;
    return time_til_alarm <= time_til_target;
}

static inline uint64_t ta_time_us_64(alarm_pool_timer_t *timer) {
    return timer_time_us_64(timer_hw_from_timer(timer));
10000834:	489c      	ldr	r0, [pc, #624]	@ (10000aa8 <alarm_pool_irq_handler+0x2fc>)
10000836:	f000 fb47 	bl	10000ec8 <timer_time_us_64>
    } while ((earliest_target - (int64_t)ta_time_us_64(timer)) <= 0);
1000083a:	428d      	cmp	r5, r1
1000083c:	dc02      	bgt.n	10000844 <alarm_pool_irq_handler+0x98>
1000083e:	d1cc      	bne.n	100007da <alarm_pool_irq_handler+0x2e>
10000840:	4286      	cmp	r6, r0
10000842:	d9ca      	bls.n	100007da <alarm_pool_irq_handler+0x2e>
10000844:	bf40      	sev
}
10000846:	b007      	add	sp, #28
10000848:	bcf0      	pop	{r4, r5, r6, r7}
1000084a:	46bb      	mov	fp, r7
1000084c:	46b2      	mov	sl, r6
1000084e:	46a9      	mov	r9, r5
10000850:	46a0      	mov	r8, r4
10000852:	bdf0      	pop	{r4, r5, r6, r7, pc}
        timer_hw_from_timer(timer)->alarm[alarm_num] = (uint32_t) target;
10000854:	610e      	str	r6, [r1, #16]
10000856:	e7ed      	b.n	10000834 <alarm_pool_irq_handler+0x88>
            alarm_pool_entry_t *earliest_entry = &pool->entries[earliest_index];
10000858:	6962      	ldr	r2, [r4, #20]
1000085a:	006b      	lsls	r3, r5, #1
1000085c:	4692      	mov	sl, r2
1000085e:	195b      	adds	r3, r3, r5
10000860:	00db      	lsls	r3, r3, #3
10000862:	449a      	add	sl, r3
            earliest_target = earliest_entry->target;
10000864:	4653      	mov	r3, sl
10000866:	689e      	ldr	r6, [r3, #8]
10000868:	68df      	ldr	r7, [r3, #12]
    return timer_time_us_64(timer_hw_from_timer(timer));
1000086a:	f000 fb2d 	bl	10000ec8 <timer_time_us_64>
            if (((int64_t)ta_time_us_64(timer) - earliest_target) >= 0) {
1000086e:	428f      	cmp	r7, r1
10000870:	dcba      	bgt.n	100007e8 <alarm_pool_irq_handler+0x3c>
10000872:	d100      	bne.n	10000876 <alarm_pool_irq_handler+0xca>
10000874:	e103      	b.n	10000a7e <alarm_pool_irq_handler+0x2d2>
                if (earliest_target >= 0) {
10000876:	2f00      	cmp	r7, #0
10000878:	da00      	bge.n	1000087c <alarm_pool_irq_handler+0xd0>
1000087a:	e0e8      	b.n	10000a4e <alarm_pool_irq_handler+0x2a2>
                        repeating_timer_t *rpt = (repeating_timer_t *)earliest_entry->user_data;
1000087c:	4652      	mov	r2, sl
                    if (earliest_entry->callback == repeating_timer_marker) {
1000087e:	4653      	mov	r3, sl
                        repeating_timer_t *rpt = (repeating_timer_t *)earliest_entry->user_data;
10000880:	6952      	ldr	r2, [r2, #20]
                    if (earliest_entry->callback == repeating_timer_marker) {
10000882:	691b      	ldr	r3, [r3, #16]
                        repeating_timer_t *rpt = (repeating_timer_t *)earliest_entry->user_data;
10000884:	4693      	mov	fp, r2
                    if (earliest_entry->callback == repeating_timer_marker) {
10000886:	9a04      	ldr	r2, [sp, #16]
10000888:	4293      	cmp	r3, r2
1000088a:	d100      	bne.n	1000088e <alarm_pool_irq_handler+0xe2>
1000088c:	e0d9      	b.n	10000a42 <alarm_pool_irq_handler+0x296>
                        alarm_id_t id = make_alarm_id(pool->ordered_head, earliest_entry->sequence);
1000088e:	4652      	mov	r2, sl
10000890:	2108      	movs	r1, #8
10000892:	5e60      	ldrsh	r0, [r4, r1]
10000894:	8852      	ldrh	r2, [r2, #2]
    return index << 16 | counter;
10000896:	0400      	lsls	r0, r0, #16
                        delta = earliest_entry->callback(id, earliest_entry->user_data);
10000898:	4659      	mov	r1, fp
    return index << 16 | counter;
1000089a:	4310      	orrs	r0, r2
                        delta = earliest_entry->callback(id, earliest_entry->user_data);
1000089c:	4798      	blx	r3
1000089e:	9000      	str	r0, [sp, #0]
100008a0:	9101      	str	r1, [sp, #4]
                if (delta) {
100008a2:	9900      	ldr	r1, [sp, #0]
100008a4:	9a01      	ldr	r2, [sp, #4]
100008a6:	000b      	movs	r3, r1
100008a8:	0010      	movs	r0, r2
100008aa:	4313      	orrs	r3, r2
100008ac:	d100      	bne.n	100008b0 <alarm_pool_irq_handler+0x104>
100008ae:	e0ce      	b.n	10000a4e <alarm_pool_irq_handler+0x2a2>
                    if (delta < 0) {
100008b0:	0013      	movs	r3, r2
100008b2:	000a      	movs	r2, r1
                        next_time = earliest_target - delta;
100008b4:	1ab6      	subs	r6, r6, r2
100008b6:	419f      	sbcs	r7, r3
                    if (delta < 0) {
100008b8:	2800      	cmp	r0, #0
100008ba:	db06      	blt.n	100008ca <alarm_pool_irq_handler+0x11e>
100008bc:	487a      	ldr	r0, [pc, #488]	@ (10000aa8 <alarm_pool_irq_handler+0x2fc>)
100008be:	f000 fb03 	bl	10000ec8 <timer_time_us_64>
                        next_time = (int64_t) ta_time_us_64(timer) + delta;
100008c2:	9e00      	ldr	r6, [sp, #0]
100008c4:	9f01      	ldr	r7, [sp, #4]
100008c6:	1836      	adds	r6, r6, r0
100008c8:	414f      	adcs	r7, r1
                    earliest_entry->target = next_time;
100008ca:	4653      	mov	r3, sl
100008cc:	609e      	str	r6, [r3, #8]
100008ce:	60df      	str	r7, [r3, #12]
                    if (earliest_entry->next >= 0 && next_time - pool->entries[earliest_entry->next].target >= 0) {
100008d0:	2200      	movs	r2, #0
100008d2:	5e9a      	ldrsh	r2, [r3, r2]
100008d4:	2a00      	cmp	r2, #0
100008d6:	da00      	bge.n	100008da <alarm_pool_irq_handler+0x12e>
100008d8:	e786      	b.n	100007e8 <alarm_pool_irq_handler+0x3c>
100008da:	0053      	lsls	r3, r2, #1
100008dc:	1899      	adds	r1, r3, r2
100008de:	6960      	ldr	r0, [r4, #20]
100008e0:	00c9      	lsls	r1, r1, #3
100008e2:	1841      	adds	r1, r0, r1
100008e4:	9302      	str	r3, [sp, #8]
100008e6:	688b      	ldr	r3, [r1, #8]
100008e8:	68c9      	ldr	r1, [r1, #12]
100008ea:	469b      	mov	fp, r3
100008ec:	42b9      	cmp	r1, r7
100008ee:	dd00      	ble.n	100008f2 <alarm_pool_irq_handler+0x146>
100008f0:	e77a      	b.n	100007e8 <alarm_pool_irq_handler+0x3c>
100008f2:	d102      	bne.n	100008fa <alarm_pool_irq_handler+0x14e>
100008f4:	42b3      	cmp	r3, r6
100008f6:	d900      	bls.n	100008fa <alarm_pool_irq_handler+0x14e>
100008f8:	e776      	b.n	100007e8 <alarm_pool_irq_handler+0x3c>
                        int16_t *prev = &pool->ordered_head;
100008fa:	2308      	movs	r3, #8
100008fc:	469c      	mov	ip, r3
100008fe:	44a4      	add	ip, r4
10000900:	9505      	str	r5, [sp, #20]
10000902:	4665      	mov	r5, ip
                        pool->ordered_head = earliest_entry->next;
10000904:	8122      	strh	r2, [r4, #8]
                        while (*prev >= 0 && (next_time - pool->entries[*prev].target) >= 0) {
10000906:	46a4      	mov	ip, r4
10000908:	9b02      	ldr	r3, [sp, #8]
1000090a:	002c      	movs	r4, r5
1000090c:	e006      	b.n	1000091c <alarm_pool_irq_handler+0x170>
1000090e:	0053      	lsls	r3, r2, #1
10000910:	1899      	adds	r1, r3, r2
10000912:	00c9      	lsls	r1, r1, #3
10000914:	1841      	adds	r1, r0, r1
10000916:	688d      	ldr	r5, [r1, #8]
10000918:	68c9      	ldr	r1, [r1, #12]
1000091a:	46ab      	mov	fp, r5
1000091c:	189b      	adds	r3, r3, r2
1000091e:	00db      	lsls	r3, r3, #3
10000920:	18c3      	adds	r3, r0, r3
10000922:	42b9      	cmp	r1, r7
10000924:	dc06      	bgt.n	10000934 <alarm_pool_irq_handler+0x188>
10000926:	d100      	bne.n	1000092a <alarm_pool_irq_handler+0x17e>
10000928:	e0b3      	b.n	10000a92 <alarm_pool_irq_handler+0x2e6>
                            prev = &pool->entries[*prev].next;
1000092a:	001c      	movs	r4, r3
1000092c:	2300      	movs	r3, #0
1000092e:	5ee2      	ldrsh	r2, [r4, r3]
                        while (*prev >= 0 && (next_time - pool->entries[*prev].target) >= 0) {
10000930:	2a00      	cmp	r2, #0
10000932:	daec      	bge.n	1000090e <alarm_pool_irq_handler+0x162>
                        earliest_entry->next = *prev;
10000934:	0023      	movs	r3, r4
10000936:	4664      	mov	r4, ip
10000938:	469c      	mov	ip, r3
1000093a:	4653      	mov	r3, sl
1000093c:	801a      	strh	r2, [r3, #0]
                        *prev = earliest_index;
1000093e:	4663      	mov	r3, ip
                        earliest_entry->next = *prev;
10000940:	9d05      	ldr	r5, [sp, #20]
                        *prev = earliest_index;
10000942:	801d      	strh	r5, [r3, #0]
        if (pool->new_head >= 0) {
10000944:	88a3      	ldrh	r3, [r4, #4]
10000946:	b21b      	sxth	r3, r3
10000948:	2b00      	cmp	r3, #0
1000094a:	da00      	bge.n	1000094e <alarm_pool_irq_handler+0x1a2>
1000094c:	e751      	b.n	100007f2 <alarm_pool_irq_handler+0x46>
            uint32_t save = spin_lock_blocking(pool->lock);
1000094e:	6922      	ldr	r2, [r4, #16]
    pico_default_asm_volatile (
10000950:	f3ef 8110 	mrs	r1, PRIMASK
10000954:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000956:	6813      	ldr	r3, [r2, #0]
10000958:	2b00      	cmp	r3, #0
1000095a:	d0fc      	beq.n	10000956 <alarm_pool_irq_handler+0x1aa>
    pico_default_asm_volatile ("dmb" : : : "memory");
1000095c:	f3bf 8f5f 	dmb	sy
            pool->new_head = -1;
10000960:	2301      	movs	r3, #1
            int16_t new_index = pool->new_head;
10000962:	88a7      	ldrh	r7, [r4, #4]
            pool->new_head = -1;
10000964:	425b      	negs	r3, r3
10000966:	80a3      	strh	r3, [r4, #4]
            int16_t new_index = pool->new_head;
10000968:	b23f      	sxth	r7, r7
            spin_unlock(pool->lock, save);
1000096a:	6923      	ldr	r3, [r4, #16]
1000096c:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000970:	2200      	movs	r2, #0
10000972:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000974:	f381 8810 	msr	PRIMASK, r1
            while (new_index >= 0) {
10000978:	2f00      	cmp	r7, #0
1000097a:	da00      	bge.n	1000097e <alarm_pool_irq_handler+0x1d2>
1000097c:	e739      	b.n	100007f2 <alarm_pool_irq_handler+0x46>
1000097e:	0023      	movs	r3, r4
10000980:	3308      	adds	r3, #8
10000982:	0022      	movs	r2, r4
10000984:	469a      	mov	sl, r3
                alarm_pool_entry_t *new_entry = &pool->entries[new_index];
10000986:	6966      	ldr	r6, [r4, #20]
10000988:	007b      	lsls	r3, r7, #1
1000098a:	19db      	adds	r3, r3, r7
1000098c:	00db      	lsls	r3, r3, #3
1000098e:	18f3      	adds	r3, r6, r3
                int64_t new_entry_time = new_entry->target;
10000990:	6899      	ldr	r1, [r3, #8]
                int16_t *prev = &pool->ordered_head;
10000992:	4650      	mov	r0, sl
                int64_t new_entry_time = new_entry->target;
10000994:	468c      	mov	ip, r1
                int16_t *prev = &pool->ordered_head;
10000996:	2408      	movs	r4, #8
10000998:	5f11      	ldrsh	r1, [r2, r4]
                int64_t new_entry_time = new_entry->target;
1000099a:	68dd      	ldr	r5, [r3, #12]
                while (*prev >= 0 && (new_entry_time - pool->entries[*prev].target) >= 0) {
1000099c:	2900      	cmp	r1, #0
1000099e:	db10      	blt.n	100009c2 <alarm_pool_irq_handler+0x216>
100009a0:	9302      	str	r3, [sp, #8]
100009a2:	e006      	b.n	100009b2 <alarm_pool_irq_handler+0x206>
100009a4:	42ab      	cmp	r3, r5
100009a6:	d044      	beq.n	10000a32 <alarm_pool_irq_handler+0x286>
                    prev = &pool->entries[*prev].next;
100009a8:	2300      	movs	r3, #0
100009aa:	5ee1      	ldrsh	r1, [r4, r3]
100009ac:	0020      	movs	r0, r4
                while (*prev >= 0 && (new_entry_time - pool->entries[*prev].target) >= 0) {
100009ae:	2900      	cmp	r1, #0
100009b0:	db06      	blt.n	100009c0 <alarm_pool_irq_handler+0x214>
100009b2:	004c      	lsls	r4, r1, #1
100009b4:	1864      	adds	r4, r4, r1
100009b6:	00e4      	lsls	r4, r4, #3
100009b8:	1934      	adds	r4, r6, r4
100009ba:	68e3      	ldr	r3, [r4, #12]
100009bc:	42ab      	cmp	r3, r5
100009be:	ddf1      	ble.n	100009a4 <alarm_pool_irq_handler+0x1f8>
100009c0:	9b02      	ldr	r3, [sp, #8]
                *prev = new_index;
100009c2:	8007      	strh	r7, [r0, #0]
                new_index = new_entry->next;
100009c4:	2000      	movs	r0, #0
100009c6:	5e1f      	ldrsh	r7, [r3, r0]
                new_entry->next = next;
100009c8:	8019      	strh	r1, [r3, #0]
            while (new_index >= 0) {
100009ca:	2f00      	cmp	r7, #0
100009cc:	dadc      	bge.n	10000988 <alarm_pool_irq_handler+0x1dc>
100009ce:	0014      	movs	r4, r2
        if (pool->has_pending_cancellations) {
100009d0:	79a3      	ldrb	r3, [r4, #6]
100009d2:	2b00      	cmp	r3, #0
100009d4:	d100      	bne.n	100009d8 <alarm_pool_irq_handler+0x22c>
100009d6:	e710      	b.n	100007fa <alarm_pool_irq_handler+0x4e>
            pool->has_pending_cancellations = false;
100009d8:	2300      	movs	r3, #0
100009da:	71a3      	strb	r3, [r4, #6]
            int16_t *prev = &pool->ordered_head;
100009dc:	0026      	movs	r6, r4
            for(int16_t index = pool->ordered_head; index != -1; ) {
100009de:	2308      	movs	r3, #8
100009e0:	5ee1      	ldrsh	r1, [r4, r3]
            int16_t *prev = &pool->ordered_head;
100009e2:	3608      	adds	r6, #8
            for(int16_t index = pool->ordered_head; index != -1; ) {
100009e4:	1c4b      	adds	r3, r1, #1
100009e6:	d100      	bne.n	100009ea <alarm_pool_irq_handler+0x23e>
100009e8:	e72c      	b.n	10000844 <alarm_pool_irq_handler+0x98>
                alarm_pool_entry_t *entry = &pool->entries[index];
100009ea:	0008      	movs	r0, r1
100009ec:	46a2      	mov	sl, r4
100009ee:	6965      	ldr	r5, [r4, #20]
100009f0:	e002      	b.n	100009f8 <alarm_pool_irq_handler+0x24c>
                    prev = &entry->next;
100009f2:	003e      	movs	r6, r7
            for(int16_t index = pool->ordered_head; index != -1; ) {
100009f4:	1c4b      	adds	r3, r1, #1
100009f6:	d01a      	beq.n	10000a2e <alarm_pool_irq_handler+0x282>
                alarm_pool_entry_t *entry = &pool->entries[index];
100009f8:	004b      	lsls	r3, r1, #1
100009fa:	185b      	adds	r3, r3, r1
100009fc:	00db      	lsls	r3, r3, #3
100009fe:	18ef      	adds	r7, r5, r3
10000a00:	000a      	movs	r2, r1
10000a02:	468c      	mov	ip, r1
                int16_t next = entry->next;
10000a04:	5ee9      	ldrsh	r1, [r5, r3]
                if ((int16_t)entry->sequence < 0) {
10000a06:	887b      	ldrh	r3, [r7, #2]
10000a08:	b21b      	sxth	r3, r3
10000a0a:	2b00      	cmp	r3, #0
10000a0c:	daf1      	bge.n	100009f2 <alarm_pool_irq_handler+0x246>
                    entry->target = -1;
10000a0e:	2301      	movs	r3, #1
10000a10:	425b      	negs	r3, r3
10000a12:	17dc      	asrs	r4, r3, #31
10000a14:	60bb      	str	r3, [r7, #8]
10000a16:	60fc      	str	r4, [r7, #12]
                    if (index != pool->ordered_head) {
10000a18:	4282      	cmp	r2, r0
10000a1a:	d005      	beq.n	10000a28 <alarm_pool_irq_handler+0x27c>
                        entry->next = pool->ordered_head;
10000a1c:	4653      	mov	r3, sl
                        *prev = entry->next;
10000a1e:	8031      	strh	r1, [r6, #0]
                        entry->next = pool->ordered_head;
10000a20:	891b      	ldrh	r3, [r3, #8]
10000a22:	803b      	strh	r3, [r7, #0]
                        pool->ordered_head = index;
10000a24:	4653      	mov	r3, sl
10000a26:	811a      	strh	r2, [r3, #8]
                alarm_pool_entry_t *entry = &pool->entries[index];
10000a28:	4660      	mov	r0, ip
            for(int16_t index = pool->ordered_head; index != -1; ) {
10000a2a:	1c4b      	adds	r3, r1, #1
10000a2c:	d1e4      	bne.n	100009f8 <alarm_pool_irq_handler+0x24c>
10000a2e:	4654      	mov	r4, sl
10000a30:	e6e5      	b.n	100007fe <alarm_pool_irq_handler+0x52>
                while (*prev >= 0 && (new_entry_time - pool->entries[*prev].target) >= 0) {
10000a32:	68a3      	ldr	r3, [r4, #8]
10000a34:	4563      	cmp	r3, ip
10000a36:	d9b7      	bls.n	100009a8 <alarm_pool_irq_handler+0x1fc>
10000a38:	e7c2      	b.n	100009c0 <alarm_pool_irq_handler+0x214>
        if (earliest_target != -1) { // cancelled alarm has target of -1
10000a3a:	1c6b      	adds	r3, r5, #1
10000a3c:	d000      	beq.n	10000a40 <alarm_pool_irq_handler+0x294>
10000a3e:	e6ea      	b.n	10000816 <alarm_pool_irq_handler+0x6a>
10000a40:	e6f8      	b.n	10000834 <alarm_pool_irq_handler+0x88>
                        delta = rpt->callback(rpt) ? rpt->delay_us : 0;
10000a42:	465b      	mov	r3, fp
10000a44:	4658      	mov	r0, fp
10000a46:	691b      	ldr	r3, [r3, #16]
10000a48:	4798      	blx	r3
10000a4a:	2800      	cmp	r0, #0
10000a4c:	d11b      	bne.n	10000a86 <alarm_pool_irq_handler+0x2da>
                    pool->ordered_head = earliest_entry->next;
10000a4e:	4653      	mov	r3, sl
10000a50:	881b      	ldrh	r3, [r3, #0]
                    uint32_t save = spin_lock_blocking(pool->lock);
10000a52:	6922      	ldr	r2, [r4, #16]
                    pool->ordered_head = earliest_entry->next;
10000a54:	8123      	strh	r3, [r4, #8]
    pico_default_asm_volatile (
10000a56:	f3ef 8310 	mrs	r3, PRIMASK
10000a5a:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000a5c:	6811      	ldr	r1, [r2, #0]
10000a5e:	2900      	cmp	r1, #0
10000a60:	d0fc      	beq.n	10000a5c <alarm_pool_irq_handler+0x2b0>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000a62:	f3bf 8f5f 	dmb	sy
                    earliest_entry->next = pool->free_head;
10000a66:	4651      	mov	r1, sl
10000a68:	8862      	ldrh	r2, [r4, #2]
10000a6a:	800a      	strh	r2, [r1, #0]
                    spin_unlock(pool->lock, save);
10000a6c:	6922      	ldr	r2, [r4, #16]
                    pool->free_head = earliest_index;
10000a6e:	8065      	strh	r5, [r4, #2]
10000a70:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000a74:	2100      	movs	r1, #0
10000a76:	6011      	str	r1, [r2, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000a78:	f383 8810 	msr	PRIMASK, r3
 * \sa spin_lock_blocking()
 */
__force_inline static void spin_unlock(spin_lock_t *lock, uint32_t saved_irq) {
    spin_unlock_unsafe(lock);
    restore_interrupts_from_disabled(saved_irq);
}
10000a7c:	e6b4      	b.n	100007e8 <alarm_pool_irq_handler+0x3c>
            if (((int64_t)ta_time_us_64(timer) - earliest_target) >= 0) {
10000a7e:	4286      	cmp	r6, r0
10000a80:	d800      	bhi.n	10000a84 <alarm_pool_irq_handler+0x2d8>
10000a82:	e6f8      	b.n	10000876 <alarm_pool_irq_handler+0xca>
10000a84:	e6b0      	b.n	100007e8 <alarm_pool_irq_handler+0x3c>
                        delta = rpt->callback(rpt) ? rpt->delay_us : 0;
10000a86:	465b      	mov	r3, fp
10000a88:	681a      	ldr	r2, [r3, #0]
10000a8a:	685b      	ldr	r3, [r3, #4]
10000a8c:	9200      	str	r2, [sp, #0]
10000a8e:	9301      	str	r3, [sp, #4]
10000a90:	e707      	b.n	100008a2 <alarm_pool_irq_handler+0xf6>
                        while (*prev >= 0 && (next_time - pool->entries[*prev].target) >= 0) {
10000a92:	45b3      	cmp	fp, r6
10000a94:	d800      	bhi.n	10000a98 <alarm_pool_irq_handler+0x2ec>
10000a96:	e748      	b.n	1000092a <alarm_pool_irq_handler+0x17e>
10000a98:	e74c      	b.n	10000934 <alarm_pool_irq_handler+0x188>
10000a9a:	46c0      	nop			@ (mov r8, r8)
10000a9c:	20000d0c 	.word	0x20000d0c
10000aa0:	4005703c 	.word	0x4005703c
10000aa4:	100007ad 	.word	0x100007ad
10000aa8:	40054000 	.word	0x40054000

10000aac <runtime_init_default_alarm_pool>:
void __weak runtime_init_default_alarm_pool(void) {
10000aac:	b570      	push	{r4, r5, r6, lr}
    return default_alarm_pool.lock != NULL;
10000aae:	4c2e      	ldr	r4, [pc, #184]	@ (10000b68 <runtime_init_default_alarm_pool+0xbc>)
    if (!default_alarm_pool_initialized()) {
10000ab0:	6925      	ldr	r5, [r4, #16]
10000ab2:	2d00      	cmp	r5, #0
10000ab4:	d004      	beq.n	10000ac0 <runtime_init_default_alarm_pool+0x14>
    lock_init(&sleep_notifier, PICO_SPINLOCK_ID_TIMER);
10000ab6:	210a      	movs	r1, #10
10000ab8:	482c      	ldr	r0, [pc, #176]	@ (10000b6c <runtime_init_default_alarm_pool+0xc0>)
10000aba:	f7ff fe2f 	bl	1000071c <lock_init>
}
10000abe:	bd70      	pop	{r4, r5, r6, pc}
    irq_remove_handler(irq_num, irq_handler);
    timer_hardware_alarm_unclaim(timer, alarm_num);
}

static inline void ta_hardware_alarm_claim(alarm_pool_timer_t *timer, uint hardware_alaram_num) {
    timer_hardware_alarm_claim(timer_hw_from_timer(timer), hardware_alaram_num);
10000ac0:	4e2b      	ldr	r6, [pc, #172]	@ (10000b70 <runtime_init_default_alarm_pool+0xc4>)
10000ac2:	2103      	movs	r1, #3
10000ac4:	0030      	movs	r0, r6
10000ac6:	f000 f9f5 	bl	10000eb4 <timer_hardware_alarm_claim>
    pool->timer = timer;
10000aca:	60e6      	str	r6, [r4, #12]
    pool->lock = spin_lock_instance(next_striped_spin_lock_num());
10000acc:	f7ff fdbe 	bl	1000064c <next_striped_spin_lock_num>
    return (spin_lock_t *) (SIO_BASE + SIO_SPINLOCK0_OFFSET + lock_num * 4);
10000ad0:	4b28      	ldr	r3, [pc, #160]	@ (10000b74 <runtime_init_default_alarm_pool+0xc8>)
    pool->timer_alarm_num = (uint8_t) hardware_alarm_num;
10000ad2:	2203      	movs	r2, #3
10000ad4:	469c      	mov	ip, r3
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
10000ad6:	23d0      	movs	r3, #208	@ 0xd0
10000ad8:	7022      	strb	r2, [r4, #0]
10000ada:	061b      	lsls	r3, r3, #24
    pool->core_num = (uint8_t) get_core_num();
10000adc:	681b      	ldr	r3, [r3, #0]
    pool->new_head = pool->ordered_head = -1;
10000ade:	2101      	movs	r1, #1
    pool->core_num = (uint8_t) get_core_num();
10000ae0:	7063      	strb	r3, [r4, #1]
    pool->new_head = pool->ordered_head = -1;
10000ae2:	4b25      	ldr	r3, [pc, #148]	@ (10000b78 <runtime_init_default_alarm_pool+0xcc>)
10000ae4:	4460      	add	r0, ip
10000ae6:	60a3      	str	r3, [r4, #8]
    pool->free_head = (int16_t)(max_timers - 1);
10000ae8:	230f      	movs	r3, #15
10000aea:	0080      	lsls	r0, r0, #2
    pool->lock = spin_lock_instance(next_striped_spin_lock_num());
10000aec:	6120      	str	r0, [r4, #16]
        pool->entries[i].next = (int16_t)(i-1);
10000aee:	2002      	movs	r0, #2
    pool->free_head = (int16_t)(max_timers - 1);
10000af0:	8063      	strh	r3, [r4, #2]
        pool->entries[i].next = (int16_t)(i-1);
10000af2:	6963      	ldr	r3, [r4, #20]
    pool->new_head = pool->ordered_head = -1;
10000af4:	4249      	negs	r1, r1
10000af6:	80a1      	strh	r1, [r4, #4]
        pool->entries[i].next = (int16_t)(i-1);
10000af8:	8019      	strh	r1, [r3, #0]
10000afa:	3102      	adds	r1, #2
10000afc:	8619      	strh	r1, [r3, #48]	@ 0x30
10000afe:	3147      	adds	r1, #71	@ 0x47
10000b00:	831d      	strh	r5, [r3, #24]
10000b02:	5258      	strh	r0, [r3, r1]
10000b04:	3118      	adds	r1, #24
10000b06:	525a      	strh	r2, [r3, r1]
10000b08:	3275      	adds	r2, #117	@ 0x75
10000b0a:	395c      	subs	r1, #92	@ 0x5c
10000b0c:	5299      	strh	r1, [r3, r2]
10000b0e:	3218      	adds	r2, #24
10000b10:	3101      	adds	r1, #1
10000b12:	5299      	strh	r1, [r3, r2]
10000b14:	3218      	adds	r2, #24
10000b16:	3101      	adds	r1, #1
10000b18:	5299      	strh	r1, [r3, r2]
10000b1a:	3218      	adds	r2, #24
10000b1c:	3101      	adds	r1, #1
10000b1e:	5299      	strh	r1, [r3, r2]
10000b20:	3508      	adds	r5, #8
10000b22:	3218      	adds	r2, #24
10000b24:	529d      	strh	r5, [r3, r2]
10000b26:	3102      	adds	r1, #2
10000b28:	3218      	adds	r2, #24
10000b2a:	5299      	strh	r1, [r3, r2]
10000b2c:	3218      	adds	r2, #24
10000b2e:	3101      	adds	r1, #1
10000b30:	5299      	strh	r1, [r3, r2]
10000b32:	3218      	adds	r2, #24
10000b34:	3101      	adds	r1, #1
10000b36:	5299      	strh	r1, [r3, r2]
10000b38:	3218      	adds	r2, #24
10000b3a:	3101      	adds	r1, #1
10000b3c:	5299      	strh	r1, [r3, r2]
10000b3e:	3218      	adds	r2, #24
10000b40:	3101      	adds	r1, #1
10000b42:	5299      	strh	r1, [r3, r2]
10000b44:	3218      	adds	r2, #24
10000b46:	3101      	adds	r1, #1
10000b48:	5299      	strh	r1, [r3, r2]
    pools[ta_timer_num(timer)][hardware_alarm_num] = pool;
10000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (10000b7c <runtime_init_default_alarm_pool+0xd0>)
    irq_set_exclusive_handler(irq_num, irq_handler);
10000b4c:	490c      	ldr	r1, [pc, #48]	@ (10000b80 <runtime_init_default_alarm_pool+0xd4>)
10000b4e:	60dc      	str	r4, [r3, #12]
10000b50:	3001      	adds	r0, #1
    timer_hw_from_timer(timer)->armed = 1u << alarm_num;
10000b52:	6235      	str	r5, [r6, #32]
    irq_set_exclusive_handler(irq_num, irq_handler);
10000b54:	f7ff fdb8 	bl	100006c8 <irq_set_exclusive_handler>
    irq_set_enabled(irq_num, true);
10000b58:	2101      	movs	r1, #1
10000b5a:	2003      	movs	r0, #3
10000b5c:	f7ff fda2 	bl	100006a4 <irq_set_enabled>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10000b60:	4b08      	ldr	r3, [pc, #32]	@ (10000b84 <runtime_init_default_alarm_pool+0xd8>)
10000b62:	601d      	str	r5, [r3, #0]
}
10000b64:	e7a7      	b.n	10000ab6 <runtime_init_default_alarm_pool+0xa>
10000b66:	46c0      	nop			@ (mov r8, r8)
10000b68:	2000019c 	.word	0x2000019c
10000b6c:	20000d20 	.word	0x20000d20
10000b70:	40054000 	.word	0x40054000
10000b74:	34000040 	.word	0x34000040
10000b78:	0010ffff 	.word	0x0010ffff
10000b7c:	20000d0c 	.word	0x20000d0c
10000b80:	100007ad 	.word	0x100007ad
10000b84:	40056038 	.word	0x40056038

10000b88 <alarm_pool_add_alarm_at_force_in_context>:
                                                    void *user_data) {
10000b88:	b570      	push	{r4, r5, r6, lr}
10000b8a:	0001      	movs	r1, r0
    uint32_t save = spin_lock_blocking(pool->lock);
10000b8c:	6904      	ldr	r4, [r0, #16]
    pico_default_asm_volatile (
10000b8e:	f3ef 8c10 	mrs	ip, PRIMASK
10000b92:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000b94:	6820      	ldr	r0, [r4, #0]
10000b96:	2800      	cmp	r0, #0
10000b98:	d0fc      	beq.n	10000b94 <alarm_pool_add_alarm_at_force_in_context+0xc>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000b9a:	f3bf 8f5f 	dmb	sy
    int16_t index = pool->free_head;
10000b9e:	2002      	movs	r0, #2
10000ba0:	5e0d      	ldrsh	r5, [r1, r0]
    alarm_pool_entry_t *entry = &pool->entries[index];
10000ba2:	694c      	ldr	r4, [r1, #20]
10000ba4:	0068      	lsls	r0, r5, #1
10000ba6:	1940      	adds	r0, r0, r5
10000ba8:	00c0      	lsls	r0, r0, #3
10000baa:	1824      	adds	r4, r4, r0
    spin_unlock(pool->lock, save);
10000bac:	6908      	ldr	r0, [r1, #16]
    if (index >= 0) {
10000bae:	2d00      	cmp	r5, #0
10000bb0:	db36      	blt.n	10000c20 <alarm_pool_add_alarm_at_force_in_context+0x98>
        pool->free_head = entry->next;
10000bb2:	8826      	ldrh	r6, [r4, #0]
10000bb4:	804e      	strh	r6, [r1, #2]
10000bb6:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000bba:	2600      	movs	r6, #0
10000bbc:	6006      	str	r6, [r0, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000bbe:	f38c 8810 	msr	PRIMASK, ip
    entry->target = (int64_t)to_us_since_boot(time);
10000bc2:	60e3      	str	r3, [r4, #12]
    uint16_t next_sequence = (entry->sequence + 1) & 0x7fff;
10000bc4:	8863      	ldrh	r3, [r4, #2]
    entry->callback = callback;
10000bc6:	9804      	ldr	r0, [sp, #16]
    uint16_t next_sequence = (entry->sequence + 1) & 0x7fff;
10000bc8:	3301      	adds	r3, #1
    entry->callback = callback;
10000bca:	6120      	str	r0, [r4, #16]
    uint16_t next_sequence = (entry->sequence + 1) & 0x7fff;
10000bcc:	045b      	lsls	r3, r3, #17
    entry->user_data = user_data;
10000bce:	9805      	ldr	r0, [sp, #20]
    uint16_t next_sequence = (entry->sequence + 1) & 0x7fff;
10000bd0:	0c5b      	lsrs	r3, r3, #17
    entry->target = (int64_t)to_us_since_boot(time);
10000bd2:	60a2      	str	r2, [r4, #8]
    entry->user_data = user_data;
10000bd4:	6160      	str	r0, [r4, #20]
    if (!next_sequence) next_sequence = 1; // zero is not allowed
10000bd6:	1c1a      	adds	r2, r3, #0
10000bd8:	2b00      	cmp	r3, #0
10000bda:	d01f      	beq.n	10000c1c <alarm_pool_add_alarm_at_force_in_context+0x94>
10000bdc:	b293      	uxth	r3, r2
    return index << 16 | counter;
10000bde:	0428      	lsls	r0, r5, #16
    entry->sequence = next_sequence;
10000be0:	8062      	strh	r2, [r4, #2]
    return index << 16 | counter;
10000be2:	4318      	orrs	r0, r3
    save = spin_lock_blocking(pool->lock);
10000be4:	690a      	ldr	r2, [r1, #16]
    pico_default_asm_volatile (
10000be6:	f3ef 8c10 	mrs	ip, PRIMASK
10000bea:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000bec:	6813      	ldr	r3, [r2, #0]
10000bee:	2b00      	cmp	r3, #0
10000bf0:	d0fc      	beq.n	10000bec <alarm_pool_add_alarm_at_force_in_context+0x64>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000bf2:	f3bf 8f5f 	dmb	sy
    entry->next = pool->new_head;
10000bf6:	888b      	ldrh	r3, [r1, #4]
10000bf8:	8023      	strh	r3, [r4, #0]
    pool->new_head = index;
10000bfa:	808d      	strh	r5, [r1, #4]
    spin_unlock(pool->lock, save);
10000bfc:	690b      	ldr	r3, [r1, #16]
10000bfe:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000c02:	2200      	movs	r2, #0
10000c04:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000c06:	f38c 8810 	msr	PRIMASK, ip
    ta_force_irq(pool->timer, pool->timer_alarm_num);
10000c0a:	780b      	ldrb	r3, [r1, #0]
    hw_set_bits(&timer_hw_from_timer(timer)->intf, 1u << alarm_num);
10000c0c:	3201      	adds	r2, #1
10000c0e:	409a      	lsls	r2, r3
10000c10:	68cb      	ldr	r3, [r1, #12]
10000c12:	4908      	ldr	r1, [pc, #32]	@ (10000c34 <alarm_pool_add_alarm_at_force_in_context+0xac>)
10000c14:	468c      	mov	ip, r1
10000c16:	4463      	add	r3, ip
10000c18:	601a      	str	r2, [r3, #0]
}
10000c1a:	bd70      	pop	{r4, r5, r6, pc}
    if (!next_sequence) next_sequence = 1; // zero is not allowed
10000c1c:	2201      	movs	r2, #1
10000c1e:	e7dd      	b.n	10000bdc <alarm_pool_add_alarm_at_force_in_context+0x54>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000c20:	f3bf 8f5f 	dmb	sy
10000c24:	2300      	movs	r3, #0
10000c26:	6003      	str	r3, [r0, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000c28:	f38c 8810 	msr	PRIMASK, ip
    if (index < 0) return PICO_ERROR_GENERIC; // PICO_ERROR_INSUFFICIENT_RESOURCES - not using to preserve previous -1 return code
10000c2c:	2001      	movs	r0, #1
10000c2e:	4240      	negs	r0, r0
10000c30:	e7f3      	b.n	10000c1a <alarm_pool_add_alarm_at_force_in_context+0x92>
10000c32:	46c0      	nop			@ (mov r8, r8)
10000c34:	0000203c 	.word	0x0000203c

10000c38 <alarm_pool_cancel_alarm>:
bool alarm_pool_cancel_alarm(alarm_pool_t *pool, alarm_id_t alarm_id) {
10000c38:	b510      	push	{r4, lr}
    if (index >= pool->num_entries) return false;
10000c3a:	8943      	ldrh	r3, [r0, #10]
    return (int16_t)(id >> 16);
10000c3c:	140a      	asrs	r2, r1, #16
    if (index >= pool->num_entries) return false;
10000c3e:	4293      	cmp	r3, r2
10000c40:	dd1a      	ble.n	10000c78 <alarm_pool_cancel_alarm+0x40>
    alarm_pool_entry_t *entry = &pool->entries[index];
10000c42:	0053      	lsls	r3, r2, #1
10000c44:	189b      	adds	r3, r3, r2
10000c46:	6942      	ldr	r2, [r0, #20]
10000c48:	00db      	lsls	r3, r3, #3
10000c4a:	18d3      	adds	r3, r2, r3
    uint32_t save = spin_lock_blocking(pool->lock);
10000c4c:	6904      	ldr	r4, [r0, #16]
    pico_default_asm_volatile (
10000c4e:	f3ef 8c10 	mrs	ip, PRIMASK
10000c52:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000c54:	6822      	ldr	r2, [r4, #0]
10000c56:	2a00      	cmp	r2, #0
10000c58:	d0fc      	beq.n	10000c54 <alarm_pool_cancel_alarm+0x1c>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000c5a:	f3bf 8f5f 	dmb	sy
    uint current_sequence = entry->sequence;
10000c5e:	885a      	ldrh	r2, [r3, #2]
    if (sequence == current_sequence) {
10000c60:	0409      	lsls	r1, r1, #16
    uint current_sequence = entry->sequence;
10000c62:	b294      	uxth	r4, r2
    if (sequence == current_sequence) {
10000c64:	0c09      	lsrs	r1, r1, #16
10000c66:	428a      	cmp	r2, r1
10000c68:	d008      	beq.n	10000c7c <alarm_pool_cancel_alarm+0x44>
    spin_unlock(pool->lock, save);
10000c6a:	6903      	ldr	r3, [r0, #16]
10000c6c:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000c70:	2200      	movs	r2, #0
10000c72:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000c74:	f38c 8810 	msr	PRIMASK, ip
    if (index >= pool->num_entries) return false;
10000c78:	2000      	movs	r0, #0
}
10000c7a:	bd10      	pop	{r4, pc}
        entry->sequence = (uint16_t)(current_sequence | 0x8000);
10000c7c:	2280      	movs	r2, #128	@ 0x80
10000c7e:	0212      	lsls	r2, r2, #8
10000c80:	4314      	orrs	r4, r2
10000c82:	805c      	strh	r4, [r3, #2]
        pool->has_pending_cancellations = true;
10000c84:	2301      	movs	r3, #1
    spin_unlock(pool->lock, save);
10000c86:	6902      	ldr	r2, [r0, #16]
        pool->has_pending_cancellations = true;
10000c88:	7183      	strb	r3, [r0, #6]
    pico_default_asm_volatile ("dmb" : : : "memory");
10000c8a:	f3bf 8f5f 	dmb	sy
10000c8e:	2100      	movs	r1, #0
10000c90:	6011      	str	r1, [r2, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000c92:	f38c 8810 	msr	PRIMASK, ip
10000c96:	4904      	ldr	r1, [pc, #16]	@ (10000ca8 <alarm_pool_cancel_alarm+0x70>)
    if (canceled) ta_force_irq(pool->timer, pool->timer_alarm_num);
10000c98:	7802      	ldrb	r2, [r0, #0]
10000c9a:	468c      	mov	ip, r1
10000c9c:	4093      	lsls	r3, r2
10000c9e:	68c2      	ldr	r2, [r0, #12]
    return canceled;
10000ca0:	2001      	movs	r0, #1
10000ca2:	4462      	add	r2, ip
10000ca4:	6013      	str	r3, [r2, #0]
}
10000ca6:	e7e8      	b.n	10000c7a <alarm_pool_cancel_alarm+0x42>
10000ca8:	0000203c 	.word	0x0000203c

10000cac <sleep_ms>:
        busy_wait_until(t);
    }
#endif
}

void sleep_ms(uint32_t ms) {
10000cac:	b5f0      	push	{r4, r5, r6, r7, lr}
10000cae:	46c6      	mov	lr, r8
10000cb0:	b500      	push	{lr}
10000cb2:	b082      	sub	sp, #8
10000cb4:	0004      	movs	r4, r0
 * \sa sleep_until()
 * \sa time_us_64()
 */
static inline absolute_time_t get_absolute_time(void) {
    absolute_time_t t;
    update_us_since_boot(&t, time_us_64());
10000cb6:	f000 f90f 	bl	10000ed8 <time_us_64>
    sleep_us(ms * 1000ull);
10000cba:	22fa      	movs	r2, #250	@ 0xfa
10000cbc:	0006      	movs	r6, r0
10000cbe:	000f      	movs	r7, r1
10000cc0:	0020      	movs	r0, r4
10000cc2:	2300      	movs	r3, #0
10000cc4:	2100      	movs	r1, #0
10000cc6:	0092      	lsls	r2, r2, #2
10000cc8:	f000 fc6e 	bl	100015a8 <__wrap___aeabi_lmul>
 * \return the timestamp representing the resulting time
 */
static inline absolute_time_t delayed_by_us(const absolute_time_t t, uint64_t us) {
    absolute_time_t t2;
    uint64_t base = to_us_since_boot(t);
    uint64_t delayed = base + us;
10000ccc:	1980      	adds	r0, r0, r6
10000cce:	4179      	adcs	r1, r7
10000cd0:	0004      	movs	r4, r0
10000cd2:	1e0d      	subs	r5, r1, #0
10000cd4:	da02      	bge.n	10000cdc <sleep_ms+0x30>
10000cd6:	2401      	movs	r4, #1
10000cd8:	4d2e      	ldr	r5, [pc, #184]	@ (10000d94 <sleep_ms+0xe8>)
10000cda:	4264      	negs	r4, r4
    uint64_t t_before_us = t_us - PICO_TIME_SLEEP_OVERHEAD_ADJUST_US;
10000cdc:	2606      	movs	r6, #6
10000cde:	4276      	negs	r6, r6
10000ce0:	17f7      	asrs	r7, r6, #31
10000ce2:	1936      	adds	r6, r6, r4
10000ce4:	416f      	adcs	r7, r5
    if (t_before_us > t_us) t_before_us = 0;
10000ce6:	42af      	cmp	r7, r5
10000ce8:	d814      	bhi.n	10000d14 <sleep_ms+0x68>
10000cea:	d011      	beq.n	10000d10 <sleep_ms+0x64>
    update_us_since_boot(&t, time_us_64());
10000cec:	f000 f8f4 	bl	10000ed8 <time_us_64>
 * \param to the second timestamp
 * \return the number of microseconds between the two timestamps (positive if `to` is after `from` except
 * in case of overflow)
 */
static inline int64_t absolute_time_diff_us(absolute_time_t from, absolute_time_t to) {
    return (int64_t)(to_us_since_boot(to) - to_us_since_boot(from));
10000cf0:	0032      	movs	r2, r6
10000cf2:	003b      	movs	r3, r7
10000cf4:	1a12      	subs	r2, r2, r0
10000cf6:	418b      	sbcs	r3, r1
    if (absolute_time_diff_us(get_absolute_time(), t_before) > 0) {
10000cf8:	2b00      	cmp	r3, #0
10000cfa:	dc15      	bgt.n	10000d28 <sleep_ms+0x7c>
10000cfc:	2b00      	cmp	r3, #0
10000cfe:	d046      	beq.n	10000d8e <sleep_ms+0xe2>
    busy_wait_until(t);
10000d00:	0020      	movs	r0, r4
10000d02:	0029      	movs	r1, r5
10000d04:	f000 f8f2 	bl	10000eec <busy_wait_until>
}
10000d08:	b002      	add	sp, #8
10000d0a:	bc80      	pop	{r7}
10000d0c:	46b8      	mov	r8, r7
10000d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (t_before_us > t_us) t_before_us = 0;
10000d10:	42a6      	cmp	r6, r4
10000d12:	d9eb      	bls.n	10000cec <sleep_ms+0x40>
10000d14:	2600      	movs	r6, #0
10000d16:	2700      	movs	r7, #0
    update_us_since_boot(&t, time_us_64());
10000d18:	f000 f8de 	bl	10000ed8 <time_us_64>
    return (int64_t)(to_us_since_boot(to) - to_us_since_boot(from));
10000d1c:	0032      	movs	r2, r6
10000d1e:	003b      	movs	r3, r7
10000d20:	1a12      	subs	r2, r2, r0
10000d22:	418b      	sbcs	r3, r1
    if (absolute_time_diff_us(get_absolute_time(), t_before) > 0) {
10000d24:	2b00      	cmp	r3, #0
10000d26:	dde9      	ble.n	10000cfc <sleep_ms+0x50>
    update_us_since_boot(&t, time_us_64());
10000d28:	f000 f8d6 	bl	10000ed8 <time_us_64>
    return (int64_t)(to_us_since_boot(to) - to_us_since_boot(from));
10000d2c:	0032      	movs	r2, r6
10000d2e:	003b      	movs	r3, r7
10000d30:	1a12      	subs	r2, r2, r0
10000d32:	418b      	sbcs	r3, r1
        if (absolute_time_diff_us(t, time) < 0) return 0;
10000d34:	2b00      	cmp	r3, #0
10000d36:	db0a      	blt.n	10000d4e <sleep_ms+0xa2>
    return alarm_pool_add_alarm_at_force_in_context(pool, time, callback, user_data);
10000d38:	2300      	movs	r3, #0
10000d3a:	9301      	str	r3, [sp, #4]
10000d3c:	4b16      	ldr	r3, [pc, #88]	@ (10000d98 <sleep_ms+0xec>)
10000d3e:	0032      	movs	r2, r6
10000d40:	9300      	str	r3, [sp, #0]
10000d42:	4816      	ldr	r0, [pc, #88]	@ (10000d9c <sleep_ms+0xf0>)
10000d44:	003b      	movs	r3, r7
10000d46:	f7ff ff1f 	bl	10000b88 <alarm_pool_add_alarm_at_force_in_context>
        if (add_alarm_at(t_before, sleep_until_callback, NULL, false) >= 0) {
10000d4a:	3001      	adds	r0, #1
10000d4c:	d0d8      	beq.n	10000d00 <sleep_ms+0x54>
10000d4e:	2300      	movs	r3, #0
 * \return true if it is now after the specified timestamp
 * \sa time_reached
 */
static inline bool timer_time_reached(timer_hw_t *timer, absolute_time_t t) {
    uint64_t target = to_us_since_boot(t);
    uint32_t hi_target = (uint32_t)(target >> 32u);
10000d50:	0039      	movs	r1, r7
    uint32_t hi = timer->timerawh;
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000d52:	46b0      	mov	r8, r6
10000d54:	469c      	mov	ip, r3
    uint32_t hi = timer->timerawh;
10000d56:	4a12      	ldr	r2, [pc, #72]	@ (10000da0 <sleep_ms+0xf4>)
                uint32_t save = spin_lock_blocking(sleep_notifier.spin_lock);
10000d58:	4812      	ldr	r0, [pc, #72]	@ (10000da4 <sleep_ms+0xf8>)
10000d5a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000d5c:	4299      	cmp	r1, r3
10000d5e:	d804      	bhi.n	10000d6a <sleep_ms+0xbe>
10000d60:	6a96      	ldr	r6, [r2, #40]	@ 0x28
10000d62:	4546      	cmp	r6, r8
10000d64:	d2cc      	bcs.n	10000d00 <sleep_ms+0x54>
10000d66:	4299      	cmp	r1, r3
10000d68:	d1ca      	bne.n	10000d00 <sleep_ms+0x54>
10000d6a:	6806      	ldr	r6, [r0, #0]
    pico_default_asm_volatile (
10000d6c:	f3ef 8710 	mrs	r7, PRIMASK
10000d70:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
10000d72:	6833      	ldr	r3, [r6, #0]
10000d74:	2b00      	cmp	r3, #0
10000d76:	d0fc      	beq.n	10000d72 <sleep_ms+0xc6>
    pico_default_asm_volatile ("dmb" : : : "memory");
10000d78:	f3bf 8f5f 	dmb	sy
                lock_internal_spin_unlock_with_wait(&sleep_notifier, save);
10000d7c:	6803      	ldr	r3, [r0, #0]
10000d7e:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
10000d82:	4666      	mov	r6, ip
10000d84:	601e      	str	r6, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
10000d86:	f387 8810 	msr	PRIMASK, r7
    pico_default_asm_volatile ("wfe");
10000d8a:	bf20      	wfe
}
10000d8c:	e7e5      	b.n	10000d5a <sleep_ms+0xae>
    if (absolute_time_diff_us(get_absolute_time(), t_before) > 0) {
10000d8e:	2a00      	cmp	r2, #0
10000d90:	d0b6      	beq.n	10000d00 <sleep_ms+0x54>
10000d92:	e7c9      	b.n	10000d28 <sleep_ms+0x7c>
10000d94:	7fffffff 	.word	0x7fffffff
10000d98:	1000077d 	.word	0x1000077d
10000d9c:	2000019c 	.word	0x2000019c
10000da0:	40054000 	.word	0x40054000
10000da4:	20000d20 	.word	0x20000d20

10000da8 <best_effort_wfe_or_timeout>:

bool best_effort_wfe_or_timeout(absolute_time_t timeout_timestamp) {
10000da8:	b5f0      	push	{r4, r5, r6, r7, lr}
10000daa:	4657      	mov	r7, sl
10000dac:	464e      	mov	r6, r9
10000dae:	46de      	mov	lr, fp
10000db0:	4645      	mov	r5, r8
10000db2:	b5e0      	push	{r5, r6, r7, lr}
10000db4:	0006      	movs	r6, r0
10000db6:	000f      	movs	r7, r1
10000db8:	b085      	sub	sp, #20
    pico_default_asm_volatile ( "mrs %0, ipsr" : "=l" (exception));
10000dba:	f3ef 8305 	mrs	r3, IPSR
10000dbe:	4699      	mov	r9, r3
    uint32_t hi_target = (uint32_t)(target >> 32u);
10000dc0:	468b      	mov	fp, r1
#if !PICO_TIME_DEFAULT_ALARM_POOL_DISABLED
    if (__get_current_exception()) {
10000dc2:	2b00      	cmp	r3, #0
10000dc4:	d012      	beq.n	10000dec <best_effort_wfe_or_timeout+0x44>
    uint32_t hi = timer->timerawh;
10000dc6:	4938      	ldr	r1, [pc, #224]	@ (10000ea8 <best_effort_wfe_or_timeout+0x100>)
10000dc8:	2000      	movs	r0, #0
10000dca:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000dcc:	42bb      	cmp	r3, r7
10000dce:	d306      	bcc.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000dd0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
10000dd2:	1bdb      	subs	r3, r3, r7
10000dd4:	1e59      	subs	r1, r3, #1
10000dd6:	418b      	sbcs	r3, r1
10000dd8:	42b2      	cmp	r2, r6
10000dda:	4140      	adcs	r0, r0
10000ddc:	4318      	orrs	r0, r3
    }
#else
    tight_loop_contents();
    return time_reached(timeout_timestamp);
#endif
}
10000dde:	b005      	add	sp, #20
10000de0:	bcf0      	pop	{r4, r5, r6, r7}
10000de2:	46bb      	mov	fp, r7
10000de4:	46b2      	mov	sl, r6
10000de6:	46a9      	mov	r9, r5
10000de8:	46a0      	mov	r8, r4
10000dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (ta_wakes_up_on_or_before(alarm_pool_get_default()->timer, alarm_pool_get_default()->timer_alarm_num,
10000dec:	4b2f      	ldr	r3, [pc, #188]	@ (10000eac <best_effort_wfe_or_timeout+0x104>)
10000dee:	469a      	mov	sl, r3
10000df0:	68db      	ldr	r3, [r3, #12]
10000df2:	4698      	mov	r8, r3
10000df4:	4653      	mov	r3, sl
10000df6:	781b      	ldrb	r3, [r3, #0]
    int64_t current = (int64_t)timer_time_us_64(timer_hw_from_timer(timer));
10000df8:	4640      	mov	r0, r8
10000dfa:	9303      	str	r3, [sp, #12]
10000dfc:	f000 f864 	bl	10000ec8 <timer_time_us_64>
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - (uint32_t)current;
10000e00:	4642      	mov	r2, r8
10000e02:	9b03      	ldr	r3, [sp, #12]
    int64_t current = (int64_t)timer_time_us_64(timer_hw_from_timer(timer));
10000e04:	0004      	movs	r4, r0
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - (uint32_t)current;
10000e06:	3304      	adds	r3, #4
10000e08:	009b      	lsls	r3, r3, #2
10000e0a:	589b      	ldr	r3, [r3, r2]
    int64_t current = (int64_t)timer_time_us_64(timer_hw_from_timer(timer));
10000e0c:	000d      	movs	r5, r1
    uint32_t time_til_alarm = timer_hw_from_timer(timer)->alarm[alarm_num] - (uint32_t)current;
10000e0e:	1a1b      	subs	r3, r3, r0
    int64_t time_til_target = target - current;
10000e10:	0039      	movs	r1, r7
10000e12:	0030      	movs	r0, r6
10000e14:	1b00      	subs	r0, r0, r4
10000e16:	41a9      	sbcs	r1, r5
10000e18:	4589      	cmp	r9, r1
10000e1a:	dc10      	bgt.n	10000e3e <best_effort_wfe_or_timeout+0x96>
10000e1c:	d00d      	beq.n	10000e3a <best_effort_wfe_or_timeout+0x92>
    pico_default_asm_volatile ("wfe");
10000e1e:	bf20      	wfe
    uint32_t hi = timer->timerawh;
10000e20:	4a21      	ldr	r2, [pc, #132]	@ (10000ea8 <best_effort_wfe_or_timeout+0x100>)
10000e22:	2000      	movs	r0, #0
10000e24:	6a53      	ldr	r3, [r2, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000e26:	455b      	cmp	r3, fp
10000e28:	d3d9      	bcc.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000e2a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
10000e2c:	1bdb      	subs	r3, r3, r7
10000e2e:	1e59      	subs	r1, r3, #1
10000e30:	418b      	sbcs	r3, r1
10000e32:	42b2      	cmp	r2, r6
10000e34:	4140      	adcs	r0, r0
10000e36:	4318      	orrs	r0, r3
10000e38:	e7d1      	b.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000e3a:	4283      	cmp	r3, r0
10000e3c:	d9ef      	bls.n	10000e1e <best_effort_wfe_or_timeout+0x76>
    update_us_since_boot(&t, time_us_64());
10000e3e:	f000 f84b 	bl	10000ed8 <time_us_64>
    return (int64_t)(to_us_since_boot(to) - to_us_since_boot(from));
10000e42:	0032      	movs	r2, r6
10000e44:	003b      	movs	r3, r7
10000e46:	1a12      	subs	r2, r2, r0
10000e48:	418b      	sbcs	r3, r1
        if (absolute_time_diff_us(t, time) < 0) return 0;
10000e4a:	2b00      	cmp	r3, #0
10000e4c:	db1a      	blt.n	10000e84 <best_effort_wfe_or_timeout+0xdc>
    return alarm_pool_add_alarm_at_force_in_context(pool, time, callback, user_data);
10000e4e:	2300      	movs	r3, #0
10000e50:	9301      	str	r3, [sp, #4]
10000e52:	4b17      	ldr	r3, [pc, #92]	@ (10000eb0 <best_effort_wfe_or_timeout+0x108>)
10000e54:	0032      	movs	r2, r6
10000e56:	9300      	str	r3, [sp, #0]
10000e58:	4650      	mov	r0, sl
10000e5a:	003b      	movs	r3, r7
10000e5c:	f7ff fe94 	bl	10000b88 <alarm_pool_add_alarm_at_force_in_context>
10000e60:	1e01      	subs	r1, r0, #0
            if (id <= 0) {
10000e62:	dd0f      	ble.n	10000e84 <best_effort_wfe_or_timeout+0xdc>
    uint32_t hi = timer->timerawh;
10000e64:	4b10      	ldr	r3, [pc, #64]	@ (10000ea8 <best_effort_wfe_or_timeout+0x100>)
10000e66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000e68:	455a      	cmp	r2, fp
10000e6a:	d31b      	bcc.n	10000ea4 <best_effort_wfe_or_timeout+0xfc>
10000e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10000e6e:	42b3      	cmp	r3, r6
10000e70:	d316      	bcc.n	10000ea0 <best_effort_wfe_or_timeout+0xf8>
 * \param alarm_id the alarm
 * \return true if the alarm was cancelled, false if it didn't exist
 * \sa alarm_id_t for a note on reuse of IDs
 */
static inline bool cancel_alarm(alarm_id_t alarm_id) {
    return alarm_pool_cancel_alarm(alarm_pool_get_default(), alarm_id);
10000e72:	4650      	mov	r0, sl
10000e74:	f7ff fee0 	bl	10000c38 <alarm_pool_cancel_alarm>
    uint32_t hi = timer->timerawh;
10000e78:	4a0b      	ldr	r2, [pc, #44]	@ (10000ea8 <best_effort_wfe_or_timeout+0x100>)
10000e7a:	2000      	movs	r0, #0
10000e7c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000e7e:	455b      	cmp	r3, fp
10000e80:	d3ad      	bcc.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000e82:	e7d2      	b.n	10000e2a <best_effort_wfe_or_timeout+0x82>
    uint32_t hi = timer->timerawh;
10000e84:	4a08      	ldr	r2, [pc, #32]	@ (10000ea8 <best_effort_wfe_or_timeout+0x100>)
10000e86:	2000      	movs	r0, #0
10000e88:	6a53      	ldr	r3, [r2, #36]	@ 0x24
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
10000e8a:	455b      	cmp	r3, fp
10000e8c:	d3a7      	bcc.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000e8e:	2000      	movs	r0, #0
10000e90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
10000e92:	1bdb      	subs	r3, r3, r7
10000e94:	42b2      	cmp	r2, r6
10000e96:	4140      	adcs	r0, r0
10000e98:	1e5a      	subs	r2, r3, #1
10000e9a:	4193      	sbcs	r3, r2
10000e9c:	4318      	orrs	r0, r3
                return time_reached(timeout_timestamp);
10000e9e:	e79e      	b.n	10000dde <best_effort_wfe_or_timeout+0x36>
10000ea0:	455a      	cmp	r2, fp
10000ea2:	d1e6      	bne.n	10000e72 <best_effort_wfe_or_timeout+0xca>
10000ea4:	bf20      	wfe
}
10000ea6:	e7e4      	b.n	10000e72 <best_effort_wfe_or_timeout+0xca>
10000ea8:	40054000 	.word	0x40054000
10000eac:	2000019c 	.word	0x2000019c
10000eb0:	1000077d 	.word	0x1000077d

10000eb4 <timer_hardware_alarm_claim>:
static uint8_t timer_callbacks_pending[NUM_GENERIC_TIMERS];

static_assert(NUM_ALARMS * NUM_GENERIC_TIMERS <= 8, "");
static uint8_t claimed[NUM_GENERIC_TIMERS];

void timer_hardware_alarm_claim(timer_hw_t *timer, uint alarm_num) {
10000eb4:	b510      	push	{r4, lr}
    check_hardware_alarm_num_param(alarm_num);
    hw_claim_or_assert(&claimed[timer_get_index(timer)], alarm_num, "Hardware alarm %d already claimed");
10000eb6:	4a02      	ldr	r2, [pc, #8]	@ (10000ec0 <timer_hardware_alarm_claim+0xc>)
10000eb8:	4802      	ldr	r0, [pc, #8]	@ (10000ec4 <timer_hardware_alarm_claim+0x10>)
10000eba:	f7ff fba5 	bl	10000608 <hw_claim_or_assert>
}
10000ebe:	bd10      	pop	{r4, pc}
10000ec0:	10001b18 	.word	0x10001b18
10000ec4:	20000574 	.word	0x20000574

10000ec8 <timer_time_us_64>:
int hardware_alarm_claim_unused(bool required) {
    return timer_hardware_alarm_claim_unused(PICO_DEFAULT_TIMER_INSTANCE(), required);
}

/// tag::time_us_64[]
uint64_t timer_time_us_64(timer_hw_t *timer) {
10000ec8:	0003      	movs	r3, r0
    // Need to make sure that the upper 32 bits of the timer
    // don't change, so read that first
    uint32_t hi = timer->timerawh;
10000eca:	6a41      	ldr	r1, [r0, #36]	@ 0x24
    uint32_t lo;
    do {
        // Read the lower 32 bits
        lo = timer->timerawl;
10000ecc:	000a      	movs	r2, r1
10000ece:	6a98      	ldr	r0, [r3, #40]	@ 0x28
        // Now read the upper 32 bits again and
        // check that it hasn't incremented. If it has loop around
        // and read the lower 32 bits again to get an accurate value
        uint32_t next_hi = timer->timerawh;
10000ed0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
        if (hi == next_hi) break;
10000ed2:	428a      	cmp	r2, r1
10000ed4:	d1fa      	bne.n	10000ecc <timer_time_us_64+0x4>
        hi = next_hi;
    } while (true);
    return ((uint64_t) hi << 32u) | lo;
}
10000ed6:	4770      	bx	lr

10000ed8 <time_us_64>:
    uint32_t hi = timer->timerawh;
10000ed8:	4b03      	ldr	r3, [pc, #12]	@ (10000ee8 <time_us_64+0x10>)
10000eda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
        lo = timer->timerawl;
10000edc:	000a      	movs	r2, r1
10000ede:	6a98      	ldr	r0, [r3, #40]	@ 0x28
        uint32_t next_hi = timer->timerawh;
10000ee0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
        if (hi == next_hi) break;
10000ee2:	4291      	cmp	r1, r2
10000ee4:	d1fa      	bne.n	10000edc <time_us_64+0x4>
}
/// \end::busy_wait[]

uint64_t time_us_64(void) {
    return timer_time_us_64(PICO_DEFAULT_TIMER_INSTANCE());
}
10000ee6:	4770      	bx	lr
10000ee8:	40054000 	.word	0x40054000

10000eec <busy_wait_until>:
    uint32_t hi = timer->timerawh;
10000eec:	4a06      	ldr	r2, [pc, #24]	@ (10000f08 <busy_wait_until+0x1c>)
10000eee:	6a53      	ldr	r3, [r2, #36]	@ 0x24
    while (hi < hi_target) {
10000ef0:	4299      	cmp	r1, r3
10000ef2:	d8fc      	bhi.n	10000eee <busy_wait_until+0x2>
    while (hi == hi_target && timer->timerawl < (uint32_t) target) {
10000ef4:	d107      	bne.n	10000f06 <busy_wait_until+0x1a>
10000ef6:	4b04      	ldr	r3, [pc, #16]	@ (10000f08 <busy_wait_until+0x1c>)
10000ef8:	e002      	b.n	10000f00 <busy_wait_until+0x14>
        hi = timer->timerawh;
10000efa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    while (hi == hi_target && timer->timerawl < (uint32_t) target) {
10000efc:	4291      	cmp	r1, r2
10000efe:	d102      	bne.n	10000f06 <busy_wait_until+0x1a>
10000f00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10000f02:	4290      	cmp	r0, r2
10000f04:	d8f9      	bhi.n	10000efa <busy_wait_until+0xe>
    timer_busy_wait_ms(PICO_DEFAULT_TIMER_INSTANCE(), delay_ms);
}

void busy_wait_until(absolute_time_t t) {
    timer_busy_wait_until(PICO_DEFAULT_TIMER_INSTANCE(), t);
}
10000f06:	4770      	bx	lr
10000f08:	40054000 	.word	0x40054000

10000f0c <clock_configure_int_divider>:
    clock_configure_internal(clock, src, auxsrc, actual_freq, div);
    // Store the configured frequency
    return true;
}

void clock_configure_int_divider(clock_handle_t clock, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t int_divider) {
10000f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10000f0e:	46de      	mov	lr, fp
10000f10:	464e      	mov	r6, r9
10000f12:	4657      	mov	r7, sl
10000f14:	4645      	mov	r5, r8
10000f16:	b5e0      	push	{r5, r6, r7, lr}
10000f18:	468b      	mov	fp, r1
10000f1a:	0005      	movs	r5, r0
    clock_configure_internal(clock, src, auxsrc, src_freq / int_divider, int_divider << CLOCKS_CLK_GPOUT0_DIV_INT_LSB);
10000f1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
void clock_configure_int_divider(clock_handle_t clock, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t int_divider) {
10000f1e:	0018      	movs	r0, r3
10000f20:	0016      	movs	r6, r2
    clock_configure_internal(clock, src, auxsrc, src_freq / int_divider, int_divider << CLOCKS_CLK_GPOUT0_DIV_INT_LSB);
10000f22:	f000 fab3 	bl	1000148c <__wrap___aeabi_uidiv>
10000f26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    clock_hw_t *clock_hw = &clocks_hw->clk[clock];
10000f28:	006c      	lsls	r4, r5, #1
    clock_configure_internal(clock, src, auxsrc, src_freq / int_divider, int_divider << CLOCKS_CLK_GPOUT0_DIV_INT_LSB);
10000f2a:	021f      	lsls	r7, r3, #8
    clock_hw_t *clock_hw = &clocks_hw->clk[clock];
10000f2c:	4b32      	ldr	r3, [pc, #200]	@ (10000ff8 <clock_configure_int_divider+0xec>)
10000f2e:	1964      	adds	r4, r4, r5
10000f30:	469c      	mov	ip, r3
10000f32:	00a4      	lsls	r4, r4, #2
10000f34:	4464      	add	r4, ip
    if (div > clock_hw->div)
10000f36:	6863      	ldr	r3, [r4, #4]
    clock_configure_internal(clock, src, auxsrc, src_freq / int_divider, int_divider << CLOCKS_CLK_GPOUT0_DIV_INT_LSB);
10000f38:	4681      	mov	r9, r0
    if (div > clock_hw->div)
10000f3a:	429f      	cmp	r7, r3
10000f3c:	d900      	bls.n	10000f40 <clock_configure_int_divider+0x34>
        clock_hw->div = div;
10000f3e:	6067      	str	r7, [r4, #4]
    return clock == clk_sys || clock == clk_ref;
10000f40:	1f2b      	subs	r3, r5, #4
10000f42:	b2db      	uxtb	r3, r3
10000f44:	4698      	mov	r8, r3
    if (has_glitchless_mux(clock) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10000f46:	2b01      	cmp	r3, #1
10000f48:	d930      	bls.n	10000fac <clock_configure_int_divider+0xa0>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10000f4a:	23c0      	movs	r3, #192	@ 0xc0
10000f4c:	2280      	movs	r2, #128	@ 0x80
10000f4e:	019b      	lsls	r3, r3, #6
10000f50:	18e3      	adds	r3, r4, r3
10000f52:	0112      	lsls	r2, r2, #4
10000f54:	601a      	str	r2, [r3, #0]
        if (configured_freq[clock] > 0) {
10000f56:	4b29      	ldr	r3, [pc, #164]	@ (10000ffc <clock_configure_int_divider+0xf0>)
10000f58:	00ad      	lsls	r5, r5, #2
10000f5a:	5959      	ldr	r1, [r3, r5]
10000f5c:	469a      	mov	sl, r3
10000f5e:	2900      	cmp	r1, #0
10000f60:	d11b      	bne.n	10000f9a <clock_configure_int_divider+0x8e>
    hw_write_masked(&clock_hw->ctrl,
10000f62:	0173      	lsls	r3, r6, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000f64:	26e0      	movs	r6, #224	@ 0xe0
10000f66:	6822      	ldr	r2, [r4, #0]
10000f68:	4053      	eors	r3, r2
10000f6a:	401e      	ands	r6, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000f6c:	2380      	movs	r3, #128	@ 0x80
    if (has_glitchless_mux(clock)) {
10000f6e:	4642      	mov	r2, r8
10000f70:	015b      	lsls	r3, r3, #5
10000f72:	18e3      	adds	r3, r4, r3
10000f74:	601e      	str	r6, [r3, #0]
10000f76:	2a01      	cmp	r2, #1
10000f78:	d930      	bls.n	10000fdc <clock_configure_int_divider+0xd0>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10000f7a:	2380      	movs	r3, #128	@ 0x80
10000f7c:	2280      	movs	r2, #128	@ 0x80
10000f7e:	019b      	lsls	r3, r3, #6
10000f80:	18e3      	adds	r3, r4, r3
10000f82:	0112      	lsls	r2, r2, #4
10000f84:	601a      	str	r2, [r3, #0]
    configured_freq[clock] = actual_freq;
10000f86:	4653      	mov	r3, sl
10000f88:	464a      	mov	r2, r9
    clock_hw->div = div;
10000f8a:	6067      	str	r7, [r4, #4]
    configured_freq[clock] = actual_freq;
10000f8c:	515a      	str	r2, [r3, r5]
}
10000f8e:	bcf0      	pop	{r4, r5, r6, r7}
10000f90:	46bb      	mov	fp, r7
10000f92:	46b2      	mov	sl, r6
10000f94:	46a9      	mov	r9, r5
10000f96:	46a0      	mov	r8, r4
10000f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clock] + 1;
10000f9a:	6958      	ldr	r0, [r3, #20]
10000f9c:	f000 fa76 	bl	1000148c <__wrap___aeabi_uidiv>
10000fa0:	3001      	adds	r0, #1
            busy_wait_at_least_cycles(delay_cyc * 3);
10000fa2:	0043      	lsls	r3, r0, #1
10000fa4:	181b      	adds	r3, r3, r0
    pico_default_asm_volatile(
10000fa6:	3b03      	subs	r3, #3
10000fa8:	d2fd      	bcs.n	10000fa6 <clock_configure_int_divider+0x9a>
}
10000faa:	e7da      	b.n	10000f62 <clock_configure_int_divider+0x56>
    if (has_glitchless_mux(clock) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10000fac:	465b      	mov	r3, fp
10000fae:	2b01      	cmp	r3, #1
10000fb0:	d1cb      	bne.n	10000f4a <clock_configure_int_divider+0x3e>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10000fb2:	23c0      	movs	r3, #192	@ 0xc0
10000fb4:	2203      	movs	r2, #3
10000fb6:	019b      	lsls	r3, r3, #6
10000fb8:	18e3      	adds	r3, r4, r3
10000fba:	601a      	str	r2, [r3, #0]
        while (!(clock_hw->selected & 1u))
10000fbc:	3a02      	subs	r2, #2
10000fbe:	68a3      	ldr	r3, [r4, #8]
10000fc0:	421a      	tst	r2, r3
10000fc2:	d0fc      	beq.n	10000fbe <clock_configure_int_divider+0xb2>
    hw_write_masked(&clock_hw->ctrl,
10000fc4:	0173      	lsls	r3, r6, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000fc6:	26e0      	movs	r6, #224	@ 0xe0
10000fc8:	6822      	ldr	r2, [r4, #0]
10000fca:	00ad      	lsls	r5, r5, #2
10000fcc:	4053      	eors	r3, r2
10000fce:	401e      	ands	r6, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000fd0:	2380      	movs	r3, #128	@ 0x80
10000fd2:	4a0a      	ldr	r2, [pc, #40]	@ (10000ffc <clock_configure_int_divider+0xf0>)
10000fd4:	015b      	lsls	r3, r3, #5
10000fd6:	4692      	mov	sl, r2
10000fd8:	18e3      	adds	r3, r4, r3
10000fda:	601e      	str	r6, [r3, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10000fdc:	465a      	mov	r2, fp
10000fde:	6821      	ldr	r1, [r4, #0]
10000fe0:	4051      	eors	r1, r2
10000fe2:	2203      	movs	r2, #3
10000fe4:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10000fe6:	601a      	str	r2, [r3, #0]
        while (!(clock_hw->selected & (1u << src)))
10000fe8:	2201      	movs	r2, #1
10000fea:	465b      	mov	r3, fp
10000fec:	409a      	lsls	r2, r3
10000fee:	68a3      	ldr	r3, [r4, #8]
10000ff0:	421a      	tst	r2, r3
10000ff2:	d0fc      	beq.n	10000fee <clock_configure_int_divider+0xe2>
10000ff4:	e7c1      	b.n	10000f7a <clock_configure_int_divider+0x6e>
10000ff6:	46c0      	nop			@ (mov r8, r8)
10000ff8:	40008000 	.word	0x40008000
10000ffc:	20000578 	.word	0x20000578

10001000 <clock_configure_undivided>:

void clock_configure_undivided(clock_handle_t clock, uint32_t src, uint32_t auxsrc, uint32_t src_freq) {
10001000:	b5f0      	push	{r4, r5, r6, r7, lr}
10001002:	4646      	mov	r6, r8
10001004:	464f      	mov	r7, r9
10001006:	46d6      	mov	lr, sl
10001008:	b5c0      	push	{r6, r7, lr}
1000100a:	001f      	movs	r7, r3
    clock_hw_t *clock_hw = &clocks_hw->clk[clock];
1000100c:	4b34      	ldr	r3, [pc, #208]	@ (100010e0 <clock_configure_undivided+0xe0>)
1000100e:	0044      	lsls	r4, r0, #1
10001010:	469c      	mov	ip, r3
10001012:	1824      	adds	r4, r4, r0
10001014:	00a4      	lsls	r4, r4, #2
10001016:	4464      	add	r4, ip
    if (div > clock_hw->div)
10001018:	6863      	ldr	r3, [r4, #4]
void clock_configure_undivided(clock_handle_t clock, uint32_t src, uint32_t auxsrc, uint32_t src_freq) {
1000101a:	4688      	mov	r8, r1
1000101c:	0016      	movs	r6, r2
    if (div > clock_hw->div)
1000101e:	2bff      	cmp	r3, #255	@ 0xff
10001020:	d802      	bhi.n	10001028 <clock_configure_undivided+0x28>
        clock_hw->div = div;
10001022:	2380      	movs	r3, #128	@ 0x80
10001024:	005b      	lsls	r3, r3, #1
10001026:	6063      	str	r3, [r4, #4]
    return clock == clk_sys || clock == clk_ref;
10001028:	1f03      	subs	r3, r0, #4
1000102a:	b2db      	uxtb	r3, r3
1000102c:	469a      	mov	sl, r3
    if (has_glitchless_mux(clock) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
1000102e:	2b01      	cmp	r3, #1
10001030:	d930      	bls.n	10001094 <clock_configure_undivided+0x94>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001032:	23c0      	movs	r3, #192	@ 0xc0
10001034:	2280      	movs	r2, #128	@ 0x80
10001036:	019b      	lsls	r3, r3, #6
10001038:	18e3      	adds	r3, r4, r3
1000103a:	0112      	lsls	r2, r2, #4
1000103c:	601a      	str	r2, [r3, #0]
        if (configured_freq[clock] > 0) {
1000103e:	4b29      	ldr	r3, [pc, #164]	@ (100010e4 <clock_configure_undivided+0xe4>)
10001040:	0085      	lsls	r5, r0, #2
10001042:	5959      	ldr	r1, [r3, r5]
10001044:	4699      	mov	r9, r3
10001046:	2900      	cmp	r1, #0
10001048:	d11b      	bne.n	10001082 <clock_configure_undivided+0x82>
    hw_write_masked(&clock_hw->ctrl,
1000104a:	0173      	lsls	r3, r6, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000104c:	26e0      	movs	r6, #224	@ 0xe0
1000104e:	6822      	ldr	r2, [r4, #0]
10001050:	4053      	eors	r3, r2
10001052:	401e      	ands	r6, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001054:	2380      	movs	r3, #128	@ 0x80
    if (has_glitchless_mux(clock)) {
10001056:	4652      	mov	r2, sl
10001058:	015b      	lsls	r3, r3, #5
1000105a:	18e3      	adds	r3, r4, r3
1000105c:	601e      	str	r6, [r3, #0]
1000105e:	2a01      	cmp	r2, #1
10001060:	d930      	bls.n	100010c4 <clock_configure_undivided+0xc4>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001062:	2380      	movs	r3, #128	@ 0x80
10001064:	2280      	movs	r2, #128	@ 0x80
10001066:	019b      	lsls	r3, r3, #6
10001068:	18e3      	adds	r3, r4, r3
1000106a:	0112      	lsls	r2, r2, #4
1000106c:	601a      	str	r2, [r3, #0]
    clock_hw->div = div;
1000106e:	2380      	movs	r3, #128	@ 0x80
10001070:	005b      	lsls	r3, r3, #1
10001072:	6063      	str	r3, [r4, #4]
    configured_freq[clock] = actual_freq;
10001074:	464b      	mov	r3, r9
10001076:	515f      	str	r7, [r3, r5]
    clock_configure_internal(clock, src, auxsrc, src_freq, 1u << CLOCKS_CLK_GPOUT0_DIV_INT_LSB);
}
10001078:	bce0      	pop	{r5, r6, r7}
1000107a:	46ba      	mov	sl, r7
1000107c:	46b1      	mov	r9, r6
1000107e:	46a8      	mov	r8, r5
10001080:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clock] + 1;
10001082:	6958      	ldr	r0, [r3, #20]
10001084:	f000 fa02 	bl	1000148c <__wrap___aeabi_uidiv>
10001088:	3001      	adds	r0, #1
            busy_wait_at_least_cycles(delay_cyc * 3);
1000108a:	0043      	lsls	r3, r0, #1
1000108c:	181b      	adds	r3, r3, r0
    pico_default_asm_volatile(
1000108e:	3b03      	subs	r3, #3
10001090:	d2fd      	bcs.n	1000108e <clock_configure_undivided+0x8e>
}
10001092:	e7da      	b.n	1000104a <clock_configure_undivided+0x4a>
    if (has_glitchless_mux(clock) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10001094:	4643      	mov	r3, r8
10001096:	2b01      	cmp	r3, #1
10001098:	d1cb      	bne.n	10001032 <clock_configure_undivided+0x32>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
1000109a:	23c0      	movs	r3, #192	@ 0xc0
1000109c:	2203      	movs	r2, #3
1000109e:	019b      	lsls	r3, r3, #6
100010a0:	18e3      	adds	r3, r4, r3
100010a2:	601a      	str	r2, [r3, #0]
        while (!(clock_hw->selected & 1u))
100010a4:	3a02      	subs	r2, #2
100010a6:	68a3      	ldr	r3, [r4, #8]
100010a8:	421a      	tst	r2, r3
100010aa:	d0fc      	beq.n	100010a6 <clock_configure_undivided+0xa6>
    hw_write_masked(&clock_hw->ctrl,
100010ac:	0173      	lsls	r3, r6, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100010ae:	26e0      	movs	r6, #224	@ 0xe0
100010b0:	6822      	ldr	r2, [r4, #0]
100010b2:	0085      	lsls	r5, r0, #2
100010b4:	4053      	eors	r3, r2
100010b6:	401e      	ands	r6, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100010b8:	2380      	movs	r3, #128	@ 0x80
100010ba:	4a0a      	ldr	r2, [pc, #40]	@ (100010e4 <clock_configure_undivided+0xe4>)
100010bc:	015b      	lsls	r3, r3, #5
100010be:	4691      	mov	r9, r2
100010c0:	18e3      	adds	r3, r4, r3
100010c2:	601e      	str	r6, [r3, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100010c4:	4642      	mov	r2, r8
100010c6:	6821      	ldr	r1, [r4, #0]
100010c8:	4051      	eors	r1, r2
100010ca:	2203      	movs	r2, #3
100010cc:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100010ce:	601a      	str	r2, [r3, #0]
        while (!(clock_hw->selected & (1u << src)))
100010d0:	2301      	movs	r3, #1
100010d2:	4642      	mov	r2, r8
100010d4:	4093      	lsls	r3, r2
100010d6:	68a2      	ldr	r2, [r4, #8]
100010d8:	4213      	tst	r3, r2
100010da:	d0fc      	beq.n	100010d6 <clock_configure_undivided+0xd6>
100010dc:	e7c1      	b.n	10001062 <clock_configure_undivided+0x62>
100010de:	46c0      	nop			@ (mov r8, r8)
100010e0:	40008000 	.word	0x40008000
100010e4:	20000578 	.word	0x20000578

100010e8 <clock_get_hz>:

/// \end::clock_configure[]

/// \tag::clock_get_hz[]
uint32_t clock_get_hz(clock_handle_t clock) {
    return configured_freq[clock];
100010e8:	4b01      	ldr	r3, [pc, #4]	@ (100010f0 <clock_get_hz+0x8>)
100010ea:	0080      	lsls	r0, r0, #2
100010ec:	58c0      	ldr	r0, [r0, r3]
}
100010ee:	4770      	bx	lr
100010f0:	20000578 	.word	0x20000578

100010f4 <pll_init>:
#include "hardware/clocks.h"
#include "hardware/pll.h"
#include "hardware/resets.h"

/// \tag::pll_init_calculations[]
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
100010f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100010f6:	0004      	movs	r4, r0
    uint32_t ref_freq = XOSC_HZ / refdiv;
100010f8:	4821      	ldr	r0, [pc, #132]	@ (10001180 <pll_init+0x8c>)
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
100010fa:	001e      	movs	r6, r3
100010fc:	0017      	movs	r7, r2
100010fe:	000d      	movs	r5, r1
    uint32_t ref_freq = XOSC_HZ / refdiv;
10001100:	f000 f9c4 	bl	1000148c <__wrap___aeabi_uidiv>
10001104:	0001      	movs	r1, r0
    // Check vco freq is in an acceptable range
    assert(vco_freq >= PICO_PLL_VCO_MIN_FREQ_HZ && vco_freq <= PICO_PLL_VCO_MAX_FREQ_HZ);

    // What are we multiplying the reference clock by to get the vco freq
    // (The regs are called div, because you divide the vco output and compare it to the refclk)
    uint32_t fbdiv = vco_freq / ref_freq;
10001106:	0038      	movs	r0, r7
10001108:	f000 f9c0 	bl	1000148c <__wrap___aeabi_uidiv>
    // Check that reference frequency is no greater than vco / 16
    assert(ref_freq <= (vco_freq / 16));

    // div1 feeds into div2 so if div1 is 5 and div2 is 2 then you get a divide by 10
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
1000110c:	9b06      	ldr	r3, [sp, #24]
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
1000110e:	0436      	lsls	r6, r6, #16
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
10001110:	031b      	lsls	r3, r3, #12
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10001112:	431e      	orrs	r6, r3

/// \tag::pll_init_finish[]
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10001114:	6823      	ldr	r3, [r4, #0]
10001116:	2b00      	cmp	r3, #0
10001118:	db20      	blt.n	1000115c <pll_init+0x68>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS | PLL_PRIM_POSTDIV2_BITS)))) {
        // do not disrupt PLL that is already correctly configured and operating
        return;
    }

    reset_unreset_block_num_wait_blocking(PLL_RESET_NUM(pll));
1000111a:	4b1a      	ldr	r3, [pc, #104]	@ (10001184 <pll_init+0x90>)
    hw_clear_bits(reset, mask);
}

static __force_inline void unreset_block_reg_mask_wait_blocking(io_rw_32 *reset, io_ro_32 *reset_done, uint32_t mask) {
    hw_clear_bits(reset, mask);
    while (~*reset_done & mask)
1000111c:	491a      	ldr	r1, [pc, #104]	@ (10001188 <pll_init+0x94>)
1000111e:	18e3      	adds	r3, r4, r3
10001120:	1e5a      	subs	r2, r3, #1
10001122:	4193      	sbcs	r3, r2
10001124:	2280      	movs	r2, #128	@ 0x80
10001126:	0192      	lsls	r2, r2, #6
10001128:	4694      	mov	ip, r2
1000112a:	425b      	negs	r3, r3
1000112c:	0b1b      	lsrs	r3, r3, #12
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000112e:	4a17      	ldr	r2, [pc, #92]	@ (1000118c <pll_init+0x98>)
10001130:	031b      	lsls	r3, r3, #12
10001132:	4463      	add	r3, ip
10001134:	6013      	str	r3, [r2, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001136:	4a16      	ldr	r2, [pc, #88]	@ (10001190 <pll_init+0x9c>)
10001138:	6013      	str	r3, [r2, #0]
1000113a:	001f      	movs	r7, r3
1000113c:	680a      	ldr	r2, [r1, #0]
1000113e:	4397      	bics	r7, r2
10001140:	d1fb      	bne.n	1000113a <pll_init+0x46>
10001142:	4b14      	ldr	r3, [pc, #80]	@ (10001194 <pll_init+0xa0>)

    // Load VCO-related dividers before starting VCO
    pll->cs = refdiv;
10001144:	6025      	str	r5, [r4, #0]
10001146:	18e2      	adds	r2, r4, r3
10001148:	2321      	movs	r3, #33	@ 0x21
    pll->fbdiv_int = fbdiv;
1000114a:	60a0      	str	r0, [r4, #8]
1000114c:	6013      	str	r3, [r2, #0]
                     PLL_PWR_VCOPD_BITS; // VCO Power

    hw_clear_bits(&pll->pwr, power);

    // Wait for PLL to lock
    while (!(pll->cs & PLL_CS_LOCK_BITS)) tight_loop_contents();
1000114e:	6823      	ldr	r3, [r4, #0]
10001150:	2b00      	cmp	r3, #0
10001152:	dafc      	bge.n	1000114e <pll_init+0x5a>
10001154:	2308      	movs	r3, #8

    // Set up post dividers
    pll->prim = pdiv;
10001156:	60e6      	str	r6, [r4, #12]
10001158:	6013      	str	r3, [r2, #0]

    // Turn on post divider
    hw_clear_bits(&pll->pwr, PLL_PWR_POSTDIVPD_BITS);
/// \end::pll_init_finish[]
}
1000115a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
1000115c:	233f      	movs	r3, #63	@ 0x3f
1000115e:	6822      	ldr	r2, [r4, #0]
10001160:	4013      	ands	r3, r2
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10001162:	42ab      	cmp	r3, r5
10001164:	d1d9      	bne.n	1000111a <pll_init+0x26>
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10001166:	68a3      	ldr	r3, [r4, #8]
10001168:	051b      	lsls	r3, r3, #20
1000116a:	0d1b      	lsrs	r3, r3, #20
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
1000116c:	4283      	cmp	r3, r0
1000116e:	d1d4      	bne.n	1000111a <pll_init+0x26>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS | PLL_PRIM_POSTDIV2_BITS)))) {
10001170:	22ee      	movs	r2, #238	@ 0xee
10001172:	68e3      	ldr	r3, [r4, #12]
10001174:	02d2      	lsls	r2, r2, #11
10001176:	4013      	ands	r3, r2
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10001178:	42b3      	cmp	r3, r6
1000117a:	d1ce      	bne.n	1000111a <pll_init+0x26>
1000117c:	e7ed      	b.n	1000115a <pll_init+0x66>
1000117e:	46c0      	nop			@ (mov r8, r8)
10001180:	00b71b00 	.word	0x00b71b00
10001184:	bffd4000 	.word	0xbffd4000
10001188:	4000c008 	.word	0x4000c008
1000118c:	4000e000 	.word	0x4000e000
10001190:	4000f000 	.word	0x4000f000
10001194:	00003004 	.word	0x00003004

10001198 <tick_start>:
#if PICO_RP2040
    ((void)tick);
    cycles <<= WATCHDOG_TICK_CYCLES_LSB;
    valid_params_if(HARDWARE_TICKS, cycles <= WATCHDOG_TICK_CYCLES_BITS);
    // On RP2040, this also provides a tick reference to the timer and SysTick
    watchdog_hw->tick = cycles | WATCHDOG_TICK_ENABLE_BITS;
10001198:	2380      	movs	r3, #128	@ 0x80
1000119a:	4a02      	ldr	r2, [pc, #8]	@ (100011a4 <tick_start+0xc>)
1000119c:	009b      	lsls	r3, r3, #2
1000119e:	430b      	orrs	r3, r1
100011a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    valid_params_if(HARDWARE_TICKS, cycles <= TICKS_WATCHDOG_CYCLES_BITS);
    // On later hardware, separate tick generators for every tick destination.
    ticks_hw->ticks[tick].cycles = cycles;
    ticks_hw->ticks[tick].ctrl = TICKS_WATCHDOG_CTRL_ENABLE_BITS;
#endif
}
100011a2:	4770      	bx	lr
100011a4:	40058000 	.word	0x40058000

100011a8 <rom_func_lookup>:
#if PICO_C_COMPILER_IS_GNU && (__GNUC__ >= 12)
// Convert a 16 bit pointer stored at the given rom address into a 32 bit pointer
__force_inline static void *rom_hword_as_ptr(uint16_t rom_address) {
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Warray-bounds"
    return (void *)(uintptr_t)*(uint16_t *)(uintptr_t)rom_address;
100011a8:	2300      	movs	r3, #0
#include "hardware/rcp.h"
#endif

/// \tag::table_lookup[]

void *rom_func_lookup(uint32_t code) {
100011aa:	b510      	push	{r4, lr}
100011ac:	0001      	movs	r1, r0
100011ae:	8a98      	ldrh	r0, [r3, #20]
100011b0:	8b1b      	ldrh	r3, [r3, #24]
#pragma GCC diagnostic ignored "-Warray-bounds"
static __force_inline void *rom_func_lookup_inline(uint32_t code) {
#if PICO_RP2040
    rom_table_lookup_fn rom_table_lookup = (rom_table_lookup_fn) rom_hword_as_ptr(BOOTROM_TABLE_LOOKUP_OFFSET);
    uint16_t *func_table = (uint16_t *) rom_hword_as_ptr(BOOTROM_FUNC_TABLE_OFFSET);
    return rom_table_lookup(func_table, code);
100011b2:	4798      	blx	r3
    return rom_func_lookup_inline(code);
}
100011b4:	bd10      	pop	{r4, pc}
100011b6:	46c0      	nop			@ (mov r8, r8)

100011b8 <rom_data_lookup>:
    return (void *)(uintptr_t)*(uint16_t *)(uintptr_t)rom_address;
100011b8:	2316      	movs	r3, #22

void *rom_data_lookup(uint32_t code) {
100011ba:	b510      	push	{r4, lr}
100011bc:	0001      	movs	r1, r0
100011be:	8818      	ldrh	r0, [r3, #0]
100011c0:	3302      	adds	r3, #2
100011c2:	881b      	ldrh	r3, [r3, #0]
#pragma GCC diagnostic ignored "-Warray-bounds"
static __force_inline void *rom_data_lookup_inline(uint32_t code) {
#if PICO_RP2040
    rom_table_lookup_fn rom_table_lookup = (rom_table_lookup_fn) rom_hword_as_ptr(BOOTROM_TABLE_LOOKUP_OFFSET);
    uint16_t *data_table = (uint16_t *) rom_hword_as_ptr(BOOTROM_DATA_TABLE_OFFSET);
    return rom_table_lookup(data_table, code);
100011c4:	4798      	blx	r3
    return rom_data_lookup_inline(code);
}
100011c6:	bd10      	pop	{r4, pc}

100011c8 <rom_funcs_lookup>:
/// \end::table_lookup[]

bool rom_funcs_lookup(uint32_t *table, unsigned int count) {
100011c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100011ca:	4647      	mov	r7, r8
100011cc:	46ce      	mov	lr, r9
100011ce:	b580      	push	{r7, lr}
100011d0:	1e0f      	subs	r7, r1, #0
    bool ok = true;
    for (unsigned int i = 0; i < count; i++) {
100011d2:	d018      	beq.n	10001206 <rom_funcs_lookup+0x3e>
    return (void *)(uintptr_t)*(uint16_t *)(uintptr_t)rom_address;
100011d4:	2314      	movs	r3, #20
100011d6:	4699      	mov	r9, r3
100011d8:	3304      	adds	r3, #4
100011da:	0004      	movs	r4, r0
100011dc:	2500      	movs	r5, #0
    bool ok = true;
100011de:	2601      	movs	r6, #1
100011e0:	4698      	mov	r8, r3
100011e2:	464b      	mov	r3, r9
100011e4:	8818      	ldrh	r0, [r3, #0]
100011e6:	4643      	mov	r3, r8
    return rom_table_lookup(func_table, code);
100011e8:	6821      	ldr	r1, [r4, #0]
    return (void *)(uintptr_t)*(uint16_t *)(uintptr_t)rom_address;
100011ea:	881b      	ldrh	r3, [r3, #0]
    return rom_table_lookup(func_table, code);
100011ec:	4798      	blx	r3
        table[i] = (uintptr_t) rom_func_lookup(table[i]);
100011ee:	c401      	stmia	r4!, {r0}
        if (!table[i]) ok = false;
100011f0:	1e43      	subs	r3, r0, #1
100011f2:	4198      	sbcs	r0, r3
    for (unsigned int i = 0; i < count; i++) {
100011f4:	3501      	adds	r5, #1
        if (!table[i]) ok = false;
100011f6:	4006      	ands	r6, r0
    for (unsigned int i = 0; i < count; i++) {
100011f8:	42af      	cmp	r7, r5
100011fa:	d1f2      	bne.n	100011e2 <rom_funcs_lookup+0x1a>
    }
    return ok;
}
100011fc:	0030      	movs	r0, r6
100011fe:	bcc0      	pop	{r6, r7}
10001200:	46b9      	mov	r9, r7
10001202:	46b0      	mov	r8, r6
10001204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bool ok = true;
10001206:	2601      	movs	r6, #1
10001208:	e7f8      	b.n	100011fc <rom_funcs_lookup+0x34>
1000120a:	46c0      	nop			@ (mov r8, r8)

1000120c <xosc_init>:
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif

void xosc_init(void) {
    // Assumes 1-15 MHz input, checked above.
    xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
1000120c:	23aa      	movs	r3, #170	@ 0xaa
1000120e:	4a06      	ldr	r2, [pc, #24]	@ (10001228 <xosc_init+0x1c>)
10001210:	011b      	lsls	r3, r3, #4
10001212:	6013      	str	r3, [r2, #0]

    // Set xosc startup delay
    xosc_hw->startup = STARTUP_DELAY;
10001214:	238d      	movs	r3, #141	@ 0x8d
10001216:	005b      	lsls	r3, r3, #1
10001218:	60d3      	str	r3, [r2, #12]
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000121a:	4904      	ldr	r1, [pc, #16]	@ (1000122c <xosc_init+0x20>)
1000121c:	4b04      	ldr	r3, [pc, #16]	@ (10001230 <xosc_init+0x24>)
1000121e:	6019      	str	r1, [r3, #0]

    // Set the enable bit now that we have set freq range and startup delay
    hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);

    // Wait for XOSC to be stable
    while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS)) {
10001220:	6853      	ldr	r3, [r2, #4]
10001222:	2b00      	cmp	r3, #0
10001224:	dafc      	bge.n	10001220 <xosc_init+0x14>
        tight_loop_contents();
    }
}
10001226:	4770      	bx	lr
10001228:	40024000 	.word	0x40024000
1000122c:	00fab000 	.word	0x00fab000
10001230:	40026000 	.word	0x40026000

10001234 <first_per_core_initializer>:
//
// We create a dummy initializer in __preinit_array.YYYYY (between the standard initializers
// and the per core initializers), so we find the first per core initializer. Whilst we could
// have done this via an entry in the linker script, we want to preserve backwards compatibility
// with RP2040 custom linker scripts.
static void first_per_core_initializer(void) {}
10001234:	4770      	bx	lr
10001236:	46c0      	nop			@ (mov r8, r8)

10001238 <hard_assertion_failure>:
void __weak hard_assertion_failure(void) {
10001238:	b510      	push	{r4, lr}
    panic("Hard assert");
1000123a:	4801      	ldr	r0, [pc, #4]	@ (10001240 <hard_assertion_failure+0x8>)
1000123c:	f7ff f9cc 	bl	100005d8 <panic>
10001240:	10001b3c 	.word	0x10001b3c

10001244 <runtime_run_initializers>:
void runtime_run_initializers(void) {
10001244:	b570      	push	{r4, r5, r6, lr}
    for (uintptr_t *p = from; p < &__preinit_array_end; p++) {
10001246:	4d07      	ldr	r5, [pc, #28]	@ (10001264 <runtime_run_initializers+0x20>)
10001248:	4e07      	ldr	r6, [pc, #28]	@ (10001268 <runtime_run_initializers+0x24>)
1000124a:	42b5      	cmp	r5, r6
1000124c:	d209      	bcs.n	10001262 <runtime_run_initializers+0x1e>
1000124e:	2400      	movs	r4, #0
10001250:	3e01      	subs	r6, #1
10001252:	1b76      	subs	r6, r6, r5
10001254:	08b6      	lsrs	r6, r6, #2
        ((void (*)(void))val)();
10001256:	cd08      	ldmia	r5!, {r3}
10001258:	4798      	blx	r3
    for (uintptr_t *p = from; p < &__preinit_array_end; p++) {
1000125a:	0023      	movs	r3, r4
1000125c:	3401      	adds	r4, #1
1000125e:	42b3      	cmp	r3, r6
10001260:	d1f9      	bne.n	10001256 <runtime_run_initializers+0x12>
}
10001262:	bd70      	pop	{r4, r5, r6, pc}
10001264:	10001ac0 	.word	0x10001ac0
10001268:	10001afc 	.word	0x10001afc

1000126c <runtime_init_early_resets>:
1000126c:	4b05      	ldr	r3, [pc, #20]	@ (10001284 <runtime_init_early_resets+0x18>)
1000126e:	4a06      	ldr	r2, [pc, #24]	@ (10001288 <runtime_init_early_resets+0x1c>)
10001270:	4906      	ldr	r1, [pc, #24]	@ (1000128c <runtime_init_early_resets+0x20>)
10001272:	601a      	str	r2, [r3, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001274:	4a06      	ldr	r2, [pc, #24]	@ (10001290 <runtime_init_early_resets+0x24>)
10001276:	4b07      	ldr	r3, [pc, #28]	@ (10001294 <runtime_init_early_resets+0x28>)
10001278:	601a      	str	r2, [r3, #0]
1000127a:	0010      	movs	r0, r2
1000127c:	680b      	ldr	r3, [r1, #0]
1000127e:	4398      	bics	r0, r3
10001280:	d1fb      	bne.n	1000127a <runtime_init_early_resets+0xe>
            (1u << RESET_UART0) |
            (1u << RESET_UART1) |
            (1u << RESET_USBCTRL)
    ));

}
10001282:	4770      	bx	lr
10001284:	4000e000 	.word	0x4000e000
10001288:	fefbcdbf 	.word	0xfefbcdbf
1000128c:	4000c008 	.word	0x4000c008
10001290:	003c7ffe 	.word	0x003c7ffe
10001294:	4000f000 	.word	0x4000f000

10001298 <runtime_init_usb_power_down>:
#if !PICO_RUNTIME_NO_INIT_USB_POWER_DOWN
#include "hardware/structs/usb.h"
void __weak runtime_init_usb_power_down(void) {
    // Ensure USB PHY is in low-power state -- must be cleared before beginning USB operations. Only
    // do this if USB appears to be in the reset state, to avoid breaking core1-as-debugger.
    if (usb_hw->sie_ctrl == USB_SIE_CTRL_RESET) {
10001298:	4b04      	ldr	r3, [pc, #16]	@ (100012ac <runtime_init_usb_power_down+0x14>)
1000129a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
1000129c:	2b00      	cmp	r3, #0
1000129e:	d103      	bne.n	100012a8 <runtime_init_usb_power_down+0x10>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100012a0:	2280      	movs	r2, #128	@ 0x80
100012a2:	4b03      	ldr	r3, [pc, #12]	@ (100012b0 <runtime_init_usb_power_down+0x18>)
100012a4:	02d2      	lsls	r2, r2, #11
100012a6:	601a      	str	r2, [r3, #0]
        hw_set_bits(&usb_hw->sie_ctrl, USB_SIE_CTRL_TRANSCEIVER_PD_BITS);
    }
}
100012a8:	4770      	bx	lr
100012aa:	46c0      	nop			@ (mov r8, r8)
100012ac:	50110000 	.word	0x50110000
100012b0:	5011204c 	.word	0x5011204c

100012b4 <runtime_init_post_clock_resets>:
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100012b4:	4a04      	ldr	r2, [pc, #16]	@ (100012c8 <runtime_init_post_clock_resets+0x14>)
100012b6:	4b05      	ldr	r3, [pc, #20]	@ (100012cc <runtime_init_post_clock_resets+0x18>)
100012b8:	601a      	str	r2, [r3, #0]
100012ba:	4a05      	ldr	r2, [pc, #20]	@ (100012d0 <runtime_init_post_clock_resets+0x1c>)
100012bc:	6813      	ldr	r3, [r2, #0]
100012be:	01db      	lsls	r3, r3, #7
100012c0:	3380      	adds	r3, #128	@ 0x80
100012c2:	d1fb      	bne.n	100012bc <runtime_init_post_clock_resets+0x8>
#include "hardware/resets.h"
void __weak runtime_init_post_clock_resets(void) {
    // Peripheral clocks should now all be running
    static_assert(NUM_RESETS <= 32, "");
    unreset_block_mask_wait_blocking(RESETS_RESET_BITS);
}
100012c4:	4770      	bx	lr
100012c6:	46c0      	nop			@ (mov r8, r8)
100012c8:	01ffffff 	.word	0x01ffffff
100012cc:	4000f000 	.word	0x4000f000
100012d0:	4000c008 	.word	0x4000c008

100012d4 <runtime_init_rp2040_gpio_ie_disable>:
    // after resetting BANK0 we should disable IE on 26-29 as these may have mid-rail voltages when
    // ADC is in use (on RP2040 B2 and later, and non-RP2040 chips, ADC pins should already have
    // the correct reset state):
    pads_bank0_hw_t *pads_bank0_hw_clear = (pads_bank0_hw_t *)hw_clear_alias_untyped(pads_bank0_hw);
    pads_bank0_hw_clear->io[26] = pads_bank0_hw_clear->io[27] =
            pads_bank0_hw_clear->io[28] = pads_bank0_hw_clear->io[29] = PADS_BANK0_GPIO0_IE_BITS;
100012d4:	2240      	movs	r2, #64	@ 0x40
100012d6:	4b03      	ldr	r3, [pc, #12]	@ (100012e4 <runtime_init_rp2040_gpio_ie_disable+0x10>)
100012d8:	679a      	str	r2, [r3, #120]	@ 0x78
100012da:	675a      	str	r2, [r3, #116]	@ 0x74
    pads_bank0_hw_clear->io[26] = pads_bank0_hw_clear->io[27] =
100012dc:	671a      	str	r2, [r3, #112]	@ 0x70
100012de:	66da      	str	r2, [r3, #108]	@ 0x6c
#endif
}
100012e0:	4770      	bx	lr
100012e2:	46c0      	nop			@ (mov r8, r8)
100012e4:	4001f000 	.word	0x4001f000

100012e8 <runtime_init_spin_locks_reset>:
PICO_RUNTIME_INIT_FUNC_HW(runtime_init_rp2040_gpio_ie_disable, PICO_RUNTIME_INIT_RP2040_GPIO_IE_DISABLE);
#endif

#if !PICO_RUNTIME_NO_INIT_SPIN_LOCKS_RESET
#include "hardware/sync.h"
void __weak runtime_init_spin_locks_reset(void) {
100012e8:	b510      	push	{r4, lr}
    spin_locks_reset();
100012ea:	f7ff f9bb 	bl	10000664 <spin_locks_reset>
}
100012ee:	bd10      	pop	{r4, pc}

100012f0 <runtime_init_install_ram_vector_table>:
#endif


uint32_t __attribute__((section(".ram_vector_table"))) ram_vector_table[PICO_RAM_VECTOR_TABLE_SIZE];

void runtime_init_install_ram_vector_table(void) {
100012f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Note on RISC-V the RAM vector table is initialised during crt0
#if !(PICO_NO_RAM_VECTOR_TABLE || PICO_NO_FLASH)
    extern uint32_t __vectors;
    extern uint32_t __vectors_end;
    uint32_t stored_words = (uint32_t)(&__vectors_end - &__vectors);
100012f2:	4927      	ldr	r1, [pc, #156]	@ (10001390 <runtime_init_install_ram_vector_table+0xa0>)
100012f4:	4c27      	ldr	r4, [pc, #156]	@ (10001394 <runtime_init_install_ram_vector_table+0xa4>)
    __builtin_memcpy(ram_vector_table, &__vectors, 4 * MIN(stored_words, PICO_RAM_VECTOR_TABLE_SIZE));
100012f6:	4d28      	ldr	r5, [pc, #160]	@ (10001398 <runtime_init_install_ram_vector_table+0xa8>)
    uint32_t stored_words = (uint32_t)(&__vectors_end - &__vectors);
100012f8:	1a64      	subs	r4, r4, r1
100012fa:	10a6      	asrs	r6, r4, #2
    __builtin_memcpy(ram_vector_table, &__vectors, 4 * MIN(stored_words, PICO_RAM_VECTOR_TABLE_SIZE));
100012fc:	0032      	movs	r2, r6
100012fe:	2e30      	cmp	r6, #48	@ 0x30
10001300:	d900      	bls.n	10001304 <runtime_init_install_ram_vector_table+0x14>
10001302:	2230      	movs	r2, #48	@ 0x30
10001304:	0028      	movs	r0, r5
10001306:	0092      	lsls	r2, r2, #2
10001308:	f000 f9be 	bl	10001688 <__wrap___aeabi_memcpy>
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
1000130c:	2cbc      	cmp	r4, #188	@ 0xbc
1000130e:	d83b      	bhi.n	10001388 <runtime_init_install_ram_vector_table+0x98>
10001310:	2030      	movs	r0, #48	@ 0x30
10001312:	232f      	movs	r3, #47	@ 0x2f
10001314:	192c      	adds	r4, r5, r4
10001316:	0764      	lsls	r4, r4, #29
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
10001318:	4a20      	ldr	r2, [pc, #128]	@ (1000139c <runtime_init_install_ram_vector_table+0xac>)
1000131a:	1b80      	subs	r0, r0, r6
1000131c:	0fe4      	lsrs	r4, r4, #31
1000131e:	1b9b      	subs	r3, r3, r6
10001320:	2b05      	cmp	r3, #5
10001322:	d916      	bls.n	10001352 <runtime_init_install_ram_vector_table+0x62>
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001324:	0037      	movs	r7, r6
10001326:	2c00      	cmp	r4, #0
10001328:	d002      	beq.n	10001330 <runtime_init_install_ram_vector_table+0x40>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
1000132a:	00b3      	lsls	r3, r6, #2
1000132c:	1c77      	adds	r7, r6, #1
1000132e:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001330:	1b00      	subs	r0, r0, r4
10001332:	1933      	adds	r3, r6, r4
10001334:	009b      	lsls	r3, r3, #2
10001336:	0841      	lsrs	r1, r0, #1
10001338:	18eb      	adds	r3, r5, r3
1000133a:	00c9      	lsls	r1, r1, #3
1000133c:	18c9      	adds	r1, r1, r3
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
1000133e:	601a      	str	r2, [r3, #0]
10001340:	605a      	str	r2, [r3, #4]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001342:	3308      	adds	r3, #8
10001344:	4299      	cmp	r1, r3
10001346:	d1fa      	bne.n	1000133e <runtime_init_install_ram_vector_table+0x4e>
10001348:	2301      	movs	r3, #1
1000134a:	4203      	tst	r3, r0
1000134c:	d01c      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
1000134e:	4398      	bics	r0, r3
10001350:	19c6      	adds	r6, r0, r7
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
10001352:	00b3      	lsls	r3, r6, #2
10001354:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001356:	1c73      	adds	r3, r6, #1
10001358:	2e2f      	cmp	r6, #47	@ 0x2f
1000135a:	d015      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
1000135c:	009b      	lsls	r3, r3, #2
1000135e:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001360:	1cb3      	adds	r3, r6, #2
10001362:	2e2e      	cmp	r6, #46	@ 0x2e
10001364:	d010      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
10001366:	009b      	lsls	r3, r3, #2
10001368:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
1000136a:	1cf3      	adds	r3, r6, #3
1000136c:	2e2d      	cmp	r6, #45	@ 0x2d
1000136e:	d00b      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
10001370:	009b      	lsls	r3, r3, #2
10001372:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
10001374:	1d33      	adds	r3, r6, #4
10001376:	2e2c      	cmp	r6, #44	@ 0x2c
10001378:	d006      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
1000137a:	009b      	lsls	r3, r3, #2
1000137c:	50ea      	str	r2, [r5, r3]
    for(uint i = stored_words; i<count_of(ram_vector_table); i++) {
1000137e:	1d73      	adds	r3, r6, #5
10001380:	2e2b      	cmp	r6, #43	@ 0x2b
10001382:	d001      	beq.n	10001388 <runtime_init_install_ram_vector_table+0x98>
        ram_vector_table[i] = (uintptr_t)__unhandled_user_irq;
10001384:	009b      	lsls	r3, r3, #2
10001386:	50ea      	str	r2, [r5, r3]
    }
    scb_hw->vtor = (uintptr_t) ram_vector_table;
10001388:	4b05      	ldr	r3, [pc, #20]	@ (100013a0 <runtime_init_install_ram_vector_table+0xb0>)
1000138a:	609d      	str	r5, [r3, #8]
#endif
}
1000138c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000138e:	46c0      	nop			@ (mov r8, r8)
10001390:	10000100 	.word	0x10000100
10001394:	100001c0 	.word	0x100001c0
10001398:	20000000 	.word	0x20000000
1000139c:	100001c1 	.word	0x100001c1
100013a0:	e000ed00 	.word	0xe000ed00

100013a4 <runtime_init_clocks>:
#if HAS_RP2040_RTC
        clock_set_reported_hz(clk_rtc, RTC_CLOCK_FREQ_HZ);
#endif
    } else {
        // Disable resus that may be enabled from previous software
        clocks_hw->resus.ctrl = 0;
100013a4:	2300      	movs	r3, #0
void __weak runtime_init_clocks(void) {
100013a6:	b510      	push	{r4, lr}
        clocks_hw->resus.ctrl = 0;
100013a8:	4c29      	ldr	r4, [pc, #164]	@ (10001450 <runtime_init_clocks+0xac>)
void __weak runtime_init_clocks(void) {
100013aa:	b082      	sub	sp, #8
        clocks_hw->resus.ctrl = 0;
100013ac:	67a3      	str	r3, [r4, #120]	@ 0x78

        // Enable the xosc
        xosc_init();
100013ae:	f7ff ff2d 	bl	1000120c <xosc_init>
100013b2:	2201      	movs	r2, #1
100013b4:	4b27      	ldr	r3, [pc, #156]	@ (10001454 <runtime_init_clocks+0xb0>)
100013b6:	601a      	str	r2, [r3, #0]

        // Before we touch PLLs, switch sys and ref cleanly away from their aux sources.
        hw_clear_bits(&clocks_hw->clk[clk_sys].ctrl, CLOCKS_CLK_SYS_CTRL_SRC_BITS);
        while (clocks_hw->clk[clk_sys].selected != 0x1)
100013b8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
100013ba:	2b01      	cmp	r3, #1
100013bc:	d1fc      	bne.n	100013b8 <runtime_init_clocks+0x14>
100013be:	2203      	movs	r2, #3
100013c0:	4b25      	ldr	r3, [pc, #148]	@ (10001458 <runtime_init_clocks+0xb4>)
100013c2:	601a      	str	r2, [r3, #0]
            tight_loop_contents();
        hw_clear_bits(&clocks_hw->clk[clk_ref].ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS);
        while (clocks_hw->clk[clk_ref].selected != 0x1)
100013c4:	4a22      	ldr	r2, [pc, #136]	@ (10001450 <runtime_init_clocks+0xac>)
100013c6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
100013c8:	2b01      	cmp	r3, #1
100013ca:	d1fc      	bne.n	100013c6 <runtime_init_clocks+0x22>
            tight_loop_contents();

        /// \tag::pll_init[]
        pll_init(pll_sys, PLL_SYS_REFDIV, PLL_SYS_VCO_FREQ_HZ, PLL_SYS_POSTDIV1, PLL_SYS_POSTDIV2);
100013cc:	3301      	adds	r3, #1
100013ce:	9300      	str	r3, [sp, #0]
100013d0:	2101      	movs	r1, #1
100013d2:	4a22      	ldr	r2, [pc, #136]	@ (1000145c <runtime_init_clocks+0xb8>)
100013d4:	4822      	ldr	r0, [pc, #136]	@ (10001460 <runtime_init_clocks+0xbc>)
100013d6:	3304      	adds	r3, #4
100013d8:	f7ff fe8c 	bl	100010f4 <pll_init>
        pll_init(pll_usb, PLL_USB_REFDIV, PLL_USB_VCO_FREQ_HZ, PLL_USB_POSTDIV1, PLL_USB_POSTDIV2);
100013dc:	2305      	movs	r3, #5
100013de:	2101      	movs	r1, #1
100013e0:	9300      	str	r3, [sp, #0]
100013e2:	4a20      	ldr	r2, [pc, #128]	@ (10001464 <runtime_init_clocks+0xc0>)
100013e4:	4820      	ldr	r0, [pc, #128]	@ (10001468 <runtime_init_clocks+0xc4>)
100013e6:	f7ff fe85 	bl	100010f4 <pll_init>
        //
        // - RP2350: there is an aux mux, but we are selecting one of the
        //   non-aux inputs to the glitchless mux, so the aux select doesn't
        //   matter. The value of 0 here happens to be the sys PLL.

        clock_configure_undivided(clk_ref,
100013ea:	2200      	movs	r2, #0
100013ec:	2102      	movs	r1, #2
100013ee:	2004      	movs	r0, #4
100013f0:	4b1e      	ldr	r3, [pc, #120]	@ (1000146c <runtime_init_clocks+0xc8>)
100013f2:	f7ff fe05 	bl	10001000 <clock_configure_undivided>
        }
#endif

        /// \tag::configure_clk_sys[]
        // CLK SYS = PLL SYS (usually) 125MHz / 1 = 125MHz
        clock_configure_undivided(clk_sys,
100013f6:	2200      	movs	r2, #0
100013f8:	2101      	movs	r1, #1
100013fa:	2005      	movs	r0, #5
100013fc:	4b1c      	ldr	r3, [pc, #112]	@ (10001470 <runtime_init_clocks+0xcc>)
100013fe:	f7ff fdff 	bl	10001000 <clock_configure_undivided>
                        CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS,
                        SYS_CLK_HZ);
        /// \end::configure_clk_sys[]

        // CLK USB = PLL USB 48MHz / 1 = 48MHz
        clock_configure_undivided(clk_usb,
10001402:	2200      	movs	r2, #0
10001404:	2100      	movs	r1, #0
10001406:	2007      	movs	r0, #7
10001408:	4b1a      	ldr	r3, [pc, #104]	@ (10001474 <runtime_init_clocks+0xd0>)
1000140a:	f7ff fdf9 	bl	10001000 <clock_configure_undivided>
                        0, // No GLMUX
                        CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB,
                        USB_CLK_HZ);

        // CLK ADC = PLL USB 48MHZ / 1 = 48MHz
        clock_configure_undivided(clk_adc,
1000140e:	2200      	movs	r2, #0
10001410:	2100      	movs	r1, #0
10001412:	2008      	movs	r0, #8
10001414:	4b17      	ldr	r3, [pc, #92]	@ (10001474 <runtime_init_clocks+0xd0>)
10001416:	f7ff fdf3 	bl	10001000 <clock_configure_undivided>

#if HAS_RP2040_RTC
        // CLK RTC = PLL USB 48MHz / 1024 = 46875Hz
#if (USB_CLK_HZ % RTC_CLOCK_FREQ_HZ == 0)
        // this doesn't pull in 64 bit arithmetic
        clock_configure_int_divider(clk_rtc,
1000141a:	2380      	movs	r3, #128	@ 0x80
1000141c:	00db      	lsls	r3, r3, #3
1000141e:	9300      	str	r3, [sp, #0]
10001420:	2200      	movs	r2, #0
10001422:	2100      	movs	r1, #0
10001424:	2009      	movs	r0, #9
10001426:	4b13      	ldr	r3, [pc, #76]	@ (10001474 <runtime_init_clocks+0xd0>)
10001428:	f7ff fd70 	bl	10000f0c <clock_configure_int_divider>

#endif
#endif

        // CLK PERI = clk_sys. Used as reference clock for UART and SPI serial.
        clock_configure_undivided(clk_peri,
1000142c:	2200      	movs	r2, #0
1000142e:	4b10      	ldr	r3, [pc, #64]	@ (10001470 <runtime_init_clocks+0xcc>)
10001430:	2100      	movs	r1, #0
10001432:	2006      	movs	r0, #6
10001434:	f7ff fde4 	bl	10001000 <clock_configure_undivided>
    uint32_t cycles = clock_get_hz(clk_ref) / MHZ;
10001438:	2004      	movs	r0, #4
1000143a:	f7ff fe55 	bl	100010e8 <clock_get_hz>
1000143e:	490e      	ldr	r1, [pc, #56]	@ (10001478 <runtime_init_clocks+0xd4>)
10001440:	f000 f824 	bl	1000148c <__wrap___aeabi_uidiv>
10001444:	0001      	movs	r1, r0
        tick_start((tick_gen_num_t)i, cycles);
10001446:	2000      	movs	r0, #0
10001448:	f7ff fea6 	bl	10001198 <tick_start>
    }

    // Finally, all clocks are configured so start the ticks
    // The ticks use clk_ref so now that is configured we can start them
    start_all_ticks();
}
1000144c:	b002      	add	sp, #8
1000144e:	bd10      	pop	{r4, pc}
10001450:	40008000 	.word	0x40008000
10001454:	4000b03c 	.word	0x4000b03c
10001458:	4000b030 	.word	0x4000b030
1000145c:	59682f00 	.word	0x59682f00
10001460:	40028000 	.word	0x40028000
10001464:	47868c00 	.word	0x47868c00
10001468:	4002c000 	.word	0x4002c000
1000146c:	00b71b00 	.word	0x00b71b00
10001470:	07735940 	.word	0x07735940
10001474:	02dc6c00 	.word	0x02dc6c00
10001478:	000f4240 	.word	0x000f4240

1000147c <__aeabi_bits_init>:
aeabi_bits_funcs_end:

.section .text
.thumb_func
__aeabi_bits_init:
    ldr r0, =aeabi_bits_funcs
1000147c:	4801      	ldr	r0, [pc, #4]	@ (10001484 <__aeabi_bits_init+0x8>)
    movs r1, #BITS_FUNC_COUNT
1000147e:	2104      	movs	r1, #4
    ldr r3, =rom_funcs_lookup
10001480:	4b01      	ldr	r3, [pc, #4]	@ (10001488 <__aeabi_bits_init+0xc>)
    bx r3
10001482:	4718      	bx	r3
    ldr r0, =aeabi_bits_funcs
10001484:	200001c0 	.word	0x200001c0
    ldr r3, =rom_funcs_lookup
10001488:	100011c9 	.word	0x100011c9

1000148c <__wrap___aeabi_uidiv>:
regular_func divmod_u32u32
wrapper_func __aeabi_uidiv
wrapper_func __aeabi_uidivmod
#if !PICO_DIVIDER_DISABLE_INTERRUPTS
    // to support IRQ usage (or context switch) we must save/restore divider state around call if state is dirty
    ldr r2, =SIO_BASE
1000148c:	4a11      	ldr	r2, [pc, #68]	@ (100014d4 <divmod_u32u32_savestate+0x18>)
    ldr r3, [r2, #SIO_DIV_CSR_OFFSET]
1000148e:	6f93      	ldr	r3, [r2, #120]	@ 0x78
    lsrs r3, #SIO_DIV_CSR_DIRTY_SHIFT_FOR_CARRY
10001490:	089b      	lsrs	r3, r3, #2
    bcs divmod_u32u32_savestate
10001492:	d213      	bcs.n	100014bc <divmod_u32u32_savestate>

10001494 <divmod_u32u32_unsafe>:
    // to avoid worrying about IRQs (or context switches), simply disable interrupts around call
    ldr r2, =SIO_BASE
    mrs r3, PRIMASK
    cpsid i
#endif /* !PICO_DIVIDER_DISABLE_INTERRUPTS */
    str r0, [r2, #SIO_DIV_UDIVIDEND_OFFSET]
10001494:	6610      	str	r0, [r2, #96]	@ 0x60
    str r1, [r2, #SIO_DIV_UDIVISOR_OFFSET]
10001496:	6651      	str	r1, [r2, #100]	@ 0x64
    cmp r1, #0
10001498:	2900      	cmp	r1, #0
    beq 1f
1000149a:	d005      	beq.n	100014a8 <divmod_u32u32_unsafe+0x14>
    wait_div 2
1000149c:	e7ff      	b.n	1000149e <divmod_u32u32_unsafe+0xa>
1000149e:	e7ff      	b.n	100014a0 <divmod_u32u32_unsafe+0xc>
100014a0:	e7ff      	b.n	100014a2 <divmod_u32u32_unsafe+0xe>
    // return 64 bit value so we can efficiently return both (note read order is important since QUOTIENT must be read last)
    ldr r1, [r2, #SIO_DIV_REMAINDER_OFFSET]
100014a2:	6f51      	ldr	r1, [r2, #116]	@ 0x74
    ldr r0, [r2, #SIO_DIV_QUOTIENT_OFFSET]
100014a4:	6f10      	ldr	r0, [r2, #112]	@ 0x70
#if PICO_DIVIDER_DISABLE_INTERRUPTS
    msr PRIMASK, r3
#endif /* PICO_DIVIDER_DISABLE_INTERRUPTS */
    bx lr
100014a6:	4770      	bx	lr
1:
#if PICO_DIVIDER_DISABLE_INTERRUPTS
    msr PRIMASK, r3
#endif /* PICO_DIVIDER_DISABLE_INTERRUPTS */
    push {r2, lr}
100014a8:	b504      	push	{r2, lr}
    cmp r0, #0
100014aa:	2800      	cmp	r0, #0
    beq 1f
100014ac:	d001      	beq.n	100014b2 <divmod_u32u32_unsafe+0x1e>
    movs r0, #0
100014ae:	2000      	movs	r0, #0
    mvns r0, r0
100014b0:	43c0      	mvns	r0, r0
1:
#if PICO_DIVIDER_CALL_IDIV0
    bl __aeabi_idiv0
100014b2:	f000 faf5 	bl	10001aa0 <____aeabi_idiv0_veneer>
#endif
    movs r1, #0 // remainder 0
100014b6:	2100      	movs	r1, #0
    // need to restore saved r2 as it hold SIO ptr
    pop {r2, pc}
100014b8:	bd04      	pop	{r2, pc}
100014ba:	46c0      	nop			@ (mov r8, r8)

100014bc <divmod_u32u32_savestate>:
#if !PICO_DIVIDER_DISABLE_INTERRUPTS
.align 2
regular_func divmod_u32u32_savestate
    save_div_state_and_lr
100014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
100014be:	6e14      	ldr	r4, [r2, #96]	@ 0x60
100014c0:	6e55      	ldr	r5, [r2, #100]	@ 0x64
100014c2:	6f57      	ldr	r7, [r2, #116]	@ 0x74
100014c4:	6f16      	ldr	r6, [r2, #112]	@ 0x70
    bl divmod_u32u32_unsafe
100014c6:	f7ff ffe5 	bl	10001494 <divmod_u32u32_unsafe>
    restore_div_state_and_return
100014ca:	6614      	str	r4, [r2, #96]	@ 0x60
100014cc:	6655      	str	r5, [r2, #100]	@ 0x64
100014ce:	6757      	str	r7, [r2, #116]	@ 0x74
100014d0:	6716      	str	r6, [r2, #112]	@ 0x70
100014d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ldr r2, =SIO_BASE
100014d4:	d0000000 	.word	0xd0000000

100014d8 <__aeabi_double_init>:
 * @return the RP2040 rom version number (1 for RP2040-B0, 2 for RP2040-B1, 3 for RP2040-B2)
 */
static inline uint8_t rp2040_rom_version(void) {
    GCC_Pragma("GCC diagnostic push")
    GCC_Pragma("GCC diagnostic ignored \"-Warray-bounds\"")
    return *(uint8_t*)0x13;
100014d8:	2313      	movs	r3, #19
#endif
extern void double_table_shim_on_use_helper(void);

void __attribute__((weak)) *sf_clz_func;

void __aeabi_double_init(void) {
100014da:	b570      	push	{r4, r5, r6, lr}
    int rom_version = rp2040_rom_version();
100014dc:	781d      	ldrb	r5, [r3, #0]
#if PICO_DOUBLE_SUPPORT_ROM_V1 && PICO_RP2040_B0_SUPPORTED
    if (rom_version == 1) {
100014de:	2d01      	cmp	r5, #1
100014e0:	d019      	beq.n	10001516 <__aeabi_double_init+0x3e>
        for(uint i=0;i<SF_TABLE_V2_SIZE/4;i++) {
            sd_table[i] = (uintptr_t)missing_double_func_shim;
        }
    }
#endif
    if (rom_version >= 2) {
100014e2:	dd14      	ble.n	1000150e <__aeabi_double_init+0x36>
        void *rom_table_double = rom_data_lookup(rom_table_code('S', 'D'));
100014e4:	481f      	ldr	r0, [pc, #124]	@ (10001564 <__aeabi_double_init+0x8c>)
100014e6:	f7ff fe67 	bl	100011b8 <rom_data_lookup>
100014ea:	0006      	movs	r6, r0
        void *rom_table_float = rom_data_lookup(rom_table_code('S', 'F'));
100014ec:	481e      	ldr	r0, [pc, #120]	@ (10001568 <__aeabi_double_init+0x90>)
100014ee:	f7ff fe63 	bl	100011b8 <rom_data_lookup>
        assert(*((uint8_t *)(((void *)rom_table_float)-2)) * 4 >= SF_TABLE_V2_SIZE);
        (void)rom_table_float;
        memcpy(&sd_table, rom_table_double, SF_TABLE_V2_SIZE);
100014f2:	4c1e      	ldr	r4, [pc, #120]	@ (1000156c <__aeabi_double_init+0x94>)
100014f4:	2280      	movs	r2, #128	@ 0x80
100014f6:	0031      	movs	r1, r6
100014f8:	0020      	movs	r0, r4
100014fa:	f000 f8c5 	bl	10001688 <__wrap___aeabi_memcpy>
                panic(NULL);
            }
#endif
        }
    }
    if (rom_version < 3) {
100014fe:	2d02      	cmp	r5, #2
10001500:	d02d      	beq.n	1000155e <__aeabi_double_init+0x86>
        // we use the unused entry for SINCOS
        sd_table[SF_TABLE_V3_FSINCOS / 4] = (uintptr_t) double_table_shim_on_use_helper;
    }

    sf_clz_func = rom_func_lookup(ROM_FUNC_CLZ32);
10001502:	481b      	ldr	r0, [pc, #108]	@ (10001570 <__aeabi_double_init+0x98>)
10001504:	f7ff fe50 	bl	100011a8 <rom_func_lookup>
10001508:	4b1a      	ldr	r3, [pc, #104]	@ (10001574 <__aeabi_double_init+0x9c>)
1000150a:	6018      	str	r0, [r3, #0]
}
1000150c:	bd70      	pop	{r4, r5, r6, pc}
1000150e:	4b1a      	ldr	r3, [pc, #104]	@ (10001578 <__aeabi_double_init+0xa0>)
10001510:	4c16      	ldr	r4, [pc, #88]	@ (1000156c <__aeabi_double_init+0x94>)
        sd_table[SF_TABLE_V3_FSINCOS / 4] = (uintptr_t) double_table_shim_on_use_helper;
10001512:	64a3      	str	r3, [r4, #72]	@ 0x48
10001514:	e7f5      	b.n	10001502 <__aeabi_double_init+0x2a>
10001516:	4b18      	ldr	r3, [pc, #96]	@ (10001578 <__aeabi_double_init+0xa0>)
            sd_table[i] = (uintptr_t)double_table_shim_on_use_helper;
10001518:	4c14      	ldr	r4, [pc, #80]	@ (1000156c <__aeabi_double_init+0x94>)
1000151a:	6023      	str	r3, [r4, #0]
1000151c:	6063      	str	r3, [r4, #4]
1000151e:	60a3      	str	r3, [r4, #8]
10001520:	60e3      	str	r3, [r4, #12]
10001522:	6123      	str	r3, [r4, #16]
10001524:	6163      	str	r3, [r4, #20]
10001526:	61a3      	str	r3, [r4, #24]
10001528:	61e3      	str	r3, [r4, #28]
1000152a:	6223      	str	r3, [r4, #32]
1000152c:	6263      	str	r3, [r4, #36]	@ 0x24
1000152e:	62a3      	str	r3, [r4, #40]	@ 0x28
10001530:	62e3      	str	r3, [r4, #44]	@ 0x2c
10001532:	6323      	str	r3, [r4, #48]	@ 0x30
10001534:	6363      	str	r3, [r4, #52]	@ 0x34
10001536:	63a3      	str	r3, [r4, #56]	@ 0x38
10001538:	63e3      	str	r3, [r4, #60]	@ 0x3c
1000153a:	6423      	str	r3, [r4, #64]	@ 0x40
1000153c:	6463      	str	r3, [r4, #68]	@ 0x44
1000153e:	64a3      	str	r3, [r4, #72]	@ 0x48
10001540:	64e3      	str	r3, [r4, #76]	@ 0x4c
10001542:	6523      	str	r3, [r4, #80]	@ 0x50
10001544:	6563      	str	r3, [r4, #84]	@ 0x54
10001546:	65a3      	str	r3, [r4, #88]	@ 0x58
10001548:	65e3      	str	r3, [r4, #92]	@ 0x5c
1000154a:	6623      	str	r3, [r4, #96]	@ 0x60
1000154c:	6663      	str	r3, [r4, #100]	@ 0x64
1000154e:	66a3      	str	r3, [r4, #104]	@ 0x68
10001550:	66e3      	str	r3, [r4, #108]	@ 0x6c
10001552:	6723      	str	r3, [r4, #112]	@ 0x70
10001554:	6763      	str	r3, [r4, #116]	@ 0x74
10001556:	67a3      	str	r3, [r4, #120]	@ 0x78
10001558:	67e3      	str	r3, [r4, #124]	@ 0x7c
        sd_table[SF_TABLE_V3_FSINCOS / 4] = (uintptr_t) double_table_shim_on_use_helper;
1000155a:	64a3      	str	r3, [r4, #72]	@ 0x48
1000155c:	e7d1      	b.n	10001502 <__aeabi_double_init+0x2a>
1000155e:	4b06      	ldr	r3, [pc, #24]	@ (10001578 <__aeabi_double_init+0xa0>)
10001560:	64a3      	str	r3, [r4, #72]	@ 0x48
10001562:	e7ce      	b.n	10001502 <__aeabi_double_init+0x2a>
10001564:	00004453 	.word	0x00004453
10001568:	00004653 	.word	0x00004653
1000156c:	20000370 	.word	0x20000370
10001570:	0000334c 	.word	0x0000334c
10001574:	20000d1c 	.word	0x20000d1c
10001578:	1000157d 	.word	0x1000157d

1000157c <double_table_shim_on_use_helper>:
#endif
.endm

double_section double_table_shim_on_use_helper
regular_func double_table_shim_on_use_helper
    push {r0-r2, lr}
1000157c:	b507      	push	{r0, r1, r2, lr}
    mov r0, ip
1000157e:	4660      	mov	r0, ip
    cmp r0, #0
    bne 1f
    bkpt #0
#endif
1:
    ldrh r1, [r0]
10001580:	8801      	ldrh	r1, [r0, #0]
    lsrs r2, r1, #8
10001582:	0a0a      	lsrs	r2, r1, #8
    adds r0, #2
10001584:	3002      	adds	r0, #2
    cmp r2, #0xdf
10001586:	2adf      	cmp	r2, #223	@ 0xdf
    bne 1b
10001588:	d1fa      	bne.n	10001580 <double_table_shim_on_use_helper+0x4>
    uxtb r1, r1 // r1 holds table offset
1000158a:	b2c9      	uxtb	r1, r1
    lsrs r2, r0, #2
1000158c:	0882      	lsrs	r2, r0, #2
    bcc 1f
1000158e:	d304      	bcc.n	1000159a <double_table_shim_on_use_helper+0x1e>
    // unaligned
    ldrh r2, [r0, #0]
10001590:	8802      	ldrh	r2, [r0, #0]
    ldrh r0, [r0, #2]
10001592:	8840      	ldrh	r0, [r0, #2]
    lsls r0, #16
10001594:	0400      	lsls	r0, r0, #16
    orrs r0, r2
10001596:	4310      	orrs	r0, r2
    b 2f
10001598:	e000      	b.n	1000159c <double_table_shim_on_use_helper+0x20>
1:
    ldr r0, [r0]
1000159a:	6800      	ldr	r0, [r0, #0]
2:
    ldr r2, =sd_table
1000159c:	4a01      	ldr	r2, [pc, #4]	@ (100015a4 <double_table_shim_on_use_helper+0x28>)
    str r0, [r2, r1]
1000159e:	5050      	str	r0, [r2, r1]
    str r0, [sp, #12]
100015a0:	9003      	str	r0, [sp, #12]
    pop {r0-r2, pc}
100015a2:	bd07      	pop	{r0, r1, r2, pc}
    ldr r2, =sd_table
100015a4:	20000370 	.word	0x20000370

100015a8 <__wrap___aeabi_lmul>:
.endm

int64_section __aeabi_lmul

wrapper_func __aeabi_lmul
    muls   r1, r2
100015a8:	4351      	muls	r1, r2
    muls   r3, r0
100015aa:	4343      	muls	r3, r0
    adds   r1, r3
100015ac:	18c9      	adds	r1, r1, r3
    mov    r12, r1
100015ae:	468c      	mov	ip, r1
    lsrs   r1, r2, #16
100015b0:	0c11      	lsrs	r1, r2, #16
    uxth   r3, r0
100015b2:	b283      	uxth	r3, r0
    muls   r3, r1
100015b4:	434b      	muls	r3, r1
    push   {r4}
100015b6:	b410      	push	{r4}
    lsrs   r4, r0, #16
100015b8:	0c04      	lsrs	r4, r0, #16
    muls   r1, r4
100015ba:	4361      	muls	r1, r4
    uxth   r2, r2
100015bc:	b292      	uxth	r2, r2
    uxth   r0, r0
100015be:	b280      	uxth	r0, r0
    muls   r0, r2
100015c0:	4350      	muls	r0, r2
    muls   r2, r4
100015c2:	4362      	muls	r2, r4
    lsls   r4, r3, #16
100015c4:	041c      	lsls	r4, r3, #16
    lsrs   r3, #16
100015c6:	0c1b      	lsrs	r3, r3, #16
    adds   r0, r4
100015c8:	1900      	adds	r0, r0, r4
    pop    {r4}
100015ca:	bc10      	pop	{r4}
    adcs   r1, r3
100015cc:	4159      	adcs	r1, r3
    lsls   r3, r2, #16
100015ce:	0413      	lsls	r3, r2, #16
    lsrs   r2, #16
100015d0:	0c12      	lsrs	r2, r2, #16
    adds   r0, r3
100015d2:	18c0      	adds	r0, r0, r3
    adcs   r1, r2
100015d4:	4151      	adcs	r1, r2
    add    r1, r12
100015d6:	4461      	add	r1, ip
    bx lr
100015d8:	4770      	bx	lr
	...

100015dc <__aeabi_float_init>:
100015dc:	2313      	movs	r3, #19
static __attribute__((noreturn)) void missing_float_func_shim(void) {
    panic("");
}
#endif

void __aeabi_float_init(void) {
100015de:	b510      	push	{r4, lr}
    int rom_version = rp2040_rom_version();
    void *rom_table = rom_data_lookup(rom_table_code('S', 'F'));
100015e0:	4812      	ldr	r0, [pc, #72]	@ (1000162c <__aeabi_float_init+0x50>)
    int rom_version = rp2040_rom_version();
100015e2:	781c      	ldrb	r4, [r3, #0]
    void *rom_table = rom_data_lookup(rom_table_code('S', 'F'));
100015e4:	f7ff fde8 	bl	100011b8 <rom_data_lookup>
100015e8:	0001      	movs	r1, r0
#if PICO_FLOAT_SUPPORT_ROM_V1 && PICO_RP2040_B0_SUPPORTED
    if (rom_version == 1) {
100015ea:	2c01      	cmp	r4, #1
100015ec:	d00a      	beq.n	10001604 <__aeabi_float_init+0x28>
        for(uint i=0;i<SF_TABLE_V2_SIZE/4;i++) {
            if (!sf_table[i]) sf_table[i] = (uintptr_t)missing_float_func_shim;
        }
    }
#endif
    if (rom_version >= 2) {
100015ee:	dd03      	ble.n	100015f8 <__aeabi_float_init+0x1c>
        assert(*((uint8_t *)rom_table-2) * 4 >= SF_TABLE_V2_SIZE);
        memcpy(&sf_table, rom_table, SF_TABLE_V2_SIZE);
100015f0:	2280      	movs	r2, #128	@ 0x80
100015f2:	480f      	ldr	r0, [pc, #60]	@ (10001630 <__aeabi_float_init+0x54>)
100015f4:	f000 f848 	bl	10001688 <__wrap___aeabi_memcpy>
    }
    sf_clz_func = rom_func_lookup(ROM_FUNC_CLZ32);
100015f8:	480e      	ldr	r0, [pc, #56]	@ (10001634 <__aeabi_float_init+0x58>)
100015fa:	f7ff fdd5 	bl	100011a8 <rom_func_lookup>
100015fe:	4b0e      	ldr	r3, [pc, #56]	@ (10001638 <__aeabi_float_init+0x5c>)
10001600:	6018      	str	r0, [r3, #0]
}
10001602:	bd10      	pop	{r4, pc}
        memcpy(&sf_table, rom_table, SF_TABLE_V1_SIZE);
10001604:	4c0a      	ldr	r4, [pc, #40]	@ (10001630 <__aeabi_float_init+0x54>)
10001606:	2254      	movs	r2, #84	@ 0x54
10001608:	0020      	movs	r0, r4
1000160a:	f000 f83d 	bl	10001688 <__wrap___aeabi_memcpy>
            sf_table[i] = (uintptr_t)float_table_shim_on_use_helper;
1000160e:	4b0b      	ldr	r3, [pc, #44]	@ (1000163c <__aeabi_float_init+0x60>)
10001610:	6563      	str	r3, [r4, #84]	@ 0x54
10001612:	65a3      	str	r3, [r4, #88]	@ 0x58
10001614:	65e3      	str	r3, [r4, #92]	@ 0x5c
10001616:	6623      	str	r3, [r4, #96]	@ 0x60
10001618:	6663      	str	r3, [r4, #100]	@ 0x64
1000161a:	66a3      	str	r3, [r4, #104]	@ 0x68
1000161c:	66e3      	str	r3, [r4, #108]	@ 0x6c
1000161e:	6723      	str	r3, [r4, #112]	@ 0x70
10001620:	6763      	str	r3, [r4, #116]	@ 0x74
10001622:	67a3      	str	r3, [r4, #120]	@ 0x78
10001624:	67e3      	str	r3, [r4, #124]	@ 0x7c
        sf_table[SF_TABLE_FLOAT2INT/4] = sf_table[SF_TABLE_FLOAT2FIX/4] = (uintptr_t)float_table_shim_on_use_helper;
10001626:	6223      	str	r3, [r4, #32]
10001628:	61e3      	str	r3, [r4, #28]
    if (rom_version >= 2) {
1000162a:	e7e5      	b.n	100015f8 <__aeabi_float_init+0x1c>
1000162c:	00004653 	.word	0x00004653
10001630:	20000470 	.word	0x20000470
10001634:	0000334c 	.word	0x0000334c
10001638:	20000d1c 	.word	0x20000d1c
1000163c:	10001641 	.word	0x10001641

10001640 <float_table_shim_on_use_helper>:
#endif
.endm

float_section float_table_shim_on_use_helper
regular_func float_table_shim_on_use_helper
    push {r0-r2, lr}
10001640:	b507      	push	{r0, r1, r2, lr}
    mov r0, ip
10001642:	4660      	mov	r0, ip
    cmp r0, #0
    bne 1f
    bkpt #0
#endif
1:
    ldrh r1, [r0]
10001644:	8801      	ldrh	r1, [r0, #0]
    lsrs r2, r1, #8
10001646:	0a0a      	lsrs	r2, r1, #8
    adds r0, #2
10001648:	3002      	adds	r0, #2
    cmp r2, #0xdf
1000164a:	2adf      	cmp	r2, #223	@ 0xdf
    bne 1b
1000164c:	d1fa      	bne.n	10001644 <float_table_shim_on_use_helper+0x4>
    uxtb r1, r1 // r1 holds table offset
1000164e:	b2c9      	uxtb	r1, r1
    lsrs r2, r0, #2
10001650:	0882      	lsrs	r2, r0, #2
    bcc 1f
10001652:	d304      	bcc.n	1000165e <float_table_shim_on_use_helper+0x1e>
    // unaligned
    ldrh r2, [r0, #0]
10001654:	8802      	ldrh	r2, [r0, #0]
    ldrh r0, [r0, #2]
10001656:	8840      	ldrh	r0, [r0, #2]
    lsls r0, #16
10001658:	0400      	lsls	r0, r0, #16
    orrs r0, r2
1000165a:	4310      	orrs	r0, r2
    b 2f
1000165c:	e000      	b.n	10001660 <float_table_shim_on_use_helper+0x20>
1:
    ldr r0, [r0]
1000165e:	6800      	ldr	r0, [r0, #0]
2:
    ldr r2, =sf_table
10001660:	4a01      	ldr	r2, [pc, #4]	@ (10001668 <float_table_shim_on_use_helper+0x28>)
    str r0, [r2, r1]
10001662:	5050      	str	r0, [r2, r1]
    str r0, [sp, #12]
10001664:	9003      	str	r0, [sp, #12]
    pop {r0-r2, pc}
10001666:	bd07      	pop	{r0, r1, r2, pc}
    ldr r2, =sf_table
10001668:	20000470 	.word	0x20000470

1000166c <__aeabi_mem_init>:
    .word ROM_FUNC_MEMCPY44
aeabi_mem_funcs_end:

.section .text
regular_func __aeabi_mem_init
    ldr r0, =aeabi_mem_funcs
1000166c:	4801      	ldr	r0, [pc, #4]	@ (10001674 <__aeabi_mem_init+0x8>)
    movs r1, #MEM_FUNC_COUNT
1000166e:	2104      	movs	r1, #4
    ldr r3, =rom_funcs_lookup
10001670:	4b01      	ldr	r3, [pc, #4]	@ (10001678 <__aeabi_mem_init+0xc>)
    bx r3
10001672:	4718      	bx	r3
    ldr r0, =aeabi_mem_funcs
10001674:	200001d0 	.word	0x200001d0
    ldr r3, =rom_funcs_lookup
10001678:	100011c9 	.word	0x100011c9

1000167c <__wrap_memset>:
    bx r3

mem_section memset

wrapper_func memset
    ldr r3, =aeabi_mem_funcs
1000167c:	4b01      	ldr	r3, [pc, #4]	@ (10001684 <__wrap_memset+0x8>)
    ldr r3, [r3, #MEMSET]
1000167e:	681b      	ldr	r3, [r3, #0]
    bx r3
10001680:	4718      	bx	r3
10001682:	0000      	.short	0x0000
    ldr r3, =aeabi_mem_funcs
10001684:	200001d0 	.word	0x200001d0

10001688 <__wrap___aeabi_memcpy>:

mem_section memcpy
wrapper_func __aeabi_memcpy
wrapper_func memcpy
    ldr r3, =aeabi_mem_funcs
10001688:	4b01      	ldr	r3, [pc, #4]	@ (10001690 <__wrap___aeabi_memcpy+0x8>)
    ldr r3, [r3, #MEMCPY]
1000168a:	685b      	ldr	r3, [r3, #4]
    bx r3
1000168c:	4718      	bx	r3
1000168e:	0000      	.short	0x0000
    ldr r3, =aeabi_mem_funcs
10001690:	200001d0 	.word	0x200001d0

10001694 <_out_char>:
static void _putchar(char character) {
    putchar(character);
}

// internal _putchar wrapper
static inline void _out_char(char character, void *buffer, size_t idx, size_t maxlen) {
10001694:	b510      	push	{r4, lr}
    (void) buffer;
    (void) idx;
    (void) maxlen;
    if (character) {
10001696:	2800      	cmp	r0, #0
10001698:	d100      	bne.n	1000169c <_out_char+0x8>
        _putchar(character);
    }
}
1000169a:	bd10      	pop	{r4, pc}
    putchar(character);
1000169c:	f000 f916 	bl	100018cc <__wrap_putchar>
}
100016a0:	e7fb      	b.n	1000169a <_out_char+0x6>
100016a2:	46c0      	nop			@ (mov r8, r8)

100016a4 <weak_raw_vprintf>:
    bool rc = weak_raw_vprintf(fmt, va);
    va_end(va);
    return rc;
}

bool weak_raw_vprintf(const char *fmt, va_list args) {
100016a4:	b510      	push	{r4, lr}
    if (lazy_vsnprintf) {
100016a6:	4a09      	ldr	r2, [pc, #36]	@ (100016cc <weak_raw_vprintf+0x28>)
bool weak_raw_vprintf(const char *fmt, va_list args) {
100016a8:	0003      	movs	r3, r0
    if (lazy_vsnprintf) {
100016aa:	6814      	ldr	r4, [r2, #0]
bool weak_raw_vprintf(const char *fmt, va_list args) {
100016ac:	b084      	sub	sp, #16
    if (lazy_vsnprintf) {
100016ae:	2c00      	cmp	r4, #0
100016b0:	d008      	beq.n	100016c4 <weak_raw_vprintf+0x20>
        char buffer[1];
        lazy_vsnprintf(_out_char, buffer, (size_t) -1, fmt, args);
100016b2:	2201      	movs	r2, #1
100016b4:	9100      	str	r1, [sp, #0]
100016b6:	4806      	ldr	r0, [pc, #24]	@ (100016d0 <weak_raw_vprintf+0x2c>)
100016b8:	4252      	negs	r2, r2
100016ba:	a903      	add	r1, sp, #12
100016bc:	47a0      	blx	r4
        return true;
100016be:	2001      	movs	r0, #1
    } else {
        puts(fmt);
        return false;
    }
}
100016c0:	b004      	add	sp, #16
100016c2:	bd10      	pop	{r4, pc}
        puts(fmt);
100016c4:	f000 f94c 	bl	10001960 <__wrap_puts>
        return false;
100016c8:	2000      	movs	r0, #0
100016ca:	e7f9      	b.n	100016c0 <weak_raw_vprintf+0x1c>
100016cc:	20000cf0 	.word	0x20000cf0
100016d0:	10001695 	.word	0x10001695

100016d4 <_exit>:
    pico_default_asm_volatile ("bkpt #0" : : : "memory");
100016d4:	be00      	bkpt	0x0000

void __attribute__((noreturn)) __weak _exit(__unused int status) {
#if PICO_ENTER_USB_BOOT_ON_EXIT
    reset_usb_boot(0,0);
#else
    while (1) {
100016d6:	e7fd      	b.n	100016d4 <_exit>

100016d8 <exit>:
    // note we don't hook this up as it isn't clear if/where it is used, and we don't particularly
    // want to pull in pico_rand. the user can supply their own strong implementation if they need it!
    return -1;
}
// exit is not useful... no desire to pull in __call_exitprocs
void exit(int status) {
100016d8:	b510      	push	{r4, lr}
    _exit(status);
100016da:	f7ff fffb 	bl	100016d4 <_exit>
100016de:	46c0      	nop			@ (mov r8, r8)

100016e0 <runtime_init>:

    _exit(1);
}
GCC_Pragma("GCC diagnostic pop")

void runtime_init(void) {
100016e0:	b570      	push	{r4, r5, r6, lr}
    //      which we didn't do in previous SDKs
    //extern void __libc_init_array(void);
    //__libc_init_array();

    // ... so instead just do the __preinit_array
    runtime_run_initializers();
100016e2:	f7ff fdaf 	bl	10001244 <runtime_run_initializers>
    // ... and the __init_array
    extern void (*__init_array_start)(void);
    extern void (*__init_array_end)(void);
    for (void (**p)(void) = &__init_array_start; p < &__init_array_end; ++p) {
100016e6:	4d07      	ldr	r5, [pc, #28]	@ (10001704 <runtime_init+0x24>)
100016e8:	4e07      	ldr	r6, [pc, #28]	@ (10001708 <runtime_init+0x28>)
100016ea:	42b5      	cmp	r5, r6
100016ec:	d209      	bcs.n	10001702 <runtime_init+0x22>
100016ee:	2400      	movs	r4, #0
100016f0:	3e01      	subs	r6, #1
100016f2:	1b76      	subs	r6, r6, r5
100016f4:	08b6      	lsrs	r6, r6, #2
        (*p)();
100016f6:	cd08      	ldmia	r5!, {r3}
100016f8:	4798      	blx	r3
    for (void (**p)(void) = &__init_array_start; p < &__init_array_end; ++p) {
100016fa:	0023      	movs	r3, r4
100016fc:	3401      	adds	r4, #1
100016fe:	42b3      	cmp	r3, r6
10001700:	d1f9      	bne.n	100016f6 <runtime_init+0x16>
    }
10001702:	bd70      	pop	{r4, r5, r6, pc}
10001704:	10001afc 	.word	0x10001afc
10001708:	10001b04 	.word	0x10001b04

1000170c <stdio_out_chars_no_crlf>:
    return true;
}
static void stdout_serialize_end(void) {
}
#endif
static void stdio_out_chars_no_crlf(stdio_driver_t *driver, const char *s, int len) {
1000170c:	0003      	movs	r3, r0
1000170e:	b510      	push	{r4, lr}
10001710:	0008      	movs	r0, r1
10001712:	0011      	movs	r1, r2
    driver->out_chars(s, len);
10001714:	681b      	ldr	r3, [r3, #0]
10001716:	4798      	blx	r3
}
10001718:	bd10      	pop	{r4, pc}
1000171a:	46c0      	nop			@ (mov r8, r8)

1000171c <stdio_out_chars_crlf>:

static void stdio_out_chars_crlf(stdio_driver_t *driver, const char *s, int len) {
1000171c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000171e:	46c6      	mov	lr, r8
10001720:	b500      	push	{lr}
#if PICO_STDIO_ENABLE_CRLF_SUPPORT
    if (!driver->crlf_enabled) {
10001722:	7d43      	ldrb	r3, [r0, #21]
static void stdio_out_chars_crlf(stdio_driver_t *driver, const char *s, int len) {
10001724:	0007      	movs	r7, r0
10001726:	000c      	movs	r4, r1
10001728:	0016      	movs	r6, r2
    if (!driver->crlf_enabled) {
1000172a:	2b00      	cmp	r3, #0
1000172c:	d046      	beq.n	100017bc <stdio_out_chars_crlf+0xa0>
        driver->out_chars(s, len);
        return;
    }
    int first_of_chunk = 0;
    static const char crlf_str[] = {'\r', '\n'};
    for (int i = 0; i < len; i++) {
1000172e:	2a00      	cmp	r2, #0
10001730:	dd17      	ble.n	10001762 <stdio_out_chars_crlf+0x46>
        bool prev_char_was_cr = i > 0 ? s[i - 1] == '\r' : driver->last_ended_with_cr;
        if (s[i] == '\n' && !prev_char_was_cr) {
10001732:	780b      	ldrb	r3, [r1, #0]
10001734:	2b0a      	cmp	r3, #10
10001736:	d024      	beq.n	10001782 <stdio_out_chars_crlf+0x66>
10001738:	2300      	movs	r3, #0
1000173a:	4698      	mov	r8, r3
1000173c:	2e01      	cmp	r6, #1
1000173e:	d013      	beq.n	10001768 <stdio_out_chars_crlf+0x4c>
10001740:	2501      	movs	r5, #1
        bool prev_char_was_cr = i > 0 ? s[i - 1] == '\r' : driver->last_ended_with_cr;
10001742:	0029      	movs	r1, r5
        if (s[i] == '\n' && !prev_char_was_cr) {
10001744:	5c63      	ldrb	r3, [r4, r1]
10001746:	3501      	adds	r5, #1
10001748:	2b0a      	cmp	r3, #10
1000174a:	d026      	beq.n	1000179a <stdio_out_chars_crlf+0x7e>
    for (int i = 0; i < len; i++) {
1000174c:	42b5      	cmp	r5, r6
1000174e:	d1f8      	bne.n	10001742 <stdio_out_chars_crlf+0x26>
            }
            driver->out_chars(crlf_str, 2);
            first_of_chunk = i + 1;
        }
    }
    if (first_of_chunk < len) {
10001750:	4546      	cmp	r6, r8
10001752:	dc09      	bgt.n	10001768 <stdio_out_chars_crlf+0x4c>
        driver->out_chars(&s[first_of_chunk], len - first_of_chunk);
    }
    if (len > 0) {
        driver->last_ended_with_cr = s[len - 1] == '\r';
10001754:	19a4      	adds	r4, r4, r6
10001756:	3c01      	subs	r4, #1
10001758:	7823      	ldrb	r3, [r4, #0]
1000175a:	3b0d      	subs	r3, #13
1000175c:	425a      	negs	r2, r3
1000175e:	4153      	adcs	r3, r2
10001760:	753b      	strb	r3, [r7, #20]
    }
#else
    driver->out_chars(s, len);
#endif
}
10001762:	bc80      	pop	{r7}
10001764:	46b8      	mov	r8, r7
10001766:	bdf0      	pop	{r4, r5, r6, r7, pc}
        driver->out_chars(&s[first_of_chunk], len - first_of_chunk);
10001768:	4643      	mov	r3, r8
1000176a:	18e0      	adds	r0, r4, r3
        driver->last_ended_with_cr = s[len - 1] == '\r';
1000176c:	19a4      	adds	r4, r4, r6
        driver->out_chars(&s[first_of_chunk], len - first_of_chunk);
1000176e:	1af1      	subs	r1, r6, r3
        driver->last_ended_with_cr = s[len - 1] == '\r';
10001770:	3c01      	subs	r4, #1
        driver->out_chars(&s[first_of_chunk], len - first_of_chunk);
10001772:	683b      	ldr	r3, [r7, #0]
10001774:	4798      	blx	r3
        driver->last_ended_with_cr = s[len - 1] == '\r';
10001776:	7823      	ldrb	r3, [r4, #0]
10001778:	3b0d      	subs	r3, #13
1000177a:	425a      	negs	r2, r3
1000177c:	4153      	adcs	r3, r2
1000177e:	753b      	strb	r3, [r7, #20]
10001780:	e7ef      	b.n	10001762 <stdio_out_chars_crlf+0x46>
        if (s[i] == '\n' && !prev_char_was_cr) {
10001782:	7d03      	ldrb	r3, [r0, #20]
10001784:	2b00      	cmp	r3, #0
10001786:	d1d7      	bne.n	10001738 <stdio_out_chars_crlf+0x1c>
            driver->out_chars(crlf_str, 2);
10001788:	2102      	movs	r1, #2
1000178a:	480f      	ldr	r0, [pc, #60]	@ (100017c8 <stdio_out_chars_crlf+0xac>)
1000178c:	683b      	ldr	r3, [r7, #0]
1000178e:	4798      	blx	r3
    for (int i = 0; i < len; i++) {
10001790:	2e01      	cmp	r6, #1
10001792:	d0df      	beq.n	10001754 <stdio_out_chars_crlf+0x38>
            first_of_chunk = i + 1;
10001794:	2301      	movs	r3, #1
10001796:	4698      	mov	r8, r3
10001798:	e7d2      	b.n	10001740 <stdio_out_chars_crlf+0x24>
        bool prev_char_was_cr = i > 0 ? s[i - 1] == '\r' : driver->last_ended_with_cr;
1000179a:	1e63      	subs	r3, r4, #1
        if (s[i] == '\n' && !prev_char_was_cr) {
1000179c:	5c5b      	ldrb	r3, [r3, r1]
1000179e:	2b0d      	cmp	r3, #13
100017a0:	d0d4      	beq.n	1000174c <stdio_out_chars_crlf+0x30>
            if (i > first_of_chunk) {
100017a2:	4588      	cmp	r8, r1
100017a4:	da04      	bge.n	100017b0 <stdio_out_chars_crlf+0x94>
                driver->out_chars(&s[first_of_chunk], i - first_of_chunk);
100017a6:	4643      	mov	r3, r8
100017a8:	1ac9      	subs	r1, r1, r3
100017aa:	18e0      	adds	r0, r4, r3
100017ac:	683b      	ldr	r3, [r7, #0]
100017ae:	4798      	blx	r3
            driver->out_chars(crlf_str, 2);
100017b0:	2102      	movs	r1, #2
100017b2:	4805      	ldr	r0, [pc, #20]	@ (100017c8 <stdio_out_chars_crlf+0xac>)
100017b4:	683b      	ldr	r3, [r7, #0]
            first_of_chunk = i + 1;
100017b6:	46a8      	mov	r8, r5
            driver->out_chars(crlf_str, 2);
100017b8:	4798      	blx	r3
            first_of_chunk = i + 1;
100017ba:	e7c7      	b.n	1000174c <stdio_out_chars_crlf+0x30>
        driver->out_chars(s, len);
100017bc:	6803      	ldr	r3, [r0, #0]
100017be:	0011      	movs	r1, r2
100017c0:	0020      	movs	r0, r4
100017c2:	4798      	blx	r3
        return;
100017c4:	e7cd      	b.n	10001762 <stdio_out_chars_crlf+0x46>
100017c6:	46c0      	nop			@ (mov r8, r8)
100017c8:	10001bf4 	.word	0x10001bf4

100017cc <stdio_put_string>:

int stdio_put_string(const char *s, int len, bool newline, bool cr_translation) {
100017cc:	b5f0      	push	{r4, r5, r6, r7, lr}
100017ce:	4645      	mov	r5, r8
100017d0:	46de      	mov	lr, fp
100017d2:	464e      	mov	r6, r9
100017d4:	4657      	mov	r7, sl
100017d6:	b5e0      	push	{r5, r6, r7, lr}
100017d8:	b083      	sub	sp, #12
100017da:	4691      	mov	r9, r2
100017dc:	001c      	movs	r4, r3
100017de:	4680      	mov	r8, r0
100017e0:	000d      	movs	r5, r1
    update_us_since_boot(&t, time_us_64());
100017e2:	f7ff fb79 	bl	10000ed8 <time_us_64>
    uint64_t delayed = base + ms * 1000ull;
100017e6:	2300      	movs	r3, #0
100017e8:	4a30      	ldr	r2, [pc, #192]	@ (100018ac <stdio_put_string+0xe0>)
100017ea:	1812      	adds	r2, r2, r0
100017ec:	414b      	adcs	r3, r1
    return mutex_try_enter_block_until(&print_mutex, make_timeout_time_ms(PICO_STDIO_DEADLOCK_TIMEOUT_MS));
100017ee:	2b00      	cmp	r3, #0
100017f0:	da02      	bge.n	100017f8 <stdio_put_string+0x2c>
100017f2:	2201      	movs	r2, #1
100017f4:	4b2e      	ldr	r3, [pc, #184]	@ (100018b0 <stdio_put_string+0xe4>)
100017f6:	4252      	negs	r2, r2
100017f8:	492e      	ldr	r1, [pc, #184]	@ (100018b4 <stdio_put_string+0xe8>)
100017fa:	0008      	movs	r0, r1
100017fc:	468a      	mov	sl, r1
100017fe:	f000 f957 	bl	10001ab0 <__mutex_try_enter_block_until_veneer>
10001802:	0007      	movs	r7, r0
    if (!serialized) {
#if PICO_STDIO_IGNORE_NESTED_STDOUT
        return 0;
#endif
    }
    if (len == -1) len = (int)strlen(s);
10001804:	1c6b      	adds	r3, r5, #1
10001806:	d103      	bne.n	10001810 <stdio_put_string+0x44>
10001808:	4640      	mov	r0, r8
1000180a:	f000 f911 	bl	10001a30 <strlen>
1000180e:	0005      	movs	r5, r0
    void (*out_func)(stdio_driver_t *, const char *, int) = cr_translation ? stdio_out_chars_crlf : stdio_out_chars_no_crlf;
10001810:	2c00      	cmp	r4, #0
10001812:	d027      	beq.n	10001864 <stdio_put_string+0x98>
10001814:	4e28      	ldr	r6, [pc, #160]	@ (100018b8 <stdio_put_string+0xec>)
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
10001816:	4b29      	ldr	r3, [pc, #164]	@ (100018bc <stdio_put_string+0xf0>)
10001818:	681c      	ldr	r4, [r3, #0]
1000181a:	2c00      	cmp	r4, #0
1000181c:	d018      	beq.n	10001850 <stdio_put_string+0x84>
1000181e:	464b      	mov	r3, r9
10001820:	2b00      	cmp	r3, #0
10001822:	d121      	bne.n	10001868 <stdio_put_string+0x9c>
        if (!driver->out_chars) continue;
        if (filter && filter != driver) continue;
10001824:	4b26      	ldr	r3, [pc, #152]	@ (100018c0 <stdio_put_string+0xf4>)
10001826:	4699      	mov	r9, r3
10001828:	e002      	b.n	10001830 <stdio_put_string+0x64>
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
1000182a:	6924      	ldr	r4, [r4, #16]
1000182c:	2c00      	cmp	r4, #0
1000182e:	d00f      	beq.n	10001850 <stdio_put_string+0x84>
        if (!driver->out_chars) continue;
10001830:	6823      	ldr	r3, [r4, #0]
10001832:	2b00      	cmp	r3, #0
10001834:	d0f9      	beq.n	1000182a <stdio_put_string+0x5e>
        if (filter && filter != driver) continue;
10001836:	464b      	mov	r3, r9
10001838:	681b      	ldr	r3, [r3, #0]
1000183a:	2b00      	cmp	r3, #0
1000183c:	d001      	beq.n	10001842 <stdio_put_string+0x76>
1000183e:	429c      	cmp	r4, r3
10001840:	d1f3      	bne.n	1000182a <stdio_put_string+0x5e>
        out_func(driver, s, len);
10001842:	0020      	movs	r0, r4
10001844:	002a      	movs	r2, r5
10001846:	4641      	mov	r1, r8
10001848:	47b0      	blx	r6
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
1000184a:	6924      	ldr	r4, [r4, #16]
1000184c:	2c00      	cmp	r4, #0
1000184e:	d1ef      	bne.n	10001830 <stdio_put_string+0x64>
        if (newline) {
            const char c = '\n';
            out_func(driver, &c, 1);
        }
    }
    if (serialized) {
10001850:	2f00      	cmp	r7, #0
10001852:	d126      	bne.n	100018a2 <stdio_put_string+0xd6>
        stdout_serialize_end();
    }
    return len;
}
10001854:	0028      	movs	r0, r5
10001856:	b003      	add	sp, #12
10001858:	bcf0      	pop	{r4, r5, r6, r7}
1000185a:	46bb      	mov	fp, r7
1000185c:	46b2      	mov	sl, r6
1000185e:	46a9      	mov	r9, r5
10001860:	46a0      	mov	r8, r4
10001862:	bdf0      	pop	{r4, r5, r6, r7, pc}
    void (*out_func)(stdio_driver_t *, const char *, int) = cr_translation ? stdio_out_chars_crlf : stdio_out_chars_no_crlf;
10001864:	4e17      	ldr	r6, [pc, #92]	@ (100018c4 <stdio_put_string+0xf8>)
10001866:	e7d6      	b.n	10001816 <stdio_put_string+0x4a>
        if (filter && filter != driver) continue;
10001868:	4b15      	ldr	r3, [pc, #84]	@ (100018c0 <stdio_put_string+0xf4>)
1000186a:	4699      	mov	r9, r3
            const char c = '\n';
1000186c:	230a      	movs	r3, #10
1000186e:	469b      	mov	fp, r3
10001870:	e002      	b.n	10001878 <stdio_put_string+0xac>
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
10001872:	6924      	ldr	r4, [r4, #16]
10001874:	2c00      	cmp	r4, #0
10001876:	d0eb      	beq.n	10001850 <stdio_put_string+0x84>
        if (!driver->out_chars) continue;
10001878:	6823      	ldr	r3, [r4, #0]
1000187a:	2b00      	cmp	r3, #0
1000187c:	d0f9      	beq.n	10001872 <stdio_put_string+0xa6>
        if (filter && filter != driver) continue;
1000187e:	464b      	mov	r3, r9
10001880:	681b      	ldr	r3, [r3, #0]
10001882:	2b00      	cmp	r3, #0
10001884:	d001      	beq.n	1000188a <stdio_put_string+0xbe>
10001886:	42a3      	cmp	r3, r4
10001888:	d1f3      	bne.n	10001872 <stdio_put_string+0xa6>
        out_func(driver, s, len);
1000188a:	002a      	movs	r2, r5
1000188c:	4641      	mov	r1, r8
1000188e:	0020      	movs	r0, r4
10001890:	47b0      	blx	r6
            const char c = '\n';
10001892:	466b      	mov	r3, sp
10001894:	465a      	mov	r2, fp
            out_func(driver, &c, 1);
10001896:	0020      	movs	r0, r4
            const char c = '\n';
10001898:	71da      	strb	r2, [r3, #7]
            out_func(driver, &c, 1);
1000189a:	1dd9      	adds	r1, r3, #7
1000189c:	2201      	movs	r2, #1
1000189e:	47b0      	blx	r6
100018a0:	e7e7      	b.n	10001872 <stdio_put_string+0xa6>
    mutex_exit(&print_mutex);
100018a2:	4650      	mov	r0, sl
100018a4:	f000 f8f4 	bl	10001a90 <__mutex_exit_veneer>
}
100018a8:	e7d4      	b.n	10001854 <stdio_put_string+0x88>
100018aa:	46c0      	nop			@ (mov r8, r8)
100018ac:	000f4240 	.word	0x000f4240
100018b0:	7fffffff 	.word	0x7fffffff
100018b4:	200001e8 	.word	0x200001e8
100018b8:	1000171d 	.word	0x1000171d
100018bc:	200005e0 	.word	0x200005e0
100018c0:	20000ce4 	.word	0x20000ce4
100018c4:	1000170d 	.word	0x1000170d

100018c8 <stdio_init_all>:

#if LIB_PICO_STDIO_USB
    rc |= stdio_usb_init();
#endif
    return rc;
}
100018c8:	2000      	movs	r0, #0
100018ca:	4770      	bx	lr

100018cc <__wrap_putchar>:
    if (len < 0) return len;
    assert(len == 1);
    return (uint8_t)buf[0];
}

int PRIMARY_STDIO_FUNC(putchar)(int c) {
100018cc:	b5f0      	push	{r4, r5, r6, r7, lr}
100018ce:	46ce      	mov	lr, r9
100018d0:	4647      	mov	r7, r8
100018d2:	b580      	push	{r7, lr}
100018d4:	b083      	sub	sp, #12
    char cc = (char)c;
100018d6:	466b      	mov	r3, sp
int PRIMARY_STDIO_FUNC(putchar)(int c) {
100018d8:	0006      	movs	r6, r0
    char cc = (char)c;
100018da:	1ddd      	adds	r5, r3, #7
100018dc:	7028      	strb	r0, [r5, #0]
    update_us_since_boot(&t, time_us_64());
100018de:	f7ff fafb 	bl	10000ed8 <time_us_64>
    uint64_t delayed = base + ms * 1000ull;
100018e2:	2300      	movs	r3, #0
100018e4:	4a19      	ldr	r2, [pc, #100]	@ (1000194c <__wrap_putchar+0x80>)
100018e6:	1812      	adds	r2, r2, r0
100018e8:	414b      	adcs	r3, r1
    return mutex_try_enter_block_until(&print_mutex, make_timeout_time_ms(PICO_STDIO_DEADLOCK_TIMEOUT_MS));
100018ea:	2b00      	cmp	r3, #0
100018ec:	da02      	bge.n	100018f4 <__wrap_putchar+0x28>
100018ee:	2201      	movs	r2, #1
100018f0:	4b17      	ldr	r3, [pc, #92]	@ (10001950 <__wrap_putchar+0x84>)
100018f2:	4252      	negs	r2, r2
100018f4:	4917      	ldr	r1, [pc, #92]	@ (10001954 <__wrap_putchar+0x88>)
100018f6:	0008      	movs	r0, r1
100018f8:	4688      	mov	r8, r1
100018fa:	f000 f8d9 	bl	10001ab0 <__mutex_try_enter_block_until_veneer>
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
100018fe:	4b16      	ldr	r3, [pc, #88]	@ (10001958 <__wrap_putchar+0x8c>)
    return mutex_try_enter_block_until(&print_mutex, make_timeout_time_ms(PICO_STDIO_DEADLOCK_TIMEOUT_MS));
10001900:	4681      	mov	r9, r0
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
10001902:	681c      	ldr	r4, [r3, #0]
10001904:	2c00      	cmp	r4, #0
10001906:	d014      	beq.n	10001932 <__wrap_putchar+0x66>
        if (filter && filter != driver) continue;
10001908:	4f14      	ldr	r7, [pc, #80]	@ (1000195c <__wrap_putchar+0x90>)
1000190a:	e002      	b.n	10001912 <__wrap_putchar+0x46>
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
1000190c:	6924      	ldr	r4, [r4, #16]
1000190e:	2c00      	cmp	r4, #0
10001910:	d00f      	beq.n	10001932 <__wrap_putchar+0x66>
        if (!driver->out_chars) continue;
10001912:	6823      	ldr	r3, [r4, #0]
10001914:	2b00      	cmp	r3, #0
10001916:	d0f9      	beq.n	1000190c <__wrap_putchar+0x40>
        if (filter && filter != driver) continue;
10001918:	683b      	ldr	r3, [r7, #0]
1000191a:	2b00      	cmp	r3, #0
1000191c:	d001      	beq.n	10001922 <__wrap_putchar+0x56>
1000191e:	429c      	cmp	r4, r3
10001920:	d1f4      	bne.n	1000190c <__wrap_putchar+0x40>
        out_func(driver, s, len);
10001922:	0020      	movs	r0, r4
10001924:	2201      	movs	r2, #1
10001926:	0029      	movs	r1, r5
10001928:	f7ff fef8 	bl	1000171c <stdio_out_chars_crlf>
    for (stdio_driver_t *driver = drivers; driver; driver = driver->next) {
1000192c:	6924      	ldr	r4, [r4, #16]
1000192e:	2c00      	cmp	r4, #0
10001930:	d1ef      	bne.n	10001912 <__wrap_putchar+0x46>
    if (serialized) {
10001932:	464b      	mov	r3, r9
10001934:	2b00      	cmp	r3, #0
10001936:	d105      	bne.n	10001944 <__wrap_putchar+0x78>
    stdio_put_string(&cc, 1, false, true);
    return c;
}
10001938:	0030      	movs	r0, r6
1000193a:	b003      	add	sp, #12
1000193c:	bcc0      	pop	{r6, r7}
1000193e:	46b9      	mov	r9, r7
10001940:	46b0      	mov	r8, r6
10001942:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mutex_exit(&print_mutex);
10001944:	4640      	mov	r0, r8
10001946:	f000 f8a3 	bl	10001a90 <__mutex_exit_veneer>
}
1000194a:	e7f5      	b.n	10001938 <__wrap_putchar+0x6c>
1000194c:	000f4240 	.word	0x000f4240
10001950:	7fffffff 	.word	0x7fffffff
10001954:	200001e8 	.word	0x200001e8
10001958:	200005e0 	.word	0x200005e0
1000195c:	20000ce4 	.word	0x20000ce4

10001960 <__wrap_puts>:

int PRIMARY_STDIO_FUNC(puts)(const char *s) {
10001960:	b570      	push	{r4, r5, r6, lr}
10001962:	0004      	movs	r4, r0
    int len = (int)strlen(s);
10001964:	f000 f864 	bl	10001a30 <strlen>
    stdio_put_string(s, len, true, true);
10001968:	2301      	movs	r3, #1
1000196a:	0001      	movs	r1, r0
    int len = (int)strlen(s);
1000196c:	0005      	movs	r5, r0
    stdio_put_string(s, len, true, true);
1000196e:	2201      	movs	r2, #1
10001970:	0020      	movs	r0, r4
10001972:	f7ff ff2b 	bl	100017cc <stdio_put_string>
    for (stdio_driver_t *d = drivers; d; d = d->next) {
10001976:	4b08      	ldr	r3, [pc, #32]	@ (10001998 <__wrap_puts+0x38>)
10001978:	681c      	ldr	r4, [r3, #0]
1000197a:	2c00      	cmp	r4, #0
1000197c:	d006      	beq.n	1000198c <__wrap_puts+0x2c>
        if (d->out_flush) d->out_flush();
1000197e:	6863      	ldr	r3, [r4, #4]
10001980:	2b00      	cmp	r3, #0
10001982:	d005      	beq.n	10001990 <__wrap_puts+0x30>
10001984:	4798      	blx	r3
    for (stdio_driver_t *d = drivers; d; d = d->next) {
10001986:	6924      	ldr	r4, [r4, #16]
10001988:	2c00      	cmp	r4, #0
1000198a:	d1f8      	bne.n	1000197e <__wrap_puts+0x1e>
    stdio_flush();
    return len;
}
1000198c:	0028      	movs	r0, r5
1000198e:	bd70      	pop	{r4, r5, r6, pc}
    for (stdio_driver_t *d = drivers; d; d = d->next) {
10001990:	6924      	ldr	r4, [r4, #16]
10001992:	2c00      	cmp	r4, #0
10001994:	d1f3      	bne.n	1000197e <__wrap_puts+0x1e>
10001996:	e7f9      	b.n	1000198c <__wrap_puts+0x2c>
10001998:	200005e0 	.word	0x200005e0

1000199c <exception_set_exclusive_handler>:
exception_handler_t exception_get_vtable_handler(enum exception_number num) {
    check_exception_param(num);
    return get_exception_table()[num];
}

exception_handler_t exception_set_exclusive_handler(enum exception_number num, exception_handler_t handler) {
1000199c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000199e:	000e      	movs	r6, r1
    pico_default_asm_volatile (
100019a0:	f3ef 8710 	mrs	r7, PRIMASK
100019a4:	b672      	cpsid	i
    return (exception_handler_t *) scb_hw->vtor;
100019a6:	4b0c      	ldr	r3, [pc, #48]	@ (100019d8 <exception_set_exclusive_handler+0x3c>)
    return get_exception_table()[num];
100019a8:	0084      	lsls	r4, r0, #2
    return (exception_handler_t *) scb_hw->vtor;
100019aa:	689b      	ldr	r3, [r3, #8]
    return get_exception_table()[num];
100019ac:	591d      	ldr	r5, [r3, r4]
    check_exception_param(num);
#if !PICO_NO_RAM_VECTOR_TABLE
    uint32_t save = save_and_disable_interrupts();
    exception_handler_t current = exception_get_vtable_handler(num);
    hard_assert(handler == current || exception_is_compile_time_default(current));
100019ae:	42a9      	cmp	r1, r5
100019b0:	d004      	beq.n	100019bc <exception_set_exclusive_handler+0x20>
    return ((uintptr_t)handler) >= (uintptr_t)&__default_isrs_start &&
100019b2:	4b0a      	ldr	r3, [pc, #40]	@ (100019dc <exception_set_exclusive_handler+0x40>)
100019b4:	429d      	cmp	r5, r3
100019b6:	d20a      	bcs.n	100019ce <exception_set_exclusive_handler+0x32>
100019b8:	f7ff fc3e 	bl	10001238 <hard_assertion_failure>
    return (exception_handler_t *) scb_hw->vtor;
100019bc:	4b06      	ldr	r3, [pc, #24]	@ (100019d8 <exception_set_exclusive_handler+0x3c>)
100019be:	689b      	ldr	r3, [r3, #8]
    get_exception_table()[num] = handler;
100019c0:	511e      	str	r6, [r3, r4]
    pico_default_asm_volatile ("dmb" : : : "memory");
100019c2:	f3bf 8f5f 	dmb	sy
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
100019c6:	f387 8810 	msr	PRIMASK, r7
#else
    ((void)num);
    ((void)handler);
    panic_unsupported();
#endif
}
100019ca:	0028      	movs	r0, r5
100019cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ((uintptr_t)handler) >= (uintptr_t)&__default_isrs_start &&
100019ce:	4b04      	ldr	r3, [pc, #16]	@ (100019e0 <exception_set_exclusive_handler+0x44>)
100019d0:	429d      	cmp	r5, r3
100019d2:	d3f3      	bcc.n	100019bc <exception_set_exclusive_handler+0x20>
100019d4:	e7f0      	b.n	100019b8 <exception_set_exclusive_handler+0x1c>
100019d6:	46c0      	nop			@ (mov r8, r8)
100019d8:	e000ed00 	.word	0xe000ed00
100019dc:	100001c0 	.word	0x100001c0
100019e0:	100001d4 	.word	0x100001d4

100019e4 <exception_set_priority>:

static io_rw_32 *get_shpr0(uint num) {
    io_rw_32 *shpr0 = NULL;
#if __ARM_ARCH_6M__
    // only has shpr2-3
    if (num >= 8 && num < 16) shpr0 = (io_rw_32 *) (PPB_BASE + ARM_CPU_PREFIXED(SHPR2_OFFSET) - 8);
100019e4:	0003      	movs	r3, r0
100019e6:	3b08      	subs	r3, #8
    if (num >= 4 && num < 16) shpr0 = (io_rw_32 *)(PPB_BASE + ARM_CPU_PREFIXED(SHPR1_OFFSET) - 4);
#endif
    return shpr0;
}

bool exception_set_priority(uint num, uint8_t hardware_priority) {
100019e8:	b510      	push	{r4, lr}
    if (num >= 8 && num < 16) shpr0 = (io_rw_32 *) (PPB_BASE + ARM_CPU_PREFIXED(SHPR2_OFFSET) - 8);
100019ea:	2b07      	cmp	r3, #7
100019ec:	d811      	bhi.n	10001a12 <exception_set_priority+0x2e>
    io_rw_32 *shpr0 = get_shpr0(num);
    if (shpr0) {
        // note that only 32 bit writes are supported
        shpr0[num / 4] = (shpr0[num/4] & ~(0xffu << (8 * (num & 3u)))) | (((uint32_t) hardware_priority) << (8 * (num & 3u)));
100019ee:	2303      	movs	r3, #3
100019f0:	0004      	movs	r4, r0
100019f2:	4a09      	ldr	r2, [pc, #36]	@ (10001a18 <exception_set_priority+0x34>)
100019f4:	4018      	ands	r0, r3
100019f6:	4694      	mov	ip, r2
100019f8:	00c0      	lsls	r0, r0, #3
100019fa:	439c      	bics	r4, r3
100019fc:	33fc      	adds	r3, #252	@ 0xfc
100019fe:	4083      	lsls	r3, r0
10001a00:	4464      	add	r4, ip
10001a02:	6822      	ldr	r2, [r4, #0]
10001a04:	4081      	lsls	r1, r0
10001a06:	439a      	bics	r2, r3
10001a08:	0013      	movs	r3, r2
        return true;
10001a0a:	2001      	movs	r0, #1
        shpr0[num / 4] = (shpr0[num/4] & ~(0xffu << (8 * (num & 3u)))) | (((uint32_t) hardware_priority) << (8 * (num & 3u)));
10001a0c:	430b      	orrs	r3, r1
10001a0e:	6023      	str	r3, [r4, #0]
    }
    return false;
}
10001a10:	bd10      	pop	{r4, pc}
    return false;
10001a12:	2000      	movs	r0, #0
10001a14:	e7fc      	b.n	10001a10 <exception_set_priority+0x2c>
10001a16:	46c0      	nop			@ (mov r8, r8)
10001a18:	e000ed14 	.word	0xe000ed14

10001a1c <SystemInit>:

/*---------------------------------------------------------------------------
  System initialization function
 *---------------------------------------------------------------------------*/
void __attribute__((constructor)) SystemInit (void)
{
10001a1c:	b510      	push	{r4, lr}
    SystemCoreClock = clock_get_hz(clk_sys);
10001a1e:	2005      	movs	r0, #5
10001a20:	f7ff fb62 	bl	100010e8 <clock_get_hz>
10001a24:	4b01      	ldr	r3, [pc, #4]	@ (10001a2c <SystemInit+0x10>)
10001a26:	6018      	str	r0, [r3, #0]
    SystemCoreClockUpdate();
10001a28:	bd10      	pop	{r4, pc}
10001a2a:	46c0      	nop			@ (mov r8, r8)
10001a2c:	20000570 	.word	0x20000570

10001a30 <strlen>:
10001a30:	b510      	push	{r4, lr}
10001a32:	0783      	lsls	r3, r0, #30
10001a34:	d00a      	beq.n	10001a4c <strlen+0x1c>
10001a36:	0003      	movs	r3, r0
10001a38:	2103      	movs	r1, #3
10001a3a:	e002      	b.n	10001a42 <strlen+0x12>
10001a3c:	3301      	adds	r3, #1
10001a3e:	420b      	tst	r3, r1
10001a40:	d005      	beq.n	10001a4e <strlen+0x1e>
10001a42:	781a      	ldrb	r2, [r3, #0]
10001a44:	2a00      	cmp	r2, #0
10001a46:	d1f9      	bne.n	10001a3c <strlen+0xc>
10001a48:	1a18      	subs	r0, r3, r0
10001a4a:	bd10      	pop	{r4, pc}
10001a4c:	0003      	movs	r3, r0
10001a4e:	6819      	ldr	r1, [r3, #0]
10001a50:	4a0c      	ldr	r2, [pc, #48]	@ (10001a84 <strlen+0x54>)
10001a52:	4c0d      	ldr	r4, [pc, #52]	@ (10001a88 <strlen+0x58>)
10001a54:	188a      	adds	r2, r1, r2
10001a56:	438a      	bics	r2, r1
10001a58:	4222      	tst	r2, r4
10001a5a:	d10f      	bne.n	10001a7c <strlen+0x4c>
10001a5c:	6859      	ldr	r1, [r3, #4]
10001a5e:	4a09      	ldr	r2, [pc, #36]	@ (10001a84 <strlen+0x54>)
10001a60:	3304      	adds	r3, #4
10001a62:	188a      	adds	r2, r1, r2
10001a64:	438a      	bics	r2, r1
10001a66:	4222      	tst	r2, r4
10001a68:	d108      	bne.n	10001a7c <strlen+0x4c>
10001a6a:	6859      	ldr	r1, [r3, #4]
10001a6c:	4a05      	ldr	r2, [pc, #20]	@ (10001a84 <strlen+0x54>)
10001a6e:	3304      	adds	r3, #4
10001a70:	188a      	adds	r2, r1, r2
10001a72:	438a      	bics	r2, r1
10001a74:	4222      	tst	r2, r4
10001a76:	d0f1      	beq.n	10001a5c <strlen+0x2c>
10001a78:	e000      	b.n	10001a7c <strlen+0x4c>
10001a7a:	3301      	adds	r3, #1
10001a7c:	781a      	ldrb	r2, [r3, #0]
10001a7e:	2a00      	cmp	r2, #0
10001a80:	d1fb      	bne.n	10001a7a <strlen+0x4a>
10001a82:	e7e1      	b.n	10001a48 <strlen+0x18>
10001a84:	fefefeff 	.word	0xfefefeff
10001a88:	80808080 	.word	0x80808080

10001a8c <_fini>:
10001a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001a8e:	46c0      	nop			@ (mov r8, r8)

10001a90 <__mutex_exit_veneer>:
10001a90:	b401      	push	{r0}
10001a92:	4802      	ldr	r0, [pc, #8]	@ (10001a9c <__mutex_exit_veneer+0xc>)
10001a94:	4684      	mov	ip, r0
10001a96:	bc01      	pop	{r0}
10001a98:	4760      	bx	ip
10001a9a:	bf00      	nop
10001a9c:	20000159 	.word	0x20000159

10001aa0 <____aeabi_idiv0_veneer>:
10001aa0:	b401      	push	{r0}
10001aa2:	4802      	ldr	r0, [pc, #8]	@ (10001aac <____aeabi_idiv0_veneer+0xc>)
10001aa4:	4684      	mov	ip, r0
10001aa6:	bc01      	pop	{r0}
10001aa8:	4760      	bx	ip
10001aaa:	bf00      	nop
10001aac:	20000181 	.word	0x20000181

10001ab0 <__mutex_try_enter_block_until_veneer>:
10001ab0:	b401      	push	{r0}
10001ab2:	4802      	ldr	r0, [pc, #8]	@ (10001abc <__mutex_try_enter_block_until_veneer+0xc>)
10001ab4:	4684      	mov	ip, r0
10001ab6:	bc01      	pop	{r0}
10001ab8:	4760      	bx	ip
10001aba:	bf00      	nop
10001abc:	200000c1 	.word	0x200000c1

10001ac0 <__pre_init_runtime_init_early_resets>:
10001ac0:	1000126d                                m...

10001ac4 <__pre_init_runtime_init_usb_power_down>:
10001ac4:	10001299 1000147d 1000166d 100014d9     ....}...m.......
10001ad4:	100015dd                                ....

10001ad8 <__pre_init_runtime_init_clocks>:
10001ad8:	100013a5                                ....

10001adc <__pre_init_runtime_init_post_clock_resets>:
10001adc:	100012b5                                ....

10001ae0 <__pre_init_runtime_init_rp2040_gpio_ie_disable>:
10001ae0:	100012d5                                ....

10001ae4 <__pre_init_runtime_init_spin_locks_reset>:
10001ae4:	100012e9                                ....

10001ae8 <__pre_init_runtime_init_mutex>:
10001ae8:	1000072d                                -...

10001aec <__pre_init_runtime_init_install_ram_vector_table>:
10001aec:	100012f1                                ....

10001af0 <__pre_init_runtime_init_default_alarm_pool>:
10001af0:	10000aad                                ....

10001af4 <__pre_init_first_per_core_initializer>:
10001af4:	10001235                                5...

10001af8 <__pre_init_runtime_init_per_core_irq_priorities>:
10001af8:	10000681                                ....

10001afc <__frame_dummy_init_array_entry>:
10001afc:	100002b1 10001a1d                       ........

Disassembly of section .data:

200000c0 <mutex_try_enter_block_until>:
    }
    spin_unlock(mtx->core.spin_lock, save);
    return entered;
}

bool __time_critical_func(mutex_try_enter_block_until)(mutex_t *mtx, absolute_time_t until) {
200000c0:	b5f0      	push	{r4, r5, r6, r7, lr}
200000c2:	46c6      	mov	lr, r8
200000c4:	0015      	movs	r5, r2
200000c6:	b500      	push	{lr}
200000c8:	0004      	movs	r4, r0
200000ca:	001e      	movs	r6, r3
    uint32_t save = spin_lock_blocking(mtx->core.spin_lock);
200000cc:	6802      	ldr	r2, [r0, #0]
    pico_default_asm_volatile (
200000ce:	f3ef 8110 	mrs	r1, PRIMASK
200000d2:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
200000d4:	6813      	ldr	r3, [r2, #0]
200000d6:	2b00      	cmp	r3, #0
200000d8:	d0fc      	beq.n	200000d4 <mutex_try_enter_block_until+0x14>
    pico_default_asm_volatile ("dmb" : : : "memory");
200000da:	f3bf 8f5f 	dmb	sy
    if (!lock_is_owner_id_valid(mtx->owner)) {
200000de:	2304      	movs	r3, #4
200000e0:	56e3      	ldrsb	r3, [r4, r3]
    spin_unlock(mtx->core.spin_lock, save);
200000e2:	6822      	ldr	r2, [r4, #0]
    if (!lock_is_owner_id_valid(mtx->owner)) {
200000e4:	2b00      	cmp	r3, #0
200000e6:	db2b      	blt.n	20000140 <mutex_try_enter_block_until+0x80>
200000e8:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
200000ec:	2000      	movs	r0, #0
200000ee:	6010      	str	r0, [r2, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
200000f0:	f381 8810 	msr	PRIMASK, r1
    // not using lock_owner_id_t to avoid backwards incompatibility change to mutex_try_enter API
    static_assert(sizeof(lock_owner_id_t) <= 4, "");
    uint32_t owner;
    if (!mutex_try_enter(mtx, &owner)) {
        if ((lock_owner_id_t)owner == lock_get_caller_owner_id()) return false; // deadlock, so we can never own it
200000f4:	22d0      	movs	r2, #208	@ 0xd0
200000f6:	0612      	lsls	r2, r2, #24
200000f8:	7812      	ldrb	r2, [r2, #0]
200000fa:	2700      	movs	r7, #0
200000fc:	b252      	sxtb	r2, r2
200000fe:	4690      	mov	r8, r2
20000100:	429a      	cmp	r2, r3
20000102:	d10e      	bne.n	20000122 <mutex_try_enter_block_until+0x62>
20000104:	2000      	movs	r0, #0
        return mutex_enter_block_until(mtx, until);
    }
    return true;
}
20000106:	bc80      	pop	{r7}
20000108:	46b8      	mov	r8, r7
2000010a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pico_default_asm_volatile ("dmb" : : : "memory");
2000010c:	f3bf 8f5f 	dmb	sy
20000110:	6017      	str	r7, [r2, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
20000112:	f381 8810 	msr	PRIMASK, r1
        if (!lock_is_owner_id_valid(mtx->owner)) {
            mtx->owner = caller;
            spin_unlock(mtx->core.spin_lock, save);
            return true;
        } else {
            if (lock_internal_spin_unlock_with_best_effort_wait_or_timeout(&mtx->core, save, until)) {
20000116:	0028      	movs	r0, r5
20000118:	0031      	movs	r1, r6
2000011a:	f000 f835 	bl	20000188 <__best_effort_wfe_or_timeout_veneer>
2000011e:	2800      	cmp	r0, #0
20000120:	d1f0      	bne.n	20000104 <mutex_try_enter_block_until+0x44>
        uint32_t save = spin_lock_blocking(mtx->core.spin_lock);
20000122:	6822      	ldr	r2, [r4, #0]
    pico_default_asm_volatile (
20000124:	f3ef 8110 	mrs	r1, PRIMASK
20000128:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
2000012a:	6813      	ldr	r3, [r2, #0]
2000012c:	2b00      	cmp	r3, #0
2000012e:	d0fc      	beq.n	2000012a <mutex_try_enter_block_until+0x6a>
    pico_default_asm_volatile ("dmb" : : : "memory");
20000130:	f3bf 8f5f 	dmb	sy
        if (!lock_is_owner_id_valid(mtx->owner)) {
20000134:	7923      	ldrb	r3, [r4, #4]
            spin_unlock(mtx->core.spin_lock, save);
20000136:	6822      	ldr	r2, [r4, #0]
        if (!lock_is_owner_id_valid(mtx->owner)) {
20000138:	2b7f      	cmp	r3, #127	@ 0x7f
2000013a:	d9e7      	bls.n	2000010c <mutex_try_enter_block_until+0x4c>
            mtx->owner = caller;
2000013c:	4643      	mov	r3, r8
2000013e:	e002      	b.n	20000146 <mutex_try_enter_block_until+0x86>
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
20000140:	23d0      	movs	r3, #208	@ 0xd0
20000142:	061b      	lsls	r3, r3, #24
        mtx->owner = lock_get_caller_owner_id();
20000144:	681b      	ldr	r3, [r3, #0]
            mtx->owner = caller;
20000146:	7123      	strb	r3, [r4, #4]
20000148:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
2000014c:	2300      	movs	r3, #0
2000014e:	6013      	str	r3, [r2, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
20000150:	f381 8810 	msr	PRIMASK, r1
            return true;
20000154:	2001      	movs	r0, #1
20000156:	e7d6      	b.n	20000106 <mutex_try_enter_block_until+0x46>

20000158 <mutex_exit>:
    if (mtx->recursive) {
        recursive_mutex_exit(mtx);
        return;
    }
#endif
    uint32_t save = spin_lock_blocking(mtx->core.spin_lock);
20000158:	6802      	ldr	r2, [r0, #0]
    pico_default_asm_volatile (
2000015a:	f3ef 8110 	mrs	r1, PRIMASK
2000015e:	b672      	cpsid	i
    while (__builtin_expect(!*lock, 0)) { // read from spinlock register (tries to acquire the lock)
20000160:	6813      	ldr	r3, [r2, #0]
20000162:	2b00      	cmp	r3, #0
20000164:	d0fc      	beq.n	20000160 <mutex_exit+0x8>
    pico_default_asm_volatile ("dmb" : : : "memory");
20000166:	f3bf 8f5f 	dmb	sy
    assert(lock_is_owner_id_valid(mtx->owner));
    mtx->owner = LOCK_INVALID_OWNER_ID;
2000016a:	23ff      	movs	r3, #255	@ 0xff
2000016c:	7103      	strb	r3, [r0, #4]
    lock_internal_spin_unlock_with_notify(&mtx->core, save);
2000016e:	6803      	ldr	r3, [r0, #0]
20000170:	f3bf 8f5f 	dmb	sy
    *lock = 0; // write to spinlock register (release lock)
20000174:	2200      	movs	r2, #0
20000176:	601a      	str	r2, [r3, #0]
    pico_default_asm_volatile ("msr PRIMASK,%0"::"r" (status) : "memory" );
20000178:	f381 8810 	msr	PRIMASK, r1
    pico_default_asm_volatile ("sev");
2000017c:	bf40      	sev
}
2000017e:	4770      	bx	lr

20000180 <__aeabi_idiv0>:
20000180:	4770      	bx	lr
20000182:	46c0      	nop			@ (mov r8, r8)
20000184:	0000      	movs	r0, r0
	...

20000188 <__best_effort_wfe_or_timeout_veneer>:
20000188:	b401      	push	{r0}
2000018a:	4802      	ldr	r0, [pc, #8]	@ (20000194 <__best_effort_wfe_or_timeout_veneer+0xc>)
2000018c:	4684      	mov	ip, r0
2000018e:	bc01      	pop	{r0}
20000190:	4760      	bx	ip
20000192:	bf00      	nop
20000194:	10000da9 	.word	0x10000da9

20000198 <striped_spin_lock_num>:
20000198:	00000010                                ....

2000019c <default_alarm_pool>:
	...
200001b0:	200001f0 00000000 00000000 00000000     ... ............

200001c0 <aeabi_bits_funcs>:
200001c0:	00003350 	.word	0x00003350
200001c4:	0000334c 	.word	0x0000334c
200001c8:	00003354 	.word	0x00003354
200001cc:	00003352 	.word	0x00003352

200001d0 <aeabi_bits_funcs_end>:
200001d0:	0000534d 	.word	0x0000534d
200001d4:	0000434d 	.word	0x0000434d
200001d8:	00003453 	.word	0x00003453
200001dc:	00003443 	.word	0x00003443

200001e0 <malloc_mutex>:
	...

200001e8 <print_mutex>:
	...
