# UART-Project
A Verilog implementation of a UART (Universal Asynchronous Receiver Transmitter) system, featuring a configurable baud rate generator, 16x oversampling receiver logic, and internal loopback verification for 50MHz FPGA architectures.
