# TCL File Generated by Component Editor 16.1
# Mon Apr 17 11:25:41 MDT 2017
# DO NOT MODIFY


# 
# AD1939_DE0_Nano "AD1939_DE0_Nano" v2.0
#  2017.04.17.11:25:41
# for daughter card revision 002
# 

# 
# request TCL package from ACDS 16.1
# 
# package require -exact qsys 16.1


# 
# module AD1939_DE0_Nano
# 
set_module_property DESCRIPTION "for daughter card revision 002"
set_module_property NAME AD1939_DE0_Nano
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME AD1939_DE0_Nano
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL AD1939_Qsys_DE0_Nano_dcr02
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file AD1939_Qsys_DE0_Nano_dcr02.vhd VHDL PATH AD1939_Qsys_DE0_Nano_dcr02.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point s1
# 
add_interface s1 avalon end
set_interface_property s1 addressUnits WORDS
set_interface_property s1 associatedClock clock
set_interface_property s1 associatedReset reset
set_interface_property s1 bitsPerSymbol 8
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 burstcountUnits WORDS
set_interface_property s1 explicitAddressSpan 0
set_interface_property s1 holdTime 0
set_interface_property s1 linewrapBursts false
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 maximumPendingWriteTransactions 0
set_interface_property s1 readLatency 0
set_interface_property s1 readWaitTime 1
set_interface_property s1 setupTime 0
set_interface_property s1 timingUnits Cycles
set_interface_property s1 writeWaitTime 0
set_interface_property s1 ENABLED true
set_interface_property s1 EXPORT_OF ""
set_interface_property s1 PORT_NAME_MAP ""
set_interface_property s1 CMSIS_SVD_VARIABLES ""
set_interface_property s1 SVD_ADDRESS_GROUP ""

add_interface_port s1 avs_s1_address address Input 5
add_interface_port s1 avs_s1_write write Input 1
add_interface_port s1 avs_s1_writedata writedata Input 32
add_interface_port s1 avs_s1_read read Input 1
add_interface_port s1 avs_s1_readdata readdata Output 32
set_interface_assignment s1 embeddedsw.configuration.isFlash 0
set_interface_assignment s1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ch1_left_source
# 
add_interface ch1_left_source avalon_streaming start
set_interface_property ch1_left_source associatedClock clock
set_interface_property ch1_left_source associatedReset reset
set_interface_property ch1_left_source dataBitsPerSymbol 8
set_interface_property ch1_left_source errorDescriptor ""
set_interface_property ch1_left_source firstSymbolInHighOrderBits true
set_interface_property ch1_left_source maxChannel 0
set_interface_property ch1_left_source readyLatency 0
set_interface_property ch1_left_source ENABLED true
set_interface_property ch1_left_source EXPORT_OF ""
set_interface_property ch1_left_source PORT_NAME_MAP ""
set_interface_property ch1_left_source CMSIS_SVD_VARIABLES ""
set_interface_property ch1_left_source SVD_ADDRESS_GROUP ""

add_interface_port ch1_left_source ch1_left_source_data data Output 32
add_interface_port ch1_left_source ch1_left_source_valid valid Output 1
add_interface_port ch1_left_source ch1_left_source_error error Output 2


# 
# connection point ch1_right_source
# 
add_interface ch1_right_source avalon_streaming start
set_interface_property ch1_right_source associatedClock clock
set_interface_property ch1_right_source associatedReset reset
set_interface_property ch1_right_source dataBitsPerSymbol 8
set_interface_property ch1_right_source errorDescriptor ""
set_interface_property ch1_right_source firstSymbolInHighOrderBits true
set_interface_property ch1_right_source maxChannel 0
set_interface_property ch1_right_source readyLatency 0
set_interface_property ch1_right_source ENABLED true
set_interface_property ch1_right_source EXPORT_OF ""
set_interface_property ch1_right_source PORT_NAME_MAP ""
set_interface_property ch1_right_source CMSIS_SVD_VARIABLES ""
set_interface_property ch1_right_source SVD_ADDRESS_GROUP ""

add_interface_port ch1_right_source ch1_right_source_data data Output 32
add_interface_port ch1_right_source ch1_right_source_error error Output 2
add_interface_port ch1_right_source ch1_right_source_valid valid Output 1


# 
# connection point ch2_left_source
# 
add_interface ch2_left_source avalon_streaming start
set_interface_property ch2_left_source associatedClock clock
set_interface_property ch2_left_source associatedReset reset
set_interface_property ch2_left_source dataBitsPerSymbol 8
set_interface_property ch2_left_source errorDescriptor ""
set_interface_property ch2_left_source firstSymbolInHighOrderBits true
set_interface_property ch2_left_source maxChannel 0
set_interface_property ch2_left_source readyLatency 0
set_interface_property ch2_left_source ENABLED true
set_interface_property ch2_left_source EXPORT_OF ""
set_interface_property ch2_left_source PORT_NAME_MAP ""
set_interface_property ch2_left_source CMSIS_SVD_VARIABLES ""
set_interface_property ch2_left_source SVD_ADDRESS_GROUP ""

add_interface_port ch2_left_source ch2_left_source_data data Output 32
add_interface_port ch2_left_source ch2_left_source_valid valid Output 1
add_interface_port ch2_left_source ch2_left_source_error error Output 2


# 
# connection point ch2_right_source
# 
add_interface ch2_right_source avalon_streaming start
set_interface_property ch2_right_source associatedClock clock
set_interface_property ch2_right_source associatedReset reset
set_interface_property ch2_right_source dataBitsPerSymbol 8
set_interface_property ch2_right_source errorDescriptor ""
set_interface_property ch2_right_source firstSymbolInHighOrderBits true
set_interface_property ch2_right_source maxChannel 0
set_interface_property ch2_right_source readyLatency 0
set_interface_property ch2_right_source ENABLED true
set_interface_property ch2_right_source EXPORT_OF ""
set_interface_property ch2_right_source PORT_NAME_MAP ""
set_interface_property ch2_right_source CMSIS_SVD_VARIABLES ""
set_interface_property ch2_right_source SVD_ADDRESS_GROUP ""

add_interface_port ch2_right_source ch2_right_source_data data Output 32
add_interface_port ch2_right_source ch2_right_source_error error Output 2
add_interface_port ch2_right_source ch2_right_source_valid valid Output 1


# 
# connection point ch1_left_sink
# 
add_interface ch1_left_sink avalon_streaming end
set_interface_property ch1_left_sink associatedClock clock
set_interface_property ch1_left_sink associatedReset reset
set_interface_property ch1_left_sink dataBitsPerSymbol 8
set_interface_property ch1_left_sink errorDescriptor ""
set_interface_property ch1_left_sink firstSymbolInHighOrderBits true
set_interface_property ch1_left_sink maxChannel 0
set_interface_property ch1_left_sink readyLatency 0
set_interface_property ch1_left_sink ENABLED true
set_interface_property ch1_left_sink EXPORT_OF ""
set_interface_property ch1_left_sink PORT_NAME_MAP ""
set_interface_property ch1_left_sink CMSIS_SVD_VARIABLES ""
set_interface_property ch1_left_sink SVD_ADDRESS_GROUP ""

add_interface_port ch1_left_sink ch1_left_sink_data data Input 32
add_interface_port ch1_left_sink ch1_left_sink_error error Input 2
add_interface_port ch1_left_sink ch1_left_sink_valid valid Input 1


# 
# connection point ch1_right_sink
# 
add_interface ch1_right_sink avalon_streaming end
set_interface_property ch1_right_sink associatedClock clock
set_interface_property ch1_right_sink associatedReset reset
set_interface_property ch1_right_sink dataBitsPerSymbol 8
set_interface_property ch1_right_sink errorDescriptor ""
set_interface_property ch1_right_sink firstSymbolInHighOrderBits true
set_interface_property ch1_right_sink maxChannel 0
set_interface_property ch1_right_sink readyLatency 0
set_interface_property ch1_right_sink ENABLED true
set_interface_property ch1_right_sink EXPORT_OF ""
set_interface_property ch1_right_sink PORT_NAME_MAP ""
set_interface_property ch1_right_sink CMSIS_SVD_VARIABLES ""
set_interface_property ch1_right_sink SVD_ADDRESS_GROUP ""

add_interface_port ch1_right_sink ch1_right_sink_data data Input 32
add_interface_port ch1_right_sink ch1_right_sink_error error Input 2
add_interface_port ch1_right_sink ch1_right_sink_valid valid Input 1


# 
# connection point ch2_left_sink
# 
add_interface ch2_left_sink avalon_streaming end
set_interface_property ch2_left_sink associatedClock clock
set_interface_property ch2_left_sink associatedReset reset
set_interface_property ch2_left_sink dataBitsPerSymbol 8
set_interface_property ch2_left_sink errorDescriptor ""
set_interface_property ch2_left_sink firstSymbolInHighOrderBits true
set_interface_property ch2_left_sink maxChannel 0
set_interface_property ch2_left_sink readyLatency 0
set_interface_property ch2_left_sink ENABLED true
set_interface_property ch2_left_sink EXPORT_OF ""
set_interface_property ch2_left_sink PORT_NAME_MAP ""
set_interface_property ch2_left_sink CMSIS_SVD_VARIABLES ""
set_interface_property ch2_left_sink SVD_ADDRESS_GROUP ""

add_interface_port ch2_left_sink ch2_left_sink_data data Input 32
add_interface_port ch2_left_sink ch2_left_sink_error error Input 2
add_interface_port ch2_left_sink ch2_left_sink_valid valid Input 1


# 
# connection point ch2_right_sink
# 
add_interface ch2_right_sink avalon_streaming end
set_interface_property ch2_right_sink associatedClock clock
set_interface_property ch2_right_sink associatedReset reset
set_interface_property ch2_right_sink dataBitsPerSymbol 8
set_interface_property ch2_right_sink errorDescriptor ""
set_interface_property ch2_right_sink firstSymbolInHighOrderBits true
set_interface_property ch2_right_sink maxChannel 0
set_interface_property ch2_right_sink readyLatency 0
set_interface_property ch2_right_sink ENABLED true
set_interface_property ch2_right_sink EXPORT_OF ""
set_interface_property ch2_right_sink PORT_NAME_MAP ""
set_interface_property ch2_right_sink CMSIS_SVD_VARIABLES ""
set_interface_property ch2_right_sink SVD_ADDRESS_GROUP ""

add_interface_port ch2_right_sink ch2_right_sink_data data Input 32
add_interface_port ch2_right_sink ch2_right_sink_error error Input 2
add_interface_port ch2_right_sink ch2_right_sink_valid valid Input 1


# 
# connection point conduit_external
# 
add_interface conduit_external conduit end
set_interface_property conduit_external associatedClock clock
set_interface_property conduit_external associatedReset reset
set_interface_property conduit_external ENABLED true
set_interface_property conduit_external EXPORT_OF ""
set_interface_property conduit_external PORT_NAME_MAP ""
set_interface_property conduit_external CMSIS_SVD_VARIABLES ""
set_interface_property conduit_external SVD_ADDRESS_GROUP ""

add_interface_port conduit_external AD1939_SPI_CIN ad1939_spi_cin Output 1
add_interface_port conduit_external AD1939_SPI_CCLK ad1939_spi_cclk Output 1
add_interface_port conduit_external AD1939_SPI_CLATCH_n ad1939_spi_clatch_n Output 1
add_interface_port conduit_external AD1939_ADC_SDATA1 ad1939_adc_sdata1 Input 1
add_interface_port conduit_external AD1939_ADC_SDATA2 ad1939_adc_sdata2 Input 1
add_interface_port conduit_external AD1939_ADC_BCLK ad1939_adc_bclk Input 1
add_interface_port conduit_external AD1939_ADC_LRCLK ad1939_adc_lrclk Input 1
add_interface_port conduit_external AD1939_DAC_SDATA1 ad1939_dac_sdata1 Output 1
add_interface_port conduit_external AD1939_DAC_SDATA2 ad1939_dac_sdata2 Output 1
add_interface_port conduit_external AD1939_DAC_SDATA3 ad1939_dac_sdata3 Output 1
add_interface_port conduit_external AD1939_DAC_SDATA4 ad1939_dac_sdata4 Output 1
add_interface_port conduit_external AD1939_DAC_BCLK ad1939_dac_bclk Output 1
add_interface_port conduit_external AD1939_DAC_LRCLK ad1939_dac_lrclk Output 1
add_interface_port conduit_external AD1939_SPI_COUT ad1939_spi_cout Input 1

