{
  "main": {
    "id": "96882945dfd15537",
    "type": "split",
    "children": [
      {
        "id": "6e0290268e3c1bbb",
        "type": "tabs",
        "children": [
          {
            "id": "dcfd2c8275ea4347",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "e7d02628562aab3f",
    "type": "split",
    "children": [
      {
        "id": "f41b4c795513f297",
        "type": "tabs",
        "children": [
          {
            "id": "12d3c589d3285ea6",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "86d4e1281055484b",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "tag:#Nillay",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "e118d80012cbfc9f",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "right": {
    "id": "fcfca1328aa6fc71",
    "type": "split",
    "children": [
      {
        "id": "4169ccac32f3b7d2",
        "type": "tabs",
        "children": [
          {
            "id": "31b56b88d7df3008",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "8b43aeb6c9bd2bfe",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "70a1907a232b0d66",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "6a6475f59a67e08d",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Docs/FPGA direct programming.md"
              }
            }
          },
          {
            "id": "5e0d5efa4a3bcaf9",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "left-ribbon": {
    "hiddenItems": {
      "marp-slides:Show Slide Preview": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "dcfd2c8275ea4347",
  "lastOpenFiles": [
    "Docs/res/Pasted image 20240227202224.png",
    "Docs/res/F0000TEK.jpg",
    "Docs/Testing Basic python operations.md",
    "Docs/Update - Hasith.md",
    "Docs/FPGA direct programming.md",
    "Docs/RP.md",
    "Docs/Design Specs.md",
    "Docs/res/Pasted image 20240226220230.png",
    "src/sim/main.py",
    "src/sim",
    "src/lp.py",
    "Docs/res/TEK0000.bmp",
    "Docs/res/TEK00004.png",
    "Docs/res/TEK00003.png",
    "Docs/res/Pasted image 20240213030709.png",
    "Docs/res/Pasted image 20240212235307.png",
    "Docs/res/Pasted image 20240212121129.png",
    "src/main.py~",
    "src/main.py",
    "src",
    "Docs/res",
    "Auto fill lists.md",
    "Doc/Update - Hasith.md",
    "README.md",
    "Doc"
  ]
}