// Seed: 2437353938
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  type_8(
      1'b0 & 1'b0, id_2[1], id_1, 1
  );
  logic id_4;
  assign id_1 = id_0;
  logic id_5;
  assign id_4 = id_0;
  assign id_5 = 1'd0;
  type_10(
      id_4, 1, id_0, 1 ? id_4 == id_0 : id_4
  );
  assign id_1 = 1'b0;
  logic id_6;
  assign id_4 = 1 & 1;
  assign id_6 = id_6;
  logic id_7;
endmodule
