/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2022 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */

#include <stdint.h>
#include <stm32f4xx.h>
#include <stdio.h>
#include "defines.h"


/*Defines -------------------------------------------------------*/
#define TIM2_CH2		A, 1
#define SW				A, 0

/*global variables ----------------------------------------------*/
uint8_t state = 0;
/*Funtion prototype ---------------------------------------------*/

/**
 * @brief configura el PLL a 168MHz
 */
void PLL_Config(void);

void TIM2_Config(void);

int main(void)
{

	//printf("SYSCLK ANTES DE CONFIGURAR EL PLL: %lu\r\n",SystemCoreClock);
	PLL_Config();
	TIM2_Config();
	GPIOX_MODER(MODE_DIGITAL_INPUT, SW);
    /* Loop forever */
	for(;;){

	}
}

void PLL_Config(void){
	//1. apagar el pll y esperar que la bandera se limpie
	RCC->CR &=~ (RCC_CR_PLLON);  //RCC->CR &=~ (1<<24);
	while(RCC->CR & RCC_CR_PLLRDY);
	//2. configurar los parametros del pll
	//->Encender el HSE
	RCC->CR |= RCC_CR_HSEON;
	while(!(RCC->CR & RCC_CR_HSERDY));
	//->HSE como fuente para el PLL
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC;			//->HSE -> PLL
	/**
	 * 8MHZ -> / M <1-2MH> -> * N <50-432MH>
	 * Sysclk = ((8MHz/8) * 336) / 2 = 168MHz
	 */
	//->M
	RCC->PLLCFGR &=~ RCC_PLLCFGR_PLLM;
	RCC->PLLCFGR |= 8U<<RCC_PLLCFGR_PLLM_Pos;
	//->N
	RCC->PLLCFGR &=~ RCC_PLLCFGR_PLLN;
	RCC->PLLCFGR |= 336<<RCC_PLLCFGR_PLLN_Pos;
	//->P
	RCC->PLLCFGR &=~ RCC_PLLCFGR_PLLP;
	//3. configurar la latencia de la flash
	FLASH->ACR |= FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN;
	FLASH->ACR |= FLASH_ACR_LATENCY_5WS;
	//->encender el PLL
	RCC->CR |= RCC_CR_PLLON;
	while(!(RCC->CR & RCC_CR_PLLRDY));
	//4. seleccionar el PLL como fuente de reloj
	//->Configurar los prescalers de los buses APB1 y ABP2
	//->APB1
	RCC->CFGR &=~ RCC_CFGR_PPRE1;
	RCC->CFGR |= 0x5u<<RCC_CFGR_PPRE1_Pos;
	//->APB2
	RCC->CFGR &=~ RCC_CFGR_PPRE2;
	RCC->CFGR |= RCC_CFGR_PPRE2_2;
	//->Seleccionar el PLL como fuente de reloj del sistema
	RCC->CFGR |= RCC_CFGR_SW_PLL;
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));

	SystemCoreClockUpdate();
	return;
}


void TIM2_Config(void){
	//se configura el pin correspondiente asignado al canal 2 del timer 2
	RCC->AHB1ENR |= GPIOX_CLOCK(TIM2_CH2);
	GPIOX_MODER(MODE_ALTER, TIM2_CH2);
	GPIOX_OSPEEDR(MODE_SPD_VHIGH, TIM2_CH2);
	GPIOX_AFR(1, TIM2_CH2);
	//configurar el timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM12EN;
	TIM2->CR1 = 0x0;					//deshabilita el timer
	TIM2->CR2 = 0x0;
	TIM2->SMCR = 0x0;
	//-> Configurar el funcionamiento: PSC, CNT, ARR, CCR2
	/**
	 * UPDATE EVENT
	 * UP = TIM_PSC / (PSC +1 ) (ARR + 1)
	 * UP = 84E+6 /(42E+3) (65536)
	 * UP = 0.0305 HZ
	 *  -> 32.768Seg
	 */
	TIM2->PSC = 42E+3 - 1;
	TIM2->ARR = 0xFFFFU;
	TIM2->CNT = 0;
	TIM2->CCR2 = 500 * 2;			//Vvalor inicia de 0.5s
	//habilitar la interrupcion
	TIM2->DIER |= TIM_DIER_CC2IE;	//habilita la interrupcion para la conparacion  de salida para el canal 2
	//->configurar el canal
	TIM2->CCMR1 &=~ TIM_CCMR1_CC2S;	//canal se comporta como salida
	TIM2->CCMR1 |= 0x3U<<TIM_CCMR1_OC2M_Pos;
	TIM2->CCER |= TIM_CCER_CC2E;	//habilita el canal
	//->Se habilita el contador
	TIM2->CR1 |= TIM_CR1_CEN;
	TIM2->EGR |= TIM_EGR_UG;
	TIM2->SR = 0;
	//Se habilita la interrupcion en la NVIC
	NVIC_EnableIRQ(TIM2_IRQn);

	return;
}
/**************************************************/

int __io_putchar(int ch){
	ITM_SendChar(ch);
	return ch;
}
