0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/nisha/project_11/project_11.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/nisha/project_11/project_11.srcs/sim_1/new/counter_tb.v,1707796098,verilog,,,,counter_tb,,,,,,,,
C:/Users/nisha/project_11/project_11.srcs/sources_1/new/counter.v,1707795885,verilog,,C:/Users/nisha/project_11/project_11.srcs/sim_1/new/counter_tb.v,,clock_divider;counter,,,,,,,,
