`timescale 1ns / 1ps


module and_tb( );
reg t_a,t_b;
wire t_y;

AND_Gate uut(t_a,t_b,t_y);
initial
    begin
    t_a=0;t_b=0;
 #20t_a=0;t_b=1;
 #20t_a=1;t_b=0;
 #20t_a=1;t_b=1;
 #20 $stop;
    end   
endmodule

