Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_all_behav xil_defaultlib.tb_counter_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RisingEdgeDetector
Compiling module xil_defaultlib.pause
Compiling module xil_defaultlib.counter_sum
Compiling module xil_defaultlib.counter_hour
Compiling module xil_defaultlib.counter_min
Compiling module xil_defaultlib.counter_second
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.normal_sum
Compiling module xil_defaultlib.normal_hour
Compiling module xil_defaultlib.normal_min
Compiling module xil_defaultlib.normal_second
Compiling module xil_defaultlib.normal
Compiling module xil_defaultlib.alarm_hour
Compiling module xil_defaultlib.alarm_min
Compiling module xil_defaultlib.alarm
Compiling module xil_defaultlib.counter_all
Compiling module xil_defaultlib.tb_counter_all
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_all_behav
