
FreqRelay.elf:     file format elf32-littlenios2
FreqRelay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001e544 memsz 0x0001e544 flags r-x
    LOAD off    0x00020000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00020000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000027e0 memsz 0x0007fbd8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00020000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001e310  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000940  08000000  08000000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  08000940  08000940  00020940  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d49d  080027e0  080027e0  000227e0  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001e564  0001e564  000227e0  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  000227e0  2**0
                  CONTENTS
  8 .sdram        00000000  0807fbd8  0807fbd8  000227e0  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  000227e0  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001148  00000000  00000000  00022808  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002fb84  00000000  00000000  00023950  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b7c2  00000000  00000000  000534d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010100  00000000  00000000  0005ec96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000043b0  00000000  00000000  0006ed98  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006263  00000000  00000000  00073148  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0001c53f  00000000  00000000  000793ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  000958ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001a48  00000000  00000000  00095940  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0009d1ed  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0009d1f0  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0009d1f5  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0009d1f6  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0009d1f7  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009d1fb  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009d1ff  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0009d203  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0009d20c  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0009d215  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0009d21e  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 0000000f  00000000  00000000  0009d223  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  0009d232  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000940 l    d  .rwdata	00000000 .rwdata
080027e0 l    d  .bss	00000000 .bss
0001e564 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fbd8 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../FreqRelay_bsp/obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080028b8 l     O .bss	00000028 pxReadyCoRoutineLists
080028e0 l     O .bss	00000014 xDelayedCoRoutineList1
080028f4 l     O .bss	00000014 xDelayedCoRoutineList2
080027e0 l     O .bss	00000004 pxDelayedCoRoutineList
080027e4 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002908 l     O .bss	00000014 xPendingReadyCoRoutineList
080027ec l     O .bss	00000004 uxTopCoRoutineReadyPriority
080027f0 l     O .bss	00000004 xCoRoutineTickCount
080027f4 l     O .bss	00000004 xLastTickCount
080027f8 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
0800291c l     O .bss	0007d000 xHeap
08002780 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002784 l     O .rwdata	00000004 xTotalHeapSize
080027fc l     O .bss	00000008 xStart
08002804 l     O .bss	00000004 pxEnd
08002788 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f91c l     O .bss	000000f0 pxReadyTasksLists
0807fa0c l     O .bss	00000014 xDelayedTaskList1
0807fa20 l     O .bss	00000014 xDelayedTaskList2
0800280c l     O .bss	00000004 pxDelayedTaskList
08002810 l     O .bss	00000004 pxOverflowDelayedTaskList
0807fa34 l     O .bss	00000014 xPendingReadyList
0807fa48 l     O .bss	00000014 xTasksWaitingTermination
08002814 l     O .bss	00000004 uxTasksDeleted
08002818 l     O .bss	00000004 uxCurrentNumberOfTasks
0800281c l     O .bss	00000004 xTickCount
08002820 l     O .bss	00000004 uxTopReadyPriority
08002824 l     O .bss	00000004 xSchedulerRunning
08002828 l     O .bss	00000004 uxPendedTicks
0800282c l     O .bss	00000004 xYieldPending
08002830 l     O .bss	00000004 xNumOfOverflows
08002834 l     O .bss	00000004 uxTaskNumber
0800278c l     O .rwdata	00000004 xNextTaskUnblockTime
08002838 l     O .bss	00000004 uxSchedulerSuspended
00003ccc l     F .text	000000c4 prvAllocateTCBAndStack
000039a0 l     F .text	0000014c prvInitialiseTCBVariables
00003aec l     F .text	000000ac prvInitialiseTaskLists
00003e98 l     F .text	00000068 prvResetNextTaskUnblockTime
00003c40 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003984 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2857
00003b98 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003e54 l     F .text	00000044 prvDeleteTCB
00003d90 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807fa5c l     O .bss	00000014 xActiveTimerList1
0807fa70 l     O .bss	00000014 xActiveTimerList2
0800283c l     O .bss	00000004 pxCurrentTimerList
08002840 l     O .bss	00000004 pxOverflowTimerList
08002844 l     O .bss	00000004 xTimerQueue
000050f8 l     F .text	0000007c prvCheckForValidListAndQueue
00004bd4 l     F .text	0000003c prvTimerTask
00004b1c l     F .text	000000b8 prvProcessExpiredTimer
00004d74 l     F .text	000000dc prvInsertTimerInActiveList
00004cb0 l     F .text	00000060 prvGetNextExpireTime
00004c10 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004e50 l     F .text	00000198 prvProcessReceivedCommands
00004d10 l     F .text	00000064 prvSampleTimeNow
08002848 l     O .bss	00000004 xLastTime.2768
00004fe8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 hello_world.c
000051f4 l     F .text	00000054 vKeyboardISRHandler
00005248 l     F .text	00000098 vSystemResetISRHandler
000052e0 l     F .text	000000a4 vFrequencyISRHandler
00005384 l     F .text	0000003c vShedISRHandler
000053c0 l     F .text	00000098 vFailSafeISRHandler
00005458 l     F .text	00000144 vSystemMonitorTask
0000559c l     F .text	00000264 vFrequencyAnalyzerTask
00005800 l     F .text	000001c4 vMakeLoadDecision
000059c4 l     F .text	0000018c vLoadActuatorTask
00005b50 l     F .text	00000250 vInitializeVGA
00005da0 l     F .text	0000057c vDrawFrequencyPlot
0000631c l     F .text	00000158 vVGADisplayTask
00006474 l     F .text	000000d4 vManualOverrideTask
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
08000412 l     O .rodata	00000010 zeroes.4389
08000422 l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
08000432 l     O .rodata	00000010 zeroes.4404
0000cfd8 l     F .text	000000bc __sbprintf
08000442 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000d1e8 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000ed18 l     F .text	00000008 __fp_unlock
0000ed2c l     F .text	0000019c __sinit.part.1
0000eec8 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000940 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000d84 l     O .rwdata	00000020 lc_ctype_charset
08000d64 l     O .rwdata	00000020 lc_message_charset
08000da4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000474 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
080005a8 l     O .rodata	00000010 blanks.4332
08000598 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
00013460 l     F .text	000000fc __sprint_r.part.0
080005c8 l     O .rodata	00000010 blanks.4348
080005b8 l     O .rodata	00000010 zeroes.4349
000149ec l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00016868 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00016974 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
000169a0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00016a8c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00016b6c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00016d40 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080027c4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00016f8c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000170c0 l     F .text	00000034 alt_dev_reg
0800138c l     O .rwdata	000000dc flash_controller
08001468 l     O .rwdata	00001060 jtag_uart
080024c8 l     O .rwdata	00000120 character_lcd
080025e8 l     O .rwdata	000000c4 uart
080026ac l     O .rwdata	00000038 ps2
080026e4 l     O .rwdata	00000048 video_character_buffer_with_dma
0800272c l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00017480 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000182d0 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00019378 l     F .text	00000210 altera_avalon_jtag_uart_irq
00019588 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080027c8 l     O .rwdata	00000004 colstart
00019bc0 l     F .text	000000b8 lcd_write_command
00019c78 l     F .text	000000d8 lcd_write_data
00019d50 l     F .text	000000d0 lcd_clear_screen
00019e20 l     F .text	000001f0 lcd_repaint_screen
0001a010 l     F .text	000000cc lcd_scroll_up
0001a0dc l     F .text	000002ac lcd_handle_escape
0001a85c l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001aa98 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0001ad3c l     F .text	000000a0 altera_avalon_uart_irq
0001addc l     F .text	000000e4 altera_avalon_uart_rxirq
0001aec0 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0001b05c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001b274 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001ce44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001d130 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001d270 l     F .text	0000003c alt_get_errno
0001d2ac l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001da50 l     F .text	000000cc alt_write_word_amd
0001d934 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001dd28 l     F .text	0000017c alt_unlock_block_intel
0001dea4 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080007bf l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00011698 g     F .text	00000074 _mprec_log10
00011784 g     F .text	0000008c __any_on
00014f88 g     F .text	00000054 _isatty_r
08000480 g     O .rodata	00000028 __mprec_tinytens
00016c7c g     F .text	0000007c alt_main
0001c6c0 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
000089bc g     F .text	000000c0 _puts_r
00017d94 g     F .text	00000040 alt_read_query_entry_32bit
0001b6a8 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fad8 g     O .bss	00000100 alt_irq
00014fdc g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000035a4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00017544 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00016738 g     F .text	00000088 .hidden __eqdf2
0807fbd8 g       *ABS*	00000000 __alt_heap_start
00004964 g     F .text	000000ac xTimerCreate
00008980 g     F .text	0000003c printf
000151f4 g     F .text	0000009c _wcrtomb_r
00011f14 g     F .text	0000005c __sseek
0000f068 g     F .text	00000010 __sinit
0001509c g     F .text	00000140 __swbuf_r
0001bc94 g     F .text	000000fc alt_up_char_buffer_string
0001b4c0 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000fb30 g     F .text	0000007c _setlocale_r
0000eed0 g     F .text	00000068 __sfmoreglue
00016d1c g     F .text	00000024 __malloc_unlock
0001b848 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
0001bbc8 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
000106b8 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
00004198 g     F .text	00000054 vTaskEnterCritical
0000f050 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
00010814 g     F .text	000000a8 _Balloc
0001be28 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
0000710c g     F .text	000000dc .hidden __gtdf2
00017f2c g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
0001bdec g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002808 g     O .bss	00000004 pxCurrentTCB
00014f2c g     F .text	0000005c _fstat_r
00017a38 g     F .text	000002e0 alt_flash_program_block
0800289c g     O .bss	00000004 errno
00011e90 g     F .text	00000008 __seofread
00012224 g     F .text	0000123c ___svfiprintf_internal_r
080028a8 g     O .bss	00000004 alt_argv
0000449c g     F .text	00000188 xTaskNotify
0800a780 g       *ABS*	00000000 _gp
0001d668 g     F .text	00000030 usleep
0001bfbc g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
00000ab4 g     F .text	0000019c xEventGroupWaitBits
0800120c g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00003014 g     F .text	00000048 vTaskEndScheduler
0001cfe4 g     F .text	00000090 alt_find_dev
000086e0 g     F .text	00000148 memcpy
00003538 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
0001bd90 g     F .text	0000005c alt_up_char_buffer_clear
0000ed20 g     F .text	0000000c _cleanup_r
00008370 g     F .text	000000dc .hidden __floatsidf
0001d1f4 g     F .text	0000007c alt_io_redirect
000071e8 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001e564 g       *ABS*	00000000 __DTOR_END__
00008a7c g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00011d74 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
000115f4 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000149d0 g     F .text	0000001c __vfiprintf_internal
0001c078 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00019780 g     F .text	0000021c altera_avalon_jtag_uart_read
00008950 g     F .text	00000030 _printf_r
000085a8 g     F .text	00000064 .hidden __udivsi3
00016ac8 g     F .text	000000a4 isatty
080004d0 g     O .rodata	000000c8 __mprec_tens
00003df4 g     F .text	00000060 uxTaskGetStackHighWaterMark
0001c4b0 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000fbac g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002898 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002798 g     O .rwdata	00000004 __mb_cur_max
0000fbdc g     F .text	0000000c _localeconv_r
00010c20 g     F .text	0000003c __i2b
0000f4ec g     F .text	000004bc __sfvwrite_r
00011de8 g     F .text	00000054 _sbrk_r
0001db1c g     F .text	00000080 alt_program_intel
0001c9d4 g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
0001503c g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001cdcc g     F .text	00000078 alt_dcache_flush
080027b8 g     O .rwdata	00000004 alt_max_fd
00017d18 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00014c20 g     F .text	000000f0 _fclose_r
0001b4f4 g     F .text	00000030 read_num_bytes_available
0001db9c g     F .text	0000018c alt_erase_block_intel
0000ece8 g     F .text	00000030 fflush
08002894 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
0001b45c g     F .text	00000034 read_RI_bit
00015e8c g     F .text	000008ac .hidden __adddf3
0001139c g     F .text	0000010c __b2d
0001c0ac g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00015954 g     F .text	00000538 .hidden __umoddi3
00016ba8 g     F .text	000000d4 lseek
08002790 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
00011810 g     F .text	00000564 _realloc_r
0807fbd8 g       *ABS*	00000000 __bss_end
0001c1d4 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001d560 g     F .text	00000108 alt_tick
000153dc g     F .text	00000578 .hidden __udivdi3
00014e88 g     F .text	00000024 _fputwc_r
080004a8 g     O .rodata	00000028 __mprec_bigtens
00010a04 g     F .text	00000104 __s2b
000167c0 g     F .text	000000a8 .hidden __floatunsidf
000110dc g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
0001ac98 g     F .text	000000a4 altera_avalon_uart_init
0800284c g     O .bss	00000003 gLoadDecision
0001b558 g     F .text	0000002c read_data_byte
0000f088 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001d4c4 g     F .text	0000009c alt_alarm_stop
0001b490 g     F .text	00000030 read_RE_bit
080028a0 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
080011e4 g     O .rwdata	00000028 alt_dev_null
000031cc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00018234 g     F .text	0000009c alt_set_flash_algorithm_func
0001b708 g     F .text	00000074 alt_up_ps2_write_data_byte
00010b08 g     F .text	00000068 __hi0bits
0001c90c g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
000082f0 g     F .text	00000080 .hidden __fixdfsi
0800284f g     O .bss	00000004 gSystemStatus
0000409c g     F .text	000000fc xTaskPriorityDisinherit
00017dd4 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080027b0 g     O .rwdata	00000008 alt_dev_list
00016fc8 g     F .text	000000f8 write
0807faac g     O .bss	0000002c gFrequencyData
0001ca58 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
00003690 g     F .text	000000f4 xTaskRemoveFromEventList
000169dc g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
000071e8 g     F .text	000000f4 .hidden __ledf2
00019088 g     F .text	000000d8 alt_check_primary_table
00010e54 g     F .text	00000140 __pow5mult
00013574 g     F .text	0000145c ___vfiprintf_internal_r
0800288c g     O .bss	00000004 __nlocale_changed
0000860c g     F .text	00000058 .hidden __umodsi3
00017878 g     F .text	00000064 alt_flash_cfi_read
00017fcc g     F .text	00000038 alt_write_native_8bit
0807fbd8 g       *ABS*	00000000 end
0001ba38 g     F .text	00000098 alt_up_ps2_write_fd
00017e18 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
08002854 g     O .bss	00000004 xFreqDataQueue
0001a388 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
0001bb0c g     F .text	00000080 alt_up_char_buffer_init
0001b2b0 g     F .text	000001ac altera_avalon_uart_write
00018350 g     F .text	000005c8 alt_read_cfi_table
000192c4 g     F .text	000000b4 altera_avalon_jtag_uart_init
00004290 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001e564 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001ab14 g     F .text	00000074 alt_avalon_timer_sc_init
0001abe8 g     F .text	00000060 altera_avalon_uart_write_fd
0000844c g     F .text	00000064 .hidden __clzsi2
0001ac48 g     F .text	00000050 altera_avalon_uart_close_fd
0001999c g     F .text	00000224 altera_avalon_jtag_uart_write
000174b4 g     F .text	00000090 alt_flash_cfi_init
0000f078 g     F .text	00000004 __sfp_lock_acquire
000105d4 g     F .text	000000e4 memchr
08002858 g     O .bss	00000004 xFreqAnalyzerTask
0000adc4 g     F .text	000021f8 ___vfprintf_internal_r
00008a90 g     F .text	00000058 _sprintf_r
00003898 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000f1dc g     F .text	00000310 _free_r
0000fbb8 g     F .text	00000010 __locale_mb_cur_max
080027e8 g     O .bss	00000004 pxCurrentCoRoutine
0001e3b0 g     F .text	00000180 __call_exitprocs
08002888 g     O .bss	00000004 __mlocale_changed
000042c8 g     F .text	000000cc ulTaskNotifyTake
0800279c g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
080028b0 g     O .bss	00000004 _alt_tick_rate
0000305c g     F .text	0000002c vTaskSuspendAll
000031f4 g     F .text	0000002c xTaskGetTickCountFromISR
00010f94 g     F .text	00000148 __lshift
080028b4 g     O .bss	00000004 _alt_nticks
00016d7c g     F .text	000000fc read
0001712c g     F .text	00000354 alt_sys_init
00012054 g     F .text	000001d0 __ssprint_r
000015fc g     F .text	00000098 uxListRemove
0001e298 g     F .text	00000118 __register_exitproc
0001b954 g     F .text	00000058 alt_up_ps2_clear_fifo
00017d54 g     F .text	00000040 alt_read_query_entry_16bit
00010c5c g     F .text	000001f8 __multiply
00019628 g     F .text	00000068 altera_avalon_jtag_uart_close
00003f74 g     F .text	00000128 vTaskPriorityInherit
0807fa84 g     O .bss	00000028 __malloc_current_mallinfo
00018070 g     F .text	000001c4 alt_set_flash_width_func
000114a8 g     F .text	0000014c __d2b
0800285c g     O .bss	00000004 xConfigRegsMutex
00003404 g     F .text	00000134 vTaskSwitchContext
00004624 g     F .text	000001bc xTaskNotifyFromISR
08002860 g     O .bss	00000004 pixel_buf
00019160 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001e1a8 g     F .text	000000a4 alt_get_fd
00003624 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001df78 g     F .text	00000128 alt_busy_sleep
00014b08 g     F .text	00000054 _close_r
00004394 g     F .text	00000108 xTaskNotifyWait
0001d724 g     F .text	00000210 alt_erase_block_amd
00008664 g     F .text	0000007c memcmp
00019220 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fbd8 g       *ABS*	00000000 __alt_stack_base
00019270 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004a10 g     F .text	000000dc xTimerGenericCommand
0000d094 g     F .text	00000154 __swsetup_r
00018918 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00006824 g     F .text	000008e8 .hidden __divdf3
0000ef38 g     F .text	00000118 __sfp
0001170c g     F .text	00000078 __copybits
00003220 g     F .text	00000020 uxTaskGetNumberOfTasks
08000ddc g     O .rwdata	00000408 __malloc_av_
0000f084 g     F .text	00000004 __sinit_lock_release
000072dc g     F .text	00000718 .hidden __muldf3
00011e3c g     F .text	00000054 __sread
0001e0a0 g     F .text	00000108 alt_find_file
0001ce80 g     F .text	000000a4 alt_dev_llist_insert
00016cf8 g     F .text	00000024 __malloc_lock
00016edc g     F .text	000000b0 sbrk
00008bec g     F .text	000021d8 ___svfprintf_internal_r
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000ec8c g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00014b5c g     F .text	000000c4 _calloc_r
080027cc g     O .rwdata	00000008 alt_flash_dev_list
00017ee0 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002864 g     O .bss	00000004 char_buf
080027e0 g       *ABS*	00000000 __bss_start
00008828 g     F .text	00000128 memset
00006548 g     F .text	000002dc main
080028ac g     O .bss	00000004 alt_envp
08002868 g     O .bss	00000004 xLoadActuatorTask
08002890 g     O .bss	00000004 __malloc_max_total_mem
0001c018 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
0001bb8c g     F .text	0000003c alt_up_char_buffer_open_dev
000191c0 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000151dc g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
0800286c g     O .bss	00000004 xSystemMonitorTask
0001a908 g     F .text	00000130 altera_avalon_lcd_16207_init
00011f70 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00014d10 g     F .text	00000014 fclose
000048f8 g     F .text	0000006c xTimerCreateTimerTask
0001b8e4 g     F .text	00000070 alt_up_ps2_read_data_byte
08002870 g     O .bss	00000004 xManualOverrideTask
0000d3e8 g     F .text	00001688 _dtoa_r
0000fdc8 g     F .text	0000080c _malloc_r
00015350 g     F .text	00000030 __ascii_wctomb
00004aec g     F .text	00000030 pcTimerGetTimerName
080027bc g     O .rwdata	00000004 alt_errno
00002e0c g     F .text	000000f0 vTaskDelayUntil
00017f7c g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000f9a8 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
000178dc g     F .text	0000015c alt_write_value_to_flash
00003f00 g     F .text	00000028 xTaskGetCurrentTaskHandle
0001bad0 g     F .text	0000003c alt_up_ps2_open_dev
00018004 g     F .text	00000038 alt_write_native_16bit
000084b0 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000f0b8 g     F .text	00000124 _malloc_trim_r
0001b64c g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001e564 g       *ABS*	00000000 __CTOR_END__
00011f78 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001e564 g       *ABS*	00000000 __DTOR_LIST__
08002874 g     O .bss	00000004 xShedRegsMutex
00016738 g     F .text	00000088 .hidden __nedf2
000170f4 g     F .text	00000038 alt_irq_init
00003784 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00016e78 g     F .text	00000064 alt_release_fd
00003088 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
0001b524 g     F .text	00000034 read_data_valid
00008ae8 g     F .text	0000006c sprintf
080002cc g     O .rodata	00000100 .hidden __clz_tab
00002f74 g     F .text	000000a0 vTaskStartScheduler
08002884 g     O .bss	00000004 _PathLocale
0001b7e4 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001e24c g     F .text	00000014 atexit
00014aa8 g     F .text	00000060 _write_r
0000fbe8 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000051c4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002794 g     O .rwdata	00000004 _impure_ptr
080028a4 g     O .bss	00000004 alt_argc
0000ea70 g     F .text	0000021c __sflush_r
0001cf84 g     F .text	00000060 _do_dtors
0000fbd4 g     F .text	00000008 __locale_cjk_lang
00011338 g     F .text	00000064 __ulp
0000f0a0 g     F .text	00000018 __fp_unlock_all
0000395c g     F .text	00000028 vTaskMissedYield
0001aa38 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
080027a8 g     O .rwdata	00000008 alt_fs_list
08002878 g     O .bss	00000004 xFreqResultQueue
00017e90 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003240 g     F .text	000001c4 xTaskIncrementTick
0000fc00 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
080027e0 g       *ABS*	00000000 _edata
0001ab88 g     F .text	00000060 altera_avalon_uart_read_fd
0807fbd8 g       *ABS*	00000000 _end
0001d074 g     F .text	00000068 alt_flash_open_dev
00014d24 g     F .text	00000164 __fputwc
00019690 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
0800287c g     O .bss	00000004 xActuatorStatusMutex
00005174 g     F .text	00000050 xTimerIsTimerActive
00011e98 g     F .text	0000007c __swrite
080027a0 g     O .rwdata	00000004 __malloc_trim_threshold
0001d698 g     F .text	00000024 altera_nios2_qsys_irq_init
0000fbc8 g     F .text	0000000c __locale_msgcharset
0001e260 g     F .text	00000038 exit
0000fa6c g     F .text	000000c4 _fwalk_reent
0001b584 g     F .text	000000c8 alt_up_ps2_init
0001113c g     F .text	000001fc __mdiff
0001d0dc g     F .text	00000054 alt_flash_close_dev
00008534 g     F .text	00000074 .hidden __modsi3
080027dc g     O .rwdata	00000004 __ctype_ptr__
00002efc g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000f07c g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003f28 g     F .text	0000004c xTaskGetSchedulerState
080006be g     O .rodata	00000101 _ctype_
0001b008 g     F .text	00000054 altera_avalon_uart_close
0001e530 g     F .text	00000034 _exit
0001cca0 g     F .text	0000012c alt_alarm_start
0000fc0c g     F .text	000001bc __smakebuf_r
0001803c g     F .text	00000034 alt_write_native_32bit
0001b77c g     F .text	00000068 alt_up_ps2_wait_for_ack
000041ec g     F .text	00000060 vTaskExitCritical
00008b54 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
0001d370 g     F .text	00000154 open
0000710c g     F .text	000000dc .hidden __gedf2
000177ec g     F .text	0000008c alt_flash_cfi_get_info
080027a4 g     O .rwdata	00000004 __wctomb
0001355c g     F .text	00000018 __sprint_r
0000385c g     F .text	0000003c vTaskSetTimeOutState
080027c0 g     O .rwdata	00000004 alt_priority_mask
0000cfbc g     F .text	0000001c __vfprintf_internal
0001b098 g     F .text	000001dc altera_avalon_uart_read
00015380 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
0001b9ac g     F .text	0000008c alt_up_ps2_read_fd
000079f4 g     F .text	000008fc .hidden __subdf3
00010b70 g     F .text	000000b0 __lo0bits
080027d4 g     O .rwdata	00000008 alt_alarm_list
0001cf24 g     F .text	00000060 _do_ctors
0000424c g     F .text	00000044 uxTaskResetEventItemValue
00015290 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
000168a4 g     F .text	000000d0 close
0001d6bc g     F .text	00000068 alt_program_amd
000047e0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00014eac g     F .text	00000080 fputwc
0000f080 g     F .text	00000004 __sinit_lock_acquire
000108e4 g     F .text	00000120 __multadd
000108bc g     F .text	00000028 _Bfree
08002880 g     O .bss	00000004 xVGADisplayTask



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60a0204 	addi	et,et,10248
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60a0204 	addi	et,et,10248
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00034040 	call	3404 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10beb604 	addi	r2,r2,-1320
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10beb604 	addi	r2,r2,-1320
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a9e014 	ori	gp,gp,42880
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089f814 	ori	r2,r2,10208

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fef614 	ori	r3,r3,64472

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0016c7c0 	call	16c7c <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108a2e04 	addi	r2,r2,10424
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108a4204 	addi	r2,r2,10504
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108a2e04 	addi	r2,r2,10424
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108a4204 	addi	r2,r2,10504
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00031cc0 	call	31cc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108a2e04 	addi	r2,r2,10424
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	108a2e04 	addi	r2,r2,10424
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108a2e04 	addi	r2,r2,10424
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108a2e04 	addi	r2,r2,10424
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210a3804 	addi	r4,r4,10464
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210a3d04 	addi	r4,r4,10484
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210a4204 	addi	r4,r4,10504
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108a3804 	addi	r2,r2,10464
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108a3d04 	addi	r2,r2,10484
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210a4204 	addi	r4,r4,10504
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	000305c0 	call	305c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00035a40 	call	35a4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	00030880 	call	3088 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000424c0 	call	424c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00041980 	call	4198 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00041ec0 	call	41ec <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	000305c0 	call	305c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00035a40 	call	35a4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	00030880 	call	3088 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000424c0 	call	424c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00041980 	call	4198 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00041ec0 	call	41ec <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00041980 	call	4198 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	000305c0 	call	305c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00037840 	call	3784 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	00030880 	call	3088 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	000305c0 	call	305c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00037840 	call	3784 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	00030880 	call	3088 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	000305c0 	call	305c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	00030880 	call	3088 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	000305c0 	call	305c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	00030880 	call	3088 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a4704 	addi	r2,r2,10524
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a4704 	addi	r2,r2,10524
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a4704 	addi	r2,r2,10524
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00089800 	call	8980 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00032400 	call	3240 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00034040 	call	3404 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10beb604 	addi	r2,r2,-1320
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10beb604 	addi	r2,r2,-1320
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04817 	ldw	r2,-32480(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04815 	stw	r2,-32480(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04817 	ldw	r2,-32480(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04817 	ldw	r2,-32480(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04815 	stw	r2,-32480(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04817 	ldw	r2,-32480(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00036900 	call	3690 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00041ec0 	call	41ec <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003f000 	call	3f00 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003f000 	call	3f00 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00036900 	call	3690 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00041ec0 	call	41ec <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00041ec0 	call	41ec <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000385c0 	call	385c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	000305c0 	call	305c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00041980 	call	4198 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00038980 	call	3898 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00035380 	call	3538 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	00030880 	call	3088 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	00030880 	call	3088 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	00030880 	call	3088 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00036900 	call	3690 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00042900 	call	4290 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00036900 	call	3690 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00041ec0 	call	41ec <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00041ec0 	call	41ec <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000385c0 	call	385c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	000305c0 	call	305c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00041980 	call	4198 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00038980 	call	3898 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00041980 	call	4198 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003f740 	call	3f74 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00041ec0 	call	41ec <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00035380 	call	3538 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	00030880 	call	3088 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	00030880 	call	3088 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	00030880 	call	3088 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00036900 	call	3690 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00041980 	call	4198 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00041980 	call	4198 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	000409c0 	call	409c <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00086e00 	call	86e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00086e00 	call	86e0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00086e00 	call	86e0 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000395c0 	call	395c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00041ec0 	call	41ec <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00041980 	call	4198 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00036900 	call	3690 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000395c0 	call	395c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00041ec0 	call	41ec <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00041980 	call	4198 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00041ec0 	call	41ec <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00036240 	call	3624 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003ccc0 	call	3ccc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00039a00 	call	39a0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00041980 	call	4198 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	0003aec0 	call	3aec <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be4704 	addi	r2,r2,-1764
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00041ec0 	call	41ec <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e9204 	addi	r4,r4,-1464
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00041980 	call	4198 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003e980 	call	3e98 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00041ec0 	call	41ec <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    2e0c:	defff804 	addi	sp,sp,-32
    2e10:	dfc00715 	stw	ra,28(sp)
    2e14:	df000615 	stw	fp,24(sp)
    2e18:	df000604 	addi	fp,sp,24
    2e1c:	e13ffe15 	stw	r4,-8(fp)
    2e20:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    2e24:	e03ffa15 	stw	zero,-24(fp)

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
    2e28:	000305c0 	call	305c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    2e2c:	d0a02717 	ldw	r2,-32612(gp)
    2e30:	e0bffb15 	stw	r2,-20(fp)

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    2e34:	e0bffe17 	ldw	r2,-8(fp)
    2e38:	10c00017 	ldw	r3,0(r2)
    2e3c:	e0bfff17 	ldw	r2,-4(fp)
    2e40:	1885883a 	add	r2,r3,r2
    2e44:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount < *pxPreviousWakeTime )
    2e48:	e0bffe17 	ldw	r2,-8(fp)
    2e4c:	10800017 	ldw	r2,0(r2)
    2e50:	e0fffb17 	ldw	r3,-20(fp)
    2e54:	18800a2e 	bgeu	r3,r2,2e80 <vTaskDelayUntil+0x74>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    2e58:	e0bffe17 	ldw	r2,-8(fp)
    2e5c:	10800017 	ldw	r2,0(r2)
    2e60:	e0fffc17 	ldw	r3,-16(fp)
    2e64:	18800f2e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
    2e68:	e0bffc17 	ldw	r2,-16(fp)
    2e6c:	e0fffb17 	ldw	r3,-20(fp)
    2e70:	18800c2e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
				{
					xShouldDelay = pdTRUE;
    2e74:	00800044 	movi	r2,1
    2e78:	e0bffa15 	stw	r2,-24(fp)
    2e7c:	00000906 	br	2ea4 <vTaskDelayUntil+0x98>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    2e80:	e0bffe17 	ldw	r2,-8(fp)
    2e84:	10800017 	ldw	r2,0(r2)
    2e88:	e0fffc17 	ldw	r3,-16(fp)
    2e8c:	18800336 	bltu	r3,r2,2e9c <vTaskDelayUntil+0x90>
    2e90:	e0bffc17 	ldw	r2,-16(fp)
    2e94:	e0fffb17 	ldw	r3,-20(fp)
    2e98:	1880022e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
				{
					xShouldDelay = pdTRUE;
    2e9c:	00800044 	movi	r2,1
    2ea0:	e0bffa15 	stw	r2,-24(fp)
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    2ea4:	e0bffe17 	ldw	r2,-8(fp)
    2ea8:	e0fffc17 	ldw	r3,-16(fp)
    2eac:	10c00015 	stw	r3,0(r2)

			if( xShouldDelay != pdFALSE )
    2eb0:	e0bffa17 	ldw	r2,-24(fp)
    2eb4:	10000626 	beq	r2,zero,2ed0 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2eb8:	d0a02217 	ldw	r2,-32632(gp)
    2ebc:	10800104 	addi	r2,r2,4
    2ec0:	1009883a 	mov	r4,r2
    2ec4:	00015fc0 	call	15fc <uxListRemove>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2ec8:	e13ffc17 	ldw	r4,-16(fp)
    2ecc:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    2ed0:	00030880 	call	3088 <xTaskResumeAll>
    2ed4:	e0bffd15 	stw	r2,-12(fp)

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2ed8:	e0bffd17 	ldw	r2,-12(fp)
    2edc:	1000011e 	bne	r2,zero,2ee4 <vTaskDelayUntil+0xd8>
		{
			portYIELD_WITHIN_API();
    2ee0:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2ee4:	0001883a 	nop
    2ee8:	e037883a 	mov	sp,fp
    2eec:	dfc00117 	ldw	ra,4(sp)
    2ef0:	df000017 	ldw	fp,0(sp)
    2ef4:	dec00204 	addi	sp,sp,8
    2ef8:	f800283a 	ret

00002efc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2efc:	defffb04 	addi	sp,sp,-20
    2f00:	dfc00415 	stw	ra,16(sp)
    2f04:	df000315 	stw	fp,12(sp)
    2f08:	df000304 	addi	fp,sp,12
    2f0c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2f10:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2f14:	e0bfff17 	ldw	r2,-4(fp)
    2f18:	10000d26 	beq	r2,zero,2f50 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2f1c:	000305c0 	call	305c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2f20:	d0e02717 	ldw	r3,-32612(gp)
    2f24:	e0bfff17 	ldw	r2,-4(fp)
    2f28:	1885883a 	add	r2,r3,r2
    2f2c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2f30:	d0a02217 	ldw	r2,-32632(gp)
    2f34:	10800104 	addi	r2,r2,4
    2f38:	1009883a 	mov	r4,r2
    2f3c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2f40:	e13ffe17 	ldw	r4,-8(fp)
    2f44:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2f48:	00030880 	call	3088 <xTaskResumeAll>
    2f4c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2f50:	e0bffd17 	ldw	r2,-12(fp)
    2f54:	1000011e 	bne	r2,zero,2f5c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2f58:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2f5c:	0001883a 	nop
    2f60:	e037883a 	mov	sp,fp
    2f64:	dfc00117 	ldw	ra,4(sp)
    2f68:	df000017 	ldw	fp,0(sp)
    2f6c:	dec00204 	addi	sp,sp,8
    2f70:	f800283a 	ret

00002f74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f74:	defff804 	addi	sp,sp,-32
    2f78:	dfc00715 	stw	ra,28(sp)
    2f7c:	df000615 	stw	fp,24(sp)
    2f80:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f84:	d8000315 	stw	zero,12(sp)
    2f88:	d8000215 	stw	zero,8(sp)
    2f8c:	d8000115 	stw	zero,4(sp)
    2f90:	d8000015 	stw	zero,0(sp)
    2f94:	000f883a 	mov	r7,zero
    2f98:	01840004 	movi	r6,4096
    2f9c:	01420034 	movhi	r5,2048
    2fa0:	29400d04 	addi	r5,r5,52
    2fa4:	01000034 	movhi	r4,0
    2fa8:	210e6104 	addi	r4,r4,14724
    2fac:	0002b780 	call	2b78 <xTaskGenericCreate>
    2fb0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2fb4:	e0bffe17 	ldw	r2,-8(fp)
    2fb8:	10800058 	cmpnei	r2,r2,1
    2fbc:	1000021e 	bne	r2,zero,2fc8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2fc0:	00048f80 	call	48f8 <xTimerCreateTimerTask>
    2fc4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2fc8:	e0bffe17 	ldw	r2,-8(fp)
    2fcc:	10800058 	cmpnei	r2,r2,1
    2fd0:	10000a1e 	bne	r2,zero,2ffc <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fd4:	0005303a 	rdctl	r2,status
    2fd8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fdc:	e0ffff17 	ldw	r3,-4(fp)
    2fe0:	00bfff84 	movi	r2,-2
    2fe4:	1884703a 	and	r2,r3,r2
    2fe8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2fec:	00800044 	movi	r2,1
    2ff0:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2ff4:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2ff8:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2ffc:	0001883a 	nop
    3000:	e037883a 	mov	sp,fp
    3004:	dfc00117 	ldw	ra,4(sp)
    3008:	df000017 	ldw	fp,0(sp)
    300c:	dec00204 	addi	sp,sp,8
    3010:	f800283a 	ret

00003014 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    3014:	defffd04 	addi	sp,sp,-12
    3018:	dfc00215 	stw	ra,8(sp)
    301c:	df000115 	stw	fp,4(sp)
    3020:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3024:	0005303a 	rdctl	r2,status
    3028:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    302c:	e0ffff17 	ldw	r3,-4(fp)
    3030:	00bfff84 	movi	r2,-2
    3034:	1884703a 	and	r2,r3,r2
    3038:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    303c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    3040:	00018180 	call	1818 <vPortEndScheduler>
}
    3044:	0001883a 	nop
    3048:	e037883a 	mov	sp,fp
    304c:	dfc00117 	ldw	ra,4(sp)
    3050:	df000017 	ldw	fp,0(sp)
    3054:	dec00204 	addi	sp,sp,8
    3058:	f800283a 	ret

0000305c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    305c:	deffff04 	addi	sp,sp,-4
    3060:	df000015 	stw	fp,0(sp)
    3064:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    3068:	d0a02e17 	ldw	r2,-32584(gp)
    306c:	10800044 	addi	r2,r2,1
    3070:	d0a02e15 	stw	r2,-32584(gp)
}
    3074:	0001883a 	nop
    3078:	e037883a 	mov	sp,fp
    307c:	df000017 	ldw	fp,0(sp)
    3080:	dec00104 	addi	sp,sp,4
    3084:	f800283a 	ret

00003088 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3088:	defffc04 	addi	sp,sp,-16
    308c:	dfc00315 	stw	ra,12(sp)
    3090:	df000215 	stw	fp,8(sp)
    3094:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3098:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    309c:	00041980 	call	4198 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	10bfffc4 	addi	r2,r2,-1
    30a8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    30ac:	d0a02e17 	ldw	r2,-32584(gp)
    30b0:	10003f1e 	bne	r2,zero,31b0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    30b4:	d0a02617 	ldw	r2,-32616(gp)
    30b8:	10003d26 	beq	r2,zero,31b0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30bc:	00002606 	br	3158 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    30c0:	00820234 	movhi	r2,2056
    30c4:	10be8d04 	addi	r2,r2,-1484
    30c8:	10800317 	ldw	r2,12(r2)
    30cc:	10800317 	ldw	r2,12(r2)
    30d0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    30d4:	e0bfff17 	ldw	r2,-4(fp)
    30d8:	10800604 	addi	r2,r2,24
    30dc:	1009883a 	mov	r4,r2
    30e0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    30e4:	e0bfff17 	ldw	r2,-4(fp)
    30e8:	10800104 	addi	r2,r2,4
    30ec:	1009883a 	mov	r4,r2
    30f0:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    30f4:	e0bfff17 	ldw	r2,-4(fp)
    30f8:	10800b17 	ldw	r2,44(r2)
    30fc:	d0e02817 	ldw	r3,-32608(gp)
    3100:	1880032e 	bgeu	r3,r2,3110 <xTaskResumeAll+0x88>
    3104:	e0bfff17 	ldw	r2,-4(fp)
    3108:	10800b17 	ldw	r2,44(r2)
    310c:	d0a02815 	stw	r2,-32608(gp)
    3110:	e0bfff17 	ldw	r2,-4(fp)
    3114:	10800b17 	ldw	r2,44(r2)
    3118:	10c00524 	muli	r3,r2,20
    311c:	00820234 	movhi	r2,2056
    3120:	10be4704 	addi	r2,r2,-1764
    3124:	1887883a 	add	r3,r3,r2
    3128:	e0bfff17 	ldw	r2,-4(fp)
    312c:	10800104 	addi	r2,r2,4
    3130:	100b883a 	mov	r5,r2
    3134:	1809883a 	mov	r4,r3
    3138:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    313c:	e0bfff17 	ldw	r2,-4(fp)
    3140:	10c00b17 	ldw	r3,44(r2)
    3144:	d0a02217 	ldw	r2,-32632(gp)
    3148:	10800b17 	ldw	r2,44(r2)
    314c:	18800236 	bltu	r3,r2,3158 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3150:	00800044 	movi	r2,1
    3154:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3158:	00820234 	movhi	r2,2056
    315c:	10be8d04 	addi	r2,r2,-1484
    3160:	10800017 	ldw	r2,0(r2)
    3164:	103fd61e 	bne	r2,zero,30c0 <__alt_data_end+0xf00030c0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3168:	d0a02a17 	ldw	r2,-32600(gp)
    316c:	10000a26 	beq	r2,zero,3198 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3170:	00000706 	br	3190 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3174:	00032400 	call	3240 <xTaskIncrementTick>
    3178:	10000226 	beq	r2,zero,3184 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    317c:	00800044 	movi	r2,1
    3180:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3184:	d0a02a17 	ldw	r2,-32600(gp)
    3188:	10bfffc4 	addi	r2,r2,-1
    318c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3190:	d0a02a17 	ldw	r2,-32600(gp)
    3194:	103ff71e 	bne	r2,zero,3174 <__alt_data_end+0xf0003174>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3198:	d0a02b17 	ldw	r2,-32596(gp)
    319c:	10800058 	cmpnei	r2,r2,1
    31a0:	1000031e 	bne	r2,zero,31b0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    31a4:	00800044 	movi	r2,1
    31a8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    31ac:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    31b0:	00041ec0 	call	41ec <vTaskExitCritical>

	return xAlreadyYielded;
    31b4:	e0bffe17 	ldw	r2,-8(fp)
}
    31b8:	e037883a 	mov	sp,fp
    31bc:	dfc00117 	ldw	ra,4(sp)
    31c0:	df000017 	ldw	fp,0(sp)
    31c4:	dec00204 	addi	sp,sp,8
    31c8:	f800283a 	ret

000031cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    31cc:	defffe04 	addi	sp,sp,-8
    31d0:	df000115 	stw	fp,4(sp)
    31d4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    31d8:	d0a02717 	ldw	r2,-32612(gp)
    31dc:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    31e0:	e0bfff17 	ldw	r2,-4(fp)
}
    31e4:	e037883a 	mov	sp,fp
    31e8:	df000017 	ldw	fp,0(sp)
    31ec:	dec00104 	addi	sp,sp,4
    31f0:	f800283a 	ret

000031f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    31f4:	defffd04 	addi	sp,sp,-12
    31f8:	df000215 	stw	fp,8(sp)
    31fc:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3200:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3204:	d0a02717 	ldw	r2,-32612(gp)
    3208:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    320c:	e0bfff17 	ldw	r2,-4(fp)
}
    3210:	e037883a 	mov	sp,fp
    3214:	df000017 	ldw	fp,0(sp)
    3218:	dec00104 	addi	sp,sp,4
    321c:	f800283a 	ret

00003220 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3220:	deffff04 	addi	sp,sp,-4
    3224:	df000015 	stw	fp,0(sp)
    3228:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    322c:	d0a02617 	ldw	r2,-32616(gp)
}
    3230:	e037883a 	mov	sp,fp
    3234:	df000017 	ldw	fp,0(sp)
    3238:	dec00104 	addi	sp,sp,4
    323c:	f800283a 	ret

00003240 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3240:	defff904 	addi	sp,sp,-28
    3244:	dfc00615 	stw	ra,24(sp)
    3248:	df000515 	stw	fp,20(sp)
    324c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3250:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3254:	d0a02e17 	ldw	r2,-32584(gp)
    3258:	10005d1e 	bne	r2,zero,33d0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    325c:	d0a02717 	ldw	r2,-32612(gp)
    3260:	10800044 	addi	r2,r2,1
    3264:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3268:	d0a02717 	ldw	r2,-32612(gp)
    326c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3270:	e0bffc17 	ldw	r2,-16(fp)
    3274:	10000a1e 	bne	r2,zero,32a0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3278:	d0a02317 	ldw	r2,-32628(gp)
    327c:	e0bffd15 	stw	r2,-12(fp)
    3280:	d0a02417 	ldw	r2,-32624(gp)
    3284:	d0a02315 	stw	r2,-32628(gp)
    3288:	e0bffd17 	ldw	r2,-12(fp)
    328c:	d0a02415 	stw	r2,-32624(gp)
    3290:	d0a02c17 	ldw	r2,-32592(gp)
    3294:	10800044 	addi	r2,r2,1
    3298:	d0a02c15 	stw	r2,-32592(gp)
    329c:	0003e980 	call	3e98 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    32a0:	d0a00317 	ldw	r2,-32756(gp)
    32a4:	e0fffc17 	ldw	r3,-16(fp)
    32a8:	18803d36 	bltu	r3,r2,33a0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    32ac:	d0a02317 	ldw	r2,-32628(gp)
    32b0:	10800017 	ldw	r2,0(r2)
    32b4:	1000021e 	bne	r2,zero,32c0 <xTaskIncrementTick+0x80>
    32b8:	00800044 	movi	r2,1
    32bc:	00000106 	br	32c4 <xTaskIncrementTick+0x84>
    32c0:	0005883a 	mov	r2,zero
    32c4:	10803fcc 	andi	r2,r2,255
    32c8:	10000326 	beq	r2,zero,32d8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    32cc:	00bfffc4 	movi	r2,-1
    32d0:	d0a00315 	stw	r2,-32756(gp)
						break;
    32d4:	00003206 	br	33a0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    32d8:	d0a02317 	ldw	r2,-32628(gp)
    32dc:	10800317 	ldw	r2,12(r2)
    32e0:	10800317 	ldw	r2,12(r2)
    32e4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    32e8:	e0bffe17 	ldw	r2,-8(fp)
    32ec:	10800117 	ldw	r2,4(r2)
    32f0:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    32f4:	e0fffc17 	ldw	r3,-16(fp)
    32f8:	e0bfff17 	ldw	r2,-4(fp)
    32fc:	1880032e 	bgeu	r3,r2,330c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3300:	e0bfff17 	ldw	r2,-4(fp)
    3304:	d0a00315 	stw	r2,-32756(gp)
							break;
    3308:	00002506 	br	33a0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    330c:	e0bffe17 	ldw	r2,-8(fp)
    3310:	10800104 	addi	r2,r2,4
    3314:	1009883a 	mov	r4,r2
    3318:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    331c:	e0bffe17 	ldw	r2,-8(fp)
    3320:	10800a17 	ldw	r2,40(r2)
    3324:	10000426 	beq	r2,zero,3338 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3328:	e0bffe17 	ldw	r2,-8(fp)
    332c:	10800604 	addi	r2,r2,24
    3330:	1009883a 	mov	r4,r2
    3334:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3338:	e0bffe17 	ldw	r2,-8(fp)
    333c:	10800b17 	ldw	r2,44(r2)
    3340:	d0e02817 	ldw	r3,-32608(gp)
    3344:	1880032e 	bgeu	r3,r2,3354 <xTaskIncrementTick+0x114>
    3348:	e0bffe17 	ldw	r2,-8(fp)
    334c:	10800b17 	ldw	r2,44(r2)
    3350:	d0a02815 	stw	r2,-32608(gp)
    3354:	e0bffe17 	ldw	r2,-8(fp)
    3358:	10800b17 	ldw	r2,44(r2)
    335c:	10c00524 	muli	r3,r2,20
    3360:	00820234 	movhi	r2,2056
    3364:	10be4704 	addi	r2,r2,-1764
    3368:	1887883a 	add	r3,r3,r2
    336c:	e0bffe17 	ldw	r2,-8(fp)
    3370:	10800104 	addi	r2,r2,4
    3374:	100b883a 	mov	r5,r2
    3378:	1809883a 	mov	r4,r3
    337c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3380:	e0bffe17 	ldw	r2,-8(fp)
    3384:	10c00b17 	ldw	r3,44(r2)
    3388:	d0a02217 	ldw	r2,-32632(gp)
    338c:	10800b17 	ldw	r2,44(r2)
    3390:	18bfc636 	bltu	r3,r2,32ac <__alt_data_end+0xf00032ac>
							{
								xSwitchRequired = pdTRUE;
    3394:	00800044 	movi	r2,1
    3398:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    339c:	003fc306 	br	32ac <__alt_data_end+0xf00032ac>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    33a0:	d0a02217 	ldw	r2,-32632(gp)
    33a4:	10c00b17 	ldw	r3,44(r2)
    33a8:	00820234 	movhi	r2,2056
    33ac:	10be4704 	addi	r2,r2,-1764
    33b0:	18c00524 	muli	r3,r3,20
    33b4:	10c5883a 	add	r2,r2,r3
    33b8:	10800017 	ldw	r2,0(r2)
    33bc:	108000b0 	cmpltui	r2,r2,2
    33c0:	1000061e 	bne	r2,zero,33dc <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    33c4:	00800044 	movi	r2,1
    33c8:	e0bffb15 	stw	r2,-20(fp)
    33cc:	00000306 	br	33dc <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    33d0:	d0a02a17 	ldw	r2,-32600(gp)
    33d4:	10800044 	addi	r2,r2,1
    33d8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    33dc:	d0a02b17 	ldw	r2,-32596(gp)
    33e0:	10000226 	beq	r2,zero,33ec <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    33e4:	00800044 	movi	r2,1
    33e8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    33ec:	e0bffb17 	ldw	r2,-20(fp)
}
    33f0:	e037883a 	mov	sp,fp
    33f4:	dfc00117 	ldw	ra,4(sp)
    33f8:	df000017 	ldw	fp,0(sp)
    33fc:	dec00204 	addi	sp,sp,8
    3400:	f800283a 	ret

00003404 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3404:	defffd04 	addi	sp,sp,-12
    3408:	dfc00215 	stw	ra,8(sp)
    340c:	df000115 	stw	fp,4(sp)
    3410:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3414:	d0a02e17 	ldw	r2,-32584(gp)
    3418:	10000326 	beq	r2,zero,3428 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    341c:	00800044 	movi	r2,1
    3420:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3424:	00003e06 	br	3520 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3428:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	10800017 	ldw	r2,0(r2)
    3434:	d0e02217 	ldw	r3,-32632(gp)
    3438:	18c00c17 	ldw	r3,48(r3)
    343c:	18800636 	bltu	r3,r2,3458 <vTaskSwitchContext+0x54>
    3440:	d0e02217 	ldw	r3,-32632(gp)
    3444:	d0a02217 	ldw	r2,-32632(gp)
    3448:	10800d04 	addi	r2,r2,52
    344c:	100b883a 	mov	r5,r2
    3450:	1809883a 	mov	r4,r3
    3454:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3458:	d0a02217 	ldw	r2,-32632(gp)
    345c:	10800c17 	ldw	r2,48(r2)
    3460:	01800504 	movi	r6,20
    3464:	01420034 	movhi	r5,2048
    3468:	29400e44 	addi	r5,r5,57
    346c:	1009883a 	mov	r4,r2
    3470:	00086640 	call	8664 <memcmp>
    3474:	10000a26 	beq	r2,zero,34a0 <vTaskSwitchContext+0x9c>
    3478:	d0e02217 	ldw	r3,-32632(gp)
    347c:	d0a02217 	ldw	r2,-32632(gp)
    3480:	10800d04 	addi	r2,r2,52
    3484:	100b883a 	mov	r5,r2
    3488:	1809883a 	mov	r4,r3
    348c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3490:	00000306 	br	34a0 <vTaskSwitchContext+0x9c>
    3494:	d0a02817 	ldw	r2,-32608(gp)
    3498:	10bfffc4 	addi	r2,r2,-1
    349c:	d0a02815 	stw	r2,-32608(gp)
    34a0:	d0e02817 	ldw	r3,-32608(gp)
    34a4:	00820234 	movhi	r2,2056
    34a8:	10be4704 	addi	r2,r2,-1764
    34ac:	18c00524 	muli	r3,r3,20
    34b0:	10c5883a 	add	r2,r2,r3
    34b4:	10800017 	ldw	r2,0(r2)
    34b8:	103ff626 	beq	r2,zero,3494 <__alt_data_end+0xf0003494>
    34bc:	d0a02817 	ldw	r2,-32608(gp)
    34c0:	10c00524 	muli	r3,r2,20
    34c4:	00820234 	movhi	r2,2056
    34c8:	10be4704 	addi	r2,r2,-1764
    34cc:	1885883a 	add	r2,r3,r2
    34d0:	e0bfff15 	stw	r2,-4(fp)
    34d4:	e0bfff17 	ldw	r2,-4(fp)
    34d8:	10800117 	ldw	r2,4(r2)
    34dc:	10c00117 	ldw	r3,4(r2)
    34e0:	e0bfff17 	ldw	r2,-4(fp)
    34e4:	10c00115 	stw	r3,4(r2)
    34e8:	e0bfff17 	ldw	r2,-4(fp)
    34ec:	10c00117 	ldw	r3,4(r2)
    34f0:	e0bfff17 	ldw	r2,-4(fp)
    34f4:	10800204 	addi	r2,r2,8
    34f8:	1880051e 	bne	r3,r2,3510 <vTaskSwitchContext+0x10c>
    34fc:	e0bfff17 	ldw	r2,-4(fp)
    3500:	10800117 	ldw	r2,4(r2)
    3504:	10c00117 	ldw	r3,4(r2)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	10c00115 	stw	r3,4(r2)
    3510:	e0bfff17 	ldw	r2,-4(fp)
    3514:	10800117 	ldw	r2,4(r2)
    3518:	10800317 	ldw	r2,12(r2)
    351c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3520:	0001883a 	nop
    3524:	e037883a 	mov	sp,fp
    3528:	dfc00117 	ldw	ra,4(sp)
    352c:	df000017 	ldw	fp,0(sp)
    3530:	dec00204 	addi	sp,sp,8
    3534:	f800283a 	ret

00003538 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3538:	defffb04 	addi	sp,sp,-20
    353c:	dfc00415 	stw	ra,16(sp)
    3540:	df000315 	stw	fp,12(sp)
    3544:	df000304 	addi	fp,sp,12
    3548:	e13ffe15 	stw	r4,-8(fp)
    354c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3550:	d0a02217 	ldw	r2,-32632(gp)
    3554:	10800604 	addi	r2,r2,24
    3558:	100b883a 	mov	r5,r2
    355c:	e13ffe17 	ldw	r4,-8(fp)
    3560:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3564:	d0a02217 	ldw	r2,-32632(gp)
    3568:	10800104 	addi	r2,r2,4
    356c:	1009883a 	mov	r4,r2
    3570:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3574:	d0e02717 	ldw	r3,-32612(gp)
    3578:	e0bfff17 	ldw	r2,-4(fp)
    357c:	1885883a 	add	r2,r3,r2
    3580:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3584:	e13ffd17 	ldw	r4,-12(fp)
    3588:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    358c:	0001883a 	nop
    3590:	e037883a 	mov	sp,fp
    3594:	dfc00117 	ldw	ra,4(sp)
    3598:	df000017 	ldw	fp,0(sp)
    359c:	dec00204 	addi	sp,sp,8
    35a0:	f800283a 	ret

000035a4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    35a4:	defffa04 	addi	sp,sp,-24
    35a8:	dfc00515 	stw	ra,20(sp)
    35ac:	df000415 	stw	fp,16(sp)
    35b0:	df000404 	addi	fp,sp,16
    35b4:	e13ffd15 	stw	r4,-12(fp)
    35b8:	e17ffe15 	stw	r5,-8(fp)
    35bc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    35c0:	d0a02217 	ldw	r2,-32632(gp)
    35c4:	e0fffe17 	ldw	r3,-8(fp)
    35c8:	18e00034 	orhi	r3,r3,32768
    35cc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35d0:	d0a02217 	ldw	r2,-32632(gp)
    35d4:	10800604 	addi	r2,r2,24
    35d8:	100b883a 	mov	r5,r2
    35dc:	e13ffd17 	ldw	r4,-12(fp)
    35e0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35e4:	d0a02217 	ldw	r2,-32632(gp)
    35e8:	10800104 	addi	r2,r2,4
    35ec:	1009883a 	mov	r4,r2
    35f0:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    35f4:	d0e02717 	ldw	r3,-32612(gp)
    35f8:	e0bfff17 	ldw	r2,-4(fp)
    35fc:	1885883a 	add	r2,r3,r2
    3600:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3604:	e13ffc17 	ldw	r4,-16(fp)
    3608:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    360c:	0001883a 	nop
    3610:	e037883a 	mov	sp,fp
    3614:	dfc00117 	ldw	ra,4(sp)
    3618:	df000017 	ldw	fp,0(sp)
    361c:	dec00204 	addi	sp,sp,8
    3620:	f800283a 	ret

00003624 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3624:	defffb04 	addi	sp,sp,-20
    3628:	dfc00415 	stw	ra,16(sp)
    362c:	df000315 	stw	fp,12(sp)
    3630:	df000304 	addi	fp,sp,12
    3634:	e13ffe15 	stw	r4,-8(fp)
    3638:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    363c:	d0a02217 	ldw	r2,-32632(gp)
    3640:	10800604 	addi	r2,r2,24
    3644:	100b883a 	mov	r5,r2
    3648:	e13ffe17 	ldw	r4,-8(fp)
    364c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3650:	d0a02217 	ldw	r2,-32632(gp)
    3654:	10800104 	addi	r2,r2,4
    3658:	1009883a 	mov	r4,r2
    365c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3660:	d0e02717 	ldw	r3,-32612(gp)
    3664:	e0bfff17 	ldw	r2,-4(fp)
    3668:	1885883a 	add	r2,r3,r2
    366c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3670:	e13ffd17 	ldw	r4,-12(fp)
    3674:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
    3678:	0001883a 	nop
    367c:	e037883a 	mov	sp,fp
    3680:	dfc00117 	ldw	ra,4(sp)
    3684:	df000017 	ldw	fp,0(sp)
    3688:	dec00204 	addi	sp,sp,8
    368c:	f800283a 	ret

00003690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    3690:	defffb04 	addi	sp,sp,-20
    3694:	dfc00415 	stw	ra,16(sp)
    3698:	df000315 	stw	fp,12(sp)
    369c:	df000304 	addi	fp,sp,12
    36a0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    36a4:	e0bfff17 	ldw	r2,-4(fp)
    36a8:	10800317 	ldw	r2,12(r2)
    36ac:	10800317 	ldw	r2,12(r2)
    36b0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10800604 	addi	r2,r2,24
    36bc:	1009883a 	mov	r4,r2
    36c0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    36c4:	d0a02e17 	ldw	r2,-32584(gp)
    36c8:	1000171e 	bne	r2,zero,3728 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36cc:	e0bffe17 	ldw	r2,-8(fp)
    36d0:	10800104 	addi	r2,r2,4
    36d4:	1009883a 	mov	r4,r2
    36d8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    36dc:	e0bffe17 	ldw	r2,-8(fp)
    36e0:	10800b17 	ldw	r2,44(r2)
    36e4:	d0e02817 	ldw	r3,-32608(gp)
    36e8:	1880032e 	bgeu	r3,r2,36f8 <xTaskRemoveFromEventList+0x68>
    36ec:	e0bffe17 	ldw	r2,-8(fp)
    36f0:	10800b17 	ldw	r2,44(r2)
    36f4:	d0a02815 	stw	r2,-32608(gp)
    36f8:	e0bffe17 	ldw	r2,-8(fp)
    36fc:	10800b17 	ldw	r2,44(r2)
    3700:	10c00524 	muli	r3,r2,20
    3704:	00820234 	movhi	r2,2056
    3708:	10be4704 	addi	r2,r2,-1764
    370c:	1887883a 	add	r3,r3,r2
    3710:	e0bffe17 	ldw	r2,-8(fp)
    3714:	10800104 	addi	r2,r2,4
    3718:	100b883a 	mov	r5,r2
    371c:	1809883a 	mov	r4,r3
    3720:	00014980 	call	1498 <vListInsertEnd>
    3724:	00000606 	br	3740 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3728:	e0bffe17 	ldw	r2,-8(fp)
    372c:	10800604 	addi	r2,r2,24
    3730:	100b883a 	mov	r5,r2
    3734:	01020234 	movhi	r4,2056
    3738:	213e8d04 	addi	r4,r4,-1484
    373c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3740:	e0bffe17 	ldw	r2,-8(fp)
    3744:	10800b17 	ldw	r2,44(r2)
    3748:	d0e02217 	ldw	r3,-32632(gp)
    374c:	18c00b17 	ldw	r3,44(r3)
    3750:	1880052e 	bgeu	r3,r2,3768 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3754:	00800044 	movi	r2,1
    3758:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    375c:	00800044 	movi	r2,1
    3760:	d0a02b15 	stw	r2,-32596(gp)
    3764:	00000106 	br	376c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3768:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    376c:	e0bffd17 	ldw	r2,-12(fp)
}
    3770:	e037883a 	mov	sp,fp
    3774:	dfc00117 	ldw	ra,4(sp)
    3778:	df000017 	ldw	fp,0(sp)
    377c:	dec00204 	addi	sp,sp,8
    3780:	f800283a 	ret

00003784 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3784:	defffa04 	addi	sp,sp,-24
    3788:	dfc00515 	stw	ra,20(sp)
    378c:	df000415 	stw	fp,16(sp)
    3790:	df000404 	addi	fp,sp,16
    3794:	e13ffe15 	stw	r4,-8(fp)
    3798:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    379c:	e0bfff17 	ldw	r2,-4(fp)
    37a0:	10e00034 	orhi	r3,r2,32768
    37a4:	e0bffe17 	ldw	r2,-8(fp)
    37a8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    37ac:	e0bffe17 	ldw	r2,-8(fp)
    37b0:	10800317 	ldw	r2,12(r2)
    37b4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    37b8:	e13ffe17 	ldw	r4,-8(fp)
    37bc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    37c0:	e0bffd17 	ldw	r2,-12(fp)
    37c4:	10800104 	addi	r2,r2,4
    37c8:	1009883a 	mov	r4,r2
    37cc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    37d0:	e0bffd17 	ldw	r2,-12(fp)
    37d4:	10800b17 	ldw	r2,44(r2)
    37d8:	d0e02817 	ldw	r3,-32608(gp)
    37dc:	1880032e 	bgeu	r3,r2,37ec <xTaskRemoveFromUnorderedEventList+0x68>
    37e0:	e0bffd17 	ldw	r2,-12(fp)
    37e4:	10800b17 	ldw	r2,44(r2)
    37e8:	d0a02815 	stw	r2,-32608(gp)
    37ec:	e0bffd17 	ldw	r2,-12(fp)
    37f0:	10800b17 	ldw	r2,44(r2)
    37f4:	10c00524 	muli	r3,r2,20
    37f8:	00820234 	movhi	r2,2056
    37fc:	10be4704 	addi	r2,r2,-1764
    3800:	1887883a 	add	r3,r3,r2
    3804:	e0bffd17 	ldw	r2,-12(fp)
    3808:	10800104 	addi	r2,r2,4
    380c:	100b883a 	mov	r5,r2
    3810:	1809883a 	mov	r4,r3
    3814:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3818:	e0bffd17 	ldw	r2,-12(fp)
    381c:	10800b17 	ldw	r2,44(r2)
    3820:	d0e02217 	ldw	r3,-32632(gp)
    3824:	18c00b17 	ldw	r3,44(r3)
    3828:	1880052e 	bgeu	r3,r2,3840 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    382c:	00800044 	movi	r2,1
    3830:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3834:	00800044 	movi	r2,1
    3838:	d0a02b15 	stw	r2,-32596(gp)
    383c:	00000106 	br	3844 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3844:	e0bffc17 	ldw	r2,-16(fp)
}
    3848:	e037883a 	mov	sp,fp
    384c:	dfc00117 	ldw	ra,4(sp)
    3850:	df000017 	ldw	fp,0(sp)
    3854:	dec00204 	addi	sp,sp,8
    3858:	f800283a 	ret

0000385c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    385c:	defffe04 	addi	sp,sp,-8
    3860:	df000115 	stw	fp,4(sp)
    3864:	df000104 	addi	fp,sp,4
    3868:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    386c:	d0e02c17 	ldw	r3,-32592(gp)
    3870:	e0bfff17 	ldw	r2,-4(fp)
    3874:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3878:	d0e02717 	ldw	r3,-32612(gp)
    387c:	e0bfff17 	ldw	r2,-4(fp)
    3880:	10c00115 	stw	r3,4(r2)
}
    3884:	0001883a 	nop
    3888:	e037883a 	mov	sp,fp
    388c:	df000017 	ldw	fp,0(sp)
    3890:	dec00104 	addi	sp,sp,4
    3894:	f800283a 	ret

00003898 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    3898:	defffa04 	addi	sp,sp,-24
    389c:	dfc00515 	stw	ra,20(sp)
    38a0:	df000415 	stw	fp,16(sp)
    38a4:	df000404 	addi	fp,sp,16
    38a8:	e13ffe15 	stw	r4,-8(fp)
    38ac:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    38b0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    38b4:	d0a02717 	ldw	r2,-32612(gp)
    38b8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    38bc:	e0bffe17 	ldw	r2,-8(fp)
    38c0:	10c00017 	ldw	r3,0(r2)
    38c4:	d0a02c17 	ldw	r2,-32592(gp)
    38c8:	18800726 	beq	r3,r2,38e8 <xTaskCheckForTimeOut+0x50>
    38cc:	e0bffe17 	ldw	r2,-8(fp)
    38d0:	10800117 	ldw	r2,4(r2)
    38d4:	e0fffd17 	ldw	r3,-12(fp)
    38d8:	18800336 	bltu	r3,r2,38e8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    38dc:	00800044 	movi	r2,1
    38e0:	e0bffc15 	stw	r2,-16(fp)
    38e4:	00001606 	br	3940 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    38e8:	e0bffe17 	ldw	r2,-8(fp)
    38ec:	10800117 	ldw	r2,4(r2)
    38f0:	e0fffd17 	ldw	r3,-12(fp)
    38f4:	1887c83a 	sub	r3,r3,r2
    38f8:	e0bfff17 	ldw	r2,-4(fp)
    38fc:	10800017 	ldw	r2,0(r2)
    3900:	18800d2e 	bgeu	r3,r2,3938 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3904:	e0bfff17 	ldw	r2,-4(fp)
    3908:	10c00017 	ldw	r3,0(r2)
    390c:	e0bffe17 	ldw	r2,-8(fp)
    3910:	11000117 	ldw	r4,4(r2)
    3914:	e0bffd17 	ldw	r2,-12(fp)
    3918:	2085c83a 	sub	r2,r4,r2
    391c:	1887883a 	add	r3,r3,r2
    3920:	e0bfff17 	ldw	r2,-4(fp)
    3924:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3928:	e13ffe17 	ldw	r4,-8(fp)
    392c:	000385c0 	call	385c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3930:	e03ffc15 	stw	zero,-16(fp)
    3934:	00000206 	br	3940 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3938:	00800044 	movi	r2,1
    393c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3940:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    3944:	e0bffc17 	ldw	r2,-16(fp)
}
    3948:	e037883a 	mov	sp,fp
    394c:	dfc00117 	ldw	ra,4(sp)
    3950:	df000017 	ldw	fp,0(sp)
    3954:	dec00204 	addi	sp,sp,8
    3958:	f800283a 	ret

0000395c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    395c:	deffff04 	addi	sp,sp,-4
    3960:	df000015 	stw	fp,0(sp)
    3964:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3968:	00800044 	movi	r2,1
    396c:	d0a02b15 	stw	r2,-32596(gp)
}
    3970:	0001883a 	nop
    3974:	e037883a 	mov	sp,fp
    3978:	df000017 	ldw	fp,0(sp)
    397c:	dec00104 	addi	sp,sp,4
    3980:	f800283a 	ret

00003984 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3984:	defffd04 	addi	sp,sp,-12
    3988:	dfc00215 	stw	ra,8(sp)
    398c:	df000115 	stw	fp,4(sp)
    3990:	df000104 	addi	fp,sp,4
    3994:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    3998:	0003b980 	call	3b98 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    399c:	003ffe06 	br	3998 <__alt_data_end+0xf0003998>

000039a0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    39a0:	defff804 	addi	sp,sp,-32
    39a4:	dfc00715 	stw	ra,28(sp)
    39a8:	df000615 	stw	fp,24(sp)
    39ac:	df000604 	addi	fp,sp,24
    39b0:	e13ffb15 	stw	r4,-20(fp)
    39b4:	e17ffc15 	stw	r5,-16(fp)
    39b8:	e1bffd15 	stw	r6,-12(fp)
    39bc:	e1fffe15 	stw	r7,-8(fp)
    39c0:	e0800217 	ldw	r2,8(fp)
    39c4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    39c8:	e03ffa15 	stw	zero,-24(fp)
    39cc:	00001406 	br	3a20 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    39d0:	e0fffc17 	ldw	r3,-16(fp)
    39d4:	e0bffa17 	ldw	r2,-24(fp)
    39d8:	1885883a 	add	r2,r3,r2
    39dc:	10c00003 	ldbu	r3,0(r2)
    39e0:	e13ffb17 	ldw	r4,-20(fp)
    39e4:	e0bffa17 	ldw	r2,-24(fp)
    39e8:	2085883a 	add	r2,r4,r2
    39ec:	10800d04 	addi	r2,r2,52
    39f0:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    39f4:	e0fffc17 	ldw	r3,-16(fp)
    39f8:	e0bffa17 	ldw	r2,-24(fp)
    39fc:	1885883a 	add	r2,r3,r2
    3a00:	10800003 	ldbu	r2,0(r2)
    3a04:	10803fcc 	andi	r2,r2,255
    3a08:	1080201c 	xori	r2,r2,128
    3a0c:	10bfe004 	addi	r2,r2,-128
    3a10:	10000726 	beq	r2,zero,3a30 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3a14:	e0bffa17 	ldw	r2,-24(fp)
    3a18:	10800044 	addi	r2,r2,1
    3a1c:	e0bffa15 	stw	r2,-24(fp)
    3a20:	e0bffa17 	ldw	r2,-24(fp)
    3a24:	10800230 	cmpltui	r2,r2,8
    3a28:	103fe91e 	bne	r2,zero,39d0 <__alt_data_end+0xf00039d0>
    3a2c:	00000106 	br	3a34 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3a30:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3a34:	e0bffb17 	ldw	r2,-20(fp)
    3a38:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    3a3c:	e0bffd17 	ldw	r2,-12(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	1000021e 	bne	r2,zero,3a50 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3a48:	008002c4 	movi	r2,11
    3a4c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3a50:	e0bffb17 	ldw	r2,-20(fp)
    3a54:	e0fffd17 	ldw	r3,-12(fp)
    3a58:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    3a5c:	e0bffb17 	ldw	r2,-20(fp)
    3a60:	e0fffd17 	ldw	r3,-12(fp)
    3a64:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3a68:	e0bffb17 	ldw	r2,-20(fp)
    3a6c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3a70:	e0bffb17 	ldw	r2,-20(fp)
    3a74:	10800104 	addi	r2,r2,4
    3a78:	1009883a 	mov	r4,r2
    3a7c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3a80:	e0bffb17 	ldw	r2,-20(fp)
    3a84:	10800604 	addi	r2,r2,24
    3a88:	1009883a 	mov	r4,r2
    3a8c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    3a90:	e0bffb17 	ldw	r2,-20(fp)
    3a94:	e0fffb17 	ldw	r3,-20(fp)
    3a98:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3a9c:	00c00304 	movi	r3,12
    3aa0:	e0bffd17 	ldw	r2,-12(fp)
    3aa4:	1887c83a 	sub	r3,r3,r2
    3aa8:	e0bffb17 	ldw	r2,-20(fp)
    3aac:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3ab0:	e0bffb17 	ldw	r2,-20(fp)
    3ab4:	e0fffb17 	ldw	r3,-20(fp)
    3ab8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3abc:	e0bffb17 	ldw	r2,-20(fp)
    3ac0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3ac4:	e0bffb17 	ldw	r2,-20(fp)
    3ac8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3acc:	e0bffb17 	ldw	r2,-20(fp)
    3ad0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3ad4:	0001883a 	nop
    3ad8:	e037883a 	mov	sp,fp
    3adc:	dfc00117 	ldw	ra,4(sp)
    3ae0:	df000017 	ldw	fp,0(sp)
    3ae4:	dec00204 	addi	sp,sp,8
    3ae8:	f800283a 	ret

00003aec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3aec:	defffd04 	addi	sp,sp,-12
    3af0:	dfc00215 	stw	ra,8(sp)
    3af4:	df000115 	stw	fp,4(sp)
    3af8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3afc:	e03fff15 	stw	zero,-4(fp)
    3b00:	00000a06 	br	3b2c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3b04:	e0bfff17 	ldw	r2,-4(fp)
    3b08:	10c00524 	muli	r3,r2,20
    3b0c:	00820234 	movhi	r2,2056
    3b10:	10be4704 	addi	r2,r2,-1764
    3b14:	1885883a 	add	r2,r3,r2
    3b18:	1009883a 	mov	r4,r2
    3b1c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3b20:	e0bfff17 	ldw	r2,-4(fp)
    3b24:	10800044 	addi	r2,r2,1
    3b28:	e0bfff15 	stw	r2,-4(fp)
    3b2c:	e0bfff17 	ldw	r2,-4(fp)
    3b30:	10800330 	cmpltui	r2,r2,12
    3b34:	103ff31e 	bne	r2,zero,3b04 <__alt_data_end+0xf0003b04>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3b38:	01020234 	movhi	r4,2056
    3b3c:	213e8304 	addi	r4,r4,-1524
    3b40:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3b44:	01020234 	movhi	r4,2056
    3b48:	213e8804 	addi	r4,r4,-1504
    3b4c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3b50:	01020234 	movhi	r4,2056
    3b54:	213e8d04 	addi	r4,r4,-1484
    3b58:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3b5c:	01020234 	movhi	r4,2056
    3b60:	213e9204 	addi	r4,r4,-1464
    3b64:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3b68:	00820234 	movhi	r2,2056
    3b6c:	10be8304 	addi	r2,r2,-1524
    3b70:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3b74:	00820234 	movhi	r2,2056
    3b78:	10be8804 	addi	r2,r2,-1504
    3b7c:	d0a02415 	stw	r2,-32624(gp)
}
    3b80:	0001883a 	nop
    3b84:	e037883a 	mov	sp,fp
    3b88:	dfc00117 	ldw	ra,4(sp)
    3b8c:	df000017 	ldw	fp,0(sp)
    3b90:	dec00204 	addi	sp,sp,8
    3b94:	f800283a 	ret

00003b98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3b98:	defffc04 	addi	sp,sp,-16
    3b9c:	dfc00315 	stw	ra,12(sp)
    3ba0:	df000215 	stw	fp,8(sp)
    3ba4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ba8:	00001d06 	br	3c20 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3bac:	000305c0 	call	305c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3bb0:	00820234 	movhi	r2,2056
    3bb4:	10be9204 	addi	r2,r2,-1464
    3bb8:	10800017 	ldw	r2,0(r2)
    3bbc:	1005003a 	cmpeq	r2,r2,zero
    3bc0:	10803fcc 	andi	r2,r2,255
    3bc4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3bc8:	00030880 	call	3088 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3bcc:	e0bffe17 	ldw	r2,-8(fp)
    3bd0:	1000131e 	bne	r2,zero,3c20 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3bd4:	00041980 	call	4198 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3bd8:	00820234 	movhi	r2,2056
    3bdc:	10be9204 	addi	r2,r2,-1464
    3be0:	10800317 	ldw	r2,12(r2)
    3be4:	10800317 	ldw	r2,12(r2)
    3be8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10800104 	addi	r2,r2,4
    3bf4:	1009883a 	mov	r4,r2
    3bf8:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3bfc:	d0a02617 	ldw	r2,-32616(gp)
    3c00:	10bfffc4 	addi	r2,r2,-1
    3c04:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3c08:	d0a02517 	ldw	r2,-32620(gp)
    3c0c:	10bfffc4 	addi	r2,r2,-1
    3c10:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3c14:	00041ec0 	call	41ec <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3c18:	e13fff17 	ldw	r4,-4(fp)
    3c1c:	0003e540 	call	3e54 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3c20:	d0a02517 	ldw	r2,-32620(gp)
    3c24:	103fe11e 	bne	r2,zero,3bac <__alt_data_end+0xf0003bac>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3c28:	0001883a 	nop
    3c2c:	e037883a 	mov	sp,fp
    3c30:	dfc00117 	ldw	ra,4(sp)
    3c34:	df000017 	ldw	fp,0(sp)
    3c38:	dec00204 	addi	sp,sp,8
    3c3c:	f800283a 	ret

00003c40 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3c40:	defffd04 	addi	sp,sp,-12
    3c44:	dfc00215 	stw	ra,8(sp)
    3c48:	df000115 	stw	fp,4(sp)
    3c4c:	df000104 	addi	fp,sp,4
    3c50:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3c54:	d0a02217 	ldw	r2,-32632(gp)
    3c58:	e0ffff17 	ldw	r3,-4(fp)
    3c5c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3c60:	d0a02717 	ldw	r2,-32612(gp)
    3c64:	e0ffff17 	ldw	r3,-4(fp)
    3c68:	1880072e 	bgeu	r3,r2,3c88 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3c6c:	d0e02417 	ldw	r3,-32624(gp)
    3c70:	d0a02217 	ldw	r2,-32632(gp)
    3c74:	10800104 	addi	r2,r2,4
    3c78:	100b883a 	mov	r5,r2
    3c7c:	1809883a 	mov	r4,r3
    3c80:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3c84:	00000b06 	br	3cb4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3c88:	d0e02317 	ldw	r3,-32628(gp)
    3c8c:	d0a02217 	ldw	r2,-32632(gp)
    3c90:	10800104 	addi	r2,r2,4
    3c94:	100b883a 	mov	r5,r2
    3c98:	1809883a 	mov	r4,r3
    3c9c:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3ca0:	d0a00317 	ldw	r2,-32756(gp)
    3ca4:	e0ffff17 	ldw	r3,-4(fp)
    3ca8:	1880022e 	bgeu	r3,r2,3cb4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3cac:	e0bfff17 	ldw	r2,-4(fp)
    3cb0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3cb4:	0001883a 	nop
    3cb8:	e037883a 	mov	sp,fp
    3cbc:	dfc00117 	ldw	ra,4(sp)
    3cc0:	df000017 	ldw	fp,0(sp)
    3cc4:	dec00204 	addi	sp,sp,8
    3cc8:	f800283a 	ret

00003ccc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3ccc:	defffa04 	addi	sp,sp,-24
    3cd0:	dfc00515 	stw	ra,20(sp)
    3cd4:	df000415 	stw	fp,16(sp)
    3cd8:	df000404 	addi	fp,sp,16
    3cdc:	2005883a 	mov	r2,r4
    3ce0:	e17fff15 	stw	r5,-4(fp)
    3ce4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ce8:	e0bfff17 	ldw	r2,-4(fp)
    3cec:	1000061e 	bne	r2,zero,3d08 <prvAllocateTCBAndStack+0x3c>
    3cf0:	e0bffe0b 	ldhu	r2,-8(fp)
    3cf4:	1085883a 	add	r2,r2,r2
    3cf8:	1085883a 	add	r2,r2,r2
    3cfc:	1009883a 	mov	r4,r2
    3d00:	0000fd00 	call	fd0 <pvPortMalloc>
    3d04:	00000106 	br	3d0c <prvAllocateTCBAndStack+0x40>
    3d08:	e0bfff17 	ldw	r2,-4(fp)
    3d0c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3d10:	e0bffd17 	ldw	r2,-12(fp)
    3d14:	10000c26 	beq	r2,zero,3d48 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3d18:	01001404 	movi	r4,80
    3d1c:	0000fd00 	call	fd0 <pvPortMalloc>
    3d20:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3d24:	e0bffc17 	ldw	r2,-16(fp)
    3d28:	10000426 	beq	r2,zero,3d3c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3d2c:	e0bffc17 	ldw	r2,-16(fp)
    3d30:	e0fffd17 	ldw	r3,-12(fp)
    3d34:	10c00c15 	stw	r3,48(r2)
    3d38:	00000406 	br	3d4c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	00011500 	call	1150 <vPortFree>
    3d44:	00000106 	br	3d4c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3d48:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3d4c:	e0bffc17 	ldw	r2,-16(fp)
    3d50:	10000926 	beq	r2,zero,3d78 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3d54:	e0bffc17 	ldw	r2,-16(fp)
    3d58:	10c00c17 	ldw	r3,48(r2)
    3d5c:	e0bffe0b 	ldhu	r2,-8(fp)
    3d60:	1085883a 	add	r2,r2,r2
    3d64:	1085883a 	add	r2,r2,r2
    3d68:	100d883a 	mov	r6,r2
    3d6c:	01402944 	movi	r5,165
    3d70:	1809883a 	mov	r4,r3
    3d74:	00088280 	call	8828 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3d78:	e0bffc17 	ldw	r2,-16(fp)
}
    3d7c:	e037883a 	mov	sp,fp
    3d80:	dfc00117 	ldw	ra,4(sp)
    3d84:	df000017 	ldw	fp,0(sp)
    3d88:	dec00204 	addi	sp,sp,8
    3d8c:	f800283a 	ret

00003d90 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3d90:	defffd04 	addi	sp,sp,-12
    3d94:	df000215 	stw	fp,8(sp)
    3d98:	df000204 	addi	fp,sp,8
    3d9c:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3da0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3da4:	00000606 	br	3dc0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3da8:	e0bfff17 	ldw	r2,-4(fp)
    3dac:	10800044 	addi	r2,r2,1
    3db0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3db4:	e0bffe17 	ldw	r2,-8(fp)
    3db8:	10800044 	addi	r2,r2,1
    3dbc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3dc0:	e0bfff17 	ldw	r2,-4(fp)
    3dc4:	10800003 	ldbu	r2,0(r2)
    3dc8:	10803fcc 	andi	r2,r2,255
    3dcc:	10802960 	cmpeqi	r2,r2,165
    3dd0:	103ff51e 	bne	r2,zero,3da8 <__alt_data_end+0xf0003da8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3dd4:	e0bffe17 	ldw	r2,-8(fp)
    3dd8:	1004d0ba 	srli	r2,r2,2
    3ddc:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3de0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3de4:	e037883a 	mov	sp,fp
    3de8:	df000017 	ldw	fp,0(sp)
    3dec:	dec00104 	addi	sp,sp,4
    3df0:	f800283a 	ret

00003df4 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3df4:	defffa04 	addi	sp,sp,-24
    3df8:	dfc00515 	stw	ra,20(sp)
    3dfc:	df000415 	stw	fp,16(sp)
    3e00:	df000404 	addi	fp,sp,16
    3e04:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3e08:	e0bfff17 	ldw	r2,-4(fp)
    3e0c:	1000021e 	bne	r2,zero,3e18 <uxTaskGetStackHighWaterMark+0x24>
    3e10:	d0a02217 	ldw	r2,-32632(gp)
    3e14:	00000106 	br	3e1c <uxTaskGetStackHighWaterMark+0x28>
    3e18:	e0bfff17 	ldw	r2,-4(fp)
    3e1c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3e20:	e0bffc17 	ldw	r2,-16(fp)
    3e24:	10800c17 	ldw	r2,48(r2)
    3e28:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3e2c:	e13ffd17 	ldw	r4,-12(fp)
    3e30:	0003d900 	call	3d90 <prvTaskCheckFreeStackSpace>
    3e34:	10bfffcc 	andi	r2,r2,65535
    3e38:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3e3c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3e40:	e037883a 	mov	sp,fp
    3e44:	dfc00117 	ldw	ra,4(sp)
    3e48:	df000017 	ldw	fp,0(sp)
    3e4c:	dec00204 	addi	sp,sp,8
    3e50:	f800283a 	ret

00003e54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3e54:	defffd04 	addi	sp,sp,-12
    3e58:	dfc00215 	stw	ra,8(sp)
    3e5c:	df000115 	stw	fp,4(sp)
    3e60:	df000104 	addi	fp,sp,4
    3e64:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3e68:	e0bfff17 	ldw	r2,-4(fp)
    3e6c:	10800c17 	ldw	r2,48(r2)
    3e70:	1009883a 	mov	r4,r2
    3e74:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3e78:	e13fff17 	ldw	r4,-4(fp)
    3e7c:	00011500 	call	1150 <vPortFree>
	}
    3e80:	0001883a 	nop
    3e84:	e037883a 	mov	sp,fp
    3e88:	dfc00117 	ldw	ra,4(sp)
    3e8c:	df000017 	ldw	fp,0(sp)
    3e90:	dec00204 	addi	sp,sp,8
    3e94:	f800283a 	ret

00003e98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3e98:	defffe04 	addi	sp,sp,-8
    3e9c:	df000115 	stw	fp,4(sp)
    3ea0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3ea4:	d0a02317 	ldw	r2,-32628(gp)
    3ea8:	10800017 	ldw	r2,0(r2)
    3eac:	1000021e 	bne	r2,zero,3eb8 <prvResetNextTaskUnblockTime+0x20>
    3eb0:	00800044 	movi	r2,1
    3eb4:	00000106 	br	3ebc <prvResetNextTaskUnblockTime+0x24>
    3eb8:	0005883a 	mov	r2,zero
    3ebc:	10803fcc 	andi	r2,r2,255
    3ec0:	10000326 	beq	r2,zero,3ed0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3ec4:	00bfffc4 	movi	r2,-1
    3ec8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ecc:	00000706 	br	3eec <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3ed0:	d0a02317 	ldw	r2,-32628(gp)
    3ed4:	10800317 	ldw	r2,12(r2)
    3ed8:	10800317 	ldw	r2,12(r2)
    3edc:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3ee0:	e0bfff17 	ldw	r2,-4(fp)
    3ee4:	10800117 	ldw	r2,4(r2)
    3ee8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3eec:	0001883a 	nop
    3ef0:	e037883a 	mov	sp,fp
    3ef4:	df000017 	ldw	fp,0(sp)
    3ef8:	dec00104 	addi	sp,sp,4
    3efc:	f800283a 	ret

00003f00 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3f00:	defffe04 	addi	sp,sp,-8
    3f04:	df000115 	stw	fp,4(sp)
    3f08:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3f0c:	d0a02217 	ldw	r2,-32632(gp)
    3f10:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3f14:	e0bfff17 	ldw	r2,-4(fp)
	}
    3f18:	e037883a 	mov	sp,fp
    3f1c:	df000017 	ldw	fp,0(sp)
    3f20:	dec00104 	addi	sp,sp,4
    3f24:	f800283a 	ret

00003f28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3f28:	defffe04 	addi	sp,sp,-8
    3f2c:	df000115 	stw	fp,4(sp)
    3f30:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3f34:	d0a02917 	ldw	r2,-32604(gp)
    3f38:	1000031e 	bne	r2,zero,3f48 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3f3c:	00800044 	movi	r2,1
    3f40:	e0bfff15 	stw	r2,-4(fp)
    3f44:	00000606 	br	3f60 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3f48:	d0a02e17 	ldw	r2,-32584(gp)
    3f4c:	1000031e 	bne	r2,zero,3f5c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3f50:	00800084 	movi	r2,2
    3f54:	e0bfff15 	stw	r2,-4(fp)
    3f58:	00000106 	br	3f60 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3f5c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3f60:	e0bfff17 	ldw	r2,-4(fp)
	}
    3f64:	e037883a 	mov	sp,fp
    3f68:	df000017 	ldw	fp,0(sp)
    3f6c:	dec00104 	addi	sp,sp,4
    3f70:	f800283a 	ret

00003f74 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3f74:	defffc04 	addi	sp,sp,-16
    3f78:	dfc00315 	stw	ra,12(sp)
    3f7c:	df000215 	stw	fp,8(sp)
    3f80:	df000204 	addi	fp,sp,8
    3f84:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3f88:	e0bfff17 	ldw	r2,-4(fp)
    3f8c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3f90:	e0bfff17 	ldw	r2,-4(fp)
    3f94:	10003b26 	beq	r2,zero,4084 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f98:	e0bffe17 	ldw	r2,-8(fp)
    3f9c:	10c00b17 	ldw	r3,44(r2)
    3fa0:	d0a02217 	ldw	r2,-32632(gp)
    3fa4:	10800b17 	ldw	r2,44(r2)
    3fa8:	1880362e 	bgeu	r3,r2,4084 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3fac:	e0bffe17 	ldw	r2,-8(fp)
    3fb0:	10800617 	ldw	r2,24(r2)
    3fb4:	10000616 	blt	r2,zero,3fd0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3fb8:	d0a02217 	ldw	r2,-32632(gp)
    3fbc:	10800b17 	ldw	r2,44(r2)
    3fc0:	00c00304 	movi	r3,12
    3fc4:	1887c83a 	sub	r3,r3,r2
    3fc8:	e0bffe17 	ldw	r2,-8(fp)
    3fcc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3fd0:	e0bffe17 	ldw	r2,-8(fp)
    3fd4:	10c00517 	ldw	r3,20(r2)
    3fd8:	e0bffe17 	ldw	r2,-8(fp)
    3fdc:	10800b17 	ldw	r2,44(r2)
    3fe0:	11000524 	muli	r4,r2,20
    3fe4:	00820234 	movhi	r2,2056
    3fe8:	10be4704 	addi	r2,r2,-1764
    3fec:	2085883a 	add	r2,r4,r2
    3ff0:	1880021e 	bne	r3,r2,3ffc <vTaskPriorityInherit+0x88>
    3ff4:	00800044 	movi	r2,1
    3ff8:	00000106 	br	4000 <vTaskPriorityInherit+0x8c>
    3ffc:	0005883a 	mov	r2,zero
    4000:	10803fcc 	andi	r2,r2,255
    4004:	10001b26 	beq	r2,zero,4074 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4018:	d0a02217 	ldw	r2,-32632(gp)
    401c:	10c00b17 	ldw	r3,44(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	d0e02817 	ldw	r3,-32608(gp)
    4034:	1880032e 	bgeu	r3,r2,4044 <vTaskPriorityInherit+0xd0>
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10800b17 	ldw	r2,44(r2)
    4040:	d0a02815 	stw	r2,-32608(gp)
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10800b17 	ldw	r2,44(r2)
    404c:	10c00524 	muli	r3,r2,20
    4050:	00820234 	movhi	r2,2056
    4054:	10be4704 	addi	r2,r2,-1764
    4058:	1887883a 	add	r3,r3,r2
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800104 	addi	r2,r2,4
    4064:	100b883a 	mov	r5,r2
    4068:	1809883a 	mov	r4,r3
    406c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4070:	00000406 	br	4084 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4074:	d0a02217 	ldw	r2,-32632(gp)
    4078:	10c00b17 	ldw	r3,44(r2)
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4084:	0001883a 	nop
    4088:	e037883a 	mov	sp,fp
    408c:	dfc00117 	ldw	ra,4(sp)
    4090:	df000017 	ldw	fp,0(sp)
    4094:	dec00204 	addi	sp,sp,8
    4098:	f800283a 	ret

0000409c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    409c:	defffb04 	addi	sp,sp,-20
    40a0:	dfc00415 	stw	ra,16(sp)
    40a4:	df000315 	stw	fp,12(sp)
    40a8:	df000304 	addi	fp,sp,12
    40ac:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    40b0:	e0bfff17 	ldw	r2,-4(fp)
    40b4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    40b8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    40bc:	e0bfff17 	ldw	r2,-4(fp)
    40c0:	10002f26 	beq	r2,zero,4180 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    40c4:	e0bffe17 	ldw	r2,-8(fp)
    40c8:	10801117 	ldw	r2,68(r2)
    40cc:	10ffffc4 	addi	r3,r2,-1
    40d0:	e0bffe17 	ldw	r2,-8(fp)
    40d4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    40d8:	e0bffe17 	ldw	r2,-8(fp)
    40dc:	10c00b17 	ldw	r3,44(r2)
    40e0:	e0bffe17 	ldw	r2,-8(fp)
    40e4:	10801017 	ldw	r2,64(r2)
    40e8:	18802526 	beq	r3,r2,4180 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    40ec:	e0bffe17 	ldw	r2,-8(fp)
    40f0:	10801117 	ldw	r2,68(r2)
    40f4:	1000221e 	bne	r2,zero,4180 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    40f8:	e0bffe17 	ldw	r2,-8(fp)
    40fc:	10800104 	addi	r2,r2,4
    4100:	1009883a 	mov	r4,r2
    4104:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4108:	e0bffe17 	ldw	r2,-8(fp)
    410c:	10c01017 	ldw	r3,64(r2)
    4110:	e0bffe17 	ldw	r2,-8(fp)
    4114:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4118:	e0bffe17 	ldw	r2,-8(fp)
    411c:	10800b17 	ldw	r2,44(r2)
    4120:	00c00304 	movi	r3,12
    4124:	1887c83a 	sub	r3,r3,r2
    4128:	e0bffe17 	ldw	r2,-8(fp)
    412c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4130:	e0bffe17 	ldw	r2,-8(fp)
    4134:	10800b17 	ldw	r2,44(r2)
    4138:	d0e02817 	ldw	r3,-32608(gp)
    413c:	1880032e 	bgeu	r3,r2,414c <xTaskPriorityDisinherit+0xb0>
    4140:	e0bffe17 	ldw	r2,-8(fp)
    4144:	10800b17 	ldw	r2,44(r2)
    4148:	d0a02815 	stw	r2,-32608(gp)
    414c:	e0bffe17 	ldw	r2,-8(fp)
    4150:	10800b17 	ldw	r2,44(r2)
    4154:	10c00524 	muli	r3,r2,20
    4158:	00820234 	movhi	r2,2056
    415c:	10be4704 	addi	r2,r2,-1764
    4160:	1887883a 	add	r3,r3,r2
    4164:	e0bffe17 	ldw	r2,-8(fp)
    4168:	10800104 	addi	r2,r2,4
    416c:	100b883a 	mov	r5,r2
    4170:	1809883a 	mov	r4,r3
    4174:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4178:	00800044 	movi	r2,1
    417c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4180:	e0bffd17 	ldw	r2,-12(fp)
	}
    4184:	e037883a 	mov	sp,fp
    4188:	dfc00117 	ldw	ra,4(sp)
    418c:	df000017 	ldw	fp,0(sp)
    4190:	dec00204 	addi	sp,sp,8
    4194:	f800283a 	ret

00004198 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4198:	defffe04 	addi	sp,sp,-8
    419c:	df000115 	stw	fp,4(sp)
    41a0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    41a4:	0005303a 	rdctl	r2,status
    41a8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    41ac:	e0ffff17 	ldw	r3,-4(fp)
    41b0:	00bfff84 	movi	r2,-2
    41b4:	1884703a 	and	r2,r3,r2
    41b8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    41bc:	d0a02917 	ldw	r2,-32604(gp)
    41c0:	10000526 	beq	r2,zero,41d8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
    41c8:	10c00f17 	ldw	r3,60(r2)
    41cc:	18c00044 	addi	r3,r3,1
    41d0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    41d4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41d8:	0001883a 	nop
    41dc:	e037883a 	mov	sp,fp
    41e0:	df000017 	ldw	fp,0(sp)
    41e4:	dec00104 	addi	sp,sp,4
    41e8:	f800283a 	ret

000041ec <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    41ec:	defffe04 	addi	sp,sp,-8
    41f0:	df000115 	stw	fp,4(sp)
    41f4:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    41f8:	d0a02917 	ldw	r2,-32604(gp)
    41fc:	10000e26 	beq	r2,zero,4238 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	10800f17 	ldw	r2,60(r2)
    4208:	10000b26 	beq	r2,zero,4238 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    420c:	d0a02217 	ldw	r2,-32632(gp)
    4210:	10c00f17 	ldw	r3,60(r2)
    4214:	18ffffc4 	addi	r3,r3,-1
    4218:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    421c:	d0a02217 	ldw	r2,-32632(gp)
    4220:	10800f17 	ldw	r2,60(r2)
    4224:	1000041e 	bne	r2,zero,4238 <vTaskExitCritical+0x4c>
    4228:	00800044 	movi	r2,1
    422c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4230:	e0bfff17 	ldw	r2,-4(fp)
    4234:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4238:	0001883a 	nop
    423c:	e037883a 	mov	sp,fp
    4240:	df000017 	ldw	fp,0(sp)
    4244:	dec00104 	addi	sp,sp,4
    4248:	f800283a 	ret

0000424c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    424c:	defffe04 	addi	sp,sp,-8
    4250:	df000115 	stw	fp,4(sp)
    4254:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4258:	d0a02217 	ldw	r2,-32632(gp)
    425c:	10800617 	ldw	r2,24(r2)
    4260:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	d0e02217 	ldw	r3,-32632(gp)
    426c:	18c00b17 	ldw	r3,44(r3)
    4270:	01000304 	movi	r4,12
    4274:	20c7c83a 	sub	r3,r4,r3
    4278:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    427c:	e0bfff17 	ldw	r2,-4(fp)
}
    4280:	e037883a 	mov	sp,fp
    4284:	df000017 	ldw	fp,0(sp)
    4288:	dec00104 	addi	sp,sp,4
    428c:	f800283a 	ret

00004290 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4290:	deffff04 	addi	sp,sp,-4
    4294:	df000015 	stw	fp,0(sp)
    4298:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    429c:	d0a02217 	ldw	r2,-32632(gp)
    42a0:	10000426 	beq	r2,zero,42b4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    42a4:	d0a02217 	ldw	r2,-32632(gp)
    42a8:	10c01117 	ldw	r3,68(r2)
    42ac:	18c00044 	addi	r3,r3,1
    42b0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    42b4:	d0a02217 	ldw	r2,-32632(gp)
	}
    42b8:	e037883a 	mov	sp,fp
    42bc:	df000017 	ldw	fp,0(sp)
    42c0:	dec00104 	addi	sp,sp,4
    42c4:	f800283a 	ret

000042c8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    42c8:	defffa04 	addi	sp,sp,-24
    42cc:	dfc00515 	stw	ra,20(sp)
    42d0:	df000415 	stw	fp,16(sp)
    42d4:	df000404 	addi	fp,sp,16
    42d8:	e13ffe15 	stw	r4,-8(fp)
    42dc:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    42e0:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    42e4:	d0a02217 	ldw	r2,-32632(gp)
    42e8:	10801217 	ldw	r2,72(r2)
    42ec:	1000101e 	bne	r2,zero,4330 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffc17 	ldw	r4,-16(fp)
    4328:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00041ec0 	call	41ec <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00041980 	call	4198 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4338:	d0a02217 	ldw	r2,-32632(gp)
    433c:	10801217 	ldw	r2,72(r2)
    4340:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4344:	e0bffd17 	ldw	r2,-12(fp)
    4348:	10000926 	beq	r2,zero,4370 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    434c:	e0bffe17 	ldw	r2,-8(fp)
    4350:	10000326 	beq	r2,zero,4360 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4354:	d0a02217 	ldw	r2,-32632(gp)
    4358:	10001215 	stw	zero,72(r2)
    435c:	00000406 	br	4370 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4360:	d0a02217 	ldw	r2,-32632(gp)
    4364:	10c01217 	ldw	r3,72(r2)
    4368:	18ffffc4 	addi	r3,r3,-1
    436c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4370:	d0a02217 	ldw	r2,-32632(gp)
    4374:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4378:	00041ec0 	call	41ec <vTaskExitCritical>

		return ulReturn;
    437c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4380:	e037883a 	mov	sp,fp
    4384:	dfc00117 	ldw	ra,4(sp)
    4388:	df000017 	ldw	fp,0(sp)
    438c:	dec00204 	addi	sp,sp,8
    4390:	f800283a 	ret

00004394 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4394:	defff804 	addi	sp,sp,-32
    4398:	dfc00715 	stw	ra,28(sp)
    439c:	df000615 	stw	fp,24(sp)
    43a0:	df000604 	addi	fp,sp,24
    43a4:	e13ffc15 	stw	r4,-16(fp)
    43a8:	e17ffd15 	stw	r5,-12(fp)
    43ac:	e1bffe15 	stw	r6,-8(fp)
    43b0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    43b4:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    43b8:	d0a02217 	ldw	r2,-32632(gp)
    43bc:	10801317 	ldw	r2,76(r2)
    43c0:	108000a0 	cmpeqi	r2,r2,2
    43c4:	1000161e 	bne	r2,zero,4420 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	11001217 	ldw	r4,72(r2)
    43d0:	e0fffc17 	ldw	r3,-16(fp)
    43d4:	00c6303a 	nor	r3,zero,r3
    43d8:	20c6703a 	and	r3,r4,r3
    43dc:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    43e0:	d0a02217 	ldw	r2,-32632(gp)
    43e4:	00c00044 	movi	r3,1
    43e8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    43ec:	e0bfff17 	ldw	r2,-4(fp)
    43f0:	10000b26 	beq	r2,zero,4420 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    43f4:	d0a02217 	ldw	r2,-32632(gp)
    43f8:	10800104 	addi	r2,r2,4
    43fc:	1009883a 	mov	r4,r2
    4400:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4404:	d0e02717 	ldw	r3,-32612(gp)
    4408:	e0bfff17 	ldw	r2,-4(fp)
    440c:	1885883a 	add	r2,r3,r2
    4410:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4414:	e13ffb17 	ldw	r4,-20(fp)
    4418:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    441c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4420:	00041ec0 	call	41ec <vTaskExitCritical>

		taskENTER_CRITICAL();
    4424:	00041980 	call	4198 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4428:	e0bffe17 	ldw	r2,-8(fp)
    442c:	10000426 	beq	r2,zero,4440 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4430:	d0a02217 	ldw	r2,-32632(gp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4440:	d0a02217 	ldw	r2,-32632(gp)
    4444:	10801317 	ldw	r2,76(r2)
    4448:	10800058 	cmpnei	r2,r2,1
    444c:	1000021e 	bne	r2,zero,4458 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4450:	e03ffa15 	stw	zero,-24(fp)
    4454:	00000806 	br	4478 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4458:	d0a02217 	ldw	r2,-32632(gp)
    445c:	11001217 	ldw	r4,72(r2)
    4460:	e0fffd17 	ldw	r3,-12(fp)
    4464:	00c6303a 	nor	r3,zero,r3
    4468:	20c6703a 	and	r3,r4,r3
    446c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4470:	00800044 	movi	r2,1
    4474:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4478:	d0a02217 	ldw	r2,-32632(gp)
    447c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4480:	00041ec0 	call	41ec <vTaskExitCritical>

		return xReturn;
    4484:	e0bffa17 	ldw	r2,-24(fp)
	}
    4488:	e037883a 	mov	sp,fp
    448c:	dfc00117 	ldw	ra,4(sp)
    4490:	df000017 	ldw	fp,0(sp)
    4494:	dec00204 	addi	sp,sp,8
    4498:	f800283a 	ret

0000449c <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    449c:	defff804 	addi	sp,sp,-32
    44a0:	dfc00715 	stw	ra,28(sp)
    44a4:	df000615 	stw	fp,24(sp)
    44a8:	df000604 	addi	fp,sp,24
    44ac:	e13ffd15 	stw	r4,-12(fp)
    44b0:	e17ffe15 	stw	r5,-8(fp)
    44b4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    44b8:	00800044 	movi	r2,1
    44bc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    44c0:	e0bffd17 	ldw	r2,-12(fp)
    44c4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    44c8:	00041980 	call	4198 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    44cc:	e0bffb17 	ldw	r2,-20(fp)
    44d0:	10801317 	ldw	r2,76(r2)
    44d4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	00c00084 	movi	r3,2
    44e0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    44e4:	e0bfff17 	ldw	r2,-4(fp)
    44e8:	10800168 	cmpgeui	r2,r2,5
    44ec:	1000271e 	bne	r2,zero,458c <xTaskNotify+0xf0>
    44f0:	e0bfff17 	ldw	r2,-4(fp)
    44f4:	100690ba 	slli	r3,r2,2
    44f8:	00800034 	movhi	r2,0
    44fc:	10914304 	addi	r2,r2,17676
    4500:	1885883a 	add	r2,r3,r2
    4504:	10800017 	ldw	r2,0(r2)
    4508:	1000683a 	jmp	r2
    450c:	00004588 	cmpgei	zero,zero,278
    4510:	00004520 	cmpeqi	zero,zero,276
    4514:	0000453c 	xorhi	zero,zero,276
    4518:	00004554 	movui	zero,277
    451c:	00004564 	muli	zero,zero,277
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4520:	e0bffb17 	ldw	r2,-20(fp)
    4524:	10c01217 	ldw	r3,72(r2)
    4528:	e0bffe17 	ldw	r2,-8(fp)
    452c:	1886b03a 	or	r3,r3,r2
    4530:	e0bffb17 	ldw	r2,-20(fp)
    4534:	10c01215 	stw	r3,72(r2)
					break;
    4538:	00001406 	br	458c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    453c:	e0bffb17 	ldw	r2,-20(fp)
    4540:	10801217 	ldw	r2,72(r2)
    4544:	10c00044 	addi	r3,r2,1
    4548:	e0bffb17 	ldw	r2,-20(fp)
    454c:	10c01215 	stw	r3,72(r2)
					break;
    4550:	00000e06 	br	458c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	e0fffe17 	ldw	r3,-8(fp)
    455c:	10c01215 	stw	r3,72(r2)
					break;
    4560:	00000a06 	br	458c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4564:	e0bffc17 	ldw	r2,-16(fp)
    4568:	108000a0 	cmpeqi	r2,r2,2
    456c:	1000041e 	bne	r2,zero,4580 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4570:	e0bffb17 	ldw	r2,-20(fp)
    4574:	e0fffe17 	ldw	r3,-8(fp)
    4578:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    457c:	00000306 	br	458c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4580:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4584:	00000106 	br	458c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4588:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    458c:	e0bffc17 	ldw	r2,-16(fp)
    4590:	10800058 	cmpnei	r2,r2,1
    4594:	10001c1e 	bne	r2,zero,4608 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4598:	e0bffb17 	ldw	r2,-20(fp)
    459c:	10800104 	addi	r2,r2,4
    45a0:	1009883a 	mov	r4,r2
    45a4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    45a8:	e0bffb17 	ldw	r2,-20(fp)
    45ac:	10800b17 	ldw	r2,44(r2)
    45b0:	d0e02817 	ldw	r3,-32608(gp)
    45b4:	1880032e 	bgeu	r3,r2,45c4 <xTaskNotify+0x128>
    45b8:	e0bffb17 	ldw	r2,-20(fp)
    45bc:	10800b17 	ldw	r2,44(r2)
    45c0:	d0a02815 	stw	r2,-32608(gp)
    45c4:	e0bffb17 	ldw	r2,-20(fp)
    45c8:	10800b17 	ldw	r2,44(r2)
    45cc:	10c00524 	muli	r3,r2,20
    45d0:	00820234 	movhi	r2,2056
    45d4:	10be4704 	addi	r2,r2,-1764
    45d8:	1887883a 	add	r3,r3,r2
    45dc:	e0bffb17 	ldw	r2,-20(fp)
    45e0:	10800104 	addi	r2,r2,4
    45e4:	100b883a 	mov	r5,r2
    45e8:	1809883a 	mov	r4,r3
    45ec:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    45f0:	e0bffb17 	ldw	r2,-20(fp)
    45f4:	10800b17 	ldw	r2,44(r2)
    45f8:	d0e02217 	ldw	r3,-32632(gp)
    45fc:	18c00b17 	ldw	r3,44(r3)
    4600:	1880012e 	bgeu	r3,r2,4608 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4604:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4608:	00041ec0 	call	41ec <vTaskExitCritical>

		return xReturn;
    460c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4610:	e037883a 	mov	sp,fp
    4614:	dfc00117 	ldw	ra,4(sp)
    4618:	df000017 	ldw	fp,0(sp)
    461c:	dec00204 	addi	sp,sp,8
    4620:	f800283a 	ret

00004624 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4624:	defff604 	addi	sp,sp,-40
    4628:	dfc00915 	stw	ra,36(sp)
    462c:	df000815 	stw	fp,32(sp)
    4630:	df000804 	addi	fp,sp,32
    4634:	e13ffc15 	stw	r4,-16(fp)
    4638:	e17ffd15 	stw	r5,-12(fp)
    463c:	e1bffe15 	stw	r6,-8(fp)
    4640:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4644:	00800044 	movi	r2,1
    4648:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    464c:	e0bffc17 	ldw	r2,-16(fp)
    4650:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4654:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4658:	e0bff917 	ldw	r2,-28(fp)
    465c:	10801317 	ldw	r2,76(r2)
    4660:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4664:	e0bff917 	ldw	r2,-28(fp)
    4668:	00c00084 	movi	r3,2
    466c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4670:	e0bffe17 	ldw	r2,-8(fp)
    4674:	10800168 	cmpgeui	r2,r2,5
    4678:	1000271e 	bne	r2,zero,4718 <xTaskNotifyFromISR+0xf4>
    467c:	e0bffe17 	ldw	r2,-8(fp)
    4680:	100690ba 	slli	r3,r2,2
    4684:	00800034 	movhi	r2,0
    4688:	1091a604 	addi	r2,r2,18072
    468c:	1885883a 	add	r2,r3,r2
    4690:	10800017 	ldw	r2,0(r2)
    4694:	1000683a 	jmp	r2
    4698:	00004714 	movui	zero,284
    469c:	000046ac 	andhi	zero,zero,282
    46a0:	000046c8 	cmpgei	zero,zero,283
    46a4:	000046e0 	cmpeqi	zero,zero,283
    46a8:	000046f0 	cmpltui	zero,zero,283
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    46ac:	e0bff917 	ldw	r2,-28(fp)
    46b0:	10c01217 	ldw	r3,72(r2)
    46b4:	e0bffd17 	ldw	r2,-12(fp)
    46b8:	1886b03a 	or	r3,r3,r2
    46bc:	e0bff917 	ldw	r2,-28(fp)
    46c0:	10c01215 	stw	r3,72(r2)
					break;
    46c4:	00001406 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    46c8:	e0bff917 	ldw	r2,-28(fp)
    46cc:	10801217 	ldw	r2,72(r2)
    46d0:	10c00044 	addi	r3,r2,1
    46d4:	e0bff917 	ldw	r2,-28(fp)
    46d8:	10c01215 	stw	r3,72(r2)
					break;
    46dc:	00000e06 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    46e0:	e0bff917 	ldw	r2,-28(fp)
    46e4:	e0fffd17 	ldw	r3,-12(fp)
    46e8:	10c01215 	stw	r3,72(r2)
					break;
    46ec:	00000a06 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    46f0:	e0bffb17 	ldw	r2,-20(fp)
    46f4:	108000a0 	cmpeqi	r2,r2,2
    46f8:	1000041e 	bne	r2,zero,470c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    46fc:	e0bff917 	ldw	r2,-28(fp)
    4700:	e0fffd17 	ldw	r3,-12(fp)
    4704:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4708:	00000306 	br	4718 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    470c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4710:	00000106 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4714:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4718:	e0bffb17 	ldw	r2,-20(fp)
    471c:	10800058 	cmpnei	r2,r2,1
    4720:	1000291e 	bne	r2,zero,47c8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4724:	d0a02e17 	ldw	r2,-32584(gp)
    4728:	1000171e 	bne	r2,zero,4788 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    472c:	e0bff917 	ldw	r2,-28(fp)
    4730:	10800104 	addi	r2,r2,4
    4734:	1009883a 	mov	r4,r2
    4738:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    473c:	e0bff917 	ldw	r2,-28(fp)
    4740:	10800b17 	ldw	r2,44(r2)
    4744:	d0e02817 	ldw	r3,-32608(gp)
    4748:	1880032e 	bgeu	r3,r2,4758 <xTaskNotifyFromISR+0x134>
    474c:	e0bff917 	ldw	r2,-28(fp)
    4750:	10800b17 	ldw	r2,44(r2)
    4754:	d0a02815 	stw	r2,-32608(gp)
    4758:	e0bff917 	ldw	r2,-28(fp)
    475c:	10800b17 	ldw	r2,44(r2)
    4760:	10c00524 	muli	r3,r2,20
    4764:	00820234 	movhi	r2,2056
    4768:	10be4704 	addi	r2,r2,-1764
    476c:	1887883a 	add	r3,r3,r2
    4770:	e0bff917 	ldw	r2,-28(fp)
    4774:	10800104 	addi	r2,r2,4
    4778:	100b883a 	mov	r5,r2
    477c:	1809883a 	mov	r4,r3
    4780:	00014980 	call	1498 <vListInsertEnd>
    4784:	00000606 	br	47a0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4788:	e0bff917 	ldw	r2,-28(fp)
    478c:	10800604 	addi	r2,r2,24
    4790:	100b883a 	mov	r5,r2
    4794:	01020234 	movhi	r4,2056
    4798:	213e8d04 	addi	r4,r4,-1484
    479c:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47a0:	e0bff917 	ldw	r2,-28(fp)
    47a4:	10800b17 	ldw	r2,44(r2)
    47a8:	d0e02217 	ldw	r3,-32632(gp)
    47ac:	18c00b17 	ldw	r3,44(r3)
    47b0:	1880052e 	bgeu	r3,r2,47c8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47b4:	e0bfff17 	ldw	r2,-4(fp)
    47b8:	10000326 	beq	r2,zero,47c8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47bc:	e0bfff17 	ldw	r2,-4(fp)
    47c0:	00c00044 	movi	r3,1
    47c4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    47c8:	e0bff817 	ldw	r2,-32(fp)
	}
    47cc:	e037883a 	mov	sp,fp
    47d0:	dfc00117 	ldw	ra,4(sp)
    47d4:	df000017 	ldw	fp,0(sp)
    47d8:	dec00204 	addi	sp,sp,8
    47dc:	f800283a 	ret

000047e0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    47e0:	defff904 	addi	sp,sp,-28
    47e4:	dfc00615 	stw	ra,24(sp)
    47e8:	df000515 	stw	fp,20(sp)
    47ec:	df000504 	addi	fp,sp,20
    47f0:	e13ffe15 	stw	r4,-8(fp)
    47f4:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    47f8:	e0bffe17 	ldw	r2,-8(fp)
    47fc:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4800:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4804:	e0bffb17 	ldw	r2,-20(fp)
    4808:	10801317 	ldw	r2,76(r2)
    480c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4810:	e0bffb17 	ldw	r2,-20(fp)
    4814:	00c00084 	movi	r3,2
    4818:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    481c:	e0bffb17 	ldw	r2,-20(fp)
    4820:	10801217 	ldw	r2,72(r2)
    4824:	10c00044 	addi	r3,r2,1
    4828:	e0bffb17 	ldw	r2,-20(fp)
    482c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4830:	e0bffd17 	ldw	r2,-12(fp)
    4834:	10800058 	cmpnei	r2,r2,1
    4838:	1000291e 	bne	r2,zero,48e0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    483c:	d0a02e17 	ldw	r2,-32584(gp)
    4840:	1000171e 	bne	r2,zero,48a0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4844:	e0bffb17 	ldw	r2,-20(fp)
    4848:	10800104 	addi	r2,r2,4
    484c:	1009883a 	mov	r4,r2
    4850:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4854:	e0bffb17 	ldw	r2,-20(fp)
    4858:	10800b17 	ldw	r2,44(r2)
    485c:	d0e02817 	ldw	r3,-32608(gp)
    4860:	1880032e 	bgeu	r3,r2,4870 <vTaskNotifyGiveFromISR+0x90>
    4864:	e0bffb17 	ldw	r2,-20(fp)
    4868:	10800b17 	ldw	r2,44(r2)
    486c:	d0a02815 	stw	r2,-32608(gp)
    4870:	e0bffb17 	ldw	r2,-20(fp)
    4874:	10800b17 	ldw	r2,44(r2)
    4878:	10c00524 	muli	r3,r2,20
    487c:	00820234 	movhi	r2,2056
    4880:	10be4704 	addi	r2,r2,-1764
    4884:	1887883a 	add	r3,r3,r2
    4888:	e0bffb17 	ldw	r2,-20(fp)
    488c:	10800104 	addi	r2,r2,4
    4890:	100b883a 	mov	r5,r2
    4894:	1809883a 	mov	r4,r3
    4898:	00014980 	call	1498 <vListInsertEnd>
    489c:	00000606 	br	48b8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    48a0:	e0bffb17 	ldw	r2,-20(fp)
    48a4:	10800604 	addi	r2,r2,24
    48a8:	100b883a 	mov	r5,r2
    48ac:	01020234 	movhi	r4,2056
    48b0:	213e8d04 	addi	r4,r4,-1484
    48b4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    48b8:	e0bffb17 	ldw	r2,-20(fp)
    48bc:	10800b17 	ldw	r2,44(r2)
    48c0:	d0e02217 	ldw	r3,-32632(gp)
    48c4:	18c00b17 	ldw	r3,44(r3)
    48c8:	1880052e 	bgeu	r3,r2,48e0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    48cc:	e0bfff17 	ldw	r2,-4(fp)
    48d0:	10000326 	beq	r2,zero,48e0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    48d4:	e0bfff17 	ldw	r2,-4(fp)
    48d8:	00c00044 	movi	r3,1
    48dc:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    48e0:	0001883a 	nop
    48e4:	e037883a 	mov	sp,fp
    48e8:	dfc00117 	ldw	ra,4(sp)
    48ec:	df000017 	ldw	fp,0(sp)
    48f0:	dec00204 	addi	sp,sp,8
    48f4:	f800283a 	ret

000048f8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    48f8:	defff904 	addi	sp,sp,-28
    48fc:	dfc00615 	stw	ra,24(sp)
    4900:	df000515 	stw	fp,20(sp)
    4904:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4908:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    490c:	00050f80 	call	50f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4910:	d0a03117 	ldw	r2,-32572(gp)
    4914:	10000d26 	beq	r2,zero,494c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4918:	d8000315 	stw	zero,12(sp)
    491c:	d8000215 	stw	zero,8(sp)
    4920:	d8000115 	stw	zero,4(sp)
    4924:	008000c4 	movi	r2,3
    4928:	d8800015 	stw	r2,0(sp)
    492c:	000f883a 	mov	r7,zero
    4930:	01820004 	movi	r6,2048
    4934:	01420034 	movhi	r5,2048
    4938:	29401404 	addi	r5,r5,80
    493c:	01000034 	movhi	r4,0
    4940:	2112f504 	addi	r4,r4,19412
    4944:	0002b780 	call	2b78 <xTaskGenericCreate>
    4948:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    494c:	e0bfff17 	ldw	r2,-4(fp)
}
    4950:	e037883a 	mov	sp,fp
    4954:	dfc00117 	ldw	ra,4(sp)
    4958:	df000017 	ldw	fp,0(sp)
    495c:	dec00204 	addi	sp,sp,8
    4960:	f800283a 	ret

00004964 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4964:	defff904 	addi	sp,sp,-28
    4968:	dfc00615 	stw	ra,24(sp)
    496c:	df000515 	stw	fp,20(sp)
    4970:	df000504 	addi	fp,sp,20
    4974:	e13ffc15 	stw	r4,-16(fp)
    4978:	e17ffd15 	stw	r5,-12(fp)
    497c:	e1bffe15 	stw	r6,-8(fp)
    4980:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4984:	e0bffd17 	ldw	r2,-12(fp)
    4988:	1000021e 	bne	r2,zero,4994 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    498c:	e03ffb15 	stw	zero,-20(fp)
    4990:	00001906 	br	49f8 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4994:	01000a04 	movi	r4,40
    4998:	0000fd00 	call	fd0 <pvPortMalloc>
    499c:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    49a0:	e0bffb17 	ldw	r2,-20(fp)
    49a4:	10001426 	beq	r2,zero,49f8 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    49a8:	00050f80 	call	50f8 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    49ac:	e0bffb17 	ldw	r2,-20(fp)
    49b0:	e0fffc17 	ldw	r3,-16(fp)
    49b4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    49b8:	e0bffb17 	ldw	r2,-20(fp)
    49bc:	e0fffd17 	ldw	r3,-12(fp)
    49c0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    49c4:	e0bffb17 	ldw	r2,-20(fp)
    49c8:	e0fffe17 	ldw	r3,-8(fp)
    49cc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    49d0:	e0bffb17 	ldw	r2,-20(fp)
    49d4:	e0ffff17 	ldw	r3,-4(fp)
    49d8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    49dc:	e0bffb17 	ldw	r2,-20(fp)
    49e0:	e0c00217 	ldw	r3,8(fp)
    49e4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    49e8:	e0bffb17 	ldw	r2,-20(fp)
    49ec:	10800104 	addi	r2,r2,4
    49f0:	1009883a 	mov	r4,r2
    49f4:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    49f8:	e0bffb17 	ldw	r2,-20(fp)
}
    49fc:	e037883a 	mov	sp,fp
    4a00:	dfc00117 	ldw	ra,4(sp)
    4a04:	df000017 	ldw	fp,0(sp)
    4a08:	dec00204 	addi	sp,sp,8
    4a0c:	f800283a 	ret

00004a10 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4a10:	defff604 	addi	sp,sp,-40
    4a14:	dfc00915 	stw	ra,36(sp)
    4a18:	df000815 	stw	fp,32(sp)
    4a1c:	df000804 	addi	fp,sp,32
    4a20:	e13ffc15 	stw	r4,-16(fp)
    4a24:	e17ffd15 	stw	r5,-12(fp)
    4a28:	e1bffe15 	stw	r6,-8(fp)
    4a2c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4a30:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4a34:	d0a03117 	ldw	r2,-32572(gp)
    4a38:	10002626 	beq	r2,zero,4ad4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    4a3c:	e0bffd17 	ldw	r2,-12(fp)
    4a40:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4a44:	e0bffe17 	ldw	r2,-8(fp)
    4a48:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    4a4c:	e0bffc17 	ldw	r2,-16(fp)
    4a50:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4a54:	e0bffd17 	ldw	r2,-12(fp)
    4a58:	10800188 	cmpgei	r2,r2,6
    4a5c:	1000151e 	bne	r2,zero,4ab4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4a60:	0003f280 	call	3f28 <xTaskGetSchedulerState>
    4a64:	10800098 	cmpnei	r2,r2,2
    4a68:	1000091e 	bne	r2,zero,4a90 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a6c:	d0a03117 	ldw	r2,-32572(gp)
    4a70:	e0fff904 	addi	r3,fp,-28
    4a74:	000f883a 	mov	r7,zero
    4a78:	e1800217 	ldw	r6,8(fp)
    4a7c:	180b883a 	mov	r5,r3
    4a80:	1009883a 	mov	r4,r2
    4a84:	0001edc0 	call	1edc <xQueueGenericSend>
    4a88:	e0bff815 	stw	r2,-32(fp)
    4a8c:	00001106 	br	4ad4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a90:	d0a03117 	ldw	r2,-32572(gp)
    4a94:	e0fff904 	addi	r3,fp,-28
    4a98:	000f883a 	mov	r7,zero
    4a9c:	000d883a 	mov	r6,zero
    4aa0:	180b883a 	mov	r5,r3
    4aa4:	1009883a 	mov	r4,r2
    4aa8:	0001edc0 	call	1edc <xQueueGenericSend>
    4aac:	e0bff815 	stw	r2,-32(fp)
    4ab0:	00000806 	br	4ad4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4ab4:	d0a03117 	ldw	r2,-32572(gp)
    4ab8:	e0fff904 	addi	r3,fp,-28
    4abc:	000f883a 	mov	r7,zero
    4ac0:	e1bfff17 	ldw	r6,-4(fp)
    4ac4:	180b883a 	mov	r5,r3
    4ac8:	1009883a 	mov	r4,r2
    4acc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    4ad0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4ad4:	e0bff817 	ldw	r2,-32(fp)
}
    4ad8:	e037883a 	mov	sp,fp
    4adc:	dfc00117 	ldw	ra,4(sp)
    4ae0:	df000017 	ldw	fp,0(sp)
    4ae4:	dec00204 	addi	sp,sp,8
    4ae8:	f800283a 	ret

00004aec <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4aec:	defffd04 	addi	sp,sp,-12
    4af0:	df000215 	stw	fp,8(sp)
    4af4:	df000204 	addi	fp,sp,8
    4af8:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4afc:	e0bfff17 	ldw	r2,-4(fp)
    4b00:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4b04:	e0bffe17 	ldw	r2,-8(fp)
    4b08:	10800017 	ldw	r2,0(r2)
}
    4b0c:	e037883a 	mov	sp,fp
    4b10:	df000017 	ldw	fp,0(sp)
    4b14:	dec00104 	addi	sp,sp,4
    4b18:	f800283a 	ret

00004b1c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4b1c:	defff904 	addi	sp,sp,-28
    4b20:	dfc00615 	stw	ra,24(sp)
    4b24:	df000515 	stw	fp,20(sp)
    4b28:	df000504 	addi	fp,sp,20
    4b2c:	e13ffe15 	stw	r4,-8(fp)
    4b30:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4b34:	d0a02f17 	ldw	r2,-32580(gp)
    4b38:	10800317 	ldw	r2,12(r2)
    4b3c:	10800317 	ldw	r2,12(r2)
    4b40:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4b44:	e0bffc17 	ldw	r2,-16(fp)
    4b48:	10800104 	addi	r2,r2,4
    4b4c:	1009883a 	mov	r4,r2
    4b50:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4b54:	e0bffc17 	ldw	r2,-16(fp)
    4b58:	10800717 	ldw	r2,28(r2)
    4b5c:	10800058 	cmpnei	r2,r2,1
    4b60:	1000121e 	bne	r2,zero,4bac <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4b64:	e0bffc17 	ldw	r2,-16(fp)
    4b68:	10c00617 	ldw	r3,24(r2)
    4b6c:	e0bffe17 	ldw	r2,-8(fp)
    4b70:	1885883a 	add	r2,r3,r2
    4b74:	e1fffe17 	ldw	r7,-8(fp)
    4b78:	e1bfff17 	ldw	r6,-4(fp)
    4b7c:	100b883a 	mov	r5,r2
    4b80:	e13ffc17 	ldw	r4,-16(fp)
    4b84:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
    4b88:	10800058 	cmpnei	r2,r2,1
    4b8c:	1000071e 	bne	r2,zero,4bac <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b90:	d8000015 	stw	zero,0(sp)
    4b94:	000f883a 	mov	r7,zero
    4b98:	e1bffe17 	ldw	r6,-8(fp)
    4b9c:	000b883a 	mov	r5,zero
    4ba0:	e13ffc17 	ldw	r4,-16(fp)
    4ba4:	0004a100 	call	4a10 <xTimerGenericCommand>
    4ba8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4bac:	e0bffc17 	ldw	r2,-16(fp)
    4bb0:	10800917 	ldw	r2,36(r2)
    4bb4:	e13ffc17 	ldw	r4,-16(fp)
    4bb8:	103ee83a 	callr	r2
}
    4bbc:	0001883a 	nop
    4bc0:	e037883a 	mov	sp,fp
    4bc4:	dfc00117 	ldw	ra,4(sp)
    4bc8:	df000017 	ldw	fp,0(sp)
    4bcc:	dec00204 	addi	sp,sp,8
    4bd0:	f800283a 	ret

00004bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4bd4:	defffb04 	addi	sp,sp,-20
    4bd8:	dfc00415 	stw	ra,16(sp)
    4bdc:	df000315 	stw	fp,12(sp)
    4be0:	df000304 	addi	fp,sp,12
    4be4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4be8:	e0bffe04 	addi	r2,fp,-8
    4bec:	1009883a 	mov	r4,r2
    4bf0:	0004cb00 	call	4cb0 <prvGetNextExpireTime>
    4bf4:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4bf8:	e0bffe17 	ldw	r2,-8(fp)
    4bfc:	100b883a 	mov	r5,r2
    4c00:	e13ffd17 	ldw	r4,-12(fp)
    4c04:	0004c100 	call	4c10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4c08:	0004e500 	call	4e50 <prvProcessReceivedCommands>
	}
    4c0c:	003ff606 	br	4be8 <__alt_data_end+0xf0004be8>

00004c10 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4c10:	defffa04 	addi	sp,sp,-24
    4c14:	dfc00515 	stw	ra,20(sp)
    4c18:	df000415 	stw	fp,16(sp)
    4c1c:	df000404 	addi	fp,sp,16
    4c20:	e13ffe15 	stw	r4,-8(fp)
    4c24:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4c28:	000305c0 	call	305c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4c2c:	e0bffd04 	addi	r2,fp,-12
    4c30:	1009883a 	mov	r4,r2
    4c34:	0004d100 	call	4d10 <prvSampleTimeNow>
    4c38:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4c3c:	e0bffd17 	ldw	r2,-12(fp)
    4c40:	1000141e 	bne	r2,zero,4c94 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4c44:	e0bfff17 	ldw	r2,-4(fp)
    4c48:	1000081e 	bne	r2,zero,4c6c <prvProcessTimerOrBlockTask+0x5c>
    4c4c:	e0bffe17 	ldw	r2,-8(fp)
    4c50:	e0fffc17 	ldw	r3,-16(fp)
    4c54:	18800536 	bltu	r3,r2,4c6c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4c58:	00030880 	call	3088 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4c5c:	e17ffc17 	ldw	r5,-16(fp)
    4c60:	e13ffe17 	ldw	r4,-8(fp)
    4c64:	0004b1c0 	call	4b1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4c68:	00000b06 	br	4c98 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4c6c:	d1203117 	ldw	r4,-32572(gp)
    4c70:	e0fffe17 	ldw	r3,-8(fp)
    4c74:	e0bffc17 	ldw	r2,-16(fp)
    4c78:	1885c83a 	sub	r2,r3,r2
    4c7c:	100b883a 	mov	r5,r2
    4c80:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4c84:	00030880 	call	3088 <xTaskResumeAll>
    4c88:	1000031e 	bne	r2,zero,4c98 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4c8c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4c90:	00000106 	br	4c98 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c94:	00030880 	call	3088 <xTaskResumeAll>
		}
	}
}
    4c98:	0001883a 	nop
    4c9c:	e037883a 	mov	sp,fp
    4ca0:	dfc00117 	ldw	ra,4(sp)
    4ca4:	df000017 	ldw	fp,0(sp)
    4ca8:	dec00204 	addi	sp,sp,8
    4cac:	f800283a 	ret

00004cb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4cb0:	defffd04 	addi	sp,sp,-12
    4cb4:	df000215 	stw	fp,8(sp)
    4cb8:	df000204 	addi	fp,sp,8
    4cbc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4cc0:	d0a02f17 	ldw	r2,-32580(gp)
    4cc4:	10800017 	ldw	r2,0(r2)
    4cc8:	1005003a 	cmpeq	r2,r2,zero
    4ccc:	10c03fcc 	andi	r3,r2,255
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4cd8:	e0bfff17 	ldw	r2,-4(fp)
    4cdc:	10800017 	ldw	r2,0(r2)
    4ce0:	1000051e 	bne	r2,zero,4cf8 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ce4:	d0a02f17 	ldw	r2,-32580(gp)
    4ce8:	10800317 	ldw	r2,12(r2)
    4cec:	10800017 	ldw	r2,0(r2)
    4cf0:	e0bffe15 	stw	r2,-8(fp)
    4cf4:	00000106 	br	4cfc <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4cf8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4cfc:	e0bffe17 	ldw	r2,-8(fp)
}
    4d00:	e037883a 	mov	sp,fp
    4d04:	df000017 	ldw	fp,0(sp)
    4d08:	dec00104 	addi	sp,sp,4
    4d0c:	f800283a 	ret

00004d10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4d10:	defffc04 	addi	sp,sp,-16
    4d14:	dfc00315 	stw	ra,12(sp)
    4d18:	df000215 	stw	fp,8(sp)
    4d1c:	df000204 	addi	fp,sp,8
    4d20:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4d24:	00031cc0 	call	31cc <xTaskGetTickCount>
    4d28:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4d2c:	d0a03217 	ldw	r2,-32568(gp)
    4d30:	e0fffe17 	ldw	r3,-8(fp)
    4d34:	1880052e 	bgeu	r3,r2,4d4c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4d38:	0004fe80 	call	4fe8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4d3c:	e0bfff17 	ldw	r2,-4(fp)
    4d40:	00c00044 	movi	r3,1
    4d44:	10c00015 	stw	r3,0(r2)
    4d48:	00000206 	br	4d54 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4d4c:	e0bfff17 	ldw	r2,-4(fp)
    4d50:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4d54:	e0bffe17 	ldw	r2,-8(fp)
    4d58:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4d5c:	e0bffe17 	ldw	r2,-8(fp)
}
    4d60:	e037883a 	mov	sp,fp
    4d64:	dfc00117 	ldw	ra,4(sp)
    4d68:	df000017 	ldw	fp,0(sp)
    4d6c:	dec00204 	addi	sp,sp,8
    4d70:	f800283a 	ret

00004d74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4d74:	defff904 	addi	sp,sp,-28
    4d78:	dfc00615 	stw	ra,24(sp)
    4d7c:	df000515 	stw	fp,20(sp)
    4d80:	df000504 	addi	fp,sp,20
    4d84:	e13ffc15 	stw	r4,-16(fp)
    4d88:	e17ffd15 	stw	r5,-12(fp)
    4d8c:	e1bffe15 	stw	r6,-8(fp)
    4d90:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4d94:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d98:	e0bffc17 	ldw	r2,-16(fp)
    4d9c:	e0fffd17 	ldw	r3,-12(fp)
    4da0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4da4:	e0bffc17 	ldw	r2,-16(fp)
    4da8:	e0fffc17 	ldw	r3,-16(fp)
    4dac:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4db0:	e0bffd17 	ldw	r2,-12(fp)
    4db4:	e0fffe17 	ldw	r3,-8(fp)
    4db8:	18801036 	bltu	r3,r2,4dfc <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4dbc:	e0fffe17 	ldw	r3,-8(fp)
    4dc0:	e0bfff17 	ldw	r2,-4(fp)
    4dc4:	1887c83a 	sub	r3,r3,r2
    4dc8:	e0bffc17 	ldw	r2,-16(fp)
    4dcc:	10800617 	ldw	r2,24(r2)
    4dd0:	18800336 	bltu	r3,r2,4de0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4dd4:	00800044 	movi	r2,1
    4dd8:	e0bffb15 	stw	r2,-20(fp)
    4ddc:	00001606 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4de0:	d0e03017 	ldw	r3,-32576(gp)
    4de4:	e0bffc17 	ldw	r2,-16(fp)
    4de8:	10800104 	addi	r2,r2,4
    4dec:	100b883a 	mov	r5,r2
    4df0:	1809883a 	mov	r4,r3
    4df4:	00015240 	call	1524 <vListInsert>
    4df8:	00000f06 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4dfc:	e0fffe17 	ldw	r3,-8(fp)
    4e00:	e0bfff17 	ldw	r2,-4(fp)
    4e04:	1880062e 	bgeu	r3,r2,4e20 <prvInsertTimerInActiveList+0xac>
    4e08:	e0fffd17 	ldw	r3,-12(fp)
    4e0c:	e0bfff17 	ldw	r2,-4(fp)
    4e10:	18800336 	bltu	r3,r2,4e20 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4e14:	00800044 	movi	r2,1
    4e18:	e0bffb15 	stw	r2,-20(fp)
    4e1c:	00000606 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4e20:	d0e02f17 	ldw	r3,-32580(gp)
    4e24:	e0bffc17 	ldw	r2,-16(fp)
    4e28:	10800104 	addi	r2,r2,4
    4e2c:	100b883a 	mov	r5,r2
    4e30:	1809883a 	mov	r4,r3
    4e34:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4e38:	e0bffb17 	ldw	r2,-20(fp)
}
    4e3c:	e037883a 	mov	sp,fp
    4e40:	dfc00117 	ldw	ra,4(sp)
    4e44:	df000017 	ldw	fp,0(sp)
    4e48:	dec00204 	addi	sp,sp,8
    4e4c:	f800283a 	ret

00004e50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4e50:	defff604 	addi	sp,sp,-40
    4e54:	dfc00915 	stw	ra,36(sp)
    4e58:	df000815 	stw	fp,32(sp)
    4e5c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4e60:	00005306 	br	4fb0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4e64:	e0bffc17 	ldw	r2,-16(fp)
    4e68:	10005116 	blt	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4e6c:	e0bffe17 	ldw	r2,-8(fp)
    4e70:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4e74:	e0bff917 	ldw	r2,-28(fp)
    4e78:	10800517 	ldw	r2,20(r2)
    4e7c:	10000426 	beq	r2,zero,4e90 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10800104 	addi	r2,r2,4
    4e88:	1009883a 	mov	r4,r2
    4e8c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4e90:	e0bfff04 	addi	r2,fp,-4
    4e94:	1009883a 	mov	r4,r2
    4e98:	0004d100 	call	4d10 <prvSampleTimeNow>
    4e9c:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4ea0:	e0bffc17 	ldw	r2,-16(fp)
    4ea4:	10c002a8 	cmpgeui	r3,r2,10
    4ea8:	1800401e 	bne	r3,zero,4fac <prvProcessReceivedCommands+0x15c>
    4eac:	100690ba 	slli	r3,r2,2
    4eb0:	00800034 	movhi	r2,0
    4eb4:	1093b104 	addi	r2,r2,20164
    4eb8:	1885883a 	add	r2,r3,r2
    4ebc:	10800017 	ldw	r2,0(r2)
    4ec0:	1000683a 	jmp	r2
    4ec4:	00004eec 	andhi	zero,zero,315
    4ec8:	00004eec 	andhi	zero,zero,315
    4ecc:	00004eec 	andhi	zero,zero,315
    4ed0:	00004fb0 	cmpltui	zero,zero,318
    4ed4:	00004f6c 	andhi	zero,zero,317
    4ed8:	00004fa0 	cmpeqi	zero,zero,318
    4edc:	00004eec 	andhi	zero,zero,315
    4ee0:	00004eec 	andhi	zero,zero,315
    4ee4:	00004fb0 	cmpltui	zero,zero,318
    4ee8:	00004f6c 	andhi	zero,zero,317
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4eec:	e0fffd17 	ldw	r3,-12(fp)
    4ef0:	e0bff917 	ldw	r2,-28(fp)
    4ef4:	10800617 	ldw	r2,24(r2)
    4ef8:	1885883a 	add	r2,r3,r2
    4efc:	e0fffd17 	ldw	r3,-12(fp)
    4f00:	180f883a 	mov	r7,r3
    4f04:	e1bffa17 	ldw	r6,-24(fp)
    4f08:	100b883a 	mov	r5,r2
    4f0c:	e13ff917 	ldw	r4,-28(fp)
    4f10:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
    4f14:	10800058 	cmpnei	r2,r2,1
    4f18:	1000251e 	bne	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f1c:	e0bff917 	ldw	r2,-28(fp)
    4f20:	10800917 	ldw	r2,36(r2)
    4f24:	e13ff917 	ldw	r4,-28(fp)
    4f28:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f2c:	e0bff917 	ldw	r2,-28(fp)
    4f30:	10800717 	ldw	r2,28(r2)
    4f34:	10800058 	cmpnei	r2,r2,1
    4f38:	10001d1e 	bne	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4f3c:	e0fffd17 	ldw	r3,-12(fp)
    4f40:	e0bff917 	ldw	r2,-28(fp)
    4f44:	10800617 	ldw	r2,24(r2)
    4f48:	1885883a 	add	r2,r3,r2
    4f4c:	d8000015 	stw	zero,0(sp)
    4f50:	000f883a 	mov	r7,zero
    4f54:	100d883a 	mov	r6,r2
    4f58:	000b883a 	mov	r5,zero
    4f5c:	e13ff917 	ldw	r4,-28(fp)
    4f60:	0004a100 	call	4a10 <xTimerGenericCommand>
    4f64:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4f68:	00001106 	br	4fb0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4f6c:	e0fffd17 	ldw	r3,-12(fp)
    4f70:	e0bff917 	ldw	r2,-28(fp)
    4f74:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4f78:	e0bff917 	ldw	r2,-28(fp)
    4f7c:	10c00617 	ldw	r3,24(r2)
    4f80:	e0bffa17 	ldw	r2,-24(fp)
    4f84:	1885883a 	add	r2,r3,r2
    4f88:	e1fffa17 	ldw	r7,-24(fp)
    4f8c:	e1bffa17 	ldw	r6,-24(fp)
    4f90:	100b883a 	mov	r5,r2
    4f94:	e13ff917 	ldw	r4,-28(fp)
    4f98:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
					break;
    4f9c:	00000406 	br	4fb0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4fa0:	e13ff917 	ldw	r4,-28(fp)
    4fa4:	00011500 	call	1150 <vPortFree>
					break;
    4fa8:	00000106 	br	4fb0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4fac:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4fb0:	d0a03117 	ldw	r2,-32572(gp)
    4fb4:	e0fffc04 	addi	r3,fp,-16
    4fb8:	000f883a 	mov	r7,zero
    4fbc:	000d883a 	mov	r6,zero
    4fc0:	180b883a 	mov	r5,r3
    4fc4:	1009883a 	mov	r4,r2
    4fc8:	000222c0 	call	222c <xQueueGenericReceive>
    4fcc:	103fa51e 	bne	r2,zero,4e64 <__alt_data_end+0xf0004e64>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4fd0:	0001883a 	nop
    4fd4:	e037883a 	mov	sp,fp
    4fd8:	dfc00117 	ldw	ra,4(sp)
    4fdc:	df000017 	ldw	fp,0(sp)
    4fe0:	dec00204 	addi	sp,sp,8
    4fe4:	f800283a 	ret

00004fe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4fe8:	defff804 	addi	sp,sp,-32
    4fec:	dfc00715 	stw	ra,28(sp)
    4ff0:	df000615 	stw	fp,24(sp)
    4ff4:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4ff8:	00003006 	br	50bc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ffc:	d0a02f17 	ldw	r2,-32580(gp)
    5000:	10800317 	ldw	r2,12(r2)
    5004:	10800017 	ldw	r2,0(r2)
    5008:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    500c:	d0a02f17 	ldw	r2,-32580(gp)
    5010:	10800317 	ldw	r2,12(r2)
    5014:	10800317 	ldw	r2,12(r2)
    5018:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    501c:	e0bffc17 	ldw	r2,-16(fp)
    5020:	10800104 	addi	r2,r2,4
    5024:	1009883a 	mov	r4,r2
    5028:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    502c:	e0bffc17 	ldw	r2,-16(fp)
    5030:	10800917 	ldw	r2,36(r2)
    5034:	e13ffc17 	ldw	r4,-16(fp)
    5038:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    503c:	e0bffc17 	ldw	r2,-16(fp)
    5040:	10800717 	ldw	r2,28(r2)
    5044:	10800058 	cmpnei	r2,r2,1
    5048:	10001c1e 	bne	r2,zero,50bc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    504c:	e0bffc17 	ldw	r2,-16(fp)
    5050:	10c00617 	ldw	r3,24(r2)
    5054:	e0bffb17 	ldw	r2,-20(fp)
    5058:	1885883a 	add	r2,r3,r2
    505c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    5060:	e0bffd17 	ldw	r2,-12(fp)
    5064:	e0fffb17 	ldw	r3,-20(fp)
    5068:	18800d2e 	bgeu	r3,r2,50a0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    506c:	e0bffc17 	ldw	r2,-16(fp)
    5070:	e0fffd17 	ldw	r3,-12(fp)
    5074:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    5078:	e0bffc17 	ldw	r2,-16(fp)
    507c:	e0fffc17 	ldw	r3,-16(fp)
    5080:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    5084:	d0e02f17 	ldw	r3,-32580(gp)
    5088:	e0bffc17 	ldw	r2,-16(fp)
    508c:	10800104 	addi	r2,r2,4
    5090:	100b883a 	mov	r5,r2
    5094:	1809883a 	mov	r4,r3
    5098:	00015240 	call	1524 <vListInsert>
    509c:	00000706 	br	50bc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    50a0:	d8000015 	stw	zero,0(sp)
    50a4:	000f883a 	mov	r7,zero
    50a8:	e1bffb17 	ldw	r6,-20(fp)
    50ac:	000b883a 	mov	r5,zero
    50b0:	e13ffc17 	ldw	r4,-16(fp)
    50b4:	0004a100 	call	4a10 <xTimerGenericCommand>
    50b8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    50bc:	d0a02f17 	ldw	r2,-32580(gp)
    50c0:	10800017 	ldw	r2,0(r2)
    50c4:	103fcd1e 	bne	r2,zero,4ffc <__alt_data_end+0xf0004ffc>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    50c8:	d0a02f17 	ldw	r2,-32580(gp)
    50cc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    50d0:	d0a03017 	ldw	r2,-32576(gp)
    50d4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    50d8:	e0bfff17 	ldw	r2,-4(fp)
    50dc:	d0a03015 	stw	r2,-32576(gp)
}
    50e0:	0001883a 	nop
    50e4:	e037883a 	mov	sp,fp
    50e8:	dfc00117 	ldw	ra,4(sp)
    50ec:	df000017 	ldw	fp,0(sp)
    50f0:	dec00204 	addi	sp,sp,8
    50f4:	f800283a 	ret

000050f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    50f8:	defffe04 	addi	sp,sp,-8
    50fc:	dfc00115 	stw	ra,4(sp)
    5100:	df000015 	stw	fp,0(sp)
    5104:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5108:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    510c:	d0a03117 	ldw	r2,-32572(gp)
    5110:	1000111e 	bne	r2,zero,5158 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5114:	01020234 	movhi	r4,2056
    5118:	213e9704 	addi	r4,r4,-1444
    511c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5120:	01020234 	movhi	r4,2056
    5124:	213e9c04 	addi	r4,r4,-1424
    5128:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    512c:	00820234 	movhi	r2,2056
    5130:	10be9704 	addi	r2,r2,-1444
    5134:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5138:	00820234 	movhi	r2,2056
    513c:	10be9c04 	addi	r2,r2,-1424
    5140:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5144:	000d883a 	mov	r6,zero
    5148:	01400304 	movi	r5,12
    514c:	01000284 	movi	r4,10
    5150:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5154:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5158:	00041ec0 	call	41ec <vTaskExitCritical>
}
    515c:	0001883a 	nop
    5160:	e037883a 	mov	sp,fp
    5164:	dfc00117 	ldw	ra,4(sp)
    5168:	df000017 	ldw	fp,0(sp)
    516c:	dec00204 	addi	sp,sp,8
    5170:	f800283a 	ret

00005174 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5174:	defffb04 	addi	sp,sp,-20
    5178:	dfc00415 	stw	ra,16(sp)
    517c:	df000315 	stw	fp,12(sp)
    5180:	df000304 	addi	fp,sp,12
    5184:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5188:	e0bfff17 	ldw	r2,-4(fp)
    518c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    5190:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    5194:	e0bffd17 	ldw	r2,-12(fp)
    5198:	10800517 	ldw	r2,20(r2)
    519c:	1004c03a 	cmpne	r2,r2,zero
    51a0:	10803fcc 	andi	r2,r2,255
    51a4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    51a8:	00041ec0 	call	41ec <vTaskExitCritical>

	return xTimerIsInActiveList;
    51ac:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    51b0:	e037883a 	mov	sp,fp
    51b4:	dfc00117 	ldw	ra,4(sp)
    51b8:	df000017 	ldw	fp,0(sp)
    51bc:	dec00204 	addi	sp,sp,8
    51c0:	f800283a 	ret

000051c4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    51c4:	defffd04 	addi	sp,sp,-12
    51c8:	df000215 	stw	fp,8(sp)
    51cc:	df000204 	addi	fp,sp,8
    51d0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    51d4:	e0bfff17 	ldw	r2,-4(fp)
    51d8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    51dc:	e0bffe17 	ldw	r2,-8(fp)
    51e0:	10800817 	ldw	r2,32(r2)
}
    51e4:	e037883a 	mov	sp,fp
    51e8:	df000017 	ldw	fp,0(sp)
    51ec:	dec00104 	addi	sp,sp,4
    51f0:	f800283a 	ret

000051f4 <vKeyboardISRHandler>:

/*-----------------------------------------------------------*/
/* ISR Handler Functions */

/* Keyboard ISR Handler */
static void vKeyboardISRHandler(void* context) {
    51f4:	defffa04 	addi	sp,sp,-24
    51f8:	df000515 	stw	fp,20(sp)
    51fc:	df000504 	addi	fp,sp,20
    5200:	e13ffd15 	stw	r4,-12(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5204:	e03ffb15 	stw	zero,-20(fp)
    uint8_t key_value;

    /* Read keyboard data */
    key_value = IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE);
    5208:	00800134 	movhi	r2,4
    520c:	108c3004 	addi	r2,r2,12480
    5210:	10800037 	ldwio	r2,0(r2)
    5214:	e0bffc05 	stb	r2,-16(fp)

    /* Clear the interrupt */
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5218:	00c001c4 	movi	r3,7
    521c:	00800134 	movhi	r2,4
    5220:	108c3304 	addi	r2,r2,12492
    5224:	10c00035 	stwio	r3,0(r2)
        /* Normal operation key handling */
    } else if (gSystemStatus.system_state == STATUS_ALERT) {
        /* Alert operation key handling */
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5228:	e0bffb17 	ldw	r2,-20(fp)
    522c:	10000126 	beq	r2,zero,5234 <vKeyboardISRHandler+0x40>
    5230:	003b683a 	trap	0
}
    5234:	0001883a 	nop
    5238:	e037883a 	mov	sp,fp
    523c:	df000017 	ldw	fp,0(sp)
    5240:	dec00104 	addi	sp,sp,4
    5244:	f800283a 	ret

00005248 <vSystemResetISRHandler>:

/* System Reset ISR Handler */
static void vSystemResetISRHandler(void* context) {
    5248:	defffc04 	addi	sp,sp,-16
    524c:	dfc00315 	stw	ra,12(sp)
    5250:	df000215 	stw	fp,8(sp)
    5254:	df000204 	addi	fp,sp,8
    5258:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    525c:	e03ffe15 	stw	zero,-8(fp)

    /* Clear the interrupt */
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5260:	00c001c4 	movi	r3,7
    5264:	00800134 	movhi	r2,4
    5268:	108c3304 	addi	r2,r2,12492
    526c:	10c00035 	stwio	r3,0(r2)

    /* Reset system state */
    gSystemStatus.system_state = STATUS_NORMAL;
    5270:	d02033c5 	stb	zero,-32561(gp)
    gSystemStatus.alert_active = 0;
    5274:	d0203405 	stb	zero,-32560(gp)
    gSystemStatus.failsafe_active = 0;
    5278:	d0203445 	stb	zero,-32559(gp)
    gSystemStatus.override_active = 0;
    527c:	d0203485 	stb	zero,-32558(gp)

    /* Reset all loads to on */
    if (xSemaphoreTakeFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken) == pdTRUE) {
    5280:	d0a03f17 	ldw	r2,-32516(gp)
    5284:	e1bffe04 	addi	r6,fp,-8
    5288:	000b883a 	mov	r5,zero
    528c:	1009883a 	mov	r4,r2
    5290:	000243c0 	call	243c <xQueueReceiveFromISR>
    5294:	10800058 	cmpnei	r2,r2,1
    5298:	1000081e 	bne	r2,zero,52bc <vSystemResetISRHandler+0x74>
        gLoadDecision.load_status = LOAD_PRIORITY_MASK;
    529c:	008003c4 	movi	r2,15
    52a0:	d0a03305 	stb	r2,-32564(gp)
        gLoadDecision.requested_status = LOAD_PRIORITY_MASK;
    52a4:	008003c4 	movi	r2,15
    52a8:	d0a03345 	stb	r2,-32563(gp)
        xSemaphoreGiveFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken);
    52ac:	d0a03f17 	ldw	r2,-32516(gp)
    52b0:	e17ffe04 	addi	r5,fp,-8
    52b4:	1009883a 	mov	r4,r2
    52b8:	000215c0 	call	215c <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    52bc:	e0bffe17 	ldw	r2,-8(fp)
    52c0:	10000126 	beq	r2,zero,52c8 <vSystemResetISRHandler+0x80>
    52c4:	003b683a 	trap	0
}
    52c8:	0001883a 	nop
    52cc:	e037883a 	mov	sp,fp
    52d0:	dfc00117 	ldw	ra,4(sp)
    52d4:	df000017 	ldw	fp,0(sp)
    52d8:	dec00204 	addi	sp,sp,8
    52dc:	f800283a 	ret

000052e0 <vFrequencyISRHandler>:

/* Frequency ISR Handler */
static void vFrequencyISRHandler(void* context) {
    52e0:	defffa04 	addi	sp,sp,-24
    52e4:	dfc00515 	stw	ra,20(sp)
    52e8:	df000415 	stw	fp,16(sp)
    52ec:	df000404 	addi	fp,sp,16
    52f0:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    52f4:	e03ffc15 	stw	zero,-16(fp)
    double freq;

    /* Calculate frequency from the frequency analyzer hardware */
    freq = SAMPLING_FREQ / (double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    52f8:	00800134 	movhi	r2,4
    52fc:	108c4004 	addi	r2,r2,12544
    5300:	10800037 	ldwio	r2,0(r2)
    5304:	1009883a 	mov	r4,r2
    5308:	00083700 	call	8370 <__floatsidf>
    530c:	1009883a 	mov	r4,r2
    5310:	180b883a 	mov	r5,r3
    5314:	200d883a 	mov	r6,r4
    5318:	280f883a 	mov	r7,r5
    531c:	0009883a 	mov	r4,zero
    5320:	015033f4 	movhi	r5,16591
    5324:	29500004 	addi	r5,r5,16384
    5328:	00068240 	call	6824 <__divdf3>
    532c:	1009883a 	mov	r4,r2
    5330:	180b883a 	mov	r5,r3
    5334:	2005883a 	mov	r2,r4
    5338:	2807883a 	mov	r3,r5
    533c:	e0bffd15 	stw	r2,-12(fp)
    5340:	e0fffe15 	stw	r3,-8(fp)

    /* Send frequency to the queue for processing */
    xQueueSendToBackFromISR(xFreqDataQueue, &freq, &xHigherPriorityTaskWoken);
    5344:	d0a03517 	ldw	r2,-32556(gp)
    5348:	e0fffd04 	addi	r3,fp,-12
    534c:	000f883a 	mov	r7,zero
    5350:	e1bffc04 	addi	r6,fp,-16
    5354:	180b883a 	mov	r5,r3
    5358:	1009883a 	mov	r4,r2
    535c:	000207c0 	call	207c <xQueueGenericSendFromISR>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5360:	e0bffc17 	ldw	r2,-16(fp)
    5364:	10000126 	beq	r2,zero,536c <vFrequencyISRHandler+0x8c>
    5368:	003b683a 	trap	0
}
    536c:	0001883a 	nop
    5370:	e037883a 	mov	sp,fp
    5374:	dfc00117 	ldw	ra,4(sp)
    5378:	df000017 	ldw	fp,0(sp)
    537c:	dec00204 	addi	sp,sp,8
    5380:	f800283a 	ret

00005384 <vShedISRHandler>:

/* Shedding ISR Handler */
static void vShedISRHandler(void* context) {
    5384:	defffd04 	addi	sp,sp,-12
    5388:	df000215 	stw	fp,8(sp)
    538c:	df000204 	addi	fp,sp,8
    5390:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5394:	e03ffe15 	stw	zero,-8(fp)

    /* Set the shedding flag or directly update load parameters */
    gSystemStatus.alert_active = 1;
    5398:	00800044 	movi	r2,1
    539c:	d0a03405 	stb	r2,-32560(gp)

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    53a0:	e0bffe17 	ldw	r2,-8(fp)
    53a4:	10000126 	beq	r2,zero,53ac <vShedISRHandler+0x28>
    53a8:	003b683a 	trap	0
}
    53ac:	0001883a 	nop
    53b0:	e037883a 	mov	sp,fp
    53b4:	df000017 	ldw	fp,0(sp)
    53b8:	dec00104 	addi	sp,sp,4
    53bc:	f800283a 	ret

000053c0 <vFailSafeISRHandler>:

/* Failsafe ISR Handler */
static void vFailSafeISRHandler(void* context) {
    53c0:	defffc04 	addi	sp,sp,-16
    53c4:	dfc00315 	stw	ra,12(sp)
    53c8:	df000215 	stw	fp,8(sp)
    53cc:	df000204 	addi	fp,sp,8
    53d0:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    53d4:	e03ffe15 	stw	zero,-8(fp)

    /* Immediately activate failsafe mode */
    gSystemStatus.failsafe_active = 1;
    53d8:	00800044 	movi	r2,1
    53dc:	d0a03445 	stb	r2,-32559(gp)
    gSystemStatus.system_state = STATUS_FAILSAFE;
    53e0:	00800084 	movi	r2,2
    53e4:	d0a033c5 	stb	r2,-32561(gp)

    /* Turn off non-critical loads immediately */
    if (xSemaphoreTakeFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken) == pdTRUE) {
    53e8:	d0a03f17 	ldw	r2,-32516(gp)
    53ec:	e1bffe04 	addi	r6,fp,-8
    53f0:	000b883a 	mov	r5,zero
    53f4:	1009883a 	mov	r4,r2
    53f8:	000243c0 	call	243c <xQueueReceiveFromISR>
    53fc:	10800058 	cmpnei	r2,r2,1
    5400:	10000c1e 	bne	r2,zero,5434 <vFailSafeISRHandler+0x74>
        gLoadDecision.load_status = LOAD_PRIORITY_1; // Keep only critical loads
    5404:	00800044 	movi	r2,1
    5408:	d0a03305 	stb	r2,-32564(gp)
        gLoadDecision.requested_status = LOAD_PRIORITY_1;
    540c:	00800044 	movi	r2,1
    5410:	d0a03345 	stb	r2,-32563(gp)

        /* Directly write to the load output */
        IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, LOAD_PRIORITY_1);
    5414:	00c00044 	movi	r3,1
    5418:	00800134 	movhi	r2,4
    541c:	108c2004 	addi	r2,r2,12416
    5420:	10c00035 	stwio	r3,0(r2)

        xSemaphoreGiveFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken);
    5424:	d0a03f17 	ldw	r2,-32516(gp)
    5428:	e17ffe04 	addi	r5,fp,-8
    542c:	1009883a 	mov	r4,r2
    5430:	000215c0 	call	215c <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5434:	e0bffe17 	ldw	r2,-8(fp)
    5438:	10000126 	beq	r2,zero,5440 <vFailSafeISRHandler+0x80>
    543c:	003b683a 	trap	0
}
    5440:	0001883a 	nop
    5444:	e037883a 	mov	sp,fp
    5448:	dfc00117 	ldw	ra,4(sp)
    544c:	df000017 	ldw	fp,0(sp)
    5450:	dec00204 	addi	sp,sp,8
    5454:	f800283a 	ret

00005458 <vSystemMonitorTask>:

/*-----------------------------------------------------------*/
/* Task Functions */

/* System Monitor Task */
static void vSystemMonitorTask(void *pvParameters) {
    5458:	defffb04 	addi	sp,sp,-20
    545c:	dfc00415 	stw	ra,16(sp)
    5460:	df000315 	stw	fp,12(sp)
    5464:	df000304 	addi	fp,sp,12
    5468:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    int alert_count = 0;
    546c:	e03ffd15 	stw	zero,-12(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    5470:	00031cc0 	call	31cc <xTaskGetTickCount>
    5474:	e0bffe15 	stw	r2,-8(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(SYSTEM_MONITOR_PERIOD_MS));
    5478:	e0bffe04 	addi	r2,fp,-8
    547c:	01401904 	movi	r5,100
    5480:	1009883a 	mov	r4,r2
    5484:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Monitor system parameters */
        if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    5488:	d0a03717 	ldw	r2,-32548(gp)
    548c:	000f883a 	mov	r7,zero
    5490:	01bfffc4 	movi	r6,-1
    5494:	000b883a 	mov	r5,zero
    5498:	1009883a 	mov	r4,r2
    549c:	000222c0 	call	222c <xQueueGenericReceive>
    54a0:	10800058 	cmpnei	r2,r2,1
    54a4:	1000231e 	bne	r2,zero,5534 <vSystemMonitorTask+0xdc>
            /* Check frequency stability */
            if (!gFrequencyData.is_stable) {
    54a8:	00820234 	movhi	r2,2056
    54ac:	10beab04 	addi	r2,r2,-1364
    54b0:	10800a17 	ldw	r2,40(r2)
    54b4:	1000041e 	bne	r2,zero,54c8 <vSystemMonitorTask+0x70>
                alert_count++;
    54b8:	e0bffd17 	ldw	r2,-12(fp)
    54bc:	10800044 	addi	r2,r2,1
    54c0:	e0bffd15 	stw	r2,-12(fp)
    54c4:	00000506 	br	54dc <vSystemMonitorTask+0x84>
            } else {
                if (alert_count > 0) {
    54c8:	e0bffd17 	ldw	r2,-12(fp)
    54cc:	0080030e 	bge	zero,r2,54dc <vSystemMonitorTask+0x84>
                    alert_count--;
    54d0:	e0bffd17 	ldw	r2,-12(fp)
    54d4:	10bfffc4 	addi	r2,r2,-1
    54d8:	e0bffd15 	stw	r2,-12(fp)
                }
            }

            /* Update system state based on conditions */
            if (gSystemStatus.failsafe_active) {
    54dc:	d0a03443 	ldbu	r2,-32559(gp)
    54e0:	10803fcc 	andi	r2,r2,255
    54e4:	10000326 	beq	r2,zero,54f4 <vSystemMonitorTask+0x9c>
                gSystemStatus.system_state = STATUS_FAILSAFE;
    54e8:	00800084 	movi	r2,2
    54ec:	d0a033c5 	stb	r2,-32561(gp)
    54f0:	00000a06 	br	551c <vSystemMonitorTask+0xc4>
            } else if (alert_count > 5) {
    54f4:	e0bffd17 	ldw	r2,-12(fp)
    54f8:	10800190 	cmplti	r2,r2,6
    54fc:	1000051e 	bne	r2,zero,5514 <vSystemMonitorTask+0xbc>
                gSystemStatus.system_state = STATUS_ALERT;
    5500:	00800044 	movi	r2,1
    5504:	d0a033c5 	stb	r2,-32561(gp)
                gSystemStatus.alert_active = 1;
    5508:	00800044 	movi	r2,1
    550c:	d0a03405 	stb	r2,-32560(gp)
    5510:	00000206 	br	551c <vSystemMonitorTask+0xc4>
            } else {
                gSystemStatus.system_state = STATUS_NORMAL;
    5514:	d02033c5 	stb	zero,-32561(gp)
                gSystemStatus.alert_active = 0;
    5518:	d0203405 	stb	zero,-32560(gp)
            }

            xSemaphoreGive(xConfigRegsMutex);
    551c:	d0a03717 	ldw	r2,-32548(gp)
    5520:	000f883a 	mov	r7,zero
    5524:	000d883a 	mov	r6,zero
    5528:	000b883a 	mov	r5,zero
    552c:	1009883a 	mov	r4,r2
    5530:	0001edc0 	call	1edc <xQueueGenericSend>
        }

        /* Update LEDs to show system status */
        if (gSystemStatus.system_state == STATUS_NORMAL) {
    5534:	d0a033c3 	ldbu	r2,-32561(gp)
    5538:	10803fcc 	andi	r2,r2,255
    553c:	1000051e 	bne	r2,zero,5554 <vSystemMonitorTask+0xfc>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x0000); // All off
    5540:	0007883a 	mov	r3,zero
    5544:	00800134 	movhi	r2,4
    5548:	108c1804 	addi	r2,r2,12384
    554c:	10c00035 	stwio	r3,0(r2)
    5550:	003fc906 	br	5478 <__alt_data_end+0xf0005478>
        } else if (gSystemStatus.system_state == STATUS_ALERT) {
    5554:	d0a033c3 	ldbu	r2,-32561(gp)
    5558:	10803fcc 	andi	r2,r2,255
    555c:	10800058 	cmpnei	r2,r2,1
    5560:	1000051e 	bne	r2,zero,5578 <vSystemMonitorTask+0x120>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x5555); // Pattern
    5564:	00d55544 	movi	r3,21845
    5568:	00800134 	movhi	r2,4
    556c:	108c1804 	addi	r2,r2,12384
    5570:	10c00035 	stwio	r3,0(r2)
    5574:	003fc006 	br	5478 <__alt_data_end+0xf0005478>
        } else if (gSystemStatus.system_state == STATUS_FAILSAFE) {
    5578:	d0a033c3 	ldbu	r2,-32561(gp)
    557c:	10803fcc 	andi	r2,r2,255
    5580:	10800098 	cmpnei	r2,r2,2
    5584:	103fbc1e 	bne	r2,zero,5478 <__alt_data_end+0xf0005478>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0xFFFF); // All on
    5588:	00ffffd4 	movui	r3,65535
    558c:	00800134 	movhi	r2,4
    5590:	108c1804 	addi	r2,r2,12384
    5594:	10c00035 	stwio	r3,0(r2)
        }
    }
    5598:	003fb706 	br	5478 <__alt_data_end+0xf0005478>

0000559c <vFrequencyAnalyzerTask>:
}

/* Frequency Analyzer Task */
static void vFrequencyAnalyzerTask(void *pvParameters) {
    559c:	deffed04 	addi	sp,sp,-76
    55a0:	dfc01215 	stw	ra,72(sp)
    55a4:	df001115 	stw	fp,68(sp)
    55a8:	dc401015 	stw	r17,64(sp)
    55ac:	dc000f15 	stw	r16,60(sp)
    55b0:	df001104 	addi	fp,sp,68
    55b4:	e13ffd15 	stw	r4,-12(fp)
    TickType_t xLastWakeTime;
    double new_freq;
    FrequencyData_t local_freq_data;

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    55b8:	00031cc0 	call	31cc <xTaskGetTickCount>
    55bc:	e0bfef15 	stw	r2,-68(fp)

    /* Initialize local frequency data */
    local_freq_data.current_freq = NOMINAL_FREQ;
    55c0:	e03ff215 	stw	zero,-56(fp)
    55c4:	00901274 	movhi	r2,16457
    55c8:	e0bff315 	stw	r2,-52(fp)
    local_freq_data.prev_freq = NOMINAL_FREQ;
    55cc:	e03ff415 	stw	zero,-48(fp)
    55d0:	00901274 	movhi	r2,16457
    55d4:	e0bff515 	stw	r2,-44(fp)
    local_freq_data.roc = 0.0;
    55d8:	e03ff615 	stw	zero,-40(fp)
    55dc:	e03ff715 	stw	zero,-36(fp)
    local_freq_data.upper_limit = NOMINAL_FREQ + FREQ_TOLERANCE;
    55e0:	e03ff815 	stw	zero,-32(fp)
    55e4:	009012b4 	movhi	r2,16458
    55e8:	10b00004 	addi	r2,r2,-16384
    55ec:	e0bff915 	stw	r2,-28(fp)
    local_freq_data.lower_limit = NOMINAL_FREQ - FREQ_TOLERANCE;
    55f0:	e03ffa15 	stw	zero,-24(fp)
    55f4:	00901234 	movhi	r2,16456
    55f8:	10900004 	addi	r2,r2,16384
    55fc:	e0bffb15 	stw	r2,-20(fp)
    local_freq_data.is_stable = 1;
    5600:	00800044 	movi	r2,1
    5604:	e0bffc15 	stw	r2,-16(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(FREQ_ANALYZER_PERIOD_MS));
    5608:	01400c84 	movi	r5,50
    560c:	e13fef04 	addi	r4,fp,-68
    5610:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Check for new frequency data from ISR */
        if (xQueueReceive(xFreqDataQueue, &new_freq, 0) == pdTRUE) {
    5614:	d0a03517 	ldw	r2,-32556(gp)
    5618:	e0fff004 	addi	r3,fp,-64
    561c:	000f883a 	mov	r7,zero
    5620:	000d883a 	mov	r6,zero
    5624:	180b883a 	mov	r5,r3
    5628:	1009883a 	mov	r4,r2
    562c:	000222c0 	call	222c <xQueueGenericReceive>
    5630:	10800058 	cmpnei	r2,r2,1
    5634:	103ff41e 	bne	r2,zero,5608 <__alt_data_end+0xf0005608>
            /* Store previous frequency for calculation */
            local_freq_data.prev_freq = local_freq_data.current_freq;
    5638:	e0bff217 	ldw	r2,-56(fp)
    563c:	e0fff317 	ldw	r3,-52(fp)
    5640:	e0bff415 	stw	r2,-48(fp)
    5644:	e0fff515 	stw	r3,-44(fp)
            local_freq_data.current_freq = new_freq;
    5648:	e0bff017 	ldw	r2,-64(fp)
    564c:	e0fff117 	ldw	r3,-60(fp)
    5650:	e0bff215 	stw	r2,-56(fp)
    5654:	e0fff315 	stw	r3,-52(fp)

            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
    5658:	e0bff217 	ldw	r2,-56(fp)
    565c:	e0fff317 	ldw	r3,-52(fp)
    5660:	e13ff417 	ldw	r4,-48(fp)
    5664:	e17ff517 	ldw	r5,-44(fp)
    5668:	200d883a 	mov	r6,r4
    566c:	280f883a 	mov	r7,r5
    5670:	1009883a 	mov	r4,r2
    5674:	180b883a 	mov	r5,r3
    5678:	00079f40 	call	79f4 <__subdf3>
    567c:	1009883a 	mov	r4,r2
    5680:	180b883a 	mov	r5,r3
    5684:	2005883a 	mov	r2,r4
    5688:	2807883a 	mov	r3,r5
    568c:	000d883a 	mov	r6,zero
    5690:	01d00d34 	movhi	r7,16436
    5694:	1009883a 	mov	r4,r2
    5698:	180b883a 	mov	r5,r3
    569c:	00072dc0 	call	72dc <__muldf3>
    56a0:	1009883a 	mov	r4,r2
    56a4:	180b883a 	mov	r5,r3
    56a8:	2005883a 	mov	r2,r4
    56ac:	2807883a 	mov	r3,r5
    56b0:	e0bff615 	stw	r2,-40(fp)
    56b4:	e0fff715 	stw	r3,-36(fp)
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    56b8:	e0bff217 	ldw	r2,-56(fp)
    56bc:	e0fff317 	ldw	r3,-52(fp)
    56c0:	e13ffa17 	ldw	r4,-24(fp)
    56c4:	e17ffb17 	ldw	r5,-20(fp)
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
    56c8:	200d883a 	mov	r6,r4
    56cc:	280f883a 	mov	r7,r5
    56d0:	1009883a 	mov	r4,r2
    56d4:	180b883a 	mov	r5,r3
    56d8:	000710c0 	call	710c <__gedf2>
    56dc:	10001816 	blt	r2,zero,5740 <vFrequencyAnalyzerTask+0x1a4>
    56e0:	e0bff217 	ldw	r2,-56(fp)
    56e4:	e0fff317 	ldw	r3,-52(fp)
    56e8:	e13ff817 	ldw	r4,-32(fp)
    56ec:	e17ff917 	ldw	r5,-28(fp)
            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    56f0:	200d883a 	mov	r6,r4
    56f4:	280f883a 	mov	r7,r5
    56f8:	1009883a 	mov	r4,r2
    56fc:	180b883a 	mov	r5,r3
    5700:	00071e80 	call	71e8 <__ledf2>
    5704:	00800e16 	blt	zero,r2,5740 <vFrequencyAnalyzerTask+0x1a4>
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
                                         fabs(local_freq_data.roc) < MAX_FREQ_ROC);
    5708:	e0bff617 	ldw	r2,-40(fp)
    570c:	e0fff717 	ldw	r3,-36(fp)
    5710:	1021883a 	mov	r16,r2
    5714:	01200034 	movhi	r4,32768
    5718:	213fffc4 	addi	r4,r4,-1
    571c:	1922703a 	and	r17,r3,r4
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
    5720:	000d883a 	mov	r6,zero
    5724:	01d013b4 	movhi	r7,16462
    5728:	8009883a 	mov	r4,r16
    572c:	880b883a 	mov	r5,r17
    5730:	00071e80 	call	71e8 <__ledf2>
    5734:	1000020e 	bge	r2,zero,5740 <vFrequencyAnalyzerTask+0x1a4>
    5738:	00800044 	movi	r2,1
    573c:	00000106 	br	5744 <vFrequencyAnalyzerTask+0x1a8>
    5740:	0005883a 	mov	r2,zero
            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    5744:	e0bffc15 	stw	r2,-16(fp)
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
                                         fabs(local_freq_data.roc) < MAX_FREQ_ROC);

            /* Update global frequency data */
            if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    5748:	d0a03717 	ldw	r2,-32548(gp)
    574c:	000f883a 	mov	r7,zero
    5750:	01bfffc4 	movi	r6,-1
    5754:	000b883a 	mov	r5,zero
    5758:	1009883a 	mov	r4,r2
    575c:	000222c0 	call	222c <xQueueGenericReceive>
    5760:	10800058 	cmpnei	r2,r2,1
    5764:	10001e1e 	bne	r2,zero,57e0 <vFrequencyAnalyzerTask+0x244>
                memcpy(&gFrequencyData, &local_freq_data, sizeof(FrequencyData_t));
    5768:	00820234 	movhi	r2,2056
    576c:	10beab04 	addi	r2,r2,-1364
    5770:	e0fff217 	ldw	r3,-56(fp)
    5774:	10c00015 	stw	r3,0(r2)
    5778:	e0fff317 	ldw	r3,-52(fp)
    577c:	10c00115 	stw	r3,4(r2)
    5780:	e0fff417 	ldw	r3,-48(fp)
    5784:	10c00215 	stw	r3,8(r2)
    5788:	e0fff517 	ldw	r3,-44(fp)
    578c:	10c00315 	stw	r3,12(r2)
    5790:	e0fff617 	ldw	r3,-40(fp)
    5794:	10c00415 	stw	r3,16(r2)
    5798:	e0fff717 	ldw	r3,-36(fp)
    579c:	10c00515 	stw	r3,20(r2)
    57a0:	e0fff817 	ldw	r3,-32(fp)
    57a4:	10c00615 	stw	r3,24(r2)
    57a8:	e0fff917 	ldw	r3,-28(fp)
    57ac:	10c00715 	stw	r3,28(r2)
    57b0:	e0fffa17 	ldw	r3,-24(fp)
    57b4:	10c00815 	stw	r3,32(r2)
    57b8:	e0fffb17 	ldw	r3,-20(fp)
    57bc:	10c00915 	stw	r3,36(r2)
    57c0:	e0fffc17 	ldw	r3,-16(fp)
    57c4:	10c00a15 	stw	r3,40(r2)
                xSemaphoreGive(xConfigRegsMutex);
    57c8:	d0a03717 	ldw	r2,-32548(gp)
    57cc:	000f883a 	mov	r7,zero
    57d0:	000d883a 	mov	r6,zero
    57d4:	000b883a 	mov	r5,zero
    57d8:	1009883a 	mov	r4,r2
    57dc:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            /* Send to results queue for other tasks */
            xQueueSend(xFreqResultQueue, &local_freq_data, 0);
    57e0:	d0a03e17 	ldw	r2,-32520(gp)
    57e4:	e0fff204 	addi	r3,fp,-56
    57e8:	000f883a 	mov	r7,zero
    57ec:	000d883a 	mov	r6,zero
    57f0:	180b883a 	mov	r5,r3
    57f4:	1009883a 	mov	r4,r2
    57f8:	0001edc0 	call	1edc <xQueueGenericSend>
        }
    }
    57fc:	003f8206 	br	5608 <__alt_data_end+0xf0005608>

00005800 <vMakeLoadDecision>:
}

/* Load Decision Function */
static void vMakeLoadDecision(FrequencyData_t *pxFreqData, LoadDecision_t *pxLoadDecision) {
    5800:	defff804 	addi	sp,sp,-32
    5804:	dfc00715 	stw	ra,28(sp)
    5808:	df000615 	stw	fp,24(sp)
    580c:	dc400515 	stw	r17,20(sp)
    5810:	dc000415 	stw	r16,16(sp)
    5814:	df000604 	addi	fp,sp,24
    5818:	e13ffc15 	stw	r4,-16(fp)
    581c:	e17ffd15 	stw	r5,-12(fp)
    /* Default is all loads on */
    pxLoadDecision->requested_status = LOAD_PRIORITY_MASK;
    5820:	e0bffd17 	ldw	r2,-12(fp)
    5824:	00c003c4 	movi	r3,15
    5828:	10c00045 	stb	r3,1(r2)

    /* Check if frequency is below acceptable limits */
    if (!pxFreqData->is_stable) {
    582c:	e0bffc17 	ldw	r2,-16(fp)
    5830:	10800a17 	ldw	r2,40(r2)
    5834:	1000551e 	bne	r2,zero,598c <vMakeLoadDecision+0x18c>
        if (pxFreqData->current_freq < pxFreqData->lower_limit) {
    5838:	e13ffc17 	ldw	r4,-16(fp)
    583c:	20800017 	ldw	r2,0(r4)
    5840:	20c00117 	ldw	r3,4(r4)
    5844:	e1bffc17 	ldw	r6,-16(fp)
    5848:	31000817 	ldw	r4,32(r6)
    584c:	31400917 	ldw	r5,36(r6)
    5850:	200d883a 	mov	r6,r4
    5854:	280f883a 	mov	r7,r5
    5858:	1009883a 	mov	r4,r2
    585c:	180b883a 	mov	r5,r3
    5860:	00071e80 	call	71e8 <__ledf2>
    5864:	1000270e 	bge	r2,zero,5904 <vMakeLoadDecision+0x104>
            /* Shed loads based on severity */
            double deviation = pxFreqData->lower_limit - pxFreqData->current_freq;
    5868:	e13ffc17 	ldw	r4,-16(fp)
    586c:	20800817 	ldw	r2,32(r4)
    5870:	20c00917 	ldw	r3,36(r4)
    5874:	e1bffc17 	ldw	r6,-16(fp)
    5878:	31000017 	ldw	r4,0(r6)
    587c:	31400117 	ldw	r5,4(r6)
    5880:	200d883a 	mov	r6,r4
    5884:	280f883a 	mov	r7,r5
    5888:	1009883a 	mov	r4,r2
    588c:	180b883a 	mov	r5,r3
    5890:	00079f40 	call	79f4 <__subdf3>
    5894:	1009883a 	mov	r4,r2
    5898:	180b883a 	mov	r5,r3
    589c:	e13ffa15 	stw	r4,-24(fp)
    58a0:	e17ffb15 	stw	r5,-20(fp)

            if (deviation > 2.0) {
    58a4:	000d883a 	mov	r6,zero
    58a8:	01d00034 	movhi	r7,16384
    58ac:	e13ffa17 	ldw	r4,-24(fp)
    58b0:	e17ffb17 	ldw	r5,-20(fp)
    58b4:	000710c0 	call	710c <__gedf2>
    58b8:	0080040e 	bge	zero,r2,58cc <vMakeLoadDecision+0xcc>
                /* Severe under-frequency - keep only critical loads */
                pxLoadDecision->requested_status = LOAD_PRIORITY_1;
    58bc:	e0bffd17 	ldw	r2,-12(fp)
    58c0:	00c00044 	movi	r3,1
    58c4:	10c00045 	stb	r3,1(r2)
    58c8:	00001d06 	br	5940 <vMakeLoadDecision+0x140>
            } else if (deviation > 1.0) {
    58cc:	000d883a 	mov	r6,zero
    58d0:	01cffc34 	movhi	r7,16368
    58d4:	e13ffa17 	ldw	r4,-24(fp)
    58d8:	e17ffb17 	ldw	r5,-20(fp)
    58dc:	000710c0 	call	710c <__gedf2>
    58e0:	0080040e 	bge	zero,r2,58f4 <vMakeLoadDecision+0xf4>
                /* Moderate under-frequency - keep critical and high priority */
                pxLoadDecision->requested_status = LOAD_PRIORITY_1 | LOAD_PRIORITY_2;
    58e4:	e0bffd17 	ldw	r2,-12(fp)
    58e8:	00c000c4 	movi	r3,3
    58ec:	10c00045 	stb	r3,1(r2)
    58f0:	00001306 	br	5940 <vMakeLoadDecision+0x140>
            } else {
                /* Minor under-frequency - shed only low priority loads */
                pxLoadDecision->requested_status = LOAD_PRIORITY_1 | LOAD_PRIORITY_2 | LOAD_PRIORITY_3;
    58f4:	e0bffd17 	ldw	r2,-12(fp)
    58f8:	00c001c4 	movi	r3,7
    58fc:	10c00045 	stb	r3,1(r2)
    5900:	00000f06 	br	5940 <vMakeLoadDecision+0x140>
            }
        } else if (pxFreqData->current_freq > pxFreqData->upper_limit) {
    5904:	e13ffc17 	ldw	r4,-16(fp)
    5908:	20800017 	ldw	r2,0(r4)
    590c:	20c00117 	ldw	r3,4(r4)
    5910:	e1bffc17 	ldw	r6,-16(fp)
    5914:	31000617 	ldw	r4,24(r6)
    5918:	31400717 	ldw	r5,28(r6)
    591c:	200d883a 	mov	r6,r4
    5920:	280f883a 	mov	r7,r5
    5924:	1009883a 	mov	r4,r2
    5928:	180b883a 	mov	r5,r3
    592c:	000710c0 	call	710c <__gedf2>
    5930:	0080030e 	bge	zero,r2,5940 <vMakeLoadDecision+0x140>
            /* Over-frequency condition - we could implement a different response if needed */
            pxLoadDecision->requested_status = LOAD_PRIORITY_MASK;
    5934:	e0bffd17 	ldw	r2,-12(fp)
    5938:	00c003c4 	movi	r3,15
    593c:	10c00045 	stb	r3,1(r2)
        }

        /* Check rate of change for rapid response */
        if (fabs(pxFreqData->roc) > MAX_FREQ_ROC) {
    5940:	e13ffc17 	ldw	r4,-16(fp)
    5944:	20800417 	ldw	r2,16(r4)
    5948:	20c00517 	ldw	r3,20(r4)
    594c:	1021883a 	mov	r16,r2
    5950:	01200034 	movhi	r4,32768
    5954:	213fffc4 	addi	r4,r4,-1
    5958:	1922703a 	and	r17,r3,r4
    595c:	000d883a 	mov	r6,zero
    5960:	01d013b4 	movhi	r7,16462
    5964:	8009883a 	mov	r4,r16
    5968:	880b883a 	mov	r5,r17
    596c:	000710c0 	call	710c <__gedf2>
    5970:	0080060e 	bge	zero,r2,598c <vMakeLoadDecision+0x18c>
            /* Rate of change too high, shed more loads */
            pxLoadDecision->requested_status &= (LOAD_PRIORITY_1 | LOAD_PRIORITY_2);
    5974:	e0bffd17 	ldw	r2,-12(fp)
    5978:	10800043 	ldbu	r2,1(r2)
    597c:	108000cc 	andi	r2,r2,3
    5980:	1007883a 	mov	r3,r2
    5984:	e0bffd17 	ldw	r2,-12(fp)
    5988:	10c00045 	stb	r3,1(r2)
        }
    }

    /* Override with failsafe settings if active */
    if (gSystemStatus.failsafe_active) {
    598c:	d0a03443 	ldbu	r2,-32559(gp)
    5990:	10803fcc 	andi	r2,r2,255
    5994:	10000326 	beq	r2,zero,59a4 <vMakeLoadDecision+0x1a4>
        pxLoadDecision->requested_status = LOAD_PRIORITY_1; /* Only critical loads */
    5998:	e0bffd17 	ldw	r2,-12(fp)
    599c:	00c00044 	movi	r3,1
    59a0:	10c00045 	stb	r3,1(r2)
    }
}
    59a4:	0001883a 	nop
    59a8:	e6fffe04 	addi	sp,fp,-8
    59ac:	dfc00317 	ldw	ra,12(sp)
    59b0:	df000217 	ldw	fp,8(sp)
    59b4:	dc400117 	ldw	r17,4(sp)
    59b8:	dc000017 	ldw	r16,0(sp)
    59bc:	dec00404 	addi	sp,sp,16
    59c0:	f800283a 	ret

000059c4 <vLoadActuatorTask>:

/* Load Actuator Task */
static void vLoadActuatorTask(void *pvParameters) {
    59c4:	deffef04 	addi	sp,sp,-68
    59c8:	dfc01015 	stw	ra,64(sp)
    59cc:	df000f15 	stw	fp,60(sp)
    59d0:	df000f04 	addi	fp,sp,60
    59d4:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    FrequencyData_t local_freq_data;
    LoadDecision_t local_load_decision;
    uint8_t prev_load_status = LOAD_PRIORITY_MASK; // All loads on initially
    59d8:	008003c4 	movi	r2,15
    59dc:	e0bff105 	stb	r2,-60(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    59e0:	00031cc0 	call	31cc <xTaskGetTickCount>
    59e4:	e0bff215 	stw	r2,-56(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(LOAD_ACTUATOR_PERIOD_MS));
    59e8:	e0bff204 	addi	r2,fp,-56
    59ec:	01401904 	movi	r5,100
    59f0:	1009883a 	mov	r4,r2
    59f4:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Get latest frequency analysis result */
        if (xQueuePeek(xFreqResultQueue, &local_freq_data, 0) == pdTRUE) {
    59f8:	d0a03e17 	ldw	r2,-32520(gp)
    59fc:	e0fff304 	addi	r3,fp,-52
    5a00:	01c00044 	movi	r7,1
    5a04:	000d883a 	mov	r6,zero
    5a08:	180b883a 	mov	r5,r3
    5a0c:	1009883a 	mov	r4,r2
    5a10:	000222c0 	call	222c <xQueueGenericReceive>
    5a14:	10800058 	cmpnei	r2,r2,1
    5a18:	10002e1e 	bne	r2,zero,5ad4 <vLoadActuatorTask+0x110>
            /* Get current load decision state */
            if (xSemaphoreTake(xShedRegsMutex, portMAX_DELAY) == pdTRUE) {
    5a1c:	d0a03d17 	ldw	r2,-32524(gp)
    5a20:	000f883a 	mov	r7,zero
    5a24:	01bfffc4 	movi	r6,-1
    5a28:	000b883a 	mov	r5,zero
    5a2c:	1009883a 	mov	r4,r2
    5a30:	000222c0 	call	222c <xQueueGenericReceive>
    5a34:	10800058 	cmpnei	r2,r2,1
    5a38:	10000c1e 	bne	r2,zero,5a6c <vLoadActuatorTask+0xa8>
                memcpy(&local_load_decision, &gLoadDecision, sizeof(LoadDecision_t));
    5a3c:	d0a03303 	ldbu	r2,-32564(gp)
    5a40:	e0bffe05 	stb	r2,-8(fp)
    5a44:	d0a03343 	ldbu	r2,-32563(gp)
    5a48:	e0bffe45 	stb	r2,-7(fp)
    5a4c:	d0a03383 	ldbu	r2,-32562(gp)
    5a50:	e0bffe85 	stb	r2,-6(fp)
                xSemaphoreGive(xShedRegsMutex);
    5a54:	d0a03d17 	ldw	r2,-32524(gp)
    5a58:	000f883a 	mov	r7,zero
    5a5c:	000d883a 	mov	r6,zero
    5a60:	000b883a 	mov	r5,zero
    5a64:	1009883a 	mov	r4,r2
    5a68:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            /* Make load shedding decision */
            vMakeLoadDecision(&local_freq_data, &local_load_decision);
    5a6c:	e0fffe04 	addi	r3,fp,-8
    5a70:	e0bff304 	addi	r2,fp,-52
    5a74:	180b883a 	mov	r5,r3
    5a78:	1009883a 	mov	r4,r2
    5a7c:	00058000 	call	5800 <vMakeLoadDecision>

            /* Update global load decision if changed */
            if (local_load_decision.requested_status != local_load_decision.load_status) {
    5a80:	e0fffe43 	ldbu	r3,-7(fp)
    5a84:	e0bffe03 	ldbu	r2,-8(fp)
    5a88:	18c03fcc 	andi	r3,r3,255
    5a8c:	10803fcc 	andi	r2,r2,255
    5a90:	18801026 	beq	r3,r2,5ad4 <vLoadActuatorTask+0x110>
                if (xSemaphoreTake(xShedRegsMutex, portMAX_DELAY) == pdTRUE) {
    5a94:	d0a03d17 	ldw	r2,-32524(gp)
    5a98:	000f883a 	mov	r7,zero
    5a9c:	01bfffc4 	movi	r6,-1
    5aa0:	000b883a 	mov	r5,zero
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	000222c0 	call	222c <xQueueGenericReceive>
    5aac:	10800058 	cmpnei	r2,r2,1
    5ab0:	1000081e 	bne	r2,zero,5ad4 <vLoadActuatorTask+0x110>
                    gLoadDecision.requested_status = local_load_decision.requested_status;
    5ab4:	e0bffe43 	ldbu	r2,-7(fp)
    5ab8:	d0a03345 	stb	r2,-32563(gp)
                    xSemaphoreGive(xShedRegsMutex);
    5abc:	d0a03d17 	ldw	r2,-32524(gp)
    5ac0:	000f883a 	mov	r7,zero
    5ac4:	000d883a 	mov	r6,zero
    5ac8:	000b883a 	mov	r5,zero
    5acc:	1009883a 	mov	r4,r2
    5ad0:	0001edc0 	call	1edc <xQueueGenericSend>
                }
            }
        }

        /* Check for manual override */
        if (!gSystemStatus.override_active) {
    5ad4:	d0a03483 	ldbu	r2,-32558(gp)
    5ad8:	10803fcc 	andi	r2,r2,255
    5adc:	103fc21e 	bne	r2,zero,59e8 <__alt_data_end+0xf00059e8>
            /* Apply load control if not in override mode */
            if (xSemaphoreTake(xActuatorStatusMutex, portMAX_DELAY) == pdTRUE) {
    5ae0:	d0a03f17 	ldw	r2,-32516(gp)
    5ae4:	000f883a 	mov	r7,zero
    5ae8:	01bfffc4 	movi	r6,-1
    5aec:	000b883a 	mov	r5,zero
    5af0:	1009883a 	mov	r4,r2
    5af4:	000222c0 	call	222c <xQueueGenericReceive>
    5af8:	10800058 	cmpnei	r2,r2,1
    5afc:	103fba1e 	bne	r2,zero,59e8 <__alt_data_end+0xf00059e8>
                gLoadDecision.load_status = gLoadDecision.requested_status;
    5b00:	d0a03343 	ldbu	r2,-32563(gp)
    5b04:	d0a03305 	stb	r2,-32564(gp)

                /* Only update hardware if status has changed */
                if (prev_load_status != gLoadDecision.load_status) {
    5b08:	d0a03303 	ldbu	r2,-32564(gp)
    5b0c:	10c03fcc 	andi	r3,r2,255
    5b10:	e0bff103 	ldbu	r2,-60(fp)
    5b14:	18800726 	beq	r3,r2,5b34 <vLoadActuatorTask+0x170>
                    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, gLoadDecision.load_status);
    5b18:	d0a03303 	ldbu	r2,-32564(gp)
    5b1c:	10c03fcc 	andi	r3,r2,255
    5b20:	00800134 	movhi	r2,4
    5b24:	108c2004 	addi	r2,r2,12416
    5b28:	10c00035 	stwio	r3,0(r2)
                    prev_load_status = gLoadDecision.load_status;
    5b2c:	d0a03303 	ldbu	r2,-32564(gp)
    5b30:	e0bff105 	stb	r2,-60(fp)
                }

                xSemaphoreGive(xActuatorStatusMutex);
    5b34:	d0a03f17 	ldw	r2,-32516(gp)
    5b38:	000f883a 	mov	r7,zero
    5b3c:	000d883a 	mov	r6,zero
    5b40:	000b883a 	mov	r5,zero
    5b44:	1009883a 	mov	r4,r2
    5b48:	0001edc0 	call	1edc <xQueueGenericSend>
            }
        }
    }
    5b4c:	003fa606 	br	59e8 <__alt_data_end+0xf00059e8>

00005b50 <vInitializeVGA>:
}

/* Initialize VGA display */
static void vInitializeVGA(void) {
    5b50:	defffc04 	addi	sp,sp,-16
    5b54:	dfc00315 	stw	ra,12(sp)
    5b58:	df000215 	stw	fp,8(sp)
    5b5c:	df000204 	addi	fp,sp,8
    /* Initialize pixel buffer */
    pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    5b60:	01020034 	movhi	r4,2048
    5b64:	21001604 	addi	r4,r4,88
    5b68:	001bdec0 	call	1bdec <alt_up_pixel_buffer_dma_open_dev>
    5b6c:	d0a03815 	stw	r2,-32544(gp)
    if (pixel_buf == NULL) {
    5b70:	d0a03817 	ldw	r2,-32544(gp)
    5b74:	1000031e 	bne	r2,zero,5b84 <vInitializeVGA+0x34>
        printf("Cannot find pixel buffer device\n");
    5b78:	01020034 	movhi	r4,2048
    5b7c:	21001d04 	addi	r4,r4,116
    5b80:	0008a7c0 	call	8a7c <puts>
    }
    alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5b84:	d0a03817 	ldw	r2,-32544(gp)
    5b88:	000b883a 	mov	r5,zero
    5b8c:	1009883a 	mov	r4,r2
    5b90:	001c0ac0 	call	1c0ac <alt_up_pixel_buffer_dma_clear_screen>

    /* Initialize character buffer */
    char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    5b94:	01020034 	movhi	r4,2048
    5b98:	21002504 	addi	r4,r4,148
    5b9c:	001bb8c0 	call	1bb8c <alt_up_char_buffer_open_dev>
    5ba0:	d0a03915 	stw	r2,-32540(gp)
    if (char_buf == NULL) {
    5ba4:	d0a03917 	ldw	r2,-32540(gp)
    5ba8:	1000031e 	bne	r2,zero,5bb8 <vInitializeVGA+0x68>
        printf("Cannot find character buffer device\n");
    5bac:	01020034 	movhi	r4,2048
    5bb0:	21002f04 	addi	r4,r4,188
    5bb4:	0008a7c0 	call	8a7c <puts>
    }
    alt_up_char_buffer_clear(char_buf);
    5bb8:	d0a03917 	ldw	r2,-32540(gp)
    5bbc:	1009883a 	mov	r4,r2
    5bc0:	001bd900 	call	1bd90 <alt_up_char_buffer_clear>

    /* Draw frequency plot axes and labels */
    alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, 0xFFFF, 0);
    5bc4:	d0e03817 	ldw	r3,-32544(gp)
    5bc8:	d8000115 	stw	zero,4(sp)
    5bcc:	00bfffd4 	movui	r2,65535
    5bd0:	d8800015 	stw	r2,0(sp)
    5bd4:	01c03204 	movi	r7,200
    5bd8:	01809384 	movi	r6,590
    5bdc:	01401904 	movi	r5,100
    5be0:	1809883a 	mov	r4,r3
    5be4:	001c4b00 	call	1c4b0 <alt_up_pixel_buffer_dma_draw_hline>
    alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, 0xFFFF, 0);
    5be8:	d0e03817 	ldw	r3,-32544(gp)
    5bec:	d8000115 	stw	zero,4(sp)
    5bf0:	00bfffd4 	movui	r2,65535
    5bf4:	d8800015 	stw	r2,0(sp)
    5bf8:	01c03204 	movi	r7,200
    5bfc:	01800c84 	movi	r6,50
    5c00:	01401904 	movi	r5,100
    5c04:	1809883a 	mov	r4,r3
    5c08:	001c6c00 	call	1c6c0 <alt_up_pixel_buffer_dma_draw_vline>

    /* Draw RoC plot axes */
    alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, 0xFFFF, 0);
    5c0c:	d0e03817 	ldw	r3,-32544(gp)
    5c10:	d8000115 	stw	zero,4(sp)
    5c14:	00bfffd4 	movui	r2,65535
    5c18:	d8800015 	stw	r2,0(sp)
    5c1c:	01c04b04 	movi	r7,300
    5c20:	01809384 	movi	r6,590
    5c24:	01401904 	movi	r5,100
    5c28:	1809883a 	mov	r4,r3
    5c2c:	001c4b00 	call	1c4b0 <alt_up_pixel_buffer_dma_draw_hline>
    alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, 0xFFFF, 0);
    5c30:	d0e03817 	ldw	r3,-32544(gp)
    5c34:	d8000115 	stw	zero,4(sp)
    5c38:	00bfffd4 	movui	r2,65535
    5c3c:	d8800015 	stw	r2,0(sp)
    5c40:	01c04b04 	movi	r7,300
    5c44:	01803704 	movi	r6,220
    5c48:	01401904 	movi	r5,100
    5c4c:	1809883a 	mov	r4,r3
    5c50:	001c6c00 	call	1c6c0 <alt_up_pixel_buffer_dma_draw_vline>

    /* Add labels */
    alt_up_char_buffer_string(char_buf, "Frequency (Hz)", 4, 4);
    5c54:	d0a03917 	ldw	r2,-32540(gp)
    5c58:	01c00104 	movi	r7,4
    5c5c:	01800104 	movi	r6,4
    5c60:	01420034 	movhi	r5,2048
    5c64:	29403804 	addi	r5,r5,224
    5c68:	1009883a 	mov	r4,r2
    5c6c:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5c70:	d0a03917 	ldw	r2,-32540(gp)
    5c74:	01c001c4 	movi	r7,7
    5c78:	01800284 	movi	r6,10
    5c7c:	01420034 	movhi	r5,2048
    5c80:	29403c04 	addi	r5,r5,240
    5c84:	1009883a 	mov	r4,r2
    5c88:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "50", 10, 12);
    5c8c:	d0a03917 	ldw	r2,-32540(gp)
    5c90:	01c00304 	movi	r7,12
    5c94:	01800284 	movi	r6,10
    5c98:	01420034 	movhi	r5,2048
    5c9c:	29403d04 	addi	r5,r5,244
    5ca0:	1009883a 	mov	r4,r2
    5ca4:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5ca8:	d0a03917 	ldw	r2,-32540(gp)
    5cac:	01c00444 	movi	r7,17
    5cb0:	01800284 	movi	r6,10
    5cb4:	01420034 	movhi	r5,2048
    5cb8:	29403e04 	addi	r5,r5,248
    5cbc:	1009883a 	mov	r4,r2
    5cc0:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "46", 10, 22);
    5cc4:	d0a03917 	ldw	r2,-32540(gp)
    5cc8:	01c00584 	movi	r7,22
    5ccc:	01800284 	movi	r6,10
    5cd0:	01420034 	movhi	r5,2048
    5cd4:	29403f04 	addi	r5,r5,252
    5cd8:	1009883a 	mov	r4,r2
    5cdc:	001bc940 	call	1bc94 <alt_up_char_buffer_string>

    alt_up_char_buffer_string(char_buf, "df/dt (Hz/s)", 4, 26);
    5ce0:	d0a03917 	ldw	r2,-32540(gp)
    5ce4:	01c00684 	movi	r7,26
    5ce8:	01800104 	movi	r6,4
    5cec:	01420034 	movhi	r5,2048
    5cf0:	29404004 	addi	r5,r5,256
    5cf4:	1009883a 	mov	r4,r2
    5cf8:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "60", 10, 28);
    5cfc:	d0a03917 	ldw	r2,-32540(gp)
    5d00:	01c00704 	movi	r7,28
    5d04:	01800284 	movi	r6,10
    5d08:	01420034 	movhi	r5,2048
    5d0c:	29404404 	addi	r5,r5,272
    5d10:	1009883a 	mov	r4,r2
    5d14:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "30", 10, 30);
    5d18:	d0a03917 	ldw	r2,-32540(gp)
    5d1c:	01c00784 	movi	r7,30
    5d20:	01800284 	movi	r6,10
    5d24:	01420034 	movhi	r5,2048
    5d28:	29404504 	addi	r5,r5,276
    5d2c:	1009883a 	mov	r4,r2
    5d30:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "0", 10, 32);
    5d34:	d0a03917 	ldw	r2,-32540(gp)
    5d38:	01c00804 	movi	r7,32
    5d3c:	01800284 	movi	r6,10
    5d40:	01420034 	movhi	r5,2048
    5d44:	29404604 	addi	r5,r5,280
    5d48:	1009883a 	mov	r4,r2
    5d4c:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    5d50:	d0a03917 	ldw	r2,-32540(gp)
    5d54:	01c00884 	movi	r7,34
    5d58:	01800244 	movi	r6,9
    5d5c:	01420034 	movhi	r5,2048
    5d60:	29404704 	addi	r5,r5,284
    5d64:	1009883a 	mov	r4,r2
    5d68:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    5d6c:	d0a03917 	ldw	r2,-32540(gp)
    5d70:	01c00904 	movi	r7,36
    5d74:	01800244 	movi	r6,9
    5d78:	01420034 	movhi	r5,2048
    5d7c:	29404804 	addi	r5,r5,288
    5d80:	1009883a 	mov	r4,r2
    5d84:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
}
    5d88:	0001883a 	nop
    5d8c:	e037883a 	mov	sp,fp
    5d90:	dfc00117 	ldw	ra,4(sp)
    5d94:	df000017 	ldw	fp,0(sp)
    5d98:	dec00204 	addi	sp,sp,8
    5d9c:	f800283a 	ret

00005da0 <vDrawFrequencyPlot>:

/* Draw frequency plots */
static void vDrawFrequencyPlot(double *freq, double *dfreq, int oldest_idx) {
    5da0:	deffe304 	addi	sp,sp,-116
    5da4:	dfc01c15 	stw	ra,112(sp)
    5da8:	df001b15 	stw	fp,108(sp)
    5dac:	df001b04 	addi	fp,sp,108
    5db0:	e13ffd15 	stw	r4,-12(fp)
    5db4:	e17ffe15 	stw	r5,-8(fp)
    5db8:	e1bfff15 	stw	r6,-4(fp)
    int i, j;
    Line line_freq, line_roc;

    /* Clear old plots */
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5dbc:	d0e03817 	ldw	r3,-32544(gp)
    5dc0:	d8000215 	stw	zero,8(sp)
    5dc4:	d8000115 	stw	zero,4(sp)
    5dc8:	008031c4 	movi	r2,199
    5dcc:	d8800015 	stw	r2,0(sp)
    5dd0:	01c09fc4 	movi	r7,639
    5dd4:	000d883a 	mov	r6,zero
    5dd8:	01401944 	movi	r5,101
    5ddc:	1809883a 	mov	r4,r3
    5de0:	001c1d40 	call	1c1d4 <alt_up_pixel_buffer_dma_draw_box>
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    5de4:	d0e03817 	ldw	r3,-32544(gp)
    5de8:	d8000215 	stw	zero,8(sp)
    5dec:	d8000115 	stw	zero,4(sp)
    5df0:	00804ac4 	movi	r2,299
    5df4:	d8800015 	stw	r2,0(sp)
    5df8:	01c09fc4 	movi	r7,639
    5dfc:	01803244 	movi	r6,201
    5e00:	01401944 	movi	r5,101
    5e04:	1809883a 	mov	r4,r3
    5e08:	001c1d40 	call	1c1d4 <alt_up_pixel_buffer_dma_draw_box>

    /* Draw new plots */
    for (j = 0; j < 99; ++j) {
    5e0c:	e03fe815 	stw	zero,-96(fp)
    5e10:	0000e606 	br	61ac <vDrawFrequencyPlot+0x40c>
        i = (oldest_idx + j) % 100;
    5e14:	e0ffff17 	ldw	r3,-4(fp)
    5e18:	e0bfe817 	ldw	r2,-96(fp)
    5e1c:	1885883a 	add	r2,r3,r2
    5e20:	00c01904 	movi	r3,100
    5e24:	10c7283a 	div	r3,r2,r3
    5e28:	18c01924 	muli	r3,r3,100
    5e2c:	10c5c83a 	sub	r2,r2,r3
    5e30:	e0bfe915 	stw	r2,-92(fp)
        int next_i = (oldest_idx + j + 1) % 100;
    5e34:	e0ffff17 	ldw	r3,-4(fp)
    5e38:	e0bfe817 	ldw	r2,-96(fp)
    5e3c:	1885883a 	add	r2,r3,r2
    5e40:	10800044 	addi	r2,r2,1
    5e44:	00c01904 	movi	r3,100
    5e48:	10c7283a 	div	r3,r2,r3
    5e4c:	18c01924 	muli	r3,r3,100
    5e50:	10c5c83a 	sub	r2,r2,r3
    5e54:	e0bfea15 	stw	r2,-88(fp)

        if ((freq[i] > MIN_FREQ) && (freq[next_i] > MIN_FREQ)) {
    5e58:	e0bfe917 	ldw	r2,-92(fp)
    5e5c:	100490fa 	slli	r2,r2,3
    5e60:	e0fffd17 	ldw	r3,-12(fp)
    5e64:	1889883a 	add	r4,r3,r2
    5e68:	20800017 	ldw	r2,0(r4)
    5e6c:	20c00117 	ldw	r3,4(r4)
    5e70:	000d883a 	mov	r6,zero
    5e74:	01d011f4 	movhi	r7,16455
    5e78:	39e00004 	addi	r7,r7,-32768
    5e7c:	1009883a 	mov	r4,r2
    5e80:	180b883a 	mov	r5,r3
    5e84:	000710c0 	call	710c <__gedf2>
    5e88:	0080c50e 	bge	zero,r2,61a0 <vDrawFrequencyPlot+0x400>
    5e8c:	e0bfea17 	ldw	r2,-88(fp)
    5e90:	100490fa 	slli	r2,r2,3
    5e94:	e0fffd17 	ldw	r3,-12(fp)
    5e98:	1889883a 	add	r4,r3,r2
    5e9c:	20800017 	ldw	r2,0(r4)
    5ea0:	20c00117 	ldw	r3,4(r4)
    5ea4:	000d883a 	mov	r6,zero
    5ea8:	01d011f4 	movhi	r7,16455
    5eac:	39e00004 	addi	r7,r7,-32768
    5eb0:	1009883a 	mov	r4,r2
    5eb4:	180b883a 	mov	r5,r3
    5eb8:	000710c0 	call	710c <__gedf2>
    5ebc:	0080b80e 	bge	zero,r2,61a0 <vDrawFrequencyPlot+0x400>
            /* Frequency plot */
            line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    5ec0:	e0bfe817 	ldw	r2,-96(fp)
    5ec4:	10800164 	muli	r2,r2,5
    5ec8:	10801944 	addi	r2,r2,101
    5ecc:	e0bfeb15 	stw	r2,-84(fp)
            line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[i] - MIN_FREQ));
    5ed0:	e0bfe917 	ldw	r2,-92(fp)
    5ed4:	100490fa 	slli	r2,r2,3
    5ed8:	e0fffd17 	ldw	r3,-12(fp)
    5edc:	1889883a 	add	r4,r3,r2
    5ee0:	20800017 	ldw	r2,0(r4)
    5ee4:	20c00117 	ldw	r3,4(r4)
    5ee8:	000d883a 	mov	r6,zero
    5eec:	01d011f4 	movhi	r7,16455
    5ef0:	39e00004 	addi	r7,r7,-32768
    5ef4:	1009883a 	mov	r4,r2
    5ef8:	180b883a 	mov	r5,r3
    5efc:	00079f40 	call	79f4 <__subdf3>
    5f00:	1009883a 	mov	r4,r2
    5f04:	180b883a 	mov	r5,r3
    5f08:	2005883a 	mov	r2,r4
    5f0c:	2807883a 	mov	r3,r5
    5f10:	000d883a 	mov	r6,zero
    5f14:	01d00d34 	movhi	r7,16436
    5f18:	1009883a 	mov	r4,r2
    5f1c:	180b883a 	mov	r5,r3
    5f20:	00072dc0 	call	72dc <__muldf3>
    5f24:	1009883a 	mov	r4,r2
    5f28:	180b883a 	mov	r5,r3
    5f2c:	2005883a 	mov	r2,r4
    5f30:	2807883a 	mov	r3,r5
    5f34:	100d883a 	mov	r6,r2
    5f38:	180f883a 	mov	r7,r3
    5f3c:	0009883a 	mov	r4,zero
    5f40:	01501a74 	movhi	r5,16489
    5f44:	29780004 	addi	r5,r5,-8192
    5f48:	00079f40 	call	79f4 <__subdf3>
    5f4c:	1009883a 	mov	r4,r2
    5f50:	180b883a 	mov	r5,r3
    5f54:	2005883a 	mov	r2,r4
    5f58:	2807883a 	mov	r3,r5
    5f5c:	1009883a 	mov	r4,r2
    5f60:	180b883a 	mov	r5,r3
    5f64:	00082f00 	call	82f0 <__fixdfsi>
    5f68:	e0bfec15 	stw	r2,-80(fp)

            line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5f6c:	e0bfe817 	ldw	r2,-96(fp)
    5f70:	10800044 	addi	r2,r2,1
    5f74:	10800164 	muli	r2,r2,5
    5f78:	10801944 	addi	r2,r2,101
    5f7c:	e0bfed15 	stw	r2,-76(fp)
            line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[next_i] - MIN_FREQ));
    5f80:	e0bfea17 	ldw	r2,-88(fp)
    5f84:	100490fa 	slli	r2,r2,3
    5f88:	e0fffd17 	ldw	r3,-12(fp)
    5f8c:	1889883a 	add	r4,r3,r2
    5f90:	20800017 	ldw	r2,0(r4)
    5f94:	20c00117 	ldw	r3,4(r4)
    5f98:	000d883a 	mov	r6,zero
    5f9c:	01d011f4 	movhi	r7,16455
    5fa0:	39e00004 	addi	r7,r7,-32768
    5fa4:	1009883a 	mov	r4,r2
    5fa8:	180b883a 	mov	r5,r3
    5fac:	00079f40 	call	79f4 <__subdf3>
    5fb0:	1009883a 	mov	r4,r2
    5fb4:	180b883a 	mov	r5,r3
    5fb8:	2005883a 	mov	r2,r4
    5fbc:	2807883a 	mov	r3,r5
    5fc0:	000d883a 	mov	r6,zero
    5fc4:	01d00d34 	movhi	r7,16436
    5fc8:	1009883a 	mov	r4,r2
    5fcc:	180b883a 	mov	r5,r3
    5fd0:	00072dc0 	call	72dc <__muldf3>
    5fd4:	1009883a 	mov	r4,r2
    5fd8:	180b883a 	mov	r5,r3
    5fdc:	2005883a 	mov	r2,r4
    5fe0:	2807883a 	mov	r3,r5
    5fe4:	100d883a 	mov	r6,r2
    5fe8:	180f883a 	mov	r7,r3
    5fec:	0009883a 	mov	r4,zero
    5ff0:	01501a74 	movhi	r5,16489
    5ff4:	29780004 	addi	r5,r5,-8192
    5ff8:	00079f40 	call	79f4 <__subdf3>
    5ffc:	1009883a 	mov	r4,r2
    6000:	180b883a 	mov	r5,r3
    6004:	2005883a 	mov	r2,r4
    6008:	2807883a 	mov	r3,r5
    600c:	1009883a 	mov	r4,r2
    6010:	180b883a 	mov	r5,r3
    6014:	00082f00 	call	82f0 <__fixdfsi>
    6018:	e0bfee15 	stw	r2,-72(fp)

            /* RoC plot */
            line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    601c:	e0bfe817 	ldw	r2,-96(fp)
    6020:	10800164 	muli	r2,r2,5
    6024:	10801944 	addi	r2,r2,101
    6028:	e0bfef15 	stw	r2,-68(fp)
            line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[i]);
    602c:	e0bfe917 	ldw	r2,-92(fp)
    6030:	100490fa 	slli	r2,r2,3
    6034:	e0fffe17 	ldw	r3,-8(fp)
    6038:	1889883a 	add	r4,r3,r2
    603c:	20800017 	ldw	r2,0(r4)
    6040:	20c00117 	ldw	r3,4(r4)
    6044:	000d883a 	mov	r6,zero
    6048:	01cff834 	movhi	r7,16352
    604c:	1009883a 	mov	r4,r2
    6050:	180b883a 	mov	r5,r3
    6054:	00072dc0 	call	72dc <__muldf3>
    6058:	1009883a 	mov	r4,r2
    605c:	180b883a 	mov	r5,r3
    6060:	2005883a 	mov	r2,r4
    6064:	2807883a 	mov	r3,r5
    6068:	100d883a 	mov	r6,r2
    606c:	180f883a 	mov	r7,r3
    6070:	0009883a 	mov	r4,zero
    6074:	01501c34 	movhi	r5,16496
    6078:	294c0004 	addi	r5,r5,12288
    607c:	00079f40 	call	79f4 <__subdf3>
    6080:	1009883a 	mov	r4,r2
    6084:	180b883a 	mov	r5,r3
    6088:	2005883a 	mov	r2,r4
    608c:	2807883a 	mov	r3,r5
    6090:	1009883a 	mov	r4,r2
    6094:	180b883a 	mov	r5,r3
    6098:	00082f00 	call	82f0 <__fixdfsi>
    609c:	e0bff015 	stw	r2,-64(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    60a0:	e0bfe817 	ldw	r2,-96(fp)
    60a4:	10800044 	addi	r2,r2,1
    60a8:	10800164 	muli	r2,r2,5
    60ac:	10801944 	addi	r2,r2,101
    60b0:	e0bff115 	stw	r2,-60(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);
    60b4:	e0bfea17 	ldw	r2,-88(fp)
    60b8:	100490fa 	slli	r2,r2,3
    60bc:	e0fffe17 	ldw	r3,-8(fp)
    60c0:	1889883a 	add	r4,r3,r2
    60c4:	20800017 	ldw	r2,0(r4)
    60c8:	20c00117 	ldw	r3,4(r4)
    60cc:	000d883a 	mov	r6,zero
    60d0:	01cff834 	movhi	r7,16352
    60d4:	1009883a 	mov	r4,r2
    60d8:	180b883a 	mov	r5,r3
    60dc:	00072dc0 	call	72dc <__muldf3>
    60e0:	1009883a 	mov	r4,r2
    60e4:	180b883a 	mov	r5,r3
    60e8:	2005883a 	mov	r2,r4
    60ec:	2807883a 	mov	r3,r5
    60f0:	100d883a 	mov	r6,r2
    60f4:	180f883a 	mov	r7,r3
    60f8:	0009883a 	mov	r4,zero
    60fc:	01501c34 	movhi	r5,16496
    6100:	294c0004 	addi	r5,r5,12288
    6104:	00079f40 	call	79f4 <__subdf3>
    6108:	1009883a 	mov	r4,r2
    610c:	180b883a 	mov	r5,r3
    6110:	2005883a 	mov	r2,r4
    6114:	2807883a 	mov	r3,r5
    6118:	1009883a 	mov	r4,r2
    611c:	180b883a 	mov	r5,r3
    6120:	00082f00 	call	82f0 <__fixdfsi>
    6124:	e0bff215 	stw	r2,-56(fp)

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    6128:	d0e03817 	ldw	r3,-32544(gp)
    612c:	e0bfeb17 	ldw	r2,-84(fp)
    6130:	100b883a 	mov	r5,r2
    6134:	e0bfec17 	ldw	r2,-80(fp)
    6138:	100d883a 	mov	r6,r2
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    613c:	e0bfed17 	ldw	r2,-76(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    6140:	100f883a 	mov	r7,r2
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    6144:	e0bfee17 	ldw	r2,-72(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    6148:	1009883a 	mov	r4,r2
    614c:	d8000215 	stw	zero,8(sp)
    6150:	0080ffc4 	movi	r2,1023
    6154:	d8800115 	stw	r2,4(sp)
    6158:	d9000015 	stw	r4,0(sp)
    615c:	1809883a 	mov	r4,r3
    6160:	001ca580 	call	1ca58 <alt_up_pixel_buffer_dma_draw_line>
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    6164:	d0e03817 	ldw	r3,-32544(gp)
    6168:	e0bfef17 	ldw	r2,-68(fp)
    616c:	100b883a 	mov	r5,r2
    6170:	e0bff017 	ldw	r2,-64(fp)
    6174:	100d883a 	mov	r6,r2
                                             line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    6178:	e0bff117 	ldw	r2,-60(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    617c:	100f883a 	mov	r7,r2
                                             line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    6180:	e0bff217 	ldw	r2,-56(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    6184:	1009883a 	mov	r4,r2
    6188:	d8000215 	stw	zero,8(sp)
    618c:	0080ffc4 	movi	r2,1023
    6190:	d8800115 	stw	r2,4(sp)
    6194:	d9000015 	stw	r4,0(sp)
    6198:	1809883a 	mov	r4,r3
    619c:	001ca580 	call	1ca58 <alt_up_pixel_buffer_dma_draw_line>
    /* Clear old plots */
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

    /* Draw new plots */
    for (j = 0; j < 99; ++j) {
    61a0:	e0bfe817 	ldw	r2,-96(fp)
    61a4:	10800044 	addi	r2,r2,1
    61a8:	e0bfe815 	stw	r2,-96(fp)
    61ac:	e0bfe817 	ldw	r2,-96(fp)
    61b0:	108018d0 	cmplti	r2,r2,99
    61b4:	103f171e 	bne	r2,zero,5e14 <__alt_data_end+0xf0005e14>
        }
    }

    /* Update status text */
    char status_text[40];
    sprintf(status_text, "Frequency: %.2f Hz   ", gFrequencyData.current_freq);
    61b8:	01020234 	movhi	r4,2056
    61bc:	213eab04 	addi	r4,r4,-1364
    61c0:	20800017 	ldw	r2,0(r4)
    61c4:	20c00117 	ldw	r3,4(r4)
    61c8:	e13ff304 	addi	r4,fp,-52
    61cc:	100d883a 	mov	r6,r2
    61d0:	180f883a 	mov	r7,r3
    61d4:	01420034 	movhi	r5,2048
    61d8:	29404904 	addi	r5,r5,292
    61dc:	0008ae80 	call	8ae8 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 4);
    61e0:	d0a03917 	ldw	r2,-32540(gp)
    61e4:	e0fff304 	addi	r3,fp,-52
    61e8:	01c00104 	movi	r7,4
    61ec:	01800a04 	movi	r6,40
    61f0:	180b883a 	mov	r5,r3
    61f4:	1009883a 	mov	r4,r2
    61f8:	001bc940 	call	1bc94 <alt_up_char_buffer_string>

    sprintf(status_text, "RoC: %.2f Hz/s   ", gFrequencyData.roc);
    61fc:	01020234 	movhi	r4,2056
    6200:	213eab04 	addi	r4,r4,-1364
    6204:	20800417 	ldw	r2,16(r4)
    6208:	20c00517 	ldw	r3,20(r4)
    620c:	e13ff304 	addi	r4,fp,-52
    6210:	100d883a 	mov	r6,r2
    6214:	180f883a 	mov	r7,r3
    6218:	01420034 	movhi	r5,2048
    621c:	29404f04 	addi	r5,r5,316
    6220:	0008ae80 	call	8ae8 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 6);
    6224:	d0a03917 	ldw	r2,-32540(gp)
    6228:	e0fff304 	addi	r3,fp,-52
    622c:	01c00184 	movi	r7,6
    6230:	01800a04 	movi	r6,40
    6234:	180b883a 	mov	r5,r3
    6238:	1009883a 	mov	r4,r2
    623c:	001bc940 	call	1bc94 <alt_up_char_buffer_string>

    /* System status */
    if (gSystemStatus.system_state == STATUS_NORMAL) {
    6240:	d0a033c3 	ldbu	r2,-32561(gp)
    6244:	10803fcc 	andi	r2,r2,255
    6248:	1000081e 	bne	r2,zero,626c <vDrawFrequencyPlot+0x4cc>
        alt_up_char_buffer_string(char_buf, "Status: NORMAL   ", 40, 8);
    624c:	d0a03917 	ldw	r2,-32540(gp)
    6250:	01c00204 	movi	r7,8
    6254:	01800a04 	movi	r6,40
    6258:	01420034 	movhi	r5,2048
    625c:	29405404 	addi	r5,r5,336
    6260:	1009883a 	mov	r4,r2
    6264:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    6268:	00001706 	br	62c8 <vDrawFrequencyPlot+0x528>
    } else if (gSystemStatus.system_state == STATUS_ALERT) {
    626c:	d0a033c3 	ldbu	r2,-32561(gp)
    6270:	10803fcc 	andi	r2,r2,255
    6274:	10800058 	cmpnei	r2,r2,1
    6278:	1000081e 	bne	r2,zero,629c <vDrawFrequencyPlot+0x4fc>
        alt_up_char_buffer_string(char_buf, "Status: ALERT    ", 40, 8);
    627c:	d0a03917 	ldw	r2,-32540(gp)
    6280:	01c00204 	movi	r7,8
    6284:	01800a04 	movi	r6,40
    6288:	01420034 	movhi	r5,2048
    628c:	29405904 	addi	r5,r5,356
    6290:	1009883a 	mov	r4,r2
    6294:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    6298:	00000b06 	br	62c8 <vDrawFrequencyPlot+0x528>
    } else if (gSystemStatus.system_state == STATUS_FAILSAFE) {
    629c:	d0a033c3 	ldbu	r2,-32561(gp)
    62a0:	10803fcc 	andi	r2,r2,255
    62a4:	10800098 	cmpnei	r2,r2,2
    62a8:	1000071e 	bne	r2,zero,62c8 <vDrawFrequencyPlot+0x528>
        alt_up_char_buffer_string(char_buf, "Status: FAILSAFE ", 40, 8);
    62ac:	d0a03917 	ldw	r2,-32540(gp)
    62b0:	01c00204 	movi	r7,8
    62b4:	01800a04 	movi	r6,40
    62b8:	01420034 	movhi	r5,2048
    62bc:	29405e04 	addi	r5,r5,376
    62c0:	1009883a 	mov	r4,r2
    62c4:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
    }

    /* Load status */
    sprintf(status_text, "Loads: %02X   ", gLoadDecision.load_status);
    62c8:	d0a03303 	ldbu	r2,-32564(gp)
    62cc:	10c03fcc 	andi	r3,r2,255
    62d0:	e0bff304 	addi	r2,fp,-52
    62d4:	180d883a 	mov	r6,r3
    62d8:	01420034 	movhi	r5,2048
    62dc:	29406304 	addi	r5,r5,396
    62e0:	1009883a 	mov	r4,r2
    62e4:	0008ae80 	call	8ae8 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 10);
    62e8:	d0a03917 	ldw	r2,-32540(gp)
    62ec:	e0fff304 	addi	r3,fp,-52
    62f0:	01c00284 	movi	r7,10
    62f4:	01800a04 	movi	r6,40
    62f8:	180b883a 	mov	r5,r3
    62fc:	1009883a 	mov	r4,r2
    6300:	001bc940 	call	1bc94 <alt_up_char_buffer_string>
}
    6304:	0001883a 	nop
    6308:	e037883a 	mov	sp,fp
    630c:	dfc00117 	ldw	ra,4(sp)
    6310:	df000017 	ldw	fp,0(sp)
    6314:	dec00204 	addi	sp,sp,8
    6318:	f800283a 	ret

0000631c <vVGADisplayTask>:

/* VGA Display Task */
static void vVGADisplayTask(void *pvParameters) {
    631c:	defe6a04 	addi	sp,sp,-1624
    6320:	dfc19515 	stw	ra,1620(sp)
    6324:	df019415 	stw	fp,1616(sp)
    6328:	df019404 	addi	fp,sp,1616
    632c:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    double freq_history[100], dfreq_history[100];
    int i, oldest_idx = 0;
    6330:	e03e6d15 	stw	zero,-1612(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    6334:	00031cc0 	call	31cc <xTaskGetTickCount>
    6338:	e0be6e15 	stw	r2,-1608(fp)

    /* Initialize VGA display */
    vInitializeVGA();
    633c:	0005b500 	call	5b50 <vInitializeVGA>

    /* Initialize history arrays */
    for (i = 0; i < 100; i++) {
    6340:	e03e6c15 	stw	zero,-1616(fp)
    6344:	00001206 	br	6390 <vVGADisplayTask+0x74>
        freq_history[i] = NOMINAL_FREQ;
    6348:	e0be6c17 	ldw	r2,-1616(fp)
    634c:	100490fa 	slli	r2,r2,3
    6350:	e0fe6c04 	addi	r3,fp,-1616
    6354:	1885883a 	add	r2,r3,r2
    6358:	10800304 	addi	r2,r2,12
    635c:	10000015 	stw	zero,0(r2)
    6360:	00d01274 	movhi	r3,16457
    6364:	10c00115 	stw	r3,4(r2)
        dfreq_history[i] = 0.0;
    6368:	e0be6c17 	ldw	r2,-1616(fp)
    636c:	100490fa 	slli	r2,r2,3
    6370:	e17e6c04 	addi	r5,fp,-1616
    6374:	2885883a 	add	r2,r5,r2
    6378:	1080cb04 	addi	r2,r2,812
    637c:	10000015 	stw	zero,0(r2)
    6380:	10000115 	stw	zero,4(r2)

    /* Initialize VGA display */
    vInitializeVGA();

    /* Initialize history arrays */
    for (i = 0; i < 100; i++) {
    6384:	e0be6c17 	ldw	r2,-1616(fp)
    6388:	10800044 	addi	r2,r2,1
    638c:	e0be6c15 	stw	r2,-1616(fp)
    6390:	e0be6c17 	ldw	r2,-1616(fp)
    6394:	10801910 	cmplti	r2,r2,100
    6398:	103feb1e 	bne	r2,zero,6348 <__alt_data_end+0xf0006348>
        dfreq_history[i] = 0.0;
    }

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(VGA_DISPLAY_PERIOD_MS));
    639c:	e0be6e04 	addi	r2,fp,-1608
    63a0:	01403204 	movi	r5,200
    63a4:	1009883a 	mov	r4,r2
    63a8:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Copy latest frequency data */
        if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    63ac:	d0a03717 	ldw	r2,-32548(gp)
    63b0:	000f883a 	mov	r7,zero
    63b4:	01bfffc4 	movi	r6,-1
    63b8:	000b883a 	mov	r5,zero
    63bc:	1009883a 	mov	r4,r2
    63c0:	000222c0 	call	222c <xQueueGenericReceive>
    63c4:	10800058 	cmpnei	r2,r2,1
    63c8:	1000231e 	bne	r2,zero,6458 <vVGADisplayTask+0x13c>
            freq_history[oldest_idx] = gFrequencyData.current_freq;
    63cc:	01020234 	movhi	r4,2056
    63d0:	213eab04 	addi	r4,r4,-1364
    63d4:	20800017 	ldw	r2,0(r4)
    63d8:	20c00117 	ldw	r3,4(r4)
    63dc:	e13e6d17 	ldw	r4,-1612(fp)
    63e0:	200890fa 	slli	r4,r4,3
    63e4:	e17e6c04 	addi	r5,fp,-1616
    63e8:	2909883a 	add	r4,r5,r4
    63ec:	21000304 	addi	r4,r4,12
    63f0:	20800015 	stw	r2,0(r4)
    63f4:	20c00115 	stw	r3,4(r4)
            dfreq_history[oldest_idx] = gFrequencyData.roc;
    63f8:	01020234 	movhi	r4,2056
    63fc:	213eab04 	addi	r4,r4,-1364
    6400:	20800417 	ldw	r2,16(r4)
    6404:	20c00517 	ldw	r3,20(r4)
    6408:	e13e6d17 	ldw	r4,-1612(fp)
    640c:	200890fa 	slli	r4,r4,3
    6410:	e17e6c04 	addi	r5,fp,-1616
    6414:	2909883a 	add	r4,r5,r4
    6418:	2100cb04 	addi	r4,r4,812
    641c:	20800015 	stw	r2,0(r4)
    6420:	20c00115 	stw	r3,4(r4)
            xSemaphoreGive(xConfigRegsMutex);
    6424:	d0a03717 	ldw	r2,-32548(gp)
    6428:	000f883a 	mov	r7,zero
    642c:	000d883a 	mov	r6,zero
    6430:	000b883a 	mov	r5,zero
    6434:	1009883a 	mov	r4,r2
    6438:	0001edc0 	call	1edc <xQueueGenericSend>

            /* Move to next position in circular buffer */
            oldest_idx = (oldest_idx + 1) % 100;
    643c:	e0be6d17 	ldw	r2,-1612(fp)
    6440:	10800044 	addi	r2,r2,1
    6444:	00c01904 	movi	r3,100
    6448:	10c7283a 	div	r3,r2,r3
    644c:	18c01924 	muli	r3,r3,100
    6450:	10c5c83a 	sub	r2,r2,r3
    6454:	e0be6d15 	stw	r2,-1612(fp)
        }

        /* Draw the frequency and RoC plots */
        vDrawFrequencyPlot(freq_history, dfreq_history, oldest_idx);
    6458:	e0ff3704 	addi	r3,fp,-804
    645c:	e0be6f04 	addi	r2,fp,-1604
    6460:	e1be6d17 	ldw	r6,-1612(fp)
    6464:	180b883a 	mov	r5,r3
    6468:	1009883a 	mov	r4,r2
    646c:	0005da00 	call	5da0 <vDrawFrequencyPlot>
    }
    6470:	003fca06 	br	639c <__alt_data_end+0xf000639c>

00006474 <vManualOverrideTask>:
}

/* Manual Override Task */
static void vManualOverrideTask(void *pvParameters) {
    6474:	defffb04 	addi	sp,sp,-20
    6478:	dfc00415 	stw	ra,16(sp)
    647c:	df000315 	stw	fp,12(sp)
    6480:	df000304 	addi	fp,sp,12
    6484:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    uint16_t slider_value, prev_slider_value = 0;
    6488:	e03ffd0d 	sth	zero,-12(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    648c:	00031cc0 	call	31cc <xTaskGetTickCount>
    6490:	e0bffe15 	stw	r2,-8(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(MANUAL_OVERRIDE_PERIOD_MS));
    6494:	e0bffe04 	addi	r2,fp,-8
    6498:	01401904 	movi	r5,100
    649c:	1009883a 	mov	r4,r2
    64a0:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Read slider switch values */
        slider_value = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    64a4:	00800134 	movhi	r2,4
    64a8:	108c2c04 	addi	r2,r2,12464
    64ac:	10800037 	ldwio	r2,0(r2)
    64b0:	e0bffd8d 	sth	r2,-10(fp)

        /* Check if value changed */
        if (slider_value != prev_slider_value) {
    64b4:	e0fffd8b 	ldhu	r3,-10(fp)
    64b8:	e0bffd0b 	ldhu	r2,-12(fp)
    64bc:	18bff526 	beq	r3,r2,6494 <__alt_data_end+0xf0006494>
            prev_slider_value = slider_value;
    64c0:	e0bffd8b 	ldhu	r2,-10(fp)
    64c4:	e0bffd0d 	sth	r2,-12(fp)

            /* Check if override is active (MSB of slider) */
            if (slider_value & 0x8000) {
    64c8:	e0bffd8b 	ldhu	r2,-10(fp)
    64cc:	10bfffcc 	andi	r2,r2,65535
    64d0:	10a0001c 	xori	r2,r2,32768
    64d4:	10a00004 	addi	r2,r2,-32768
    64d8:	1000190e 	bge	r2,zero,6540 <vManualOverrideTask+0xcc>
                /* Override is active - update system status */
                gSystemStatus.override_active = 1;
    64dc:	00800044 	movi	r2,1
    64e0:	d0a03485 	stb	r2,-32558(gp)

                /* Directly control loads based on other slider switches */
                if (xSemaphoreTake(xActuatorStatusMutex, portMAX_DELAY) == pdTRUE) {
    64e4:	d0a03f17 	ldw	r2,-32516(gp)
    64e8:	000f883a 	mov	r7,zero
    64ec:	01bfffc4 	movi	r6,-1
    64f0:	000b883a 	mov	r5,zero
    64f4:	1009883a 	mov	r4,r2
    64f8:	000222c0 	call	222c <xQueueGenericReceive>
    64fc:	10800058 	cmpnei	r2,r2,1
    6500:	103fe41e 	bne	r2,zero,6494 <__alt_data_end+0xf0006494>
                    /* Map slider switches to loads (use lower 4 bits) */
                    gLoadDecision.load_status = (slider_value & 0x000F);
    6504:	e0bffd8b 	ldhu	r2,-10(fp)
    6508:	108003cc 	andi	r2,r2,15
    650c:	d0a03305 	stb	r2,-32564(gp)
                    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, gLoadDecision.load_status);
    6510:	d0a03303 	ldbu	r2,-32564(gp)
    6514:	10c03fcc 	andi	r3,r2,255
    6518:	00800134 	movhi	r2,4
    651c:	108c2004 	addi	r2,r2,12416
    6520:	10c00035 	stwio	r3,0(r2)
                    xSemaphoreGive(xActuatorStatusMutex);
    6524:	d0a03f17 	ldw	r2,-32516(gp)
    6528:	000f883a 	mov	r7,zero
    652c:	000d883a 	mov	r6,zero
    6530:	000b883a 	mov	r5,zero
    6534:	1009883a 	mov	r4,r2
    6538:	0001edc0 	call	1edc <xQueueGenericSend>
    653c:	003fd506 	br	6494 <__alt_data_end+0xf0006494>
                }
            } else {
                /* Override is inactive */
                gSystemStatus.override_active = 0;
    6540:	d0203485 	stb	zero,-32558(gp)
            }
        }
    }
    6544:	003fd306 	br	6494 <__alt_data_end+0xf0006494>

00006548 <main>:
}

/*-----------------------------------------------------------*/
/* Main Function */

int main(void) {
    6548:	defffa04 	addi	sp,sp,-24
    654c:	dfc00515 	stw	ra,20(sp)
    6550:	df000415 	stw	fp,16(sp)
    6554:	df000404 	addi	fp,sp,16
    /* Initialize hardware components */

    /* Set up keyboard/push button interrupts */
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    6558:	00c001c4 	movi	r3,7
    655c:	00800134 	movhi	r2,4
    6560:	108c3204 	addi	r2,r2,12488
    6564:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    6568:	00c001c4 	movi	r3,7
    656c:	00800134 	movhi	r2,4
    6570:	108c3304 	addi	r2,r2,12492
    6574:	10c00035 	stwio	r3,0(r2)
    alt_irq_register(PUSH_BUTTON_IRQ, NULL, vKeyboardISRHandler);
    6578:	01800034 	movhi	r6,0
    657c:	31947d04 	addi	r6,r6,20980
    6580:	000b883a 	mov	r5,zero
    6584:	01000044 	movi	r4,1
    6588:	00019200 	call	1920 <alt_irq_register>

    /* Set up frequency analyzer interrupt */
    alt_irq_register(FREQUENCY_ANALYSER_IRQ, NULL, vFrequencyISRHandler);
    658c:	01800034 	movhi	r6,0
    6590:	3194b804 	addi	r6,r6,21216
    6594:	000b883a 	mov	r5,zero
    6598:	010001c4 	movi	r4,7
    659c:	00019200 	call	1920 <alt_irq_register>

    /* Initialize default system status */
    gSystemStatus.system_state = STATUS_NORMAL;
    65a0:	d02033c5 	stb	zero,-32561(gp)
    gSystemStatus.alert_active = 0;
    65a4:	d0203405 	stb	zero,-32560(gp)
    gSystemStatus.failsafe_active = 0;
    65a8:	d0203445 	stb	zero,-32559(gp)
    gSystemStatus.override_active = 0;
    65ac:	d0203485 	stb	zero,-32558(gp)

    /* Initialize frequency data with defaults */
    gFrequencyData.current_freq = NOMINAL_FREQ;
    65b0:	00820234 	movhi	r2,2056
    65b4:	10beab04 	addi	r2,r2,-1364
    65b8:	10000015 	stw	zero,0(r2)
    65bc:	00d01274 	movhi	r3,16457
    65c0:	10c00115 	stw	r3,4(r2)
    gFrequencyData.prev_freq = NOMINAL_FREQ;
    65c4:	00820234 	movhi	r2,2056
    65c8:	10beab04 	addi	r2,r2,-1364
    65cc:	10000215 	stw	zero,8(r2)
    65d0:	00d01274 	movhi	r3,16457
    65d4:	10c00315 	stw	r3,12(r2)
    gFrequencyData.roc = 0.0;
    65d8:	00820234 	movhi	r2,2056
    65dc:	10beab04 	addi	r2,r2,-1364
    65e0:	10000415 	stw	zero,16(r2)
    65e4:	10000515 	stw	zero,20(r2)
    gFrequencyData.upper_limit = NOMINAL_FREQ + FREQ_TOLERANCE;
    65e8:	00820234 	movhi	r2,2056
    65ec:	10beab04 	addi	r2,r2,-1364
    65f0:	10000615 	stw	zero,24(r2)
    65f4:	00d012b4 	movhi	r3,16458
    65f8:	18f00004 	addi	r3,r3,-16384
    65fc:	10c00715 	stw	r3,28(r2)
    gFrequencyData.lower_limit = NOMINAL_FREQ - FREQ_TOLERANCE;
    6600:	00820234 	movhi	r2,2056
    6604:	10beab04 	addi	r2,r2,-1364
    6608:	10000815 	stw	zero,32(r2)
    660c:	00d01234 	movhi	r3,16456
    6610:	18d00004 	addi	r3,r3,16384
    6614:	10c00915 	stw	r3,36(r2)
    gFrequencyData.is_stable = 1;
    6618:	00820234 	movhi	r2,2056
    661c:	10beab04 	addi	r2,r2,-1364
    6620:	00c00044 	movi	r3,1
    6624:	10c00a15 	stw	r3,40(r2)

    /* Initialize load decision data */
    gLoadDecision.load_status = LOAD_PRIORITY_MASK;        /* All loads on initially */
    6628:	008003c4 	movi	r2,15
    662c:	d0a03305 	stb	r2,-32564(gp)
    gLoadDecision.requested_status = LOAD_PRIORITY_MASK;   /* No change requested */
    6630:	008003c4 	movi	r2,15
    6634:	d0a03345 	stb	r2,-32563(gp)
    gLoadDecision.priority_mask = LOAD_PRIORITY_MASK;      /* All loads controlled */
    6638:	008003c4 	movi	r2,15
    663c:	d0a03385 	stb	r2,-32562(gp)

    /* Create mutexes for shared data protection */
    xConfigRegsMutex = xSemaphoreCreateMutex();
    6640:	01000044 	movi	r4,1
    6644:	0001c800 	call	1c80 <xQueueCreateMutex>
    6648:	d0a03715 	stw	r2,-32548(gp)
    xActuatorStatusMutex = xSemaphoreCreateMutex();
    664c:	01000044 	movi	r4,1
    6650:	0001c800 	call	1c80 <xQueueCreateMutex>
    6654:	d0a03f15 	stw	r2,-32516(gp)
    xShedRegsMutex = xSemaphoreCreateMutex();
    6658:	01000044 	movi	r4,1
    665c:	0001c800 	call	1c80 <xQueueCreateMutex>
    6660:	d0a03d15 	stw	r2,-32524(gp)

    /* Create queues for inter-task communication */
    xFreqDataQueue = xQueueCreate(10, sizeof(double));         /* Raw frequency values from ISR */
    6664:	000d883a 	mov	r6,zero
    6668:	01400204 	movi	r5,8
    666c:	01000284 	movi	r4,10
    6670:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6674:	d0a03515 	stw	r2,-32556(gp)
    xFreqResultQueue = xQueueCreate(2, sizeof(FrequencyData_t)); /* Processed frequency data */
    6678:	000d883a 	mov	r6,zero
    667c:	01400b04 	movi	r5,44
    6680:	01000084 	movi	r4,2
    6684:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6688:	d0a03e15 	stw	r2,-32520(gp)

    /* Create the tasks */
    xTaskCreate(vSystemMonitorTask, "SysMonitor", TASK_STACKSIZE,
    668c:	d8000315 	stw	zero,12(sp)
    6690:	d8000215 	stw	zero,8(sp)
    6694:	d0a03b04 	addi	r2,gp,-32532
    6698:	d8800115 	stw	r2,4(sp)
    669c:	00800384 	movi	r2,14
    66a0:	d8800015 	stw	r2,0(sp)
    66a4:	000f883a 	mov	r7,zero
    66a8:	01820004 	movi	r6,2048
    66ac:	01420034 	movhi	r5,2048
    66b0:	29406704 	addi	r5,r5,412
    66b4:	01000034 	movhi	r4,0
    66b8:	21151604 	addi	r4,r4,21592
    66bc:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, SYSTEM_MONITOR_PRIORITY, &xSystemMonitorTask);

    xTaskCreate(vFrequencyAnalyzerTask, "FreqAnalyzer", TASK_STACKSIZE,
    66c0:	d8000315 	stw	zero,12(sp)
    66c4:	d8000215 	stw	zero,8(sp)
    66c8:	d0a03604 	addi	r2,gp,-32552
    66cc:	d8800115 	stw	r2,4(sp)
    66d0:	00800344 	movi	r2,13
    66d4:	d8800015 	stw	r2,0(sp)
    66d8:	000f883a 	mov	r7,zero
    66dc:	01820004 	movi	r6,2048
    66e0:	01420034 	movhi	r5,2048
    66e4:	29406a04 	addi	r5,r5,424
    66e8:	01000034 	movhi	r4,0
    66ec:	21156704 	addi	r4,r4,21916
    66f0:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, FREQ_ANALYZER_PRIORITY, &xFreqAnalyzerTask);

    xTaskCreate(vLoadActuatorTask, "LoadAct", TASK_STACKSIZE,
    66f4:	d8000315 	stw	zero,12(sp)
    66f8:	d8000215 	stw	zero,8(sp)
    66fc:	d0a03a04 	addi	r2,gp,-32536
    6700:	d8800115 	stw	r2,4(sp)
    6704:	00800284 	movi	r2,10
    6708:	d8800015 	stw	r2,0(sp)
    670c:	000f883a 	mov	r7,zero
    6710:	01820004 	movi	r6,2048
    6714:	01420034 	movhi	r5,2048
    6718:	29406e04 	addi	r5,r5,440
    671c:	01000034 	movhi	r4,0
    6720:	21167104 	addi	r4,r4,22980
    6724:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, LOAD_ACTUATOR_PRIORITY, &xLoadActuatorTask);

    xTaskCreate(vVGADisplayTask, "VGADisplay", TASK_STACKSIZE,
    6728:	d8000315 	stw	zero,12(sp)
    672c:	d8000215 	stw	zero,8(sp)
    6730:	d0a04004 	addi	r2,gp,-32512
    6734:	d8800115 	stw	r2,4(sp)
    6738:	00800204 	movi	r2,8
    673c:	d8800015 	stw	r2,0(sp)
    6740:	000f883a 	mov	r7,zero
    6744:	01820004 	movi	r6,2048
    6748:	01420034 	movhi	r5,2048
    674c:	29407004 	addi	r5,r5,448
    6750:	01000034 	movhi	r4,0
    6754:	2118c704 	addi	r4,r4,25372
    6758:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, VGA_DISPLAY_PRIORITY, &xVGADisplayTask);

    xTaskCreate(vManualOverrideTask, "Override", TASK_STACKSIZE,
    675c:	d8000315 	stw	zero,12(sp)
    6760:	d8000215 	stw	zero,8(sp)
    6764:	d0a03c04 	addi	r2,gp,-32528
    6768:	d8800115 	stw	r2,4(sp)
    676c:	00800184 	movi	r2,6
    6770:	d8800015 	stw	r2,0(sp)
    6774:	000f883a 	mov	r7,zero
    6778:	01820004 	movi	r6,2048
    677c:	01420034 	movhi	r5,2048
    6780:	29407304 	addi	r5,r5,460
    6784:	01000034 	movhi	r4,0
    6788:	21191d04 	addi	r4,r4,25716
    678c:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, MANUAL_OVERRIDE_PRIORITY, &xManualOverrideTask);

    /* Initial LED setup - all on to show system is starting */
    IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0xFFFF);
    6790:	00ffffd4 	movui	r3,65535
    6794:	00800134 	movhi	r2,4
    6798:	108c1804 	addi	r2,r2,12384
    679c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0xFF);
    67a0:	00c03fc4 	movi	r3,255
    67a4:	00800134 	movhi	r2,4
    67a8:	108c2004 	addi	r2,r2,12416
    67ac:	10c00035 	stwio	r3,0(r2)

    printf("Load Management System Starting...\n");
    67b0:	01020034 	movhi	r4,2048
    67b4:	21007604 	addi	r4,r4,472
    67b8:	0008a7c0 	call	8a7c <puts>
    printf("Nominal Frequency: %.1f Hz (  %.1f Hz)\n", NOMINAL_FREQ, FREQ_TOLERANCE);
    67bc:	008ffe34 	movhi	r2,16376
    67c0:	d8800015 	stw	r2,0(sp)
    67c4:	000f883a 	mov	r7,zero
    67c8:	000b883a 	mov	r5,zero
    67cc:	01901274 	movhi	r6,16457
    67d0:	01020034 	movhi	r4,2048
    67d4:	21007f04 	addi	r4,r4,508
    67d8:	00089800 	call	8980 <printf>
    printf("Task Priorities: Monitor=%d, Analyzer=%d, Actuator=%d, Display=%d, Override=%d\n",
    67dc:	00800184 	movi	r2,6
    67e0:	d8800115 	stw	r2,4(sp)
    67e4:	00800204 	movi	r2,8
    67e8:	d8800015 	stw	r2,0(sp)
    67ec:	01c00284 	movi	r7,10
    67f0:	01800344 	movi	r6,13
    67f4:	01400384 	movi	r5,14
    67f8:	01020034 	movhi	r4,2048
    67fc:	21008904 	addi	r4,r4,548
    6800:	00089800 	call	8980 <printf>
           SYSTEM_MONITOR_PRIORITY, FREQ_ANALYZER_PRIORITY, LOAD_ACTUATOR_PRIORITY,
           VGA_DISPLAY_PRIORITY, MANUAL_OVERRIDE_PRIORITY);
    printf("System Ready. Starting scheduler.\n\n");
    6804:	01020034 	movhi	r4,2048
    6808:	21009d04 	addi	r4,r4,628
    680c:	0008a7c0 	call	8a7c <puts>

    /* Start the scheduler */
    vTaskStartScheduler();
    6810:	0002f740 	call	2f74 <vTaskStartScheduler>

    /* Should never reach here unless there's not enough heap memory */
    printf("ERROR: Insufficient heap memory to start scheduler!\n");
    6814:	01020034 	movhi	r4,2048
    6818:	2100a604 	addi	r4,r4,664
    681c:	0008a7c0 	call	8a7c <puts>

    for(;;);
    6820:	003fff06 	br	6820 <__alt_data_end+0xf0006820>

00006824 <__divdf3>:
    6824:	defff204 	addi	sp,sp,-56
    6828:	dd400915 	stw	r21,36(sp)
    682c:	282ad53a 	srli	r21,r5,20
    6830:	dd000815 	stw	r20,32(sp)
    6834:	2828d7fa 	srli	r20,r5,31
    6838:	dc000415 	stw	r16,16(sp)
    683c:	04000434 	movhi	r16,16
    6840:	df000c15 	stw	fp,48(sp)
    6844:	843fffc4 	addi	r16,r16,-1
    6848:	dfc00d15 	stw	ra,52(sp)
    684c:	ddc00b15 	stw	r23,44(sp)
    6850:	dd800a15 	stw	r22,40(sp)
    6854:	dcc00715 	stw	r19,28(sp)
    6858:	dc800615 	stw	r18,24(sp)
    685c:	dc400515 	stw	r17,20(sp)
    6860:	ad41ffcc 	andi	r21,r21,2047
    6864:	2c20703a 	and	r16,r5,r16
    6868:	a7003fcc 	andi	fp,r20,255
    686c:	a8006126 	beq	r21,zero,69f4 <__divdf3+0x1d0>
    6870:	0081ffc4 	movi	r2,2047
    6874:	2025883a 	mov	r18,r4
    6878:	a8803726 	beq	r21,r2,6958 <__divdf3+0x134>
    687c:	80800434 	orhi	r2,r16,16
    6880:	100490fa 	slli	r2,r2,3
    6884:	2020d77a 	srli	r16,r4,29
    6888:	202490fa 	slli	r18,r4,3
    688c:	ad7f0044 	addi	r21,r21,-1023
    6890:	80a0b03a 	or	r16,r16,r2
    6894:	0027883a 	mov	r19,zero
    6898:	0013883a 	mov	r9,zero
    689c:	3804d53a 	srli	r2,r7,20
    68a0:	382cd7fa 	srli	r22,r7,31
    68a4:	04400434 	movhi	r17,16
    68a8:	8c7fffc4 	addi	r17,r17,-1
    68ac:	1081ffcc 	andi	r2,r2,2047
    68b0:	3011883a 	mov	r8,r6
    68b4:	3c62703a 	and	r17,r7,r17
    68b8:	b5c03fcc 	andi	r23,r22,255
    68bc:	10006c26 	beq	r2,zero,6a70 <__divdf3+0x24c>
    68c0:	00c1ffc4 	movi	r3,2047
    68c4:	10c06426 	beq	r2,r3,6a58 <__divdf3+0x234>
    68c8:	88c00434 	orhi	r3,r17,16
    68cc:	180690fa 	slli	r3,r3,3
    68d0:	3022d77a 	srli	r17,r6,29
    68d4:	301090fa 	slli	r8,r6,3
    68d8:	10bf0044 	addi	r2,r2,-1023
    68dc:	88e2b03a 	or	r17,r17,r3
    68e0:	000f883a 	mov	r7,zero
    68e4:	a58cf03a 	xor	r6,r20,r22
    68e8:	3cc8b03a 	or	r4,r7,r19
    68ec:	a8abc83a 	sub	r21,r21,r2
    68f0:	008003c4 	movi	r2,15
    68f4:	3007883a 	mov	r3,r6
    68f8:	34c03fcc 	andi	r19,r6,255
    68fc:	11009036 	bltu	r2,r4,6b40 <__divdf3+0x31c>
    6900:	200890ba 	slli	r4,r4,2
    6904:	00800034 	movhi	r2,0
    6908:	109a4604 	addi	r2,r2,26904
    690c:	2089883a 	add	r4,r4,r2
    6910:	20800017 	ldw	r2,0(r4)
    6914:	1000683a 	jmp	r2
    6918:	00006b40 	call	6b4 <prvCheckDelayedList+0x13c>
    691c:	00006990 	cmplti	zero,zero,422
    6920:	00006b30 	cmpltui	zero,zero,428
    6924:	00006984 	movi	zero,422
    6928:	00006b30 	cmpltui	zero,zero,428
    692c:	00006b04 	movi	zero,428
    6930:	00006b30 	cmpltui	zero,zero,428
    6934:	00006984 	movi	zero,422
    6938:	00006990 	cmplti	zero,zero,422
    693c:	00006990 	cmplti	zero,zero,422
    6940:	00006b04 	movi	zero,428
    6944:	00006984 	movi	zero,422
    6948:	00006974 	movhi	zero,421
    694c:	00006974 	movhi	zero,421
    6950:	00006974 	movhi	zero,421
    6954:	00006e24 	muli	zero,zero,440
    6958:	2404b03a 	or	r2,r4,r16
    695c:	1000661e 	bne	r2,zero,6af8 <__divdf3+0x2d4>
    6960:	04c00204 	movi	r19,8
    6964:	0021883a 	mov	r16,zero
    6968:	0025883a 	mov	r18,zero
    696c:	02400084 	movi	r9,2
    6970:	003fca06 	br	689c <__alt_data_end+0xf000689c>
    6974:	8023883a 	mov	r17,r16
    6978:	9011883a 	mov	r8,r18
    697c:	e02f883a 	mov	r23,fp
    6980:	480f883a 	mov	r7,r9
    6984:	00800084 	movi	r2,2
    6988:	3881311e 	bne	r7,r2,6e50 <__divdf3+0x62c>
    698c:	b827883a 	mov	r19,r23
    6990:	98c0004c 	andi	r3,r19,1
    6994:	0081ffc4 	movi	r2,2047
    6998:	000b883a 	mov	r5,zero
    699c:	0025883a 	mov	r18,zero
    69a0:	1004953a 	slli	r2,r2,20
    69a4:	18c03fcc 	andi	r3,r3,255
    69a8:	04400434 	movhi	r17,16
    69ac:	8c7fffc4 	addi	r17,r17,-1
    69b0:	180697fa 	slli	r3,r3,31
    69b4:	2c4a703a 	and	r5,r5,r17
    69b8:	288ab03a 	or	r5,r5,r2
    69bc:	28c6b03a 	or	r3,r5,r3
    69c0:	9005883a 	mov	r2,r18
    69c4:	dfc00d17 	ldw	ra,52(sp)
    69c8:	df000c17 	ldw	fp,48(sp)
    69cc:	ddc00b17 	ldw	r23,44(sp)
    69d0:	dd800a17 	ldw	r22,40(sp)
    69d4:	dd400917 	ldw	r21,36(sp)
    69d8:	dd000817 	ldw	r20,32(sp)
    69dc:	dcc00717 	ldw	r19,28(sp)
    69e0:	dc800617 	ldw	r18,24(sp)
    69e4:	dc400517 	ldw	r17,20(sp)
    69e8:	dc000417 	ldw	r16,16(sp)
    69ec:	dec00e04 	addi	sp,sp,56
    69f0:	f800283a 	ret
    69f4:	2404b03a 	or	r2,r4,r16
    69f8:	2027883a 	mov	r19,r4
    69fc:	10003926 	beq	r2,zero,6ae4 <__divdf3+0x2c0>
    6a00:	80012e26 	beq	r16,zero,6ebc <__divdf3+0x698>
    6a04:	8009883a 	mov	r4,r16
    6a08:	d9800315 	stw	r6,12(sp)
    6a0c:	d9c00215 	stw	r7,8(sp)
    6a10:	000844c0 	call	844c <__clzsi2>
    6a14:	d9800317 	ldw	r6,12(sp)
    6a18:	d9c00217 	ldw	r7,8(sp)
    6a1c:	113ffd44 	addi	r4,r2,-11
    6a20:	00c00704 	movi	r3,28
    6a24:	19012116 	blt	r3,r4,6eac <__divdf3+0x688>
    6a28:	00c00744 	movi	r3,29
    6a2c:	147ffe04 	addi	r17,r2,-8
    6a30:	1907c83a 	sub	r3,r3,r4
    6a34:	8460983a 	sll	r16,r16,r17
    6a38:	98c6d83a 	srl	r3,r19,r3
    6a3c:	9c64983a 	sll	r18,r19,r17
    6a40:	1c20b03a 	or	r16,r3,r16
    6a44:	1080fcc4 	addi	r2,r2,1011
    6a48:	00abc83a 	sub	r21,zero,r2
    6a4c:	0027883a 	mov	r19,zero
    6a50:	0013883a 	mov	r9,zero
    6a54:	003f9106 	br	689c <__alt_data_end+0xf000689c>
    6a58:	3446b03a 	or	r3,r6,r17
    6a5c:	18001f1e 	bne	r3,zero,6adc <__divdf3+0x2b8>
    6a60:	0023883a 	mov	r17,zero
    6a64:	0011883a 	mov	r8,zero
    6a68:	01c00084 	movi	r7,2
    6a6c:	003f9d06 	br	68e4 <__alt_data_end+0xf00068e4>
    6a70:	3446b03a 	or	r3,r6,r17
    6a74:	18001526 	beq	r3,zero,6acc <__divdf3+0x2a8>
    6a78:	88011b26 	beq	r17,zero,6ee8 <__divdf3+0x6c4>
    6a7c:	8809883a 	mov	r4,r17
    6a80:	d9800315 	stw	r6,12(sp)
    6a84:	da400115 	stw	r9,4(sp)
    6a88:	000844c0 	call	844c <__clzsi2>
    6a8c:	d9800317 	ldw	r6,12(sp)
    6a90:	da400117 	ldw	r9,4(sp)
    6a94:	113ffd44 	addi	r4,r2,-11
    6a98:	00c00704 	movi	r3,28
    6a9c:	19010e16 	blt	r3,r4,6ed8 <__divdf3+0x6b4>
    6aa0:	00c00744 	movi	r3,29
    6aa4:	123ffe04 	addi	r8,r2,-8
    6aa8:	1907c83a 	sub	r3,r3,r4
    6aac:	8a22983a 	sll	r17,r17,r8
    6ab0:	30c6d83a 	srl	r3,r6,r3
    6ab4:	3210983a 	sll	r8,r6,r8
    6ab8:	1c62b03a 	or	r17,r3,r17
    6abc:	1080fcc4 	addi	r2,r2,1011
    6ac0:	0085c83a 	sub	r2,zero,r2
    6ac4:	000f883a 	mov	r7,zero
    6ac8:	003f8606 	br	68e4 <__alt_data_end+0xf00068e4>
    6acc:	0023883a 	mov	r17,zero
    6ad0:	0011883a 	mov	r8,zero
    6ad4:	01c00044 	movi	r7,1
    6ad8:	003f8206 	br	68e4 <__alt_data_end+0xf00068e4>
    6adc:	01c000c4 	movi	r7,3
    6ae0:	003f8006 	br	68e4 <__alt_data_end+0xf00068e4>
    6ae4:	04c00104 	movi	r19,4
    6ae8:	0021883a 	mov	r16,zero
    6aec:	0025883a 	mov	r18,zero
    6af0:	02400044 	movi	r9,1
    6af4:	003f6906 	br	689c <__alt_data_end+0xf000689c>
    6af8:	04c00304 	movi	r19,12
    6afc:	024000c4 	movi	r9,3
    6b00:	003f6606 	br	689c <__alt_data_end+0xf000689c>
    6b04:	01400434 	movhi	r5,16
    6b08:	0007883a 	mov	r3,zero
    6b0c:	297fffc4 	addi	r5,r5,-1
    6b10:	04bfffc4 	movi	r18,-1
    6b14:	0081ffc4 	movi	r2,2047
    6b18:	003fa106 	br	69a0 <__alt_data_end+0xf00069a0>
    6b1c:	00c00044 	movi	r3,1
    6b20:	1887c83a 	sub	r3,r3,r2
    6b24:	01000e04 	movi	r4,56
    6b28:	20c1210e 	bge	r4,r3,6fb0 <__divdf3+0x78c>
    6b2c:	98c0004c 	andi	r3,r19,1
    6b30:	0005883a 	mov	r2,zero
    6b34:	000b883a 	mov	r5,zero
    6b38:	0025883a 	mov	r18,zero
    6b3c:	003f9806 	br	69a0 <__alt_data_end+0xf00069a0>
    6b40:	8c00fd36 	bltu	r17,r16,6f38 <__divdf3+0x714>
    6b44:	8440fb26 	beq	r16,r17,6f34 <__divdf3+0x710>
    6b48:	8007883a 	mov	r3,r16
    6b4c:	ad7fffc4 	addi	r21,r21,-1
    6b50:	0021883a 	mov	r16,zero
    6b54:	4004d63a 	srli	r2,r8,24
    6b58:	8822923a 	slli	r17,r17,8
    6b5c:	1809883a 	mov	r4,r3
    6b60:	402c923a 	slli	r22,r8,8
    6b64:	88b8b03a 	or	fp,r17,r2
    6b68:	e028d43a 	srli	r20,fp,16
    6b6c:	d8c00015 	stw	r3,0(sp)
    6b70:	e5ffffcc 	andi	r23,fp,65535
    6b74:	a00b883a 	mov	r5,r20
    6b78:	00085a80 	call	85a8 <__udivsi3>
    6b7c:	d8c00017 	ldw	r3,0(sp)
    6b80:	a00b883a 	mov	r5,r20
    6b84:	d8800315 	stw	r2,12(sp)
    6b88:	1809883a 	mov	r4,r3
    6b8c:	000860c0 	call	860c <__umodsi3>
    6b90:	d9800317 	ldw	r6,12(sp)
    6b94:	1006943a 	slli	r3,r2,16
    6b98:	9004d43a 	srli	r2,r18,16
    6b9c:	b9a3383a 	mul	r17,r23,r6
    6ba0:	10c4b03a 	or	r2,r2,r3
    6ba4:	1440062e 	bgeu	r2,r17,6bc0 <__divdf3+0x39c>
    6ba8:	1705883a 	add	r2,r2,fp
    6bac:	30ffffc4 	addi	r3,r6,-1
    6bb0:	1700ee36 	bltu	r2,fp,6f6c <__divdf3+0x748>
    6bb4:	1440ed2e 	bgeu	r2,r17,6f6c <__divdf3+0x748>
    6bb8:	31bfff84 	addi	r6,r6,-2
    6bbc:	1705883a 	add	r2,r2,fp
    6bc0:	1463c83a 	sub	r17,r2,r17
    6bc4:	a00b883a 	mov	r5,r20
    6bc8:	8809883a 	mov	r4,r17
    6bcc:	d9800315 	stw	r6,12(sp)
    6bd0:	00085a80 	call	85a8 <__udivsi3>
    6bd4:	a00b883a 	mov	r5,r20
    6bd8:	8809883a 	mov	r4,r17
    6bdc:	d8800215 	stw	r2,8(sp)
    6be0:	000860c0 	call	860c <__umodsi3>
    6be4:	d9c00217 	ldw	r7,8(sp)
    6be8:	1004943a 	slli	r2,r2,16
    6bec:	94bfffcc 	andi	r18,r18,65535
    6bf0:	b9d1383a 	mul	r8,r23,r7
    6bf4:	90a4b03a 	or	r18,r18,r2
    6bf8:	d9800317 	ldw	r6,12(sp)
    6bfc:	9200062e 	bgeu	r18,r8,6c18 <__divdf3+0x3f4>
    6c00:	9725883a 	add	r18,r18,fp
    6c04:	38bfffc4 	addi	r2,r7,-1
    6c08:	9700d636 	bltu	r18,fp,6f64 <__divdf3+0x740>
    6c0c:	9200d52e 	bgeu	r18,r8,6f64 <__divdf3+0x740>
    6c10:	39ffff84 	addi	r7,r7,-2
    6c14:	9725883a 	add	r18,r18,fp
    6c18:	3004943a 	slli	r2,r6,16
    6c1c:	b012d43a 	srli	r9,r22,16
    6c20:	b1bfffcc 	andi	r6,r22,65535
    6c24:	11e2b03a 	or	r17,r2,r7
    6c28:	8806d43a 	srli	r3,r17,16
    6c2c:	893fffcc 	andi	r4,r17,65535
    6c30:	218b383a 	mul	r5,r4,r6
    6c34:	30c5383a 	mul	r2,r6,r3
    6c38:	2249383a 	mul	r4,r4,r9
    6c3c:	280ed43a 	srli	r7,r5,16
    6c40:	9225c83a 	sub	r18,r18,r8
    6c44:	2089883a 	add	r4,r4,r2
    6c48:	3909883a 	add	r4,r7,r4
    6c4c:	1a47383a 	mul	r3,r3,r9
    6c50:	2080022e 	bgeu	r4,r2,6c5c <__divdf3+0x438>
    6c54:	00800074 	movhi	r2,1
    6c58:	1887883a 	add	r3,r3,r2
    6c5c:	2004d43a 	srli	r2,r4,16
    6c60:	2008943a 	slli	r4,r4,16
    6c64:	297fffcc 	andi	r5,r5,65535
    6c68:	10c7883a 	add	r3,r2,r3
    6c6c:	2149883a 	add	r4,r4,r5
    6c70:	90c0a536 	bltu	r18,r3,6f08 <__divdf3+0x6e4>
    6c74:	90c0bf26 	beq	r18,r3,6f74 <__divdf3+0x750>
    6c78:	90c7c83a 	sub	r3,r18,r3
    6c7c:	810fc83a 	sub	r7,r16,r4
    6c80:	81e5803a 	cmpltu	r18,r16,r7
    6c84:	1ca5c83a 	sub	r18,r3,r18
    6c88:	e480c126 	beq	fp,r18,6f90 <__divdf3+0x76c>
    6c8c:	a00b883a 	mov	r5,r20
    6c90:	9009883a 	mov	r4,r18
    6c94:	d9800315 	stw	r6,12(sp)
    6c98:	d9c00215 	stw	r7,8(sp)
    6c9c:	da400115 	stw	r9,4(sp)
    6ca0:	00085a80 	call	85a8 <__udivsi3>
    6ca4:	a00b883a 	mov	r5,r20
    6ca8:	9009883a 	mov	r4,r18
    6cac:	d8800015 	stw	r2,0(sp)
    6cb0:	000860c0 	call	860c <__umodsi3>
    6cb4:	d9c00217 	ldw	r7,8(sp)
    6cb8:	da000017 	ldw	r8,0(sp)
    6cbc:	1006943a 	slli	r3,r2,16
    6cc0:	3804d43a 	srli	r2,r7,16
    6cc4:	ba21383a 	mul	r16,r23,r8
    6cc8:	d9800317 	ldw	r6,12(sp)
    6ccc:	10c4b03a 	or	r2,r2,r3
    6cd0:	da400117 	ldw	r9,4(sp)
    6cd4:	1400062e 	bgeu	r2,r16,6cf0 <__divdf3+0x4cc>
    6cd8:	1705883a 	add	r2,r2,fp
    6cdc:	40ffffc4 	addi	r3,r8,-1
    6ce0:	1700ad36 	bltu	r2,fp,6f98 <__divdf3+0x774>
    6ce4:	1400ac2e 	bgeu	r2,r16,6f98 <__divdf3+0x774>
    6ce8:	423fff84 	addi	r8,r8,-2
    6cec:	1705883a 	add	r2,r2,fp
    6cf0:	1421c83a 	sub	r16,r2,r16
    6cf4:	a00b883a 	mov	r5,r20
    6cf8:	8009883a 	mov	r4,r16
    6cfc:	d9800315 	stw	r6,12(sp)
    6d00:	d9c00215 	stw	r7,8(sp)
    6d04:	da000015 	stw	r8,0(sp)
    6d08:	da400115 	stw	r9,4(sp)
    6d0c:	00085a80 	call	85a8 <__udivsi3>
    6d10:	8009883a 	mov	r4,r16
    6d14:	a00b883a 	mov	r5,r20
    6d18:	1025883a 	mov	r18,r2
    6d1c:	000860c0 	call	860c <__umodsi3>
    6d20:	d9c00217 	ldw	r7,8(sp)
    6d24:	1004943a 	slli	r2,r2,16
    6d28:	bcaf383a 	mul	r23,r23,r18
    6d2c:	393fffcc 	andi	r4,r7,65535
    6d30:	2088b03a 	or	r4,r4,r2
    6d34:	d9800317 	ldw	r6,12(sp)
    6d38:	da000017 	ldw	r8,0(sp)
    6d3c:	da400117 	ldw	r9,4(sp)
    6d40:	25c0062e 	bgeu	r4,r23,6d5c <__divdf3+0x538>
    6d44:	2709883a 	add	r4,r4,fp
    6d48:	90bfffc4 	addi	r2,r18,-1
    6d4c:	27009436 	bltu	r4,fp,6fa0 <__divdf3+0x77c>
    6d50:	25c0932e 	bgeu	r4,r23,6fa0 <__divdf3+0x77c>
    6d54:	94bfff84 	addi	r18,r18,-2
    6d58:	2709883a 	add	r4,r4,fp
    6d5c:	4004943a 	slli	r2,r8,16
    6d60:	25efc83a 	sub	r23,r4,r23
    6d64:	1490b03a 	or	r8,r2,r18
    6d68:	4008d43a 	srli	r4,r8,16
    6d6c:	40ffffcc 	andi	r3,r8,65535
    6d70:	30c5383a 	mul	r2,r6,r3
    6d74:	1a47383a 	mul	r3,r3,r9
    6d78:	310d383a 	mul	r6,r6,r4
    6d7c:	100ad43a 	srli	r5,r2,16
    6d80:	4913383a 	mul	r9,r9,r4
    6d84:	1987883a 	add	r3,r3,r6
    6d88:	28c7883a 	add	r3,r5,r3
    6d8c:	1980022e 	bgeu	r3,r6,6d98 <__divdf3+0x574>
    6d90:	01000074 	movhi	r4,1
    6d94:	4913883a 	add	r9,r9,r4
    6d98:	1808d43a 	srli	r4,r3,16
    6d9c:	1806943a 	slli	r3,r3,16
    6da0:	10bfffcc 	andi	r2,r2,65535
    6da4:	2253883a 	add	r9,r4,r9
    6da8:	1887883a 	add	r3,r3,r2
    6dac:	ba403836 	bltu	r23,r9,6e90 <__divdf3+0x66c>
    6db0:	ba403626 	beq	r23,r9,6e8c <__divdf3+0x668>
    6db4:	42000054 	ori	r8,r8,1
    6db8:	a880ffc4 	addi	r2,r21,1023
    6dbc:	00bf570e 	bge	zero,r2,6b1c <__alt_data_end+0xf0006b1c>
    6dc0:	40c001cc 	andi	r3,r8,7
    6dc4:	18000726 	beq	r3,zero,6de4 <__divdf3+0x5c0>
    6dc8:	40c003cc 	andi	r3,r8,15
    6dcc:	01000104 	movi	r4,4
    6dd0:	19000426 	beq	r3,r4,6de4 <__divdf3+0x5c0>
    6dd4:	4107883a 	add	r3,r8,r4
    6dd8:	1a11803a 	cmpltu	r8,r3,r8
    6ddc:	8a23883a 	add	r17,r17,r8
    6de0:	1811883a 	mov	r8,r3
    6de4:	88c0402c 	andhi	r3,r17,256
    6de8:	18000426 	beq	r3,zero,6dfc <__divdf3+0x5d8>
    6dec:	00ffc034 	movhi	r3,65280
    6df0:	18ffffc4 	addi	r3,r3,-1
    6df4:	a8810004 	addi	r2,r21,1024
    6df8:	88e2703a 	and	r17,r17,r3
    6dfc:	00c1ff84 	movi	r3,2046
    6e00:	18bee316 	blt	r3,r2,6990 <__alt_data_end+0xf0006990>
    6e04:	8824977a 	slli	r18,r17,29
    6e08:	4010d0fa 	srli	r8,r8,3
    6e0c:	8822927a 	slli	r17,r17,9
    6e10:	1081ffcc 	andi	r2,r2,2047
    6e14:	9224b03a 	or	r18,r18,r8
    6e18:	880ad33a 	srli	r5,r17,12
    6e1c:	98c0004c 	andi	r3,r19,1
    6e20:	003edf06 	br	69a0 <__alt_data_end+0xf00069a0>
    6e24:	8080022c 	andhi	r2,r16,8
    6e28:	10001226 	beq	r2,zero,6e74 <__divdf3+0x650>
    6e2c:	8880022c 	andhi	r2,r17,8
    6e30:	1000101e 	bne	r2,zero,6e74 <__divdf3+0x650>
    6e34:	00800434 	movhi	r2,16
    6e38:	89400234 	orhi	r5,r17,8
    6e3c:	10bfffc4 	addi	r2,r2,-1
    6e40:	b007883a 	mov	r3,r22
    6e44:	288a703a 	and	r5,r5,r2
    6e48:	4025883a 	mov	r18,r8
    6e4c:	003f3106 	br	6b14 <__alt_data_end+0xf0006b14>
    6e50:	008000c4 	movi	r2,3
    6e54:	3880a626 	beq	r7,r2,70f0 <__divdf3+0x8cc>
    6e58:	00800044 	movi	r2,1
    6e5c:	3880521e 	bne	r7,r2,6fa8 <__divdf3+0x784>
    6e60:	b807883a 	mov	r3,r23
    6e64:	0005883a 	mov	r2,zero
    6e68:	000b883a 	mov	r5,zero
    6e6c:	0025883a 	mov	r18,zero
    6e70:	003ecb06 	br	69a0 <__alt_data_end+0xf00069a0>
    6e74:	00800434 	movhi	r2,16
    6e78:	81400234 	orhi	r5,r16,8
    6e7c:	10bfffc4 	addi	r2,r2,-1
    6e80:	a007883a 	mov	r3,r20
    6e84:	288a703a 	and	r5,r5,r2
    6e88:	003f2206 	br	6b14 <__alt_data_end+0xf0006b14>
    6e8c:	183fca26 	beq	r3,zero,6db8 <__alt_data_end+0xf0006db8>
    6e90:	e5ef883a 	add	r23,fp,r23
    6e94:	40bfffc4 	addi	r2,r8,-1
    6e98:	bf00392e 	bgeu	r23,fp,6f80 <__divdf3+0x75c>
    6e9c:	1011883a 	mov	r8,r2
    6ea0:	ba7fc41e 	bne	r23,r9,6db4 <__alt_data_end+0xf0006db4>
    6ea4:	b0ffc31e 	bne	r22,r3,6db4 <__alt_data_end+0xf0006db4>
    6ea8:	003fc306 	br	6db8 <__alt_data_end+0xf0006db8>
    6eac:	143ff604 	addi	r16,r2,-40
    6eb0:	9c20983a 	sll	r16,r19,r16
    6eb4:	0025883a 	mov	r18,zero
    6eb8:	003ee206 	br	6a44 <__alt_data_end+0xf0006a44>
    6ebc:	d9800315 	stw	r6,12(sp)
    6ec0:	d9c00215 	stw	r7,8(sp)
    6ec4:	000844c0 	call	844c <__clzsi2>
    6ec8:	10800804 	addi	r2,r2,32
    6ecc:	d9c00217 	ldw	r7,8(sp)
    6ed0:	d9800317 	ldw	r6,12(sp)
    6ed4:	003ed106 	br	6a1c <__alt_data_end+0xf0006a1c>
    6ed8:	147ff604 	addi	r17,r2,-40
    6edc:	3462983a 	sll	r17,r6,r17
    6ee0:	0011883a 	mov	r8,zero
    6ee4:	003ef506 	br	6abc <__alt_data_end+0xf0006abc>
    6ee8:	3009883a 	mov	r4,r6
    6eec:	d9800315 	stw	r6,12(sp)
    6ef0:	da400115 	stw	r9,4(sp)
    6ef4:	000844c0 	call	844c <__clzsi2>
    6ef8:	10800804 	addi	r2,r2,32
    6efc:	da400117 	ldw	r9,4(sp)
    6f00:	d9800317 	ldw	r6,12(sp)
    6f04:	003ee306 	br	6a94 <__alt_data_end+0xf0006a94>
    6f08:	85a1883a 	add	r16,r16,r22
    6f0c:	8585803a 	cmpltu	r2,r16,r22
    6f10:	1705883a 	add	r2,r2,fp
    6f14:	14a5883a 	add	r18,r2,r18
    6f18:	88bfffc4 	addi	r2,r17,-1
    6f1c:	e4800c2e 	bgeu	fp,r18,6f50 <__divdf3+0x72c>
    6f20:	90c03e36 	bltu	r18,r3,701c <__divdf3+0x7f8>
    6f24:	1c806926 	beq	r3,r18,70cc <__divdf3+0x8a8>
    6f28:	90c7c83a 	sub	r3,r18,r3
    6f2c:	1023883a 	mov	r17,r2
    6f30:	003f5206 	br	6c7c <__alt_data_end+0xf0006c7c>
    6f34:	923f0436 	bltu	r18,r8,6b48 <__alt_data_end+0xf0006b48>
    6f38:	800897fa 	slli	r4,r16,31
    6f3c:	9004d07a 	srli	r2,r18,1
    6f40:	8006d07a 	srli	r3,r16,1
    6f44:	902097fa 	slli	r16,r18,31
    6f48:	20a4b03a 	or	r18,r4,r2
    6f4c:	003f0106 	br	6b54 <__alt_data_end+0xf0006b54>
    6f50:	e4bff51e 	bne	fp,r18,6f28 <__alt_data_end+0xf0006f28>
    6f54:	85bff22e 	bgeu	r16,r22,6f20 <__alt_data_end+0xf0006f20>
    6f58:	e0c7c83a 	sub	r3,fp,r3
    6f5c:	1023883a 	mov	r17,r2
    6f60:	003f4606 	br	6c7c <__alt_data_end+0xf0006c7c>
    6f64:	100f883a 	mov	r7,r2
    6f68:	003f2b06 	br	6c18 <__alt_data_end+0xf0006c18>
    6f6c:	180d883a 	mov	r6,r3
    6f70:	003f1306 	br	6bc0 <__alt_data_end+0xf0006bc0>
    6f74:	813fe436 	bltu	r16,r4,6f08 <__alt_data_end+0xf0006f08>
    6f78:	0007883a 	mov	r3,zero
    6f7c:	003f3f06 	br	6c7c <__alt_data_end+0xf0006c7c>
    6f80:	ba402c36 	bltu	r23,r9,7034 <__divdf3+0x810>
    6f84:	4dc05426 	beq	r9,r23,70d8 <__divdf3+0x8b4>
    6f88:	1011883a 	mov	r8,r2
    6f8c:	003f8906 	br	6db4 <__alt_data_end+0xf0006db4>
    6f90:	023fffc4 	movi	r8,-1
    6f94:	003f8806 	br	6db8 <__alt_data_end+0xf0006db8>
    6f98:	1811883a 	mov	r8,r3
    6f9c:	003f5406 	br	6cf0 <__alt_data_end+0xf0006cf0>
    6fa0:	1025883a 	mov	r18,r2
    6fa4:	003f6d06 	br	6d5c <__alt_data_end+0xf0006d5c>
    6fa8:	b827883a 	mov	r19,r23
    6fac:	003f8206 	br	6db8 <__alt_data_end+0xf0006db8>
    6fb0:	010007c4 	movi	r4,31
    6fb4:	20c02616 	blt	r4,r3,7050 <__divdf3+0x82c>
    6fb8:	00800804 	movi	r2,32
    6fbc:	10c5c83a 	sub	r2,r2,r3
    6fc0:	888a983a 	sll	r5,r17,r2
    6fc4:	40c8d83a 	srl	r4,r8,r3
    6fc8:	4084983a 	sll	r2,r8,r2
    6fcc:	88e2d83a 	srl	r17,r17,r3
    6fd0:	2906b03a 	or	r3,r5,r4
    6fd4:	1004c03a 	cmpne	r2,r2,zero
    6fd8:	1886b03a 	or	r3,r3,r2
    6fdc:	188001cc 	andi	r2,r3,7
    6fe0:	10000726 	beq	r2,zero,7000 <__divdf3+0x7dc>
    6fe4:	188003cc 	andi	r2,r3,15
    6fe8:	01000104 	movi	r4,4
    6fec:	11000426 	beq	r2,r4,7000 <__divdf3+0x7dc>
    6ff0:	1805883a 	mov	r2,r3
    6ff4:	10c00104 	addi	r3,r2,4
    6ff8:	1885803a 	cmpltu	r2,r3,r2
    6ffc:	88a3883a 	add	r17,r17,r2
    7000:	8880202c 	andhi	r2,r17,128
    7004:	10002726 	beq	r2,zero,70a4 <__divdf3+0x880>
    7008:	98c0004c 	andi	r3,r19,1
    700c:	00800044 	movi	r2,1
    7010:	000b883a 	mov	r5,zero
    7014:	0025883a 	mov	r18,zero
    7018:	003e6106 	br	69a0 <__alt_data_end+0xf00069a0>
    701c:	85a1883a 	add	r16,r16,r22
    7020:	8585803a 	cmpltu	r2,r16,r22
    7024:	1705883a 	add	r2,r2,fp
    7028:	14a5883a 	add	r18,r2,r18
    702c:	8c7fff84 	addi	r17,r17,-2
    7030:	003f1106 	br	6c78 <__alt_data_end+0xf0006c78>
    7034:	b589883a 	add	r4,r22,r22
    7038:	25ad803a 	cmpltu	r22,r4,r22
    703c:	b739883a 	add	fp,r22,fp
    7040:	40bfff84 	addi	r2,r8,-2
    7044:	bf2f883a 	add	r23,r23,fp
    7048:	202d883a 	mov	r22,r4
    704c:	003f9306 	br	6e9c <__alt_data_end+0xf0006e9c>
    7050:	013ff844 	movi	r4,-31
    7054:	2085c83a 	sub	r2,r4,r2
    7058:	8888d83a 	srl	r4,r17,r2
    705c:	00800804 	movi	r2,32
    7060:	18802126 	beq	r3,r2,70e8 <__divdf3+0x8c4>
    7064:	00801004 	movi	r2,64
    7068:	10c5c83a 	sub	r2,r2,r3
    706c:	8884983a 	sll	r2,r17,r2
    7070:	1204b03a 	or	r2,r2,r8
    7074:	1004c03a 	cmpne	r2,r2,zero
    7078:	2084b03a 	or	r2,r4,r2
    707c:	144001cc 	andi	r17,r2,7
    7080:	88000d1e 	bne	r17,zero,70b8 <__divdf3+0x894>
    7084:	000b883a 	mov	r5,zero
    7088:	1024d0fa 	srli	r18,r2,3
    708c:	98c0004c 	andi	r3,r19,1
    7090:	0005883a 	mov	r2,zero
    7094:	9464b03a 	or	r18,r18,r17
    7098:	003e4106 	br	69a0 <__alt_data_end+0xf00069a0>
    709c:	1007883a 	mov	r3,r2
    70a0:	0023883a 	mov	r17,zero
    70a4:	880a927a 	slli	r5,r17,9
    70a8:	1805883a 	mov	r2,r3
    70ac:	8822977a 	slli	r17,r17,29
    70b0:	280ad33a 	srli	r5,r5,12
    70b4:	003ff406 	br	7088 <__alt_data_end+0xf0007088>
    70b8:	10c003cc 	andi	r3,r2,15
    70bc:	01000104 	movi	r4,4
    70c0:	193ff626 	beq	r3,r4,709c <__alt_data_end+0xf000709c>
    70c4:	0023883a 	mov	r17,zero
    70c8:	003fca06 	br	6ff4 <__alt_data_end+0xf0006ff4>
    70cc:	813fd336 	bltu	r16,r4,701c <__alt_data_end+0xf000701c>
    70d0:	1023883a 	mov	r17,r2
    70d4:	003fa806 	br	6f78 <__alt_data_end+0xf0006f78>
    70d8:	b0ffd636 	bltu	r22,r3,7034 <__alt_data_end+0xf0007034>
    70dc:	1011883a 	mov	r8,r2
    70e0:	b0ff341e 	bne	r22,r3,6db4 <__alt_data_end+0xf0006db4>
    70e4:	003f3406 	br	6db8 <__alt_data_end+0xf0006db8>
    70e8:	0005883a 	mov	r2,zero
    70ec:	003fe006 	br	7070 <__alt_data_end+0xf0007070>
    70f0:	00800434 	movhi	r2,16
    70f4:	89400234 	orhi	r5,r17,8
    70f8:	10bfffc4 	addi	r2,r2,-1
    70fc:	b807883a 	mov	r3,r23
    7100:	288a703a 	and	r5,r5,r2
    7104:	4025883a 	mov	r18,r8
    7108:	003e8206 	br	6b14 <__alt_data_end+0xf0006b14>

0000710c <__gedf2>:
    710c:	2804d53a 	srli	r2,r5,20
    7110:	3806d53a 	srli	r3,r7,20
    7114:	02000434 	movhi	r8,16
    7118:	423fffc4 	addi	r8,r8,-1
    711c:	1081ffcc 	andi	r2,r2,2047
    7120:	0241ffc4 	movi	r9,2047
    7124:	2a14703a 	and	r10,r5,r8
    7128:	18c1ffcc 	andi	r3,r3,2047
    712c:	3a10703a 	and	r8,r7,r8
    7130:	280ad7fa 	srli	r5,r5,31
    7134:	380ed7fa 	srli	r7,r7,31
    7138:	12401d26 	beq	r2,r9,71b0 <__gedf2+0xa4>
    713c:	0241ffc4 	movi	r9,2047
    7140:	1a401226 	beq	r3,r9,718c <__gedf2+0x80>
    7144:	1000081e 	bne	r2,zero,7168 <__gedf2+0x5c>
    7148:	2296b03a 	or	r11,r4,r10
    714c:	5813003a 	cmpeq	r9,r11,zero
    7150:	1800091e 	bne	r3,zero,7178 <__gedf2+0x6c>
    7154:	3218b03a 	or	r12,r6,r8
    7158:	6000071e 	bne	r12,zero,7178 <__gedf2+0x6c>
    715c:	0005883a 	mov	r2,zero
    7160:	5800101e 	bne	r11,zero,71a4 <__gedf2+0x98>
    7164:	f800283a 	ret
    7168:	18000c1e 	bne	r3,zero,719c <__gedf2+0x90>
    716c:	3212b03a 	or	r9,r6,r8
    7170:	48000c26 	beq	r9,zero,71a4 <__gedf2+0x98>
    7174:	0013883a 	mov	r9,zero
    7178:	39c03fcc 	andi	r7,r7,255
    717c:	48000826 	beq	r9,zero,71a0 <__gedf2+0x94>
    7180:	38000926 	beq	r7,zero,71a8 <__gedf2+0x9c>
    7184:	00800044 	movi	r2,1
    7188:	f800283a 	ret
    718c:	3212b03a 	or	r9,r6,r8
    7190:	483fec26 	beq	r9,zero,7144 <__alt_data_end+0xf0007144>
    7194:	00bfff84 	movi	r2,-2
    7198:	f800283a 	ret
    719c:	39c03fcc 	andi	r7,r7,255
    71a0:	29c00626 	beq	r5,r7,71bc <__gedf2+0xb0>
    71a4:	283ff726 	beq	r5,zero,7184 <__alt_data_end+0xf0007184>
    71a8:	00bfffc4 	movi	r2,-1
    71ac:	f800283a 	ret
    71b0:	2292b03a 	or	r9,r4,r10
    71b4:	483fe126 	beq	r9,zero,713c <__alt_data_end+0xf000713c>
    71b8:	003ff606 	br	7194 <__alt_data_end+0xf0007194>
    71bc:	18bff916 	blt	r3,r2,71a4 <__alt_data_end+0xf00071a4>
    71c0:	10c00316 	blt	r2,r3,71d0 <__gedf2+0xc4>
    71c4:	42bff736 	bltu	r8,r10,71a4 <__alt_data_end+0xf00071a4>
    71c8:	52000326 	beq	r10,r8,71d8 <__gedf2+0xcc>
    71cc:	5200042e 	bgeu	r10,r8,71e0 <__gedf2+0xd4>
    71d0:	283fec1e 	bne	r5,zero,7184 <__alt_data_end+0xf0007184>
    71d4:	003ff406 	br	71a8 <__alt_data_end+0xf00071a8>
    71d8:	313ff236 	bltu	r6,r4,71a4 <__alt_data_end+0xf00071a4>
    71dc:	21bffc36 	bltu	r4,r6,71d0 <__alt_data_end+0xf00071d0>
    71e0:	0005883a 	mov	r2,zero
    71e4:	f800283a 	ret

000071e8 <__ledf2>:
    71e8:	2804d53a 	srli	r2,r5,20
    71ec:	3810d53a 	srli	r8,r7,20
    71f0:	00c00434 	movhi	r3,16
    71f4:	18ffffc4 	addi	r3,r3,-1
    71f8:	1081ffcc 	andi	r2,r2,2047
    71fc:	0241ffc4 	movi	r9,2047
    7200:	28d4703a 	and	r10,r5,r3
    7204:	4201ffcc 	andi	r8,r8,2047
    7208:	38c6703a 	and	r3,r7,r3
    720c:	280ad7fa 	srli	r5,r5,31
    7210:	380ed7fa 	srli	r7,r7,31
    7214:	12401f26 	beq	r2,r9,7294 <__ledf2+0xac>
    7218:	0241ffc4 	movi	r9,2047
    721c:	42401426 	beq	r8,r9,7270 <__ledf2+0x88>
    7220:	1000091e 	bne	r2,zero,7248 <__ledf2+0x60>
    7224:	2296b03a 	or	r11,r4,r10
    7228:	5813003a 	cmpeq	r9,r11,zero
    722c:	29403fcc 	andi	r5,r5,255
    7230:	40000a1e 	bne	r8,zero,725c <__ledf2+0x74>
    7234:	30d8b03a 	or	r12,r6,r3
    7238:	6000081e 	bne	r12,zero,725c <__ledf2+0x74>
    723c:	0005883a 	mov	r2,zero
    7240:	5800111e 	bne	r11,zero,7288 <__ledf2+0xa0>
    7244:	f800283a 	ret
    7248:	29403fcc 	andi	r5,r5,255
    724c:	40000c1e 	bne	r8,zero,7280 <__ledf2+0x98>
    7250:	30d2b03a 	or	r9,r6,r3
    7254:	48000c26 	beq	r9,zero,7288 <__ledf2+0xa0>
    7258:	0013883a 	mov	r9,zero
    725c:	39c03fcc 	andi	r7,r7,255
    7260:	48000826 	beq	r9,zero,7284 <__ledf2+0x9c>
    7264:	38001126 	beq	r7,zero,72ac <__ledf2+0xc4>
    7268:	00800044 	movi	r2,1
    726c:	f800283a 	ret
    7270:	30d2b03a 	or	r9,r6,r3
    7274:	483fea26 	beq	r9,zero,7220 <__alt_data_end+0xf0007220>
    7278:	00800084 	movi	r2,2
    727c:	f800283a 	ret
    7280:	39c03fcc 	andi	r7,r7,255
    7284:	39400726 	beq	r7,r5,72a4 <__ledf2+0xbc>
    7288:	2800081e 	bne	r5,zero,72ac <__ledf2+0xc4>
    728c:	00800044 	movi	r2,1
    7290:	f800283a 	ret
    7294:	2292b03a 	or	r9,r4,r10
    7298:	483fdf26 	beq	r9,zero,7218 <__alt_data_end+0xf0007218>
    729c:	00800084 	movi	r2,2
    72a0:	f800283a 	ret
    72a4:	4080030e 	bge	r8,r2,72b4 <__ledf2+0xcc>
    72a8:	383fef26 	beq	r7,zero,7268 <__alt_data_end+0xf0007268>
    72ac:	00bfffc4 	movi	r2,-1
    72b0:	f800283a 	ret
    72b4:	123feb16 	blt	r2,r8,7264 <__alt_data_end+0xf0007264>
    72b8:	1abff336 	bltu	r3,r10,7288 <__alt_data_end+0xf0007288>
    72bc:	50c00326 	beq	r10,r3,72cc <__ledf2+0xe4>
    72c0:	50c0042e 	bgeu	r10,r3,72d4 <__ledf2+0xec>
    72c4:	283fe81e 	bne	r5,zero,7268 <__alt_data_end+0xf0007268>
    72c8:	003ff806 	br	72ac <__alt_data_end+0xf00072ac>
    72cc:	313fee36 	bltu	r6,r4,7288 <__alt_data_end+0xf0007288>
    72d0:	21bffc36 	bltu	r4,r6,72c4 <__alt_data_end+0xf00072c4>
    72d4:	0005883a 	mov	r2,zero
    72d8:	f800283a 	ret

000072dc <__muldf3>:
    72dc:	defff304 	addi	sp,sp,-52
    72e0:	2804d53a 	srli	r2,r5,20
    72e4:	dd800915 	stw	r22,36(sp)
    72e8:	282cd7fa 	srli	r22,r5,31
    72ec:	dc000315 	stw	r16,12(sp)
    72f0:	04000434 	movhi	r16,16
    72f4:	dd400815 	stw	r21,32(sp)
    72f8:	dc800515 	stw	r18,20(sp)
    72fc:	843fffc4 	addi	r16,r16,-1
    7300:	dfc00c15 	stw	ra,48(sp)
    7304:	df000b15 	stw	fp,44(sp)
    7308:	ddc00a15 	stw	r23,40(sp)
    730c:	dd000715 	stw	r20,28(sp)
    7310:	dcc00615 	stw	r19,24(sp)
    7314:	dc400415 	stw	r17,16(sp)
    7318:	1481ffcc 	andi	r18,r2,2047
    731c:	2c20703a 	and	r16,r5,r16
    7320:	b02b883a 	mov	r21,r22
    7324:	b2403fcc 	andi	r9,r22,255
    7328:	90006026 	beq	r18,zero,74ac <__muldf3+0x1d0>
    732c:	0081ffc4 	movi	r2,2047
    7330:	2029883a 	mov	r20,r4
    7334:	90803626 	beq	r18,r2,7410 <__muldf3+0x134>
    7338:	80800434 	orhi	r2,r16,16
    733c:	100490fa 	slli	r2,r2,3
    7340:	2020d77a 	srli	r16,r4,29
    7344:	202890fa 	slli	r20,r4,3
    7348:	94bf0044 	addi	r18,r18,-1023
    734c:	80a0b03a 	or	r16,r16,r2
    7350:	0027883a 	mov	r19,zero
    7354:	0039883a 	mov	fp,zero
    7358:	3804d53a 	srli	r2,r7,20
    735c:	382ed7fa 	srli	r23,r7,31
    7360:	04400434 	movhi	r17,16
    7364:	8c7fffc4 	addi	r17,r17,-1
    7368:	1081ffcc 	andi	r2,r2,2047
    736c:	3011883a 	mov	r8,r6
    7370:	3c62703a 	and	r17,r7,r17
    7374:	ba803fcc 	andi	r10,r23,255
    7378:	10006d26 	beq	r2,zero,7530 <__muldf3+0x254>
    737c:	00c1ffc4 	movi	r3,2047
    7380:	10c06526 	beq	r2,r3,7518 <__muldf3+0x23c>
    7384:	88c00434 	orhi	r3,r17,16
    7388:	180690fa 	slli	r3,r3,3
    738c:	3022d77a 	srli	r17,r6,29
    7390:	301090fa 	slli	r8,r6,3
    7394:	10bf0044 	addi	r2,r2,-1023
    7398:	88e2b03a 	or	r17,r17,r3
    739c:	000b883a 	mov	r5,zero
    73a0:	9085883a 	add	r2,r18,r2
    73a4:	2cc8b03a 	or	r4,r5,r19
    73a8:	00c003c4 	movi	r3,15
    73ac:	bdacf03a 	xor	r22,r23,r22
    73b0:	12c00044 	addi	r11,r2,1
    73b4:	19009936 	bltu	r3,r4,761c <__muldf3+0x340>
    73b8:	200890ba 	slli	r4,r4,2
    73bc:	00c00034 	movhi	r3,0
    73c0:	18dcf404 	addi	r3,r3,29648
    73c4:	20c9883a 	add	r4,r4,r3
    73c8:	20c00017 	ldw	r3,0(r4)
    73cc:	1800683a 	jmp	r3
    73d0:	0000761c 	xori	zero,zero,472
    73d4:	00007430 	cmpltui	zero,zero,464
    73d8:	00007430 	cmpltui	zero,zero,464
    73dc:	0000742c 	andhi	zero,zero,464
    73e0:	000075f8 	rdprs	zero,zero,471
    73e4:	000075f8 	rdprs	zero,zero,471
    73e8:	000075e0 	cmpeqi	zero,zero,471
    73ec:	0000742c 	andhi	zero,zero,464
    73f0:	000075f8 	rdprs	zero,zero,471
    73f4:	000075e0 	cmpeqi	zero,zero,471
    73f8:	000075f8 	rdprs	zero,zero,471
    73fc:	0000742c 	andhi	zero,zero,464
    7400:	00007608 	cmpgei	zero,zero,472
    7404:	00007608 	cmpgei	zero,zero,472
    7408:	00007608 	cmpgei	zero,zero,472
    740c:	00007824 	muli	zero,zero,480
    7410:	2404b03a 	or	r2,r4,r16
    7414:	10006f1e 	bne	r2,zero,75d4 <__muldf3+0x2f8>
    7418:	04c00204 	movi	r19,8
    741c:	0021883a 	mov	r16,zero
    7420:	0029883a 	mov	r20,zero
    7424:	07000084 	movi	fp,2
    7428:	003fcb06 	br	7358 <__alt_data_end+0xf0007358>
    742c:	502d883a 	mov	r22,r10
    7430:	00800084 	movi	r2,2
    7434:	28805726 	beq	r5,r2,7594 <__muldf3+0x2b8>
    7438:	008000c4 	movi	r2,3
    743c:	28816626 	beq	r5,r2,79d8 <__muldf3+0x6fc>
    7440:	00800044 	movi	r2,1
    7444:	2881411e 	bne	r5,r2,794c <__muldf3+0x670>
    7448:	b02b883a 	mov	r21,r22
    744c:	0005883a 	mov	r2,zero
    7450:	000b883a 	mov	r5,zero
    7454:	0029883a 	mov	r20,zero
    7458:	1004953a 	slli	r2,r2,20
    745c:	a8c03fcc 	andi	r3,r21,255
    7460:	04400434 	movhi	r17,16
    7464:	8c7fffc4 	addi	r17,r17,-1
    7468:	180697fa 	slli	r3,r3,31
    746c:	2c4a703a 	and	r5,r5,r17
    7470:	288ab03a 	or	r5,r5,r2
    7474:	28c6b03a 	or	r3,r5,r3
    7478:	a005883a 	mov	r2,r20
    747c:	dfc00c17 	ldw	ra,48(sp)
    7480:	df000b17 	ldw	fp,44(sp)
    7484:	ddc00a17 	ldw	r23,40(sp)
    7488:	dd800917 	ldw	r22,36(sp)
    748c:	dd400817 	ldw	r21,32(sp)
    7490:	dd000717 	ldw	r20,28(sp)
    7494:	dcc00617 	ldw	r19,24(sp)
    7498:	dc800517 	ldw	r18,20(sp)
    749c:	dc400417 	ldw	r17,16(sp)
    74a0:	dc000317 	ldw	r16,12(sp)
    74a4:	dec00d04 	addi	sp,sp,52
    74a8:	f800283a 	ret
    74ac:	2404b03a 	or	r2,r4,r16
    74b0:	2027883a 	mov	r19,r4
    74b4:	10004226 	beq	r2,zero,75c0 <__muldf3+0x2e4>
    74b8:	8000fc26 	beq	r16,zero,78ac <__muldf3+0x5d0>
    74bc:	8009883a 	mov	r4,r16
    74c0:	d9800215 	stw	r6,8(sp)
    74c4:	d9c00015 	stw	r7,0(sp)
    74c8:	da400115 	stw	r9,4(sp)
    74cc:	000844c0 	call	844c <__clzsi2>
    74d0:	d9800217 	ldw	r6,8(sp)
    74d4:	d9c00017 	ldw	r7,0(sp)
    74d8:	da400117 	ldw	r9,4(sp)
    74dc:	113ffd44 	addi	r4,r2,-11
    74e0:	00c00704 	movi	r3,28
    74e4:	1900ed16 	blt	r3,r4,789c <__muldf3+0x5c0>
    74e8:	00c00744 	movi	r3,29
    74ec:	147ffe04 	addi	r17,r2,-8
    74f0:	1907c83a 	sub	r3,r3,r4
    74f4:	8460983a 	sll	r16,r16,r17
    74f8:	98c6d83a 	srl	r3,r19,r3
    74fc:	9c68983a 	sll	r20,r19,r17
    7500:	1c20b03a 	or	r16,r3,r16
    7504:	1080fcc4 	addi	r2,r2,1011
    7508:	00a5c83a 	sub	r18,zero,r2
    750c:	0027883a 	mov	r19,zero
    7510:	0039883a 	mov	fp,zero
    7514:	003f9006 	br	7358 <__alt_data_end+0xf0007358>
    7518:	3446b03a 	or	r3,r6,r17
    751c:	1800261e 	bne	r3,zero,75b8 <__muldf3+0x2dc>
    7520:	0023883a 	mov	r17,zero
    7524:	0011883a 	mov	r8,zero
    7528:	01400084 	movi	r5,2
    752c:	003f9c06 	br	73a0 <__alt_data_end+0xf00073a0>
    7530:	3446b03a 	or	r3,r6,r17
    7534:	18001c26 	beq	r3,zero,75a8 <__muldf3+0x2cc>
    7538:	8800ce26 	beq	r17,zero,7874 <__muldf3+0x598>
    753c:	8809883a 	mov	r4,r17
    7540:	d9800215 	stw	r6,8(sp)
    7544:	da400115 	stw	r9,4(sp)
    7548:	da800015 	stw	r10,0(sp)
    754c:	000844c0 	call	844c <__clzsi2>
    7550:	d9800217 	ldw	r6,8(sp)
    7554:	da400117 	ldw	r9,4(sp)
    7558:	da800017 	ldw	r10,0(sp)
    755c:	113ffd44 	addi	r4,r2,-11
    7560:	00c00704 	movi	r3,28
    7564:	1900bf16 	blt	r3,r4,7864 <__muldf3+0x588>
    7568:	00c00744 	movi	r3,29
    756c:	123ffe04 	addi	r8,r2,-8
    7570:	1907c83a 	sub	r3,r3,r4
    7574:	8a22983a 	sll	r17,r17,r8
    7578:	30c6d83a 	srl	r3,r6,r3
    757c:	3210983a 	sll	r8,r6,r8
    7580:	1c62b03a 	or	r17,r3,r17
    7584:	1080fcc4 	addi	r2,r2,1011
    7588:	0085c83a 	sub	r2,zero,r2
    758c:	000b883a 	mov	r5,zero
    7590:	003f8306 	br	73a0 <__alt_data_end+0xf00073a0>
    7594:	b02b883a 	mov	r21,r22
    7598:	0081ffc4 	movi	r2,2047
    759c:	000b883a 	mov	r5,zero
    75a0:	0029883a 	mov	r20,zero
    75a4:	003fac06 	br	7458 <__alt_data_end+0xf0007458>
    75a8:	0023883a 	mov	r17,zero
    75ac:	0011883a 	mov	r8,zero
    75b0:	01400044 	movi	r5,1
    75b4:	003f7a06 	br	73a0 <__alt_data_end+0xf00073a0>
    75b8:	014000c4 	movi	r5,3
    75bc:	003f7806 	br	73a0 <__alt_data_end+0xf00073a0>
    75c0:	04c00104 	movi	r19,4
    75c4:	0021883a 	mov	r16,zero
    75c8:	0029883a 	mov	r20,zero
    75cc:	07000044 	movi	fp,1
    75d0:	003f6106 	br	7358 <__alt_data_end+0xf0007358>
    75d4:	04c00304 	movi	r19,12
    75d8:	070000c4 	movi	fp,3
    75dc:	003f5e06 	br	7358 <__alt_data_end+0xf0007358>
    75e0:	01400434 	movhi	r5,16
    75e4:	002b883a 	mov	r21,zero
    75e8:	297fffc4 	addi	r5,r5,-1
    75ec:	053fffc4 	movi	r20,-1
    75f0:	0081ffc4 	movi	r2,2047
    75f4:	003f9806 	br	7458 <__alt_data_end+0xf0007458>
    75f8:	8023883a 	mov	r17,r16
    75fc:	a011883a 	mov	r8,r20
    7600:	e00b883a 	mov	r5,fp
    7604:	003f8a06 	br	7430 <__alt_data_end+0xf0007430>
    7608:	8023883a 	mov	r17,r16
    760c:	a011883a 	mov	r8,r20
    7610:	482d883a 	mov	r22,r9
    7614:	e00b883a 	mov	r5,fp
    7618:	003f8506 	br	7430 <__alt_data_end+0xf0007430>
    761c:	a00ad43a 	srli	r5,r20,16
    7620:	401ad43a 	srli	r13,r8,16
    7624:	a53fffcc 	andi	r20,r20,65535
    7628:	423fffcc 	andi	r8,r8,65535
    762c:	4519383a 	mul	r12,r8,r20
    7630:	4147383a 	mul	r3,r8,r5
    7634:	6d09383a 	mul	r4,r13,r20
    7638:	600cd43a 	srli	r6,r12,16
    763c:	2b5d383a 	mul	r14,r5,r13
    7640:	20c9883a 	add	r4,r4,r3
    7644:	310d883a 	add	r6,r6,r4
    7648:	30c0022e 	bgeu	r6,r3,7654 <__muldf3+0x378>
    764c:	00c00074 	movhi	r3,1
    7650:	70dd883a 	add	r14,r14,r3
    7654:	8826d43a 	srli	r19,r17,16
    7658:	8bffffcc 	andi	r15,r17,65535
    765c:	7d23383a 	mul	r17,r15,r20
    7660:	7949383a 	mul	r4,r15,r5
    7664:	9d29383a 	mul	r20,r19,r20
    7668:	8814d43a 	srli	r10,r17,16
    766c:	3012943a 	slli	r9,r6,16
    7670:	a129883a 	add	r20,r20,r4
    7674:	633fffcc 	andi	r12,r12,65535
    7678:	5515883a 	add	r10,r10,r20
    767c:	3006d43a 	srli	r3,r6,16
    7680:	4b13883a 	add	r9,r9,r12
    7684:	2ccb383a 	mul	r5,r5,r19
    7688:	5100022e 	bgeu	r10,r4,7694 <__muldf3+0x3b8>
    768c:	01000074 	movhi	r4,1
    7690:	290b883a 	add	r5,r5,r4
    7694:	802ad43a 	srli	r21,r16,16
    7698:	843fffcc 	andi	r16,r16,65535
    769c:	440d383a 	mul	r6,r8,r16
    76a0:	4565383a 	mul	r18,r8,r21
    76a4:	8349383a 	mul	r4,r16,r13
    76a8:	500e943a 	slli	r7,r10,16
    76ac:	3010d43a 	srli	r8,r6,16
    76b0:	5028d43a 	srli	r20,r10,16
    76b4:	2489883a 	add	r4,r4,r18
    76b8:	8abfffcc 	andi	r10,r17,65535
    76bc:	3a95883a 	add	r10,r7,r10
    76c0:	4119883a 	add	r12,r8,r4
    76c4:	a169883a 	add	r20,r20,r5
    76c8:	1a87883a 	add	r3,r3,r10
    76cc:	6d5b383a 	mul	r13,r13,r21
    76d0:	6480022e 	bgeu	r12,r18,76dc <__muldf3+0x400>
    76d4:	01000074 	movhi	r4,1
    76d8:	691b883a 	add	r13,r13,r4
    76dc:	7c25383a 	mul	r18,r15,r16
    76e0:	7d4b383a 	mul	r5,r15,r21
    76e4:	84cf383a 	mul	r7,r16,r19
    76e8:	901ed43a 	srli	r15,r18,16
    76ec:	6008d43a 	srli	r4,r12,16
    76f0:	6010943a 	slli	r8,r12,16
    76f4:	394f883a 	add	r7,r7,r5
    76f8:	333fffcc 	andi	r12,r6,65535
    76fc:	79df883a 	add	r15,r15,r7
    7700:	235b883a 	add	r13,r4,r13
    7704:	9d63383a 	mul	r17,r19,r21
    7708:	4309883a 	add	r4,r8,r12
    770c:	7940022e 	bgeu	r15,r5,7718 <__muldf3+0x43c>
    7710:	01400074 	movhi	r5,1
    7714:	8963883a 	add	r17,r17,r5
    7718:	780a943a 	slli	r5,r15,16
    771c:	91bfffcc 	andi	r6,r18,65535
    7720:	70c7883a 	add	r3,r14,r3
    7724:	298d883a 	add	r6,r5,r6
    7728:	1a8f803a 	cmpltu	r7,r3,r10
    772c:	350b883a 	add	r5,r6,r20
    7730:	20c7883a 	add	r3,r4,r3
    7734:	3955883a 	add	r10,r7,r5
    7738:	1909803a 	cmpltu	r4,r3,r4
    773c:	6a91883a 	add	r8,r13,r10
    7740:	780cd43a 	srli	r6,r15,16
    7744:	2219883a 	add	r12,r4,r8
    7748:	2d0b803a 	cmpltu	r5,r5,r20
    774c:	51cf803a 	cmpltu	r7,r10,r7
    7750:	29ceb03a 	or	r7,r5,r7
    7754:	4351803a 	cmpltu	r8,r8,r13
    7758:	610b803a 	cmpltu	r5,r12,r4
    775c:	4148b03a 	or	r4,r8,r5
    7760:	398f883a 	add	r7,r7,r6
    7764:	3909883a 	add	r4,r7,r4
    7768:	1810927a 	slli	r8,r3,9
    776c:	2449883a 	add	r4,r4,r17
    7770:	2008927a 	slli	r4,r4,9
    7774:	6022d5fa 	srli	r17,r12,23
    7778:	1806d5fa 	srli	r3,r3,23
    777c:	4252b03a 	or	r9,r8,r9
    7780:	600a927a 	slli	r5,r12,9
    7784:	4810c03a 	cmpne	r8,r9,zero
    7788:	2462b03a 	or	r17,r4,r17
    778c:	40c6b03a 	or	r3,r8,r3
    7790:	8900402c 	andhi	r4,r17,256
    7794:	1950b03a 	or	r8,r3,r5
    7798:	20000726 	beq	r4,zero,77b8 <__muldf3+0x4dc>
    779c:	4006d07a 	srli	r3,r8,1
    77a0:	880497fa 	slli	r2,r17,31
    77a4:	4200004c 	andi	r8,r8,1
    77a8:	8822d07a 	srli	r17,r17,1
    77ac:	1a10b03a 	or	r8,r3,r8
    77b0:	1210b03a 	or	r8,r2,r8
    77b4:	5805883a 	mov	r2,r11
    77b8:	1140ffc4 	addi	r5,r2,1023
    77bc:	0140440e 	bge	zero,r5,78d0 <__muldf3+0x5f4>
    77c0:	40c001cc 	andi	r3,r8,7
    77c4:	18000726 	beq	r3,zero,77e4 <__muldf3+0x508>
    77c8:	40c003cc 	andi	r3,r8,15
    77cc:	01000104 	movi	r4,4
    77d0:	19000426 	beq	r3,r4,77e4 <__muldf3+0x508>
    77d4:	4107883a 	add	r3,r8,r4
    77d8:	1a11803a 	cmpltu	r8,r3,r8
    77dc:	8a23883a 	add	r17,r17,r8
    77e0:	1811883a 	mov	r8,r3
    77e4:	88c0402c 	andhi	r3,r17,256
    77e8:	18000426 	beq	r3,zero,77fc <__muldf3+0x520>
    77ec:	11410004 	addi	r5,r2,1024
    77f0:	00bfc034 	movhi	r2,65280
    77f4:	10bfffc4 	addi	r2,r2,-1
    77f8:	88a2703a 	and	r17,r17,r2
    77fc:	0081ff84 	movi	r2,2046
    7800:	117f6416 	blt	r2,r5,7594 <__alt_data_end+0xf0007594>
    7804:	8828977a 	slli	r20,r17,29
    7808:	4010d0fa 	srli	r8,r8,3
    780c:	8822927a 	slli	r17,r17,9
    7810:	2881ffcc 	andi	r2,r5,2047
    7814:	a228b03a 	or	r20,r20,r8
    7818:	880ad33a 	srli	r5,r17,12
    781c:	b02b883a 	mov	r21,r22
    7820:	003f0d06 	br	7458 <__alt_data_end+0xf0007458>
    7824:	8080022c 	andhi	r2,r16,8
    7828:	10000926 	beq	r2,zero,7850 <__muldf3+0x574>
    782c:	8880022c 	andhi	r2,r17,8
    7830:	1000071e 	bne	r2,zero,7850 <__muldf3+0x574>
    7834:	00800434 	movhi	r2,16
    7838:	89400234 	orhi	r5,r17,8
    783c:	10bfffc4 	addi	r2,r2,-1
    7840:	b82b883a 	mov	r21,r23
    7844:	288a703a 	and	r5,r5,r2
    7848:	4029883a 	mov	r20,r8
    784c:	003f6806 	br	75f0 <__alt_data_end+0xf00075f0>
    7850:	00800434 	movhi	r2,16
    7854:	81400234 	orhi	r5,r16,8
    7858:	10bfffc4 	addi	r2,r2,-1
    785c:	288a703a 	and	r5,r5,r2
    7860:	003f6306 	br	75f0 <__alt_data_end+0xf00075f0>
    7864:	147ff604 	addi	r17,r2,-40
    7868:	3462983a 	sll	r17,r6,r17
    786c:	0011883a 	mov	r8,zero
    7870:	003f4406 	br	7584 <__alt_data_end+0xf0007584>
    7874:	3009883a 	mov	r4,r6
    7878:	d9800215 	stw	r6,8(sp)
    787c:	da400115 	stw	r9,4(sp)
    7880:	da800015 	stw	r10,0(sp)
    7884:	000844c0 	call	844c <__clzsi2>
    7888:	10800804 	addi	r2,r2,32
    788c:	da800017 	ldw	r10,0(sp)
    7890:	da400117 	ldw	r9,4(sp)
    7894:	d9800217 	ldw	r6,8(sp)
    7898:	003f3006 	br	755c <__alt_data_end+0xf000755c>
    789c:	143ff604 	addi	r16,r2,-40
    78a0:	9c20983a 	sll	r16,r19,r16
    78a4:	0029883a 	mov	r20,zero
    78a8:	003f1606 	br	7504 <__alt_data_end+0xf0007504>
    78ac:	d9800215 	stw	r6,8(sp)
    78b0:	d9c00015 	stw	r7,0(sp)
    78b4:	da400115 	stw	r9,4(sp)
    78b8:	000844c0 	call	844c <__clzsi2>
    78bc:	10800804 	addi	r2,r2,32
    78c0:	da400117 	ldw	r9,4(sp)
    78c4:	d9c00017 	ldw	r7,0(sp)
    78c8:	d9800217 	ldw	r6,8(sp)
    78cc:	003f0306 	br	74dc <__alt_data_end+0xf00074dc>
    78d0:	00c00044 	movi	r3,1
    78d4:	1947c83a 	sub	r3,r3,r5
    78d8:	00800e04 	movi	r2,56
    78dc:	10feda16 	blt	r2,r3,7448 <__alt_data_end+0xf0007448>
    78e0:	008007c4 	movi	r2,31
    78e4:	10c01b16 	blt	r2,r3,7954 <__muldf3+0x678>
    78e8:	00800804 	movi	r2,32
    78ec:	10c5c83a 	sub	r2,r2,r3
    78f0:	888a983a 	sll	r5,r17,r2
    78f4:	40c8d83a 	srl	r4,r8,r3
    78f8:	4084983a 	sll	r2,r8,r2
    78fc:	88e2d83a 	srl	r17,r17,r3
    7900:	2906b03a 	or	r3,r5,r4
    7904:	1004c03a 	cmpne	r2,r2,zero
    7908:	1886b03a 	or	r3,r3,r2
    790c:	188001cc 	andi	r2,r3,7
    7910:	10000726 	beq	r2,zero,7930 <__muldf3+0x654>
    7914:	188003cc 	andi	r2,r3,15
    7918:	01000104 	movi	r4,4
    791c:	11000426 	beq	r2,r4,7930 <__muldf3+0x654>
    7920:	1805883a 	mov	r2,r3
    7924:	10c00104 	addi	r3,r2,4
    7928:	1885803a 	cmpltu	r2,r3,r2
    792c:	88a3883a 	add	r17,r17,r2
    7930:	8880202c 	andhi	r2,r17,128
    7934:	10001c26 	beq	r2,zero,79a8 <__muldf3+0x6cc>
    7938:	b02b883a 	mov	r21,r22
    793c:	00800044 	movi	r2,1
    7940:	000b883a 	mov	r5,zero
    7944:	0029883a 	mov	r20,zero
    7948:	003ec306 	br	7458 <__alt_data_end+0xf0007458>
    794c:	5805883a 	mov	r2,r11
    7950:	003f9906 	br	77b8 <__alt_data_end+0xf00077b8>
    7954:	00bff844 	movi	r2,-31
    7958:	1145c83a 	sub	r2,r2,r5
    795c:	8888d83a 	srl	r4,r17,r2
    7960:	00800804 	movi	r2,32
    7964:	18801a26 	beq	r3,r2,79d0 <__muldf3+0x6f4>
    7968:	00801004 	movi	r2,64
    796c:	10c5c83a 	sub	r2,r2,r3
    7970:	8884983a 	sll	r2,r17,r2
    7974:	1204b03a 	or	r2,r2,r8
    7978:	1004c03a 	cmpne	r2,r2,zero
    797c:	2084b03a 	or	r2,r4,r2
    7980:	144001cc 	andi	r17,r2,7
    7984:	88000d1e 	bne	r17,zero,79bc <__muldf3+0x6e0>
    7988:	000b883a 	mov	r5,zero
    798c:	1028d0fa 	srli	r20,r2,3
    7990:	b02b883a 	mov	r21,r22
    7994:	0005883a 	mov	r2,zero
    7998:	a468b03a 	or	r20,r20,r17
    799c:	003eae06 	br	7458 <__alt_data_end+0xf0007458>
    79a0:	1007883a 	mov	r3,r2
    79a4:	0023883a 	mov	r17,zero
    79a8:	880a927a 	slli	r5,r17,9
    79ac:	1805883a 	mov	r2,r3
    79b0:	8822977a 	slli	r17,r17,29
    79b4:	280ad33a 	srli	r5,r5,12
    79b8:	003ff406 	br	798c <__alt_data_end+0xf000798c>
    79bc:	10c003cc 	andi	r3,r2,15
    79c0:	01000104 	movi	r4,4
    79c4:	193ff626 	beq	r3,r4,79a0 <__alt_data_end+0xf00079a0>
    79c8:	0023883a 	mov	r17,zero
    79cc:	003fd506 	br	7924 <__alt_data_end+0xf0007924>
    79d0:	0005883a 	mov	r2,zero
    79d4:	003fe706 	br	7974 <__alt_data_end+0xf0007974>
    79d8:	00800434 	movhi	r2,16
    79dc:	89400234 	orhi	r5,r17,8
    79e0:	10bfffc4 	addi	r2,r2,-1
    79e4:	b02b883a 	mov	r21,r22
    79e8:	288a703a 	and	r5,r5,r2
    79ec:	4029883a 	mov	r20,r8
    79f0:	003eff06 	br	75f0 <__alt_data_end+0xf00075f0>

000079f4 <__subdf3>:
    79f4:	02000434 	movhi	r8,16
    79f8:	423fffc4 	addi	r8,r8,-1
    79fc:	defffb04 	addi	sp,sp,-20
    7a00:	2a14703a 	and	r10,r5,r8
    7a04:	3812d53a 	srli	r9,r7,20
    7a08:	3a10703a 	and	r8,r7,r8
    7a0c:	2006d77a 	srli	r3,r4,29
    7a10:	3004d77a 	srli	r2,r6,29
    7a14:	dc000015 	stw	r16,0(sp)
    7a18:	501490fa 	slli	r10,r10,3
    7a1c:	2820d53a 	srli	r16,r5,20
    7a20:	401090fa 	slli	r8,r8,3
    7a24:	dc800215 	stw	r18,8(sp)
    7a28:	dc400115 	stw	r17,4(sp)
    7a2c:	dfc00415 	stw	ra,16(sp)
    7a30:	202290fa 	slli	r17,r4,3
    7a34:	dcc00315 	stw	r19,12(sp)
    7a38:	4a41ffcc 	andi	r9,r9,2047
    7a3c:	0101ffc4 	movi	r4,2047
    7a40:	2824d7fa 	srli	r18,r5,31
    7a44:	8401ffcc 	andi	r16,r16,2047
    7a48:	50c6b03a 	or	r3,r10,r3
    7a4c:	380ed7fa 	srli	r7,r7,31
    7a50:	408ab03a 	or	r5,r8,r2
    7a54:	300c90fa 	slli	r6,r6,3
    7a58:	49009626 	beq	r9,r4,7cb4 <__subdf3+0x2c0>
    7a5c:	39c0005c 	xori	r7,r7,1
    7a60:	8245c83a 	sub	r2,r16,r9
    7a64:	3c807426 	beq	r7,r18,7c38 <__subdf3+0x244>
    7a68:	0080af0e 	bge	zero,r2,7d28 <__subdf3+0x334>
    7a6c:	48002a1e 	bne	r9,zero,7b18 <__subdf3+0x124>
    7a70:	2988b03a 	or	r4,r5,r6
    7a74:	20009a1e 	bne	r4,zero,7ce0 <__subdf3+0x2ec>
    7a78:	888001cc 	andi	r2,r17,7
    7a7c:	10000726 	beq	r2,zero,7a9c <__subdf3+0xa8>
    7a80:	888003cc 	andi	r2,r17,15
    7a84:	01000104 	movi	r4,4
    7a88:	11000426 	beq	r2,r4,7a9c <__subdf3+0xa8>
    7a8c:	890b883a 	add	r5,r17,r4
    7a90:	2c63803a 	cmpltu	r17,r5,r17
    7a94:	1c47883a 	add	r3,r3,r17
    7a98:	2823883a 	mov	r17,r5
    7a9c:	1880202c 	andhi	r2,r3,128
    7aa0:	10005926 	beq	r2,zero,7c08 <__subdf3+0x214>
    7aa4:	84000044 	addi	r16,r16,1
    7aa8:	0081ffc4 	movi	r2,2047
    7aac:	8080be26 	beq	r16,r2,7da8 <__subdf3+0x3b4>
    7ab0:	017fe034 	movhi	r5,65408
    7ab4:	297fffc4 	addi	r5,r5,-1
    7ab8:	1946703a 	and	r3,r3,r5
    7abc:	1804977a 	slli	r2,r3,29
    7ac0:	1806927a 	slli	r3,r3,9
    7ac4:	8822d0fa 	srli	r17,r17,3
    7ac8:	8401ffcc 	andi	r16,r16,2047
    7acc:	180ad33a 	srli	r5,r3,12
    7ad0:	9100004c 	andi	r4,r18,1
    7ad4:	1444b03a 	or	r2,r2,r17
    7ad8:	80c1ffcc 	andi	r3,r16,2047
    7adc:	1820953a 	slli	r16,r3,20
    7ae0:	20c03fcc 	andi	r3,r4,255
    7ae4:	180897fa 	slli	r4,r3,31
    7ae8:	00c00434 	movhi	r3,16
    7aec:	18ffffc4 	addi	r3,r3,-1
    7af0:	28c6703a 	and	r3,r5,r3
    7af4:	1c06b03a 	or	r3,r3,r16
    7af8:	1906b03a 	or	r3,r3,r4
    7afc:	dfc00417 	ldw	ra,16(sp)
    7b00:	dcc00317 	ldw	r19,12(sp)
    7b04:	dc800217 	ldw	r18,8(sp)
    7b08:	dc400117 	ldw	r17,4(sp)
    7b0c:	dc000017 	ldw	r16,0(sp)
    7b10:	dec00504 	addi	sp,sp,20
    7b14:	f800283a 	ret
    7b18:	0101ffc4 	movi	r4,2047
    7b1c:	813fd626 	beq	r16,r4,7a78 <__alt_data_end+0xf0007a78>
    7b20:	29402034 	orhi	r5,r5,128
    7b24:	01000e04 	movi	r4,56
    7b28:	2080a316 	blt	r4,r2,7db8 <__subdf3+0x3c4>
    7b2c:	010007c4 	movi	r4,31
    7b30:	2080c616 	blt	r4,r2,7e4c <__subdf3+0x458>
    7b34:	01000804 	movi	r4,32
    7b38:	2089c83a 	sub	r4,r4,r2
    7b3c:	2910983a 	sll	r8,r5,r4
    7b40:	308ed83a 	srl	r7,r6,r2
    7b44:	3108983a 	sll	r4,r6,r4
    7b48:	2884d83a 	srl	r2,r5,r2
    7b4c:	41ccb03a 	or	r6,r8,r7
    7b50:	2008c03a 	cmpne	r4,r4,zero
    7b54:	310cb03a 	or	r6,r6,r4
    7b58:	898dc83a 	sub	r6,r17,r6
    7b5c:	89a3803a 	cmpltu	r17,r17,r6
    7b60:	1887c83a 	sub	r3,r3,r2
    7b64:	1c47c83a 	sub	r3,r3,r17
    7b68:	3023883a 	mov	r17,r6
    7b6c:	1880202c 	andhi	r2,r3,128
    7b70:	10002326 	beq	r2,zero,7c00 <__subdf3+0x20c>
    7b74:	04c02034 	movhi	r19,128
    7b78:	9cffffc4 	addi	r19,r19,-1
    7b7c:	1ce6703a 	and	r19,r3,r19
    7b80:	98007a26 	beq	r19,zero,7d6c <__subdf3+0x378>
    7b84:	9809883a 	mov	r4,r19
    7b88:	000844c0 	call	844c <__clzsi2>
    7b8c:	113ffe04 	addi	r4,r2,-8
    7b90:	00c007c4 	movi	r3,31
    7b94:	19007b16 	blt	r3,r4,7d84 <__subdf3+0x390>
    7b98:	00800804 	movi	r2,32
    7b9c:	1105c83a 	sub	r2,r2,r4
    7ba0:	8884d83a 	srl	r2,r17,r2
    7ba4:	9906983a 	sll	r3,r19,r4
    7ba8:	8922983a 	sll	r17,r17,r4
    7bac:	10c4b03a 	or	r2,r2,r3
    7bb0:	24007816 	blt	r4,r16,7d94 <__subdf3+0x3a0>
    7bb4:	2421c83a 	sub	r16,r4,r16
    7bb8:	80c00044 	addi	r3,r16,1
    7bbc:	010007c4 	movi	r4,31
    7bc0:	20c09516 	blt	r4,r3,7e18 <__subdf3+0x424>
    7bc4:	01400804 	movi	r5,32
    7bc8:	28cbc83a 	sub	r5,r5,r3
    7bcc:	88c8d83a 	srl	r4,r17,r3
    7bd0:	8962983a 	sll	r17,r17,r5
    7bd4:	114a983a 	sll	r5,r2,r5
    7bd8:	10c6d83a 	srl	r3,r2,r3
    7bdc:	8804c03a 	cmpne	r2,r17,zero
    7be0:	290ab03a 	or	r5,r5,r4
    7be4:	28a2b03a 	or	r17,r5,r2
    7be8:	0021883a 	mov	r16,zero
    7bec:	003fa206 	br	7a78 <__alt_data_end+0xf0007a78>
    7bf0:	2090b03a 	or	r8,r4,r2
    7bf4:	40018e26 	beq	r8,zero,8230 <__subdf3+0x83c>
    7bf8:	1007883a 	mov	r3,r2
    7bfc:	2023883a 	mov	r17,r4
    7c00:	888001cc 	andi	r2,r17,7
    7c04:	103f9e1e 	bne	r2,zero,7a80 <__alt_data_end+0xf0007a80>
    7c08:	1804977a 	slli	r2,r3,29
    7c0c:	8822d0fa 	srli	r17,r17,3
    7c10:	1810d0fa 	srli	r8,r3,3
    7c14:	9100004c 	andi	r4,r18,1
    7c18:	1444b03a 	or	r2,r2,r17
    7c1c:	00c1ffc4 	movi	r3,2047
    7c20:	80c02826 	beq	r16,r3,7cc4 <__subdf3+0x2d0>
    7c24:	01400434 	movhi	r5,16
    7c28:	297fffc4 	addi	r5,r5,-1
    7c2c:	80e0703a 	and	r16,r16,r3
    7c30:	414a703a 	and	r5,r8,r5
    7c34:	003fa806 	br	7ad8 <__alt_data_end+0xf0007ad8>
    7c38:	0080630e 	bge	zero,r2,7dc8 <__subdf3+0x3d4>
    7c3c:	48003026 	beq	r9,zero,7d00 <__subdf3+0x30c>
    7c40:	0101ffc4 	movi	r4,2047
    7c44:	813f8c26 	beq	r16,r4,7a78 <__alt_data_end+0xf0007a78>
    7c48:	29402034 	orhi	r5,r5,128
    7c4c:	01000e04 	movi	r4,56
    7c50:	2080a90e 	bge	r4,r2,7ef8 <__subdf3+0x504>
    7c54:	298cb03a 	or	r6,r5,r6
    7c58:	3012c03a 	cmpne	r9,r6,zero
    7c5c:	0005883a 	mov	r2,zero
    7c60:	4c53883a 	add	r9,r9,r17
    7c64:	4c63803a 	cmpltu	r17,r9,r17
    7c68:	10c7883a 	add	r3,r2,r3
    7c6c:	88c7883a 	add	r3,r17,r3
    7c70:	4823883a 	mov	r17,r9
    7c74:	1880202c 	andhi	r2,r3,128
    7c78:	1000d026 	beq	r2,zero,7fbc <__subdf3+0x5c8>
    7c7c:	84000044 	addi	r16,r16,1
    7c80:	0081ffc4 	movi	r2,2047
    7c84:	8080fe26 	beq	r16,r2,8080 <__subdf3+0x68c>
    7c88:	00bfe034 	movhi	r2,65408
    7c8c:	10bfffc4 	addi	r2,r2,-1
    7c90:	1886703a 	and	r3,r3,r2
    7c94:	880ad07a 	srli	r5,r17,1
    7c98:	180497fa 	slli	r2,r3,31
    7c9c:	8900004c 	andi	r4,r17,1
    7ca0:	2922b03a 	or	r17,r5,r4
    7ca4:	1806d07a 	srli	r3,r3,1
    7ca8:	1462b03a 	or	r17,r2,r17
    7cac:	3825883a 	mov	r18,r7
    7cb0:	003f7106 	br	7a78 <__alt_data_end+0xf0007a78>
    7cb4:	2984b03a 	or	r2,r5,r6
    7cb8:	103f6826 	beq	r2,zero,7a5c <__alt_data_end+0xf0007a5c>
    7cbc:	39c03fcc 	andi	r7,r7,255
    7cc0:	003f6706 	br	7a60 <__alt_data_end+0xf0007a60>
    7cc4:	4086b03a 	or	r3,r8,r2
    7cc8:	18015226 	beq	r3,zero,8214 <__subdf3+0x820>
    7ccc:	00c00434 	movhi	r3,16
    7cd0:	41400234 	orhi	r5,r8,8
    7cd4:	18ffffc4 	addi	r3,r3,-1
    7cd8:	28ca703a 	and	r5,r5,r3
    7cdc:	003f7e06 	br	7ad8 <__alt_data_end+0xf0007ad8>
    7ce0:	10bfffc4 	addi	r2,r2,-1
    7ce4:	1000491e 	bne	r2,zero,7e0c <__subdf3+0x418>
    7ce8:	898fc83a 	sub	r7,r17,r6
    7cec:	89e3803a 	cmpltu	r17,r17,r7
    7cf0:	1947c83a 	sub	r3,r3,r5
    7cf4:	1c47c83a 	sub	r3,r3,r17
    7cf8:	3823883a 	mov	r17,r7
    7cfc:	003f9b06 	br	7b6c <__alt_data_end+0xf0007b6c>
    7d00:	2988b03a 	or	r4,r5,r6
    7d04:	203f5c26 	beq	r4,zero,7a78 <__alt_data_end+0xf0007a78>
    7d08:	10bfffc4 	addi	r2,r2,-1
    7d0c:	1000931e 	bne	r2,zero,7f5c <__subdf3+0x568>
    7d10:	898d883a 	add	r6,r17,r6
    7d14:	3463803a 	cmpltu	r17,r6,r17
    7d18:	1947883a 	add	r3,r3,r5
    7d1c:	88c7883a 	add	r3,r17,r3
    7d20:	3023883a 	mov	r17,r6
    7d24:	003fd306 	br	7c74 <__alt_data_end+0xf0007c74>
    7d28:	1000541e 	bne	r2,zero,7e7c <__subdf3+0x488>
    7d2c:	80800044 	addi	r2,r16,1
    7d30:	1081ffcc 	andi	r2,r2,2047
    7d34:	01000044 	movi	r4,1
    7d38:	2080a20e 	bge	r4,r2,7fc4 <__subdf3+0x5d0>
    7d3c:	8989c83a 	sub	r4,r17,r6
    7d40:	8905803a 	cmpltu	r2,r17,r4
    7d44:	1967c83a 	sub	r19,r3,r5
    7d48:	98a7c83a 	sub	r19,r19,r2
    7d4c:	9880202c 	andhi	r2,r19,128
    7d50:	10006326 	beq	r2,zero,7ee0 <__subdf3+0x4ec>
    7d54:	3463c83a 	sub	r17,r6,r17
    7d58:	28c7c83a 	sub	r3,r5,r3
    7d5c:	344d803a 	cmpltu	r6,r6,r17
    7d60:	19a7c83a 	sub	r19,r3,r6
    7d64:	3825883a 	mov	r18,r7
    7d68:	983f861e 	bne	r19,zero,7b84 <__alt_data_end+0xf0007b84>
    7d6c:	8809883a 	mov	r4,r17
    7d70:	000844c0 	call	844c <__clzsi2>
    7d74:	10800804 	addi	r2,r2,32
    7d78:	113ffe04 	addi	r4,r2,-8
    7d7c:	00c007c4 	movi	r3,31
    7d80:	193f850e 	bge	r3,r4,7b98 <__alt_data_end+0xf0007b98>
    7d84:	10bff604 	addi	r2,r2,-40
    7d88:	8884983a 	sll	r2,r17,r2
    7d8c:	0023883a 	mov	r17,zero
    7d90:	243f880e 	bge	r4,r16,7bb4 <__alt_data_end+0xf0007bb4>
    7d94:	00ffe034 	movhi	r3,65408
    7d98:	18ffffc4 	addi	r3,r3,-1
    7d9c:	8121c83a 	sub	r16,r16,r4
    7da0:	10c6703a 	and	r3,r2,r3
    7da4:	003f3406 	br	7a78 <__alt_data_end+0xf0007a78>
    7da8:	9100004c 	andi	r4,r18,1
    7dac:	000b883a 	mov	r5,zero
    7db0:	0005883a 	mov	r2,zero
    7db4:	003f4806 	br	7ad8 <__alt_data_end+0xf0007ad8>
    7db8:	298cb03a 	or	r6,r5,r6
    7dbc:	300cc03a 	cmpne	r6,r6,zero
    7dc0:	0005883a 	mov	r2,zero
    7dc4:	003f6406 	br	7b58 <__alt_data_end+0xf0007b58>
    7dc8:	10009a1e 	bne	r2,zero,8034 <__subdf3+0x640>
    7dcc:	82400044 	addi	r9,r16,1
    7dd0:	4881ffcc 	andi	r2,r9,2047
    7dd4:	02800044 	movi	r10,1
    7dd8:	5080670e 	bge	r10,r2,7f78 <__subdf3+0x584>
    7ddc:	0081ffc4 	movi	r2,2047
    7de0:	4880af26 	beq	r9,r2,80a0 <__subdf3+0x6ac>
    7de4:	898d883a 	add	r6,r17,r6
    7de8:	1945883a 	add	r2,r3,r5
    7dec:	3447803a 	cmpltu	r3,r6,r17
    7df0:	1887883a 	add	r3,r3,r2
    7df4:	182297fa 	slli	r17,r3,31
    7df8:	300cd07a 	srli	r6,r6,1
    7dfc:	1806d07a 	srli	r3,r3,1
    7e00:	4821883a 	mov	r16,r9
    7e04:	89a2b03a 	or	r17,r17,r6
    7e08:	003f1b06 	br	7a78 <__alt_data_end+0xf0007a78>
    7e0c:	0101ffc4 	movi	r4,2047
    7e10:	813f441e 	bne	r16,r4,7b24 <__alt_data_end+0xf0007b24>
    7e14:	003f1806 	br	7a78 <__alt_data_end+0xf0007a78>
    7e18:	843ff844 	addi	r16,r16,-31
    7e1c:	01400804 	movi	r5,32
    7e20:	1408d83a 	srl	r4,r2,r16
    7e24:	19405026 	beq	r3,r5,7f68 <__subdf3+0x574>
    7e28:	01401004 	movi	r5,64
    7e2c:	28c7c83a 	sub	r3,r5,r3
    7e30:	10c4983a 	sll	r2,r2,r3
    7e34:	88a2b03a 	or	r17,r17,r2
    7e38:	8822c03a 	cmpne	r17,r17,zero
    7e3c:	2462b03a 	or	r17,r4,r17
    7e40:	0007883a 	mov	r3,zero
    7e44:	0021883a 	mov	r16,zero
    7e48:	003f6d06 	br	7c00 <__alt_data_end+0xf0007c00>
    7e4c:	11fff804 	addi	r7,r2,-32
    7e50:	01000804 	movi	r4,32
    7e54:	29ced83a 	srl	r7,r5,r7
    7e58:	11004526 	beq	r2,r4,7f70 <__subdf3+0x57c>
    7e5c:	01001004 	movi	r4,64
    7e60:	2089c83a 	sub	r4,r4,r2
    7e64:	2904983a 	sll	r2,r5,r4
    7e68:	118cb03a 	or	r6,r2,r6
    7e6c:	300cc03a 	cmpne	r6,r6,zero
    7e70:	398cb03a 	or	r6,r7,r6
    7e74:	0005883a 	mov	r2,zero
    7e78:	003f3706 	br	7b58 <__alt_data_end+0xf0007b58>
    7e7c:	80002a26 	beq	r16,zero,7f28 <__subdf3+0x534>
    7e80:	0101ffc4 	movi	r4,2047
    7e84:	49006626 	beq	r9,r4,8020 <__subdf3+0x62c>
    7e88:	0085c83a 	sub	r2,zero,r2
    7e8c:	18c02034 	orhi	r3,r3,128
    7e90:	01000e04 	movi	r4,56
    7e94:	20807e16 	blt	r4,r2,8090 <__subdf3+0x69c>
    7e98:	010007c4 	movi	r4,31
    7e9c:	2080e716 	blt	r4,r2,823c <__subdf3+0x848>
    7ea0:	01000804 	movi	r4,32
    7ea4:	2089c83a 	sub	r4,r4,r2
    7ea8:	1914983a 	sll	r10,r3,r4
    7eac:	8890d83a 	srl	r8,r17,r2
    7eb0:	8908983a 	sll	r4,r17,r4
    7eb4:	1884d83a 	srl	r2,r3,r2
    7eb8:	5222b03a 	or	r17,r10,r8
    7ebc:	2006c03a 	cmpne	r3,r4,zero
    7ec0:	88e2b03a 	or	r17,r17,r3
    7ec4:	3463c83a 	sub	r17,r6,r17
    7ec8:	2885c83a 	sub	r2,r5,r2
    7ecc:	344d803a 	cmpltu	r6,r6,r17
    7ed0:	1187c83a 	sub	r3,r2,r6
    7ed4:	4821883a 	mov	r16,r9
    7ed8:	3825883a 	mov	r18,r7
    7edc:	003f2306 	br	7b6c <__alt_data_end+0xf0007b6c>
    7ee0:	24d0b03a 	or	r8,r4,r19
    7ee4:	40001b1e 	bne	r8,zero,7f54 <__subdf3+0x560>
    7ee8:	0005883a 	mov	r2,zero
    7eec:	0009883a 	mov	r4,zero
    7ef0:	0021883a 	mov	r16,zero
    7ef4:	003f4906 	br	7c1c <__alt_data_end+0xf0007c1c>
    7ef8:	010007c4 	movi	r4,31
    7efc:	20803a16 	blt	r4,r2,7fe8 <__subdf3+0x5f4>
    7f00:	01000804 	movi	r4,32
    7f04:	2089c83a 	sub	r4,r4,r2
    7f08:	2912983a 	sll	r9,r5,r4
    7f0c:	3090d83a 	srl	r8,r6,r2
    7f10:	3108983a 	sll	r4,r6,r4
    7f14:	2884d83a 	srl	r2,r5,r2
    7f18:	4a12b03a 	or	r9,r9,r8
    7f1c:	2008c03a 	cmpne	r4,r4,zero
    7f20:	4912b03a 	or	r9,r9,r4
    7f24:	003f4e06 	br	7c60 <__alt_data_end+0xf0007c60>
    7f28:	1c48b03a 	or	r4,r3,r17
    7f2c:	20003c26 	beq	r4,zero,8020 <__subdf3+0x62c>
    7f30:	0084303a 	nor	r2,zero,r2
    7f34:	1000381e 	bne	r2,zero,8018 <__subdf3+0x624>
    7f38:	3463c83a 	sub	r17,r6,r17
    7f3c:	28c5c83a 	sub	r2,r5,r3
    7f40:	344d803a 	cmpltu	r6,r6,r17
    7f44:	1187c83a 	sub	r3,r2,r6
    7f48:	4821883a 	mov	r16,r9
    7f4c:	3825883a 	mov	r18,r7
    7f50:	003f0606 	br	7b6c <__alt_data_end+0xf0007b6c>
    7f54:	2023883a 	mov	r17,r4
    7f58:	003f0906 	br	7b80 <__alt_data_end+0xf0007b80>
    7f5c:	0101ffc4 	movi	r4,2047
    7f60:	813f3a1e 	bne	r16,r4,7c4c <__alt_data_end+0xf0007c4c>
    7f64:	003ec406 	br	7a78 <__alt_data_end+0xf0007a78>
    7f68:	0005883a 	mov	r2,zero
    7f6c:	003fb106 	br	7e34 <__alt_data_end+0xf0007e34>
    7f70:	0005883a 	mov	r2,zero
    7f74:	003fbc06 	br	7e68 <__alt_data_end+0xf0007e68>
    7f78:	1c44b03a 	or	r2,r3,r17
    7f7c:	80008e1e 	bne	r16,zero,81b8 <__subdf3+0x7c4>
    7f80:	1000c826 	beq	r2,zero,82a4 <__subdf3+0x8b0>
    7f84:	2984b03a 	or	r2,r5,r6
    7f88:	103ebb26 	beq	r2,zero,7a78 <__alt_data_end+0xf0007a78>
    7f8c:	8989883a 	add	r4,r17,r6
    7f90:	1945883a 	add	r2,r3,r5
    7f94:	2447803a 	cmpltu	r3,r4,r17
    7f98:	1887883a 	add	r3,r3,r2
    7f9c:	1880202c 	andhi	r2,r3,128
    7fa0:	2023883a 	mov	r17,r4
    7fa4:	103f1626 	beq	r2,zero,7c00 <__alt_data_end+0xf0007c00>
    7fa8:	00bfe034 	movhi	r2,65408
    7fac:	10bfffc4 	addi	r2,r2,-1
    7fb0:	5021883a 	mov	r16,r10
    7fb4:	1886703a 	and	r3,r3,r2
    7fb8:	003eaf06 	br	7a78 <__alt_data_end+0xf0007a78>
    7fbc:	3825883a 	mov	r18,r7
    7fc0:	003f0f06 	br	7c00 <__alt_data_end+0xf0007c00>
    7fc4:	1c44b03a 	or	r2,r3,r17
    7fc8:	8000251e 	bne	r16,zero,8060 <__subdf3+0x66c>
    7fcc:	1000661e 	bne	r2,zero,8168 <__subdf3+0x774>
    7fd0:	2990b03a 	or	r8,r5,r6
    7fd4:	40009626 	beq	r8,zero,8230 <__subdf3+0x83c>
    7fd8:	2807883a 	mov	r3,r5
    7fdc:	3023883a 	mov	r17,r6
    7fe0:	3825883a 	mov	r18,r7
    7fe4:	003ea406 	br	7a78 <__alt_data_end+0xf0007a78>
    7fe8:	127ff804 	addi	r9,r2,-32
    7fec:	01000804 	movi	r4,32
    7ff0:	2a52d83a 	srl	r9,r5,r9
    7ff4:	11008c26 	beq	r2,r4,8228 <__subdf3+0x834>
    7ff8:	01001004 	movi	r4,64
    7ffc:	2085c83a 	sub	r2,r4,r2
    8000:	2884983a 	sll	r2,r5,r2
    8004:	118cb03a 	or	r6,r2,r6
    8008:	300cc03a 	cmpne	r6,r6,zero
    800c:	4992b03a 	or	r9,r9,r6
    8010:	0005883a 	mov	r2,zero
    8014:	003f1206 	br	7c60 <__alt_data_end+0xf0007c60>
    8018:	0101ffc4 	movi	r4,2047
    801c:	493f9c1e 	bne	r9,r4,7e90 <__alt_data_end+0xf0007e90>
    8020:	2807883a 	mov	r3,r5
    8024:	3023883a 	mov	r17,r6
    8028:	4821883a 	mov	r16,r9
    802c:	3825883a 	mov	r18,r7
    8030:	003e9106 	br	7a78 <__alt_data_end+0xf0007a78>
    8034:	80001f1e 	bne	r16,zero,80b4 <__subdf3+0x6c0>
    8038:	1c48b03a 	or	r4,r3,r17
    803c:	20005a26 	beq	r4,zero,81a8 <__subdf3+0x7b4>
    8040:	0084303a 	nor	r2,zero,r2
    8044:	1000561e 	bne	r2,zero,81a0 <__subdf3+0x7ac>
    8048:	89a3883a 	add	r17,r17,r6
    804c:	1945883a 	add	r2,r3,r5
    8050:	898d803a 	cmpltu	r6,r17,r6
    8054:	3087883a 	add	r3,r6,r2
    8058:	4821883a 	mov	r16,r9
    805c:	003f0506 	br	7c74 <__alt_data_end+0xf0007c74>
    8060:	10002b1e 	bne	r2,zero,8110 <__subdf3+0x71c>
    8064:	2984b03a 	or	r2,r5,r6
    8068:	10008026 	beq	r2,zero,826c <__subdf3+0x878>
    806c:	2807883a 	mov	r3,r5
    8070:	3023883a 	mov	r17,r6
    8074:	3825883a 	mov	r18,r7
    8078:	0401ffc4 	movi	r16,2047
    807c:	003e7e06 	br	7a78 <__alt_data_end+0xf0007a78>
    8080:	3809883a 	mov	r4,r7
    8084:	0011883a 	mov	r8,zero
    8088:	0005883a 	mov	r2,zero
    808c:	003ee306 	br	7c1c <__alt_data_end+0xf0007c1c>
    8090:	1c62b03a 	or	r17,r3,r17
    8094:	8822c03a 	cmpne	r17,r17,zero
    8098:	0005883a 	mov	r2,zero
    809c:	003f8906 	br	7ec4 <__alt_data_end+0xf0007ec4>
    80a0:	3809883a 	mov	r4,r7
    80a4:	4821883a 	mov	r16,r9
    80a8:	0011883a 	mov	r8,zero
    80ac:	0005883a 	mov	r2,zero
    80b0:	003eda06 	br	7c1c <__alt_data_end+0xf0007c1c>
    80b4:	0101ffc4 	movi	r4,2047
    80b8:	49003b26 	beq	r9,r4,81a8 <__subdf3+0x7b4>
    80bc:	0085c83a 	sub	r2,zero,r2
    80c0:	18c02034 	orhi	r3,r3,128
    80c4:	01000e04 	movi	r4,56
    80c8:	20806e16 	blt	r4,r2,8284 <__subdf3+0x890>
    80cc:	010007c4 	movi	r4,31
    80d0:	20807716 	blt	r4,r2,82b0 <__subdf3+0x8bc>
    80d4:	01000804 	movi	r4,32
    80d8:	2089c83a 	sub	r4,r4,r2
    80dc:	1914983a 	sll	r10,r3,r4
    80e0:	8890d83a 	srl	r8,r17,r2
    80e4:	8908983a 	sll	r4,r17,r4
    80e8:	1884d83a 	srl	r2,r3,r2
    80ec:	5222b03a 	or	r17,r10,r8
    80f0:	2006c03a 	cmpne	r3,r4,zero
    80f4:	88e2b03a 	or	r17,r17,r3
    80f8:	89a3883a 	add	r17,r17,r6
    80fc:	1145883a 	add	r2,r2,r5
    8100:	898d803a 	cmpltu	r6,r17,r6
    8104:	3087883a 	add	r3,r6,r2
    8108:	4821883a 	mov	r16,r9
    810c:	003ed906 	br	7c74 <__alt_data_end+0xf0007c74>
    8110:	2984b03a 	or	r2,r5,r6
    8114:	10004226 	beq	r2,zero,8220 <__subdf3+0x82c>
    8118:	1808d0fa 	srli	r4,r3,3
    811c:	8822d0fa 	srli	r17,r17,3
    8120:	1806977a 	slli	r3,r3,29
    8124:	2080022c 	andhi	r2,r4,8
    8128:	1c62b03a 	or	r17,r3,r17
    812c:	10000826 	beq	r2,zero,8150 <__subdf3+0x75c>
    8130:	2812d0fa 	srli	r9,r5,3
    8134:	4880022c 	andhi	r2,r9,8
    8138:	1000051e 	bne	r2,zero,8150 <__subdf3+0x75c>
    813c:	300cd0fa 	srli	r6,r6,3
    8140:	2804977a 	slli	r2,r5,29
    8144:	4809883a 	mov	r4,r9
    8148:	3825883a 	mov	r18,r7
    814c:	11a2b03a 	or	r17,r2,r6
    8150:	8806d77a 	srli	r3,r17,29
    8154:	200890fa 	slli	r4,r4,3
    8158:	882290fa 	slli	r17,r17,3
    815c:	0401ffc4 	movi	r16,2047
    8160:	1906b03a 	or	r3,r3,r4
    8164:	003e4406 	br	7a78 <__alt_data_end+0xf0007a78>
    8168:	2984b03a 	or	r2,r5,r6
    816c:	103e4226 	beq	r2,zero,7a78 <__alt_data_end+0xf0007a78>
    8170:	8989c83a 	sub	r4,r17,r6
    8174:	8911803a 	cmpltu	r8,r17,r4
    8178:	1945c83a 	sub	r2,r3,r5
    817c:	1205c83a 	sub	r2,r2,r8
    8180:	1200202c 	andhi	r8,r2,128
    8184:	403e9a26 	beq	r8,zero,7bf0 <__alt_data_end+0xf0007bf0>
    8188:	3463c83a 	sub	r17,r6,r17
    818c:	28c5c83a 	sub	r2,r5,r3
    8190:	344d803a 	cmpltu	r6,r6,r17
    8194:	1187c83a 	sub	r3,r2,r6
    8198:	3825883a 	mov	r18,r7
    819c:	003e3606 	br	7a78 <__alt_data_end+0xf0007a78>
    81a0:	0101ffc4 	movi	r4,2047
    81a4:	493fc71e 	bne	r9,r4,80c4 <__alt_data_end+0xf00080c4>
    81a8:	2807883a 	mov	r3,r5
    81ac:	3023883a 	mov	r17,r6
    81b0:	4821883a 	mov	r16,r9
    81b4:	003e3006 	br	7a78 <__alt_data_end+0xf0007a78>
    81b8:	10003626 	beq	r2,zero,8294 <__subdf3+0x8a0>
    81bc:	2984b03a 	or	r2,r5,r6
    81c0:	10001726 	beq	r2,zero,8220 <__subdf3+0x82c>
    81c4:	1808d0fa 	srli	r4,r3,3
    81c8:	8822d0fa 	srli	r17,r17,3
    81cc:	1806977a 	slli	r3,r3,29
    81d0:	2080022c 	andhi	r2,r4,8
    81d4:	1c62b03a 	or	r17,r3,r17
    81d8:	10000726 	beq	r2,zero,81f8 <__subdf3+0x804>
    81dc:	2812d0fa 	srli	r9,r5,3
    81e0:	4880022c 	andhi	r2,r9,8
    81e4:	1000041e 	bne	r2,zero,81f8 <__subdf3+0x804>
    81e8:	300cd0fa 	srli	r6,r6,3
    81ec:	2804977a 	slli	r2,r5,29
    81f0:	4809883a 	mov	r4,r9
    81f4:	11a2b03a 	or	r17,r2,r6
    81f8:	8806d77a 	srli	r3,r17,29
    81fc:	200890fa 	slli	r4,r4,3
    8200:	882290fa 	slli	r17,r17,3
    8204:	3825883a 	mov	r18,r7
    8208:	1906b03a 	or	r3,r3,r4
    820c:	0401ffc4 	movi	r16,2047
    8210:	003e1906 	br	7a78 <__alt_data_end+0xf0007a78>
    8214:	000b883a 	mov	r5,zero
    8218:	0005883a 	mov	r2,zero
    821c:	003e2e06 	br	7ad8 <__alt_data_end+0xf0007ad8>
    8220:	0401ffc4 	movi	r16,2047
    8224:	003e1406 	br	7a78 <__alt_data_end+0xf0007a78>
    8228:	0005883a 	mov	r2,zero
    822c:	003f7506 	br	8004 <__alt_data_end+0xf0008004>
    8230:	0005883a 	mov	r2,zero
    8234:	0009883a 	mov	r4,zero
    8238:	003e7806 	br	7c1c <__alt_data_end+0xf0007c1c>
    823c:	123ff804 	addi	r8,r2,-32
    8240:	01000804 	movi	r4,32
    8244:	1a10d83a 	srl	r8,r3,r8
    8248:	11002526 	beq	r2,r4,82e0 <__subdf3+0x8ec>
    824c:	01001004 	movi	r4,64
    8250:	2085c83a 	sub	r2,r4,r2
    8254:	1884983a 	sll	r2,r3,r2
    8258:	1444b03a 	or	r2,r2,r17
    825c:	1004c03a 	cmpne	r2,r2,zero
    8260:	40a2b03a 	or	r17,r8,r2
    8264:	0005883a 	mov	r2,zero
    8268:	003f1606 	br	7ec4 <__alt_data_end+0xf0007ec4>
    826c:	02000434 	movhi	r8,16
    8270:	0009883a 	mov	r4,zero
    8274:	423fffc4 	addi	r8,r8,-1
    8278:	00bfffc4 	movi	r2,-1
    827c:	0401ffc4 	movi	r16,2047
    8280:	003e6606 	br	7c1c <__alt_data_end+0xf0007c1c>
    8284:	1c62b03a 	or	r17,r3,r17
    8288:	8822c03a 	cmpne	r17,r17,zero
    828c:	0005883a 	mov	r2,zero
    8290:	003f9906 	br	80f8 <__alt_data_end+0xf00080f8>
    8294:	2807883a 	mov	r3,r5
    8298:	3023883a 	mov	r17,r6
    829c:	0401ffc4 	movi	r16,2047
    82a0:	003df506 	br	7a78 <__alt_data_end+0xf0007a78>
    82a4:	2807883a 	mov	r3,r5
    82a8:	3023883a 	mov	r17,r6
    82ac:	003df206 	br	7a78 <__alt_data_end+0xf0007a78>
    82b0:	123ff804 	addi	r8,r2,-32
    82b4:	01000804 	movi	r4,32
    82b8:	1a10d83a 	srl	r8,r3,r8
    82bc:	11000a26 	beq	r2,r4,82e8 <__subdf3+0x8f4>
    82c0:	01001004 	movi	r4,64
    82c4:	2085c83a 	sub	r2,r4,r2
    82c8:	1884983a 	sll	r2,r3,r2
    82cc:	1444b03a 	or	r2,r2,r17
    82d0:	1004c03a 	cmpne	r2,r2,zero
    82d4:	40a2b03a 	or	r17,r8,r2
    82d8:	0005883a 	mov	r2,zero
    82dc:	003f8606 	br	80f8 <__alt_data_end+0xf00080f8>
    82e0:	0005883a 	mov	r2,zero
    82e4:	003fdc06 	br	8258 <__alt_data_end+0xf0008258>
    82e8:	0005883a 	mov	r2,zero
    82ec:	003ff706 	br	82cc <__alt_data_end+0xf00082cc>

000082f0 <__fixdfsi>:
    82f0:	280cd53a 	srli	r6,r5,20
    82f4:	00c00434 	movhi	r3,16
    82f8:	18ffffc4 	addi	r3,r3,-1
    82fc:	3181ffcc 	andi	r6,r6,2047
    8300:	01c0ff84 	movi	r7,1022
    8304:	28c6703a 	and	r3,r5,r3
    8308:	280ad7fa 	srli	r5,r5,31
    830c:	3980120e 	bge	r7,r6,8358 <__fixdfsi+0x68>
    8310:	00810744 	movi	r2,1053
    8314:	11800c16 	blt	r2,r6,8348 <__fixdfsi+0x58>
    8318:	00810cc4 	movi	r2,1075
    831c:	1185c83a 	sub	r2,r2,r6
    8320:	01c007c4 	movi	r7,31
    8324:	18c00434 	orhi	r3,r3,16
    8328:	38800d16 	blt	r7,r2,8360 <__fixdfsi+0x70>
    832c:	31befb44 	addi	r6,r6,-1043
    8330:	2084d83a 	srl	r2,r4,r2
    8334:	1986983a 	sll	r3,r3,r6
    8338:	1884b03a 	or	r2,r3,r2
    833c:	28000726 	beq	r5,zero,835c <__fixdfsi+0x6c>
    8340:	0085c83a 	sub	r2,zero,r2
    8344:	f800283a 	ret
    8348:	00a00034 	movhi	r2,32768
    834c:	10bfffc4 	addi	r2,r2,-1
    8350:	2885883a 	add	r2,r5,r2
    8354:	f800283a 	ret
    8358:	0005883a 	mov	r2,zero
    835c:	f800283a 	ret
    8360:	008104c4 	movi	r2,1043
    8364:	1185c83a 	sub	r2,r2,r6
    8368:	1884d83a 	srl	r2,r3,r2
    836c:	003ff306 	br	833c <__alt_data_end+0xf000833c>

00008370 <__floatsidf>:
    8370:	defffd04 	addi	sp,sp,-12
    8374:	dfc00215 	stw	ra,8(sp)
    8378:	dc400115 	stw	r17,4(sp)
    837c:	dc000015 	stw	r16,0(sp)
    8380:	20002b26 	beq	r4,zero,8430 <__floatsidf+0xc0>
    8384:	2023883a 	mov	r17,r4
    8388:	2020d7fa 	srli	r16,r4,31
    838c:	20002d16 	blt	r4,zero,8444 <__floatsidf+0xd4>
    8390:	8809883a 	mov	r4,r17
    8394:	000844c0 	call	844c <__clzsi2>
    8398:	01410784 	movi	r5,1054
    839c:	288bc83a 	sub	r5,r5,r2
    83a0:	01010cc4 	movi	r4,1075
    83a4:	2149c83a 	sub	r4,r4,r5
    83a8:	00c007c4 	movi	r3,31
    83ac:	1900160e 	bge	r3,r4,8408 <__floatsidf+0x98>
    83b0:	00c104c4 	movi	r3,1043
    83b4:	1947c83a 	sub	r3,r3,r5
    83b8:	88c6983a 	sll	r3,r17,r3
    83bc:	00800434 	movhi	r2,16
    83c0:	10bfffc4 	addi	r2,r2,-1
    83c4:	1886703a 	and	r3,r3,r2
    83c8:	2941ffcc 	andi	r5,r5,2047
    83cc:	800d883a 	mov	r6,r16
    83d0:	0005883a 	mov	r2,zero
    83d4:	280a953a 	slli	r5,r5,20
    83d8:	31803fcc 	andi	r6,r6,255
    83dc:	01000434 	movhi	r4,16
    83e0:	300c97fa 	slli	r6,r6,31
    83e4:	213fffc4 	addi	r4,r4,-1
    83e8:	1906703a 	and	r3,r3,r4
    83ec:	1946b03a 	or	r3,r3,r5
    83f0:	1986b03a 	or	r3,r3,r6
    83f4:	dfc00217 	ldw	ra,8(sp)
    83f8:	dc400117 	ldw	r17,4(sp)
    83fc:	dc000017 	ldw	r16,0(sp)
    8400:	dec00304 	addi	sp,sp,12
    8404:	f800283a 	ret
    8408:	00c002c4 	movi	r3,11
    840c:	1887c83a 	sub	r3,r3,r2
    8410:	88c6d83a 	srl	r3,r17,r3
    8414:	8904983a 	sll	r2,r17,r4
    8418:	01000434 	movhi	r4,16
    841c:	213fffc4 	addi	r4,r4,-1
    8420:	2941ffcc 	andi	r5,r5,2047
    8424:	1906703a 	and	r3,r3,r4
    8428:	800d883a 	mov	r6,r16
    842c:	003fe906 	br	83d4 <__alt_data_end+0xf00083d4>
    8430:	000d883a 	mov	r6,zero
    8434:	000b883a 	mov	r5,zero
    8438:	0007883a 	mov	r3,zero
    843c:	0005883a 	mov	r2,zero
    8440:	003fe406 	br	83d4 <__alt_data_end+0xf00083d4>
    8444:	0123c83a 	sub	r17,zero,r4
    8448:	003fd106 	br	8390 <__alt_data_end+0xf0008390>

0000844c <__clzsi2>:
    844c:	00bfffd4 	movui	r2,65535
    8450:	11000536 	bltu	r2,r4,8468 <__clzsi2+0x1c>
    8454:	00803fc4 	movi	r2,255
    8458:	11000f36 	bltu	r2,r4,8498 <__clzsi2+0x4c>
    845c:	00800804 	movi	r2,32
    8460:	0007883a 	mov	r3,zero
    8464:	00000506 	br	847c <__clzsi2+0x30>
    8468:	00804034 	movhi	r2,256
    846c:	10bfffc4 	addi	r2,r2,-1
    8470:	11000c2e 	bgeu	r2,r4,84a4 <__clzsi2+0x58>
    8474:	00800204 	movi	r2,8
    8478:	00c00604 	movi	r3,24
    847c:	20c8d83a 	srl	r4,r4,r3
    8480:	00c20034 	movhi	r3,2048
    8484:	18c0b304 	addi	r3,r3,716
    8488:	1909883a 	add	r4,r3,r4
    848c:	20c00003 	ldbu	r3,0(r4)
    8490:	10c5c83a 	sub	r2,r2,r3
    8494:	f800283a 	ret
    8498:	00800604 	movi	r2,24
    849c:	00c00204 	movi	r3,8
    84a0:	003ff606 	br	847c <__alt_data_end+0xf000847c>
    84a4:	00800404 	movi	r2,16
    84a8:	1007883a 	mov	r3,r2
    84ac:	003ff306 	br	847c <__alt_data_end+0xf000847c>

000084b0 <__divsi3>:
    84b0:	20001b16 	blt	r4,zero,8520 <__divsi3+0x70>
    84b4:	000f883a 	mov	r7,zero
    84b8:	28001616 	blt	r5,zero,8514 <__divsi3+0x64>
    84bc:	200d883a 	mov	r6,r4
    84c0:	29001a2e 	bgeu	r5,r4,852c <__divsi3+0x7c>
    84c4:	00800804 	movi	r2,32
    84c8:	00c00044 	movi	r3,1
    84cc:	00000106 	br	84d4 <__divsi3+0x24>
    84d0:	10000d26 	beq	r2,zero,8508 <__divsi3+0x58>
    84d4:	294b883a 	add	r5,r5,r5
    84d8:	10bfffc4 	addi	r2,r2,-1
    84dc:	18c7883a 	add	r3,r3,r3
    84e0:	293ffb36 	bltu	r5,r4,84d0 <__alt_data_end+0xf00084d0>
    84e4:	0005883a 	mov	r2,zero
    84e8:	18000726 	beq	r3,zero,8508 <__divsi3+0x58>
    84ec:	0005883a 	mov	r2,zero
    84f0:	31400236 	bltu	r6,r5,84fc <__divsi3+0x4c>
    84f4:	314dc83a 	sub	r6,r6,r5
    84f8:	10c4b03a 	or	r2,r2,r3
    84fc:	1806d07a 	srli	r3,r3,1
    8500:	280ad07a 	srli	r5,r5,1
    8504:	183ffa1e 	bne	r3,zero,84f0 <__alt_data_end+0xf00084f0>
    8508:	38000126 	beq	r7,zero,8510 <__divsi3+0x60>
    850c:	0085c83a 	sub	r2,zero,r2
    8510:	f800283a 	ret
    8514:	014bc83a 	sub	r5,zero,r5
    8518:	39c0005c 	xori	r7,r7,1
    851c:	003fe706 	br	84bc <__alt_data_end+0xf00084bc>
    8520:	0109c83a 	sub	r4,zero,r4
    8524:	01c00044 	movi	r7,1
    8528:	003fe306 	br	84b8 <__alt_data_end+0xf00084b8>
    852c:	00c00044 	movi	r3,1
    8530:	003fee06 	br	84ec <__alt_data_end+0xf00084ec>

00008534 <__modsi3>:
    8534:	20001716 	blt	r4,zero,8594 <__modsi3+0x60>
    8538:	000f883a 	mov	r7,zero
    853c:	2005883a 	mov	r2,r4
    8540:	28001216 	blt	r5,zero,858c <__modsi3+0x58>
    8544:	2900162e 	bgeu	r5,r4,85a0 <__modsi3+0x6c>
    8548:	01800804 	movi	r6,32
    854c:	00c00044 	movi	r3,1
    8550:	00000106 	br	8558 <__modsi3+0x24>
    8554:	30000a26 	beq	r6,zero,8580 <__modsi3+0x4c>
    8558:	294b883a 	add	r5,r5,r5
    855c:	31bfffc4 	addi	r6,r6,-1
    8560:	18c7883a 	add	r3,r3,r3
    8564:	293ffb36 	bltu	r5,r4,8554 <__alt_data_end+0xf0008554>
    8568:	18000526 	beq	r3,zero,8580 <__modsi3+0x4c>
    856c:	1806d07a 	srli	r3,r3,1
    8570:	11400136 	bltu	r2,r5,8578 <__modsi3+0x44>
    8574:	1145c83a 	sub	r2,r2,r5
    8578:	280ad07a 	srli	r5,r5,1
    857c:	183ffb1e 	bne	r3,zero,856c <__alt_data_end+0xf000856c>
    8580:	38000126 	beq	r7,zero,8588 <__modsi3+0x54>
    8584:	0085c83a 	sub	r2,zero,r2
    8588:	f800283a 	ret
    858c:	014bc83a 	sub	r5,zero,r5
    8590:	003fec06 	br	8544 <__alt_data_end+0xf0008544>
    8594:	0109c83a 	sub	r4,zero,r4
    8598:	01c00044 	movi	r7,1
    859c:	003fe706 	br	853c <__alt_data_end+0xf000853c>
    85a0:	00c00044 	movi	r3,1
    85a4:	003ff106 	br	856c <__alt_data_end+0xf000856c>

000085a8 <__udivsi3>:
    85a8:	200d883a 	mov	r6,r4
    85ac:	2900152e 	bgeu	r5,r4,8604 <__udivsi3+0x5c>
    85b0:	28001416 	blt	r5,zero,8604 <__udivsi3+0x5c>
    85b4:	00800804 	movi	r2,32
    85b8:	00c00044 	movi	r3,1
    85bc:	00000206 	br	85c8 <__udivsi3+0x20>
    85c0:	10000e26 	beq	r2,zero,85fc <__udivsi3+0x54>
    85c4:	28000516 	blt	r5,zero,85dc <__udivsi3+0x34>
    85c8:	294b883a 	add	r5,r5,r5
    85cc:	10bfffc4 	addi	r2,r2,-1
    85d0:	18c7883a 	add	r3,r3,r3
    85d4:	293ffa36 	bltu	r5,r4,85c0 <__alt_data_end+0xf00085c0>
    85d8:	18000826 	beq	r3,zero,85fc <__udivsi3+0x54>
    85dc:	0005883a 	mov	r2,zero
    85e0:	31400236 	bltu	r6,r5,85ec <__udivsi3+0x44>
    85e4:	314dc83a 	sub	r6,r6,r5
    85e8:	10c4b03a 	or	r2,r2,r3
    85ec:	1806d07a 	srli	r3,r3,1
    85f0:	280ad07a 	srli	r5,r5,1
    85f4:	183ffa1e 	bne	r3,zero,85e0 <__alt_data_end+0xf00085e0>
    85f8:	f800283a 	ret
    85fc:	0005883a 	mov	r2,zero
    8600:	f800283a 	ret
    8604:	00c00044 	movi	r3,1
    8608:	003ff406 	br	85dc <__alt_data_end+0xf00085dc>

0000860c <__umodsi3>:
    860c:	2005883a 	mov	r2,r4
    8610:	2900122e 	bgeu	r5,r4,865c <__umodsi3+0x50>
    8614:	28001116 	blt	r5,zero,865c <__umodsi3+0x50>
    8618:	01800804 	movi	r6,32
    861c:	00c00044 	movi	r3,1
    8620:	00000206 	br	862c <__umodsi3+0x20>
    8624:	30000c26 	beq	r6,zero,8658 <__umodsi3+0x4c>
    8628:	28000516 	blt	r5,zero,8640 <__umodsi3+0x34>
    862c:	294b883a 	add	r5,r5,r5
    8630:	31bfffc4 	addi	r6,r6,-1
    8634:	18c7883a 	add	r3,r3,r3
    8638:	293ffa36 	bltu	r5,r4,8624 <__alt_data_end+0xf0008624>
    863c:	18000626 	beq	r3,zero,8658 <__umodsi3+0x4c>
    8640:	1806d07a 	srli	r3,r3,1
    8644:	11400136 	bltu	r2,r5,864c <__umodsi3+0x40>
    8648:	1145c83a 	sub	r2,r2,r5
    864c:	280ad07a 	srli	r5,r5,1
    8650:	183ffb1e 	bne	r3,zero,8640 <__alt_data_end+0xf0008640>
    8654:	f800283a 	ret
    8658:	f800283a 	ret
    865c:	00c00044 	movi	r3,1
    8660:	003ff706 	br	8640 <__alt_data_end+0xf0008640>

00008664 <memcmp>:
    8664:	01c000c4 	movi	r7,3
    8668:	3980192e 	bgeu	r7,r6,86d0 <memcmp+0x6c>
    866c:	2144b03a 	or	r2,r4,r5
    8670:	11c4703a 	and	r2,r2,r7
    8674:	10000f26 	beq	r2,zero,86b4 <memcmp+0x50>
    8678:	20800003 	ldbu	r2,0(r4)
    867c:	28c00003 	ldbu	r3,0(r5)
    8680:	10c0151e 	bne	r2,r3,86d8 <memcmp+0x74>
    8684:	31bfff84 	addi	r6,r6,-2
    8688:	01ffffc4 	movi	r7,-1
    868c:	00000406 	br	86a0 <memcmp+0x3c>
    8690:	20800003 	ldbu	r2,0(r4)
    8694:	28c00003 	ldbu	r3,0(r5)
    8698:	31bfffc4 	addi	r6,r6,-1
    869c:	10c00e1e 	bne	r2,r3,86d8 <memcmp+0x74>
    86a0:	21000044 	addi	r4,r4,1
    86a4:	29400044 	addi	r5,r5,1
    86a8:	31fff91e 	bne	r6,r7,8690 <__alt_data_end+0xf0008690>
    86ac:	0005883a 	mov	r2,zero
    86b0:	f800283a 	ret
    86b4:	20c00017 	ldw	r3,0(r4)
    86b8:	28800017 	ldw	r2,0(r5)
    86bc:	18bfee1e 	bne	r3,r2,8678 <__alt_data_end+0xf0008678>
    86c0:	31bfff04 	addi	r6,r6,-4
    86c4:	21000104 	addi	r4,r4,4
    86c8:	29400104 	addi	r5,r5,4
    86cc:	39bff936 	bltu	r7,r6,86b4 <__alt_data_end+0xf00086b4>
    86d0:	303fe91e 	bne	r6,zero,8678 <__alt_data_end+0xf0008678>
    86d4:	003ff506 	br	86ac <__alt_data_end+0xf00086ac>
    86d8:	10c5c83a 	sub	r2,r2,r3
    86dc:	f800283a 	ret

000086e0 <memcpy>:
    86e0:	defffd04 	addi	sp,sp,-12
    86e4:	dfc00215 	stw	ra,8(sp)
    86e8:	dc400115 	stw	r17,4(sp)
    86ec:	dc000015 	stw	r16,0(sp)
    86f0:	00c003c4 	movi	r3,15
    86f4:	2005883a 	mov	r2,r4
    86f8:	1980452e 	bgeu	r3,r6,8810 <memcpy+0x130>
    86fc:	2906b03a 	or	r3,r5,r4
    8700:	18c000cc 	andi	r3,r3,3
    8704:	1800441e 	bne	r3,zero,8818 <memcpy+0x138>
    8708:	347ffc04 	addi	r17,r6,-16
    870c:	8822d13a 	srli	r17,r17,4
    8710:	28c00104 	addi	r3,r5,4
    8714:	23400104 	addi	r13,r4,4
    8718:	8820913a 	slli	r16,r17,4
    871c:	2b000204 	addi	r12,r5,8
    8720:	22c00204 	addi	r11,r4,8
    8724:	84000504 	addi	r16,r16,20
    8728:	2a800304 	addi	r10,r5,12
    872c:	22400304 	addi	r9,r4,12
    8730:	2c21883a 	add	r16,r5,r16
    8734:	2811883a 	mov	r8,r5
    8738:	200f883a 	mov	r7,r4
    873c:	41000017 	ldw	r4,0(r8)
    8740:	1fc00017 	ldw	ra,0(r3)
    8744:	63c00017 	ldw	r15,0(r12)
    8748:	39000015 	stw	r4,0(r7)
    874c:	53800017 	ldw	r14,0(r10)
    8750:	6fc00015 	stw	ra,0(r13)
    8754:	5bc00015 	stw	r15,0(r11)
    8758:	4b800015 	stw	r14,0(r9)
    875c:	18c00404 	addi	r3,r3,16
    8760:	39c00404 	addi	r7,r7,16
    8764:	42000404 	addi	r8,r8,16
    8768:	6b400404 	addi	r13,r13,16
    876c:	63000404 	addi	r12,r12,16
    8770:	5ac00404 	addi	r11,r11,16
    8774:	52800404 	addi	r10,r10,16
    8778:	4a400404 	addi	r9,r9,16
    877c:	1c3fef1e 	bne	r3,r16,873c <__alt_data_end+0xf000873c>
    8780:	89c00044 	addi	r7,r17,1
    8784:	380e913a 	slli	r7,r7,4
    8788:	310003cc 	andi	r4,r6,15
    878c:	02c000c4 	movi	r11,3
    8790:	11c7883a 	add	r3,r2,r7
    8794:	29cb883a 	add	r5,r5,r7
    8798:	5900212e 	bgeu	r11,r4,8820 <memcpy+0x140>
    879c:	1813883a 	mov	r9,r3
    87a0:	2811883a 	mov	r8,r5
    87a4:	200f883a 	mov	r7,r4
    87a8:	42800017 	ldw	r10,0(r8)
    87ac:	4a400104 	addi	r9,r9,4
    87b0:	39ffff04 	addi	r7,r7,-4
    87b4:	4abfff15 	stw	r10,-4(r9)
    87b8:	42000104 	addi	r8,r8,4
    87bc:	59fffa36 	bltu	r11,r7,87a8 <__alt_data_end+0xf00087a8>
    87c0:	213fff04 	addi	r4,r4,-4
    87c4:	2008d0ba 	srli	r4,r4,2
    87c8:	318000cc 	andi	r6,r6,3
    87cc:	21000044 	addi	r4,r4,1
    87d0:	2109883a 	add	r4,r4,r4
    87d4:	2109883a 	add	r4,r4,r4
    87d8:	1907883a 	add	r3,r3,r4
    87dc:	290b883a 	add	r5,r5,r4
    87e0:	30000626 	beq	r6,zero,87fc <memcpy+0x11c>
    87e4:	198d883a 	add	r6,r3,r6
    87e8:	29c00003 	ldbu	r7,0(r5)
    87ec:	18c00044 	addi	r3,r3,1
    87f0:	29400044 	addi	r5,r5,1
    87f4:	19ffffc5 	stb	r7,-1(r3)
    87f8:	19bffb1e 	bne	r3,r6,87e8 <__alt_data_end+0xf00087e8>
    87fc:	dfc00217 	ldw	ra,8(sp)
    8800:	dc400117 	ldw	r17,4(sp)
    8804:	dc000017 	ldw	r16,0(sp)
    8808:	dec00304 	addi	sp,sp,12
    880c:	f800283a 	ret
    8810:	2007883a 	mov	r3,r4
    8814:	003ff206 	br	87e0 <__alt_data_end+0xf00087e0>
    8818:	2007883a 	mov	r3,r4
    881c:	003ff106 	br	87e4 <__alt_data_end+0xf00087e4>
    8820:	200d883a 	mov	r6,r4
    8824:	003fee06 	br	87e0 <__alt_data_end+0xf00087e0>

00008828 <memset>:
    8828:	20c000cc 	andi	r3,r4,3
    882c:	2005883a 	mov	r2,r4
    8830:	18004426 	beq	r3,zero,8944 <memset+0x11c>
    8834:	31ffffc4 	addi	r7,r6,-1
    8838:	30004026 	beq	r6,zero,893c <memset+0x114>
    883c:	2813883a 	mov	r9,r5
    8840:	200d883a 	mov	r6,r4
    8844:	2007883a 	mov	r3,r4
    8848:	00000406 	br	885c <memset+0x34>
    884c:	3a3fffc4 	addi	r8,r7,-1
    8850:	31800044 	addi	r6,r6,1
    8854:	38003926 	beq	r7,zero,893c <memset+0x114>
    8858:	400f883a 	mov	r7,r8
    885c:	18c00044 	addi	r3,r3,1
    8860:	32400005 	stb	r9,0(r6)
    8864:	1a0000cc 	andi	r8,r3,3
    8868:	403ff81e 	bne	r8,zero,884c <__alt_data_end+0xf000884c>
    886c:	010000c4 	movi	r4,3
    8870:	21c02d2e 	bgeu	r4,r7,8928 <memset+0x100>
    8874:	29003fcc 	andi	r4,r5,255
    8878:	200c923a 	slli	r6,r4,8
    887c:	3108b03a 	or	r4,r6,r4
    8880:	200c943a 	slli	r6,r4,16
    8884:	218cb03a 	or	r6,r4,r6
    8888:	010003c4 	movi	r4,15
    888c:	21c0182e 	bgeu	r4,r7,88f0 <memset+0xc8>
    8890:	3b3ffc04 	addi	r12,r7,-16
    8894:	6018d13a 	srli	r12,r12,4
    8898:	1a000104 	addi	r8,r3,4
    889c:	1ac00204 	addi	r11,r3,8
    88a0:	6008913a 	slli	r4,r12,4
    88a4:	1a800304 	addi	r10,r3,12
    88a8:	1813883a 	mov	r9,r3
    88ac:	21000504 	addi	r4,r4,20
    88b0:	1909883a 	add	r4,r3,r4
    88b4:	49800015 	stw	r6,0(r9)
    88b8:	41800015 	stw	r6,0(r8)
    88bc:	59800015 	stw	r6,0(r11)
    88c0:	51800015 	stw	r6,0(r10)
    88c4:	42000404 	addi	r8,r8,16
    88c8:	4a400404 	addi	r9,r9,16
    88cc:	5ac00404 	addi	r11,r11,16
    88d0:	52800404 	addi	r10,r10,16
    88d4:	413ff71e 	bne	r8,r4,88b4 <__alt_data_end+0xf00088b4>
    88d8:	63000044 	addi	r12,r12,1
    88dc:	6018913a 	slli	r12,r12,4
    88e0:	39c003cc 	andi	r7,r7,15
    88e4:	010000c4 	movi	r4,3
    88e8:	1b07883a 	add	r3,r3,r12
    88ec:	21c00e2e 	bgeu	r4,r7,8928 <memset+0x100>
    88f0:	1813883a 	mov	r9,r3
    88f4:	3811883a 	mov	r8,r7
    88f8:	010000c4 	movi	r4,3
    88fc:	49800015 	stw	r6,0(r9)
    8900:	423fff04 	addi	r8,r8,-4
    8904:	4a400104 	addi	r9,r9,4
    8908:	223ffc36 	bltu	r4,r8,88fc <__alt_data_end+0xf00088fc>
    890c:	393fff04 	addi	r4,r7,-4
    8910:	2008d0ba 	srli	r4,r4,2
    8914:	39c000cc 	andi	r7,r7,3
    8918:	21000044 	addi	r4,r4,1
    891c:	2109883a 	add	r4,r4,r4
    8920:	2109883a 	add	r4,r4,r4
    8924:	1907883a 	add	r3,r3,r4
    8928:	38000526 	beq	r7,zero,8940 <memset+0x118>
    892c:	19cf883a 	add	r7,r3,r7
    8930:	19400005 	stb	r5,0(r3)
    8934:	18c00044 	addi	r3,r3,1
    8938:	38fffd1e 	bne	r7,r3,8930 <__alt_data_end+0xf0008930>
    893c:	f800283a 	ret
    8940:	f800283a 	ret
    8944:	2007883a 	mov	r3,r4
    8948:	300f883a 	mov	r7,r6
    894c:	003fc706 	br	886c <__alt_data_end+0xf000886c>

00008950 <_printf_r>:
    8950:	defffd04 	addi	sp,sp,-12
    8954:	2805883a 	mov	r2,r5
    8958:	dfc00015 	stw	ra,0(sp)
    895c:	d9800115 	stw	r6,4(sp)
    8960:	d9c00215 	stw	r7,8(sp)
    8964:	21400217 	ldw	r5,8(r4)
    8968:	d9c00104 	addi	r7,sp,4
    896c:	100d883a 	mov	r6,r2
    8970:	000adc40 	call	adc4 <___vfprintf_internal_r>
    8974:	dfc00017 	ldw	ra,0(sp)
    8978:	dec00304 	addi	sp,sp,12
    897c:	f800283a 	ret

00008980 <printf>:
    8980:	defffc04 	addi	sp,sp,-16
    8984:	dfc00015 	stw	ra,0(sp)
    8988:	d9400115 	stw	r5,4(sp)
    898c:	d9800215 	stw	r6,8(sp)
    8990:	d9c00315 	stw	r7,12(sp)
    8994:	00820034 	movhi	r2,2048
    8998:	1089e504 	addi	r2,r2,10132
    899c:	10800017 	ldw	r2,0(r2)
    89a0:	200b883a 	mov	r5,r4
    89a4:	d9800104 	addi	r6,sp,4
    89a8:	11000217 	ldw	r4,8(r2)
    89ac:	000cfbc0 	call	cfbc <__vfprintf_internal>
    89b0:	dfc00017 	ldw	ra,0(sp)
    89b4:	dec00404 	addi	sp,sp,16
    89b8:	f800283a 	ret

000089bc <_puts_r>:
    89bc:	defff604 	addi	sp,sp,-40
    89c0:	dc000715 	stw	r16,28(sp)
    89c4:	2021883a 	mov	r16,r4
    89c8:	2809883a 	mov	r4,r5
    89cc:	dc400815 	stw	r17,32(sp)
    89d0:	dfc00915 	stw	ra,36(sp)
    89d4:	2823883a 	mov	r17,r5
    89d8:	0008b540 	call	8b54 <strlen>
    89dc:	10c00044 	addi	r3,r2,1
    89e0:	d8800115 	stw	r2,4(sp)
    89e4:	00820034 	movhi	r2,2048
    89e8:	1080f304 	addi	r2,r2,972
    89ec:	d8800215 	stw	r2,8(sp)
    89f0:	00800044 	movi	r2,1
    89f4:	d8800315 	stw	r2,12(sp)
    89f8:	00800084 	movi	r2,2
    89fc:	dc400015 	stw	r17,0(sp)
    8a00:	d8c00615 	stw	r3,24(sp)
    8a04:	dec00415 	stw	sp,16(sp)
    8a08:	d8800515 	stw	r2,20(sp)
    8a0c:	80000226 	beq	r16,zero,8a18 <_puts_r+0x5c>
    8a10:	80800e17 	ldw	r2,56(r16)
    8a14:	10001426 	beq	r2,zero,8a68 <_puts_r+0xac>
    8a18:	81400217 	ldw	r5,8(r16)
    8a1c:	2880030b 	ldhu	r2,12(r5)
    8a20:	10c8000c 	andi	r3,r2,8192
    8a24:	1800061e 	bne	r3,zero,8a40 <_puts_r+0x84>
    8a28:	29001917 	ldw	r4,100(r5)
    8a2c:	00f7ffc4 	movi	r3,-8193
    8a30:	10880014 	ori	r2,r2,8192
    8a34:	20c6703a 	and	r3,r4,r3
    8a38:	2880030d 	sth	r2,12(r5)
    8a3c:	28c01915 	stw	r3,100(r5)
    8a40:	d9800404 	addi	r6,sp,16
    8a44:	8009883a 	mov	r4,r16
    8a48:	000f4ec0 	call	f4ec <__sfvwrite_r>
    8a4c:	1000091e 	bne	r2,zero,8a74 <_puts_r+0xb8>
    8a50:	00800284 	movi	r2,10
    8a54:	dfc00917 	ldw	ra,36(sp)
    8a58:	dc400817 	ldw	r17,32(sp)
    8a5c:	dc000717 	ldw	r16,28(sp)
    8a60:	dec00a04 	addi	sp,sp,40
    8a64:	f800283a 	ret
    8a68:	8009883a 	mov	r4,r16
    8a6c:	000f0680 	call	f068 <__sinit>
    8a70:	003fe906 	br	8a18 <__alt_data_end+0xf0008a18>
    8a74:	00bfffc4 	movi	r2,-1
    8a78:	003ff606 	br	8a54 <__alt_data_end+0xf0008a54>

00008a7c <puts>:
    8a7c:	00820034 	movhi	r2,2048
    8a80:	1089e504 	addi	r2,r2,10132
    8a84:	200b883a 	mov	r5,r4
    8a88:	11000017 	ldw	r4,0(r2)
    8a8c:	00089bc1 	jmpi	89bc <_puts_r>

00008a90 <_sprintf_r>:
    8a90:	deffe404 	addi	sp,sp,-112
    8a94:	2807883a 	mov	r3,r5
    8a98:	dfc01a15 	stw	ra,104(sp)
    8a9c:	d9c01b15 	stw	r7,108(sp)
    8aa0:	00a00034 	movhi	r2,32768
    8aa4:	10bfffc4 	addi	r2,r2,-1
    8aa8:	02008204 	movi	r8,520
    8aac:	d8800215 	stw	r2,8(sp)
    8ab0:	d8800515 	stw	r2,20(sp)
    8ab4:	d9c01b04 	addi	r7,sp,108
    8ab8:	d80b883a 	mov	r5,sp
    8abc:	00bfffc4 	movi	r2,-1
    8ac0:	d8c00015 	stw	r3,0(sp)
    8ac4:	d8c00415 	stw	r3,16(sp)
    8ac8:	da00030d 	sth	r8,12(sp)
    8acc:	d880038d 	sth	r2,14(sp)
    8ad0:	0008bec0 	call	8bec <___svfprintf_internal_r>
    8ad4:	d8c00017 	ldw	r3,0(sp)
    8ad8:	18000005 	stb	zero,0(r3)
    8adc:	dfc01a17 	ldw	ra,104(sp)
    8ae0:	dec01c04 	addi	sp,sp,112
    8ae4:	f800283a 	ret

00008ae8 <sprintf>:
    8ae8:	deffe304 	addi	sp,sp,-116
    8aec:	2007883a 	mov	r3,r4
    8af0:	dfc01a15 	stw	ra,104(sp)
    8af4:	d9801b15 	stw	r6,108(sp)
    8af8:	d9c01c15 	stw	r7,112(sp)
    8afc:	01020034 	movhi	r4,2048
    8b00:	2109e504 	addi	r4,r4,10132
    8b04:	21000017 	ldw	r4,0(r4)
    8b08:	00a00034 	movhi	r2,32768
    8b0c:	10bfffc4 	addi	r2,r2,-1
    8b10:	280d883a 	mov	r6,r5
    8b14:	02008204 	movi	r8,520
    8b18:	d8800215 	stw	r2,8(sp)
    8b1c:	d8800515 	stw	r2,20(sp)
    8b20:	d9c01b04 	addi	r7,sp,108
    8b24:	d80b883a 	mov	r5,sp
    8b28:	00bfffc4 	movi	r2,-1
    8b2c:	d8c00015 	stw	r3,0(sp)
    8b30:	d8c00415 	stw	r3,16(sp)
    8b34:	da00030d 	sth	r8,12(sp)
    8b38:	d880038d 	sth	r2,14(sp)
    8b3c:	0008bec0 	call	8bec <___svfprintf_internal_r>
    8b40:	d8c00017 	ldw	r3,0(sp)
    8b44:	18000005 	stb	zero,0(r3)
    8b48:	dfc01a17 	ldw	ra,104(sp)
    8b4c:	dec01d04 	addi	sp,sp,116
    8b50:	f800283a 	ret

00008b54 <strlen>:
    8b54:	208000cc 	andi	r2,r4,3
    8b58:	10002026 	beq	r2,zero,8bdc <strlen+0x88>
    8b5c:	20800007 	ldb	r2,0(r4)
    8b60:	10002026 	beq	r2,zero,8be4 <strlen+0x90>
    8b64:	2005883a 	mov	r2,r4
    8b68:	00000206 	br	8b74 <strlen+0x20>
    8b6c:	10c00007 	ldb	r3,0(r2)
    8b70:	18001826 	beq	r3,zero,8bd4 <strlen+0x80>
    8b74:	10800044 	addi	r2,r2,1
    8b78:	10c000cc 	andi	r3,r2,3
    8b7c:	183ffb1e 	bne	r3,zero,8b6c <__alt_data_end+0xf0008b6c>
    8b80:	10c00017 	ldw	r3,0(r2)
    8b84:	01ffbff4 	movhi	r7,65279
    8b88:	39ffbfc4 	addi	r7,r7,-257
    8b8c:	00ca303a 	nor	r5,zero,r3
    8b90:	01a02074 	movhi	r6,32897
    8b94:	19c7883a 	add	r3,r3,r7
    8b98:	31a02004 	addi	r6,r6,-32640
    8b9c:	1946703a 	and	r3,r3,r5
    8ba0:	1986703a 	and	r3,r3,r6
    8ba4:	1800091e 	bne	r3,zero,8bcc <strlen+0x78>
    8ba8:	10800104 	addi	r2,r2,4
    8bac:	10c00017 	ldw	r3,0(r2)
    8bb0:	19cb883a 	add	r5,r3,r7
    8bb4:	00c6303a 	nor	r3,zero,r3
    8bb8:	28c6703a 	and	r3,r5,r3
    8bbc:	1986703a 	and	r3,r3,r6
    8bc0:	183ff926 	beq	r3,zero,8ba8 <__alt_data_end+0xf0008ba8>
    8bc4:	00000106 	br	8bcc <strlen+0x78>
    8bc8:	10800044 	addi	r2,r2,1
    8bcc:	10c00007 	ldb	r3,0(r2)
    8bd0:	183ffd1e 	bne	r3,zero,8bc8 <__alt_data_end+0xf0008bc8>
    8bd4:	1105c83a 	sub	r2,r2,r4
    8bd8:	f800283a 	ret
    8bdc:	2005883a 	mov	r2,r4
    8be0:	003fe706 	br	8b80 <__alt_data_end+0xf0008b80>
    8be4:	0005883a 	mov	r2,zero
    8be8:	f800283a 	ret

00008bec <___svfprintf_internal_r>:
    8bec:	deffb704 	addi	sp,sp,-292
    8bf0:	dfc04815 	stw	ra,288(sp)
    8bf4:	ddc04615 	stw	r23,280(sp)
    8bf8:	d9402c15 	stw	r5,176(sp)
    8bfc:	d9003915 	stw	r4,228(sp)
    8c00:	302f883a 	mov	r23,r6
    8c04:	d9c02d15 	stw	r7,180(sp)
    8c08:	df004715 	stw	fp,284(sp)
    8c0c:	dd804515 	stw	r22,276(sp)
    8c10:	dd404415 	stw	r21,272(sp)
    8c14:	dd004315 	stw	r20,268(sp)
    8c18:	dcc04215 	stw	r19,264(sp)
    8c1c:	dc804115 	stw	r18,260(sp)
    8c20:	dc404015 	stw	r17,256(sp)
    8c24:	dc003f15 	stw	r16,252(sp)
    8c28:	000fbdc0 	call	fbdc <_localeconv_r>
    8c2c:	10800017 	ldw	r2,0(r2)
    8c30:	1009883a 	mov	r4,r2
    8c34:	d8803415 	stw	r2,208(sp)
    8c38:	0008b540 	call	8b54 <strlen>
    8c3c:	d8c02c17 	ldw	r3,176(sp)
    8c40:	d8803815 	stw	r2,224(sp)
    8c44:	1880030b 	ldhu	r2,12(r3)
    8c48:	1080200c 	andi	r2,r2,128
    8c4c:	10000226 	beq	r2,zero,8c58 <___svfprintf_internal_r+0x6c>
    8c50:	18800417 	ldw	r2,16(r3)
    8c54:	10067f26 	beq	r2,zero,a654 <___svfprintf_internal_r+0x1a68>
    8c58:	dcc03917 	ldw	r19,228(sp)
    8c5c:	d8c00404 	addi	r3,sp,16
    8c60:	05420034 	movhi	r21,2048
    8c64:	d9001e04 	addi	r4,sp,120
    8c68:	ad410484 	addi	r21,r21,1042
    8c6c:	d8c01e15 	stw	r3,120(sp)
    8c70:	d8002015 	stw	zero,128(sp)
    8c74:	d8001f15 	stw	zero,124(sp)
    8c78:	d8003315 	stw	zero,204(sp)
    8c7c:	d8003615 	stw	zero,216(sp)
    8c80:	d8003715 	stw	zero,220(sp)
    8c84:	1811883a 	mov	r8,r3
    8c88:	d8003a15 	stw	zero,232(sp)
    8c8c:	d8003b15 	stw	zero,236(sp)
    8c90:	d8002f15 	stw	zero,188(sp)
    8c94:	d9002815 	stw	r4,160(sp)
    8c98:	b8800007 	ldb	r2,0(r23)
    8c9c:	10026726 	beq	r2,zero,963c <___svfprintf_internal_r+0xa50>
    8ca0:	00c00944 	movi	r3,37
    8ca4:	b821883a 	mov	r16,r23
    8ca8:	10c0021e 	bne	r2,r3,8cb4 <___svfprintf_internal_r+0xc8>
    8cac:	00001406 	br	8d00 <___svfprintf_internal_r+0x114>
    8cb0:	10c00326 	beq	r2,r3,8cc0 <___svfprintf_internal_r+0xd4>
    8cb4:	84000044 	addi	r16,r16,1
    8cb8:	80800007 	ldb	r2,0(r16)
    8cbc:	103ffc1e 	bne	r2,zero,8cb0 <__alt_data_end+0xf0008cb0>
    8cc0:	85e3c83a 	sub	r17,r16,r23
    8cc4:	88000e26 	beq	r17,zero,8d00 <___svfprintf_internal_r+0x114>
    8cc8:	d8c02017 	ldw	r3,128(sp)
    8ccc:	d8801f17 	ldw	r2,124(sp)
    8cd0:	45c00015 	stw	r23,0(r8)
    8cd4:	1c47883a 	add	r3,r3,r17
    8cd8:	10800044 	addi	r2,r2,1
    8cdc:	d8c02015 	stw	r3,128(sp)
    8ce0:	44400115 	stw	r17,4(r8)
    8ce4:	d8801f15 	stw	r2,124(sp)
    8ce8:	00c001c4 	movi	r3,7
    8cec:	18809716 	blt	r3,r2,8f4c <___svfprintf_internal_r+0x360>
    8cf0:	42000204 	addi	r8,r8,8
    8cf4:	d9402f17 	ldw	r5,188(sp)
    8cf8:	2c4b883a 	add	r5,r5,r17
    8cfc:	d9402f15 	stw	r5,188(sp)
    8d00:	80800007 	ldb	r2,0(r16)
    8d04:	10009826 	beq	r2,zero,8f68 <___svfprintf_internal_r+0x37c>
    8d08:	84400047 	ldb	r17,1(r16)
    8d0c:	00bfffc4 	movi	r2,-1
    8d10:	85c00044 	addi	r23,r16,1
    8d14:	d8002785 	stb	zero,158(sp)
    8d18:	0007883a 	mov	r3,zero
    8d1c:	000f883a 	mov	r7,zero
    8d20:	d8802915 	stw	r2,164(sp)
    8d24:	d8003115 	stw	zero,196(sp)
    8d28:	0025883a 	mov	r18,zero
    8d2c:	01401604 	movi	r5,88
    8d30:	01800244 	movi	r6,9
    8d34:	02800a84 	movi	r10,42
    8d38:	02401b04 	movi	r9,108
    8d3c:	bdc00044 	addi	r23,r23,1
    8d40:	88bff804 	addi	r2,r17,-32
    8d44:	2882f036 	bltu	r5,r2,9908 <___svfprintf_internal_r+0xd1c>
    8d48:	100490ba 	slli	r2,r2,2
    8d4c:	01000074 	movhi	r4,1
    8d50:	21235804 	addi	r4,r4,-29344
    8d54:	1105883a 	add	r2,r2,r4
    8d58:	10800017 	ldw	r2,0(r2)
    8d5c:	1000683a 	jmp	r2
    8d60:	00009870 	cmpltui	zero,zero,609
    8d64:	00009908 	cmpgei	zero,zero,612
    8d68:	00009908 	cmpgei	zero,zero,612
    8d6c:	00009864 	muli	zero,zero,609
    8d70:	00009908 	cmpgei	zero,zero,612
    8d74:	00009908 	cmpgei	zero,zero,612
    8d78:	00009908 	cmpgei	zero,zero,612
    8d7c:	00009908 	cmpgei	zero,zero,612
    8d80:	00009908 	cmpgei	zero,zero,612
    8d84:	00009908 	cmpgei	zero,zero,612
    8d88:	00008fc4 	movi	zero,575
    8d8c:	000097a0 	cmpeqi	zero,zero,606
    8d90:	00009908 	cmpgei	zero,zero,612
    8d94:	00008ed4 	movui	zero,571
    8d98:	00008fec 	andhi	zero,zero,575
    8d9c:	00009908 	cmpgei	zero,zero,612
    8da0:	00009060 	cmpeqi	zero,zero,577
    8da4:	0000902c 	andhi	zero,zero,576
    8da8:	0000902c 	andhi	zero,zero,576
    8dac:	0000902c 	andhi	zero,zero,576
    8db0:	0000902c 	andhi	zero,zero,576
    8db4:	0000902c 	andhi	zero,zero,576
    8db8:	0000902c 	andhi	zero,zero,576
    8dbc:	0000902c 	andhi	zero,zero,576
    8dc0:	0000902c 	andhi	zero,zero,576
    8dc4:	0000902c 	andhi	zero,zero,576
    8dc8:	00009908 	cmpgei	zero,zero,612
    8dcc:	00009908 	cmpgei	zero,zero,612
    8dd0:	00009908 	cmpgei	zero,zero,612
    8dd4:	00009908 	cmpgei	zero,zero,612
    8dd8:	00009908 	cmpgei	zero,zero,612
    8ddc:	00009908 	cmpgei	zero,zero,612
    8de0:	00009908 	cmpgei	zero,zero,612
    8de4:	00009908 	cmpgei	zero,zero,612
    8de8:	00009908 	cmpgei	zero,zero,612
    8dec:	00009908 	cmpgei	zero,zero,612
    8df0:	00009118 	cmpnei	zero,zero,580
    8df4:	0000906c 	andhi	zero,zero,577
    8df8:	00009908 	cmpgei	zero,zero,612
    8dfc:	0000906c 	andhi	zero,zero,577
    8e00:	00009908 	cmpgei	zero,zero,612
    8e04:	00009908 	cmpgei	zero,zero,612
    8e08:	00009908 	cmpgei	zero,zero,612
    8e0c:	00009908 	cmpgei	zero,zero,612
    8e10:	0000910c 	andi	zero,zero,580
    8e14:	00009908 	cmpgei	zero,zero,612
    8e18:	00009908 	cmpgei	zero,zero,612
    8e1c:	000091d4 	movui	zero,583
    8e20:	00009908 	cmpgei	zero,zero,612
    8e24:	00009908 	cmpgei	zero,zero,612
    8e28:	00009908 	cmpgei	zero,zero,612
    8e2c:	00009908 	cmpgei	zero,zero,612
    8e30:	00009908 	cmpgei	zero,zero,612
    8e34:	00009644 	movi	zero,601
    8e38:	00009908 	cmpgei	zero,zero,612
    8e3c:	00009908 	cmpgei	zero,zero,612
    8e40:	000096a4 	muli	zero,zero,602
    8e44:	00009908 	cmpgei	zero,zero,612
    8e48:	00009908 	cmpgei	zero,zero,612
    8e4c:	00009908 	cmpgei	zero,zero,612
    8e50:	00009908 	cmpgei	zero,zero,612
    8e54:	00009908 	cmpgei	zero,zero,612
    8e58:	00009908 	cmpgei	zero,zero,612
    8e5c:	00009908 	cmpgei	zero,zero,612
    8e60:	00009908 	cmpgei	zero,zero,612
    8e64:	00009908 	cmpgei	zero,zero,612
    8e68:	00009908 	cmpgei	zero,zero,612
    8e6c:	00009754 	movui	zero,605
    8e70:	00009890 	cmplti	zero,zero,610
    8e74:	0000906c 	andhi	zero,zero,577
    8e78:	0000906c 	andhi	zero,zero,577
    8e7c:	0000906c 	andhi	zero,zero,577
    8e80:	000098e4 	muli	zero,zero,611
    8e84:	00009890 	cmplti	zero,zero,610
    8e88:	00009908 	cmpgei	zero,zero,612
    8e8c:	00009908 	cmpgei	zero,zero,612
    8e90:	000098a0 	cmpeqi	zero,zero,610
    8e94:	00009908 	cmpgei	zero,zero,612
    8e98:	000098b0 	cmpltui	zero,zero,610
    8e9c:	00009790 	cmplti	zero,zero,606
    8ea0:	00008ee0 	cmpeqi	zero,zero,571
    8ea4:	000097b0 	cmpltui	zero,zero,606
    8ea8:	00009908 	cmpgei	zero,zero,612
    8eac:	000097bc 	xorhi	zero,zero,606
    8eb0:	00009908 	cmpgei	zero,zero,612
    8eb4:	00009818 	cmpnei	zero,zero,608
    8eb8:	00009908 	cmpgei	zero,zero,612
    8ebc:	00009908 	cmpgei	zero,zero,612
    8ec0:	00009828 	cmpgeui	zero,zero,608
    8ec4:	d9003117 	ldw	r4,196(sp)
    8ec8:	d8802d15 	stw	r2,180(sp)
    8ecc:	0109c83a 	sub	r4,zero,r4
    8ed0:	d9003115 	stw	r4,196(sp)
    8ed4:	94800114 	ori	r18,r18,4
    8ed8:	bc400007 	ldb	r17,0(r23)
    8edc:	003f9706 	br	8d3c <__alt_data_end+0xf0008d3c>
    8ee0:	00800c04 	movi	r2,48
    8ee4:	d9002d17 	ldw	r4,180(sp)
    8ee8:	d9402917 	ldw	r5,164(sp)
    8eec:	d8802705 	stb	r2,156(sp)
    8ef0:	00801e04 	movi	r2,120
    8ef4:	d8802745 	stb	r2,157(sp)
    8ef8:	d8002785 	stb	zero,158(sp)
    8efc:	20c00104 	addi	r3,r4,4
    8f00:	25000017 	ldw	r20,0(r4)
    8f04:	002d883a 	mov	r22,zero
    8f08:	90800094 	ori	r2,r18,2
    8f0c:	28028616 	blt	r5,zero,9928 <___svfprintf_internal_r+0xd3c>
    8f10:	00bfdfc4 	movi	r2,-129
    8f14:	90a4703a 	and	r18,r18,r2
    8f18:	d8c02d15 	stw	r3,180(sp)
    8f1c:	94800094 	ori	r18,r18,2
    8f20:	a002731e 	bne	r20,zero,98f0 <___svfprintf_internal_r+0xd04>
    8f24:	00820034 	movhi	r2,2048
    8f28:	1080fd04 	addi	r2,r2,1012
    8f2c:	d8803a15 	stw	r2,232(sp)
    8f30:	04401e04 	movi	r17,120
    8f34:	d8c02917 	ldw	r3,164(sp)
    8f38:	0039883a 	mov	fp,zero
    8f3c:	1801d526 	beq	r3,zero,9694 <___svfprintf_internal_r+0xaa8>
    8f40:	0029883a 	mov	r20,zero
    8f44:	002d883a 	mov	r22,zero
    8f48:	0001f106 	br	9710 <___svfprintf_internal_r+0xb24>
    8f4c:	d9402c17 	ldw	r5,176(sp)
    8f50:	d9801e04 	addi	r6,sp,120
    8f54:	9809883a 	mov	r4,r19
    8f58:	00120540 	call	12054 <__ssprint_r>
    8f5c:	1000081e 	bne	r2,zero,8f80 <___svfprintf_internal_r+0x394>
    8f60:	da000404 	addi	r8,sp,16
    8f64:	003f6306 	br	8cf4 <__alt_data_end+0xf0008cf4>
    8f68:	d8802017 	ldw	r2,128(sp)
    8f6c:	10000426 	beq	r2,zero,8f80 <___svfprintf_internal_r+0x394>
    8f70:	d9402c17 	ldw	r5,176(sp)
    8f74:	d9003917 	ldw	r4,228(sp)
    8f78:	d9801e04 	addi	r6,sp,120
    8f7c:	00120540 	call	12054 <__ssprint_r>
    8f80:	d8802c17 	ldw	r2,176(sp)
    8f84:	10c0030b 	ldhu	r3,12(r2)
    8f88:	d8802f17 	ldw	r2,188(sp)
    8f8c:	18c0100c 	andi	r3,r3,64
    8f90:	1805f51e 	bne	r3,zero,a768 <___svfprintf_internal_r+0x1b7c>
    8f94:	dfc04817 	ldw	ra,288(sp)
    8f98:	df004717 	ldw	fp,284(sp)
    8f9c:	ddc04617 	ldw	r23,280(sp)
    8fa0:	dd804517 	ldw	r22,276(sp)
    8fa4:	dd404417 	ldw	r21,272(sp)
    8fa8:	dd004317 	ldw	r20,268(sp)
    8fac:	dcc04217 	ldw	r19,264(sp)
    8fb0:	dc804117 	ldw	r18,260(sp)
    8fb4:	dc404017 	ldw	r17,256(sp)
    8fb8:	dc003f17 	ldw	r16,252(sp)
    8fbc:	dec04904 	addi	sp,sp,292
    8fc0:	f800283a 	ret
    8fc4:	d8802d17 	ldw	r2,180(sp)
    8fc8:	d9002d17 	ldw	r4,180(sp)
    8fcc:	10800017 	ldw	r2,0(r2)
    8fd0:	d8803115 	stw	r2,196(sp)
    8fd4:	20800104 	addi	r2,r4,4
    8fd8:	d9003117 	ldw	r4,196(sp)
    8fdc:	203fb916 	blt	r4,zero,8ec4 <__alt_data_end+0xf0008ec4>
    8fe0:	d8802d15 	stw	r2,180(sp)
    8fe4:	bc400007 	ldb	r17,0(r23)
    8fe8:	003f5406 	br	8d3c <__alt_data_end+0xf0008d3c>
    8fec:	bc400007 	ldb	r17,0(r23)
    8ff0:	bac00044 	addi	r11,r23,1
    8ff4:	8a873926 	beq	r17,r10,acdc <___svfprintf_internal_r+0x20f0>
    8ff8:	88bff404 	addi	r2,r17,-48
    8ffc:	0009883a 	mov	r4,zero
    9000:	30868836 	bltu	r6,r2,aa24 <___svfprintf_internal_r+0x1e38>
    9004:	5c400007 	ldb	r17,0(r11)
    9008:	210002a4 	muli	r4,r4,10
    900c:	5dc00044 	addi	r23,r11,1
    9010:	b817883a 	mov	r11,r23
    9014:	2089883a 	add	r4,r4,r2
    9018:	88bff404 	addi	r2,r17,-48
    901c:	30bff92e 	bgeu	r6,r2,9004 <__alt_data_end+0xf0009004>
    9020:	2005d716 	blt	r4,zero,a780 <___svfprintf_internal_r+0x1b94>
    9024:	d9002915 	stw	r4,164(sp)
    9028:	003f4506 	br	8d40 <__alt_data_end+0xf0008d40>
    902c:	b809883a 	mov	r4,r23
    9030:	d8003115 	stw	zero,196(sp)
    9034:	88bff404 	addi	r2,r17,-48
    9038:	0017883a 	mov	r11,zero
    903c:	24400007 	ldb	r17,0(r4)
    9040:	5ac002a4 	muli	r11,r11,10
    9044:	bdc00044 	addi	r23,r23,1
    9048:	b809883a 	mov	r4,r23
    904c:	12d7883a 	add	r11,r2,r11
    9050:	88bff404 	addi	r2,r17,-48
    9054:	30bff92e 	bgeu	r6,r2,903c <__alt_data_end+0xf000903c>
    9058:	dac03115 	stw	r11,196(sp)
    905c:	003f3806 	br	8d40 <__alt_data_end+0xf0008d40>
    9060:	94802014 	ori	r18,r18,128
    9064:	bc400007 	ldb	r17,0(r23)
    9068:	003f3406 	br	8d3c <__alt_data_end+0xf0008d3c>
    906c:	18c03fcc 	andi	r3,r3,255
    9070:	1807471e 	bne	r3,zero,ad90 <___svfprintf_internal_r+0x21a4>
    9074:	9080020c 	andi	r2,r18,8
    9078:	10047d26 	beq	r2,zero,a270 <___svfprintf_internal_r+0x1684>
    907c:	d8c02d17 	ldw	r3,180(sp)
    9080:	d9002d17 	ldw	r4,180(sp)
    9084:	d9402d17 	ldw	r5,180(sp)
    9088:	18c00017 	ldw	r3,0(r3)
    908c:	21000117 	ldw	r4,4(r4)
    9090:	29400204 	addi	r5,r5,8
    9094:	d8c03615 	stw	r3,216(sp)
    9098:	d9003715 	stw	r4,220(sp)
    909c:	d9402d15 	stw	r5,180(sp)
    90a0:	d9003617 	ldw	r4,216(sp)
    90a4:	d9403717 	ldw	r5,220(sp)
    90a8:	da003e15 	stw	r8,248(sp)
    90ac:	04000044 	movi	r16,1
    90b0:	0011d740 	call	11d74 <__fpclassifyd>
    90b4:	da003e17 	ldw	r8,248(sp)
    90b8:	14044b1e 	bne	r2,r16,a1e8 <___svfprintf_internal_r+0x15fc>
    90bc:	d9003617 	ldw	r4,216(sp)
    90c0:	d9403717 	ldw	r5,220(sp)
    90c4:	000d883a 	mov	r6,zero
    90c8:	000f883a 	mov	r7,zero
    90cc:	00071e80 	call	71e8 <__ledf2>
    90d0:	da003e17 	ldw	r8,248(sp)
    90d4:	1005f316 	blt	r2,zero,a8a4 <___svfprintf_internal_r+0x1cb8>
    90d8:	df002783 	ldbu	fp,158(sp)
    90dc:	008011c4 	movi	r2,71
    90e0:	1445590e 	bge	r2,r17,a648 <___svfprintf_internal_r+0x1a5c>
    90e4:	04020034 	movhi	r16,2048
    90e8:	8400f504 	addi	r16,r16,980
    90ec:	00c000c4 	movi	r3,3
    90f0:	00bfdfc4 	movi	r2,-129
    90f4:	d8c02a15 	stw	r3,168(sp)
    90f8:	90a4703a 	and	r18,r18,r2
    90fc:	d8c02e15 	stw	r3,184(sp)
    9100:	d8002915 	stw	zero,164(sp)
    9104:	d8003215 	stw	zero,200(sp)
    9108:	00006606 	br	92a4 <___svfprintf_internal_r+0x6b8>
    910c:	94800214 	ori	r18,r18,8
    9110:	bc400007 	ldb	r17,0(r23)
    9114:	003f0906 	br	8d3c <__alt_data_end+0xf0008d3c>
    9118:	18c03fcc 	andi	r3,r3,255
    911c:	1807181e 	bne	r3,zero,ad80 <___svfprintf_internal_r+0x2194>
    9120:	94800414 	ori	r18,r18,16
    9124:	9080080c 	andi	r2,r18,32
    9128:	10039626 	beq	r2,zero,9f84 <___svfprintf_internal_r+0x1398>
    912c:	d9402d17 	ldw	r5,180(sp)
    9130:	28800117 	ldw	r2,4(r5)
    9134:	2d000017 	ldw	r20,0(r5)
    9138:	29400204 	addi	r5,r5,8
    913c:	d9402d15 	stw	r5,180(sp)
    9140:	102d883a 	mov	r22,r2
    9144:	10039816 	blt	r2,zero,9fa8 <___svfprintf_internal_r+0x13bc>
    9148:	d9402917 	ldw	r5,164(sp)
    914c:	df002783 	ldbu	fp,158(sp)
    9150:	2803ab16 	blt	r5,zero,a000 <___svfprintf_internal_r+0x1414>
    9154:	00ffdfc4 	movi	r3,-129
    9158:	a584b03a 	or	r2,r20,r22
    915c:	90e4703a 	and	r18,r18,r3
    9160:	10014a26 	beq	r2,zero,968c <___svfprintf_internal_r+0xaa0>
    9164:	b0034b26 	beq	r22,zero,9e94 <___svfprintf_internal_r+0x12a8>
    9168:	dc402a15 	stw	r17,168(sp)
    916c:	dc001e04 	addi	r16,sp,120
    9170:	b023883a 	mov	r17,r22
    9174:	402d883a 	mov	r22,r8
    9178:	a009883a 	mov	r4,r20
    917c:	880b883a 	mov	r5,r17
    9180:	01800284 	movi	r6,10
    9184:	000f883a 	mov	r7,zero
    9188:	00159540 	call	15954 <__umoddi3>
    918c:	10800c04 	addi	r2,r2,48
    9190:	843fffc4 	addi	r16,r16,-1
    9194:	a009883a 	mov	r4,r20
    9198:	880b883a 	mov	r5,r17
    919c:	80800005 	stb	r2,0(r16)
    91a0:	01800284 	movi	r6,10
    91a4:	000f883a 	mov	r7,zero
    91a8:	00153dc0 	call	153dc <__udivdi3>
    91ac:	1029883a 	mov	r20,r2
    91b0:	10c4b03a 	or	r2,r2,r3
    91b4:	1823883a 	mov	r17,r3
    91b8:	103fef1e 	bne	r2,zero,9178 <__alt_data_end+0xf0009178>
    91bc:	d8c02817 	ldw	r3,160(sp)
    91c0:	dc402a17 	ldw	r17,168(sp)
    91c4:	b011883a 	mov	r8,r22
    91c8:	1c07c83a 	sub	r3,r3,r16
    91cc:	d8c02e15 	stw	r3,184(sp)
    91d0:	00002e06 	br	928c <___svfprintf_internal_r+0x6a0>
    91d4:	18c03fcc 	andi	r3,r3,255
    91d8:	1806e71e 	bne	r3,zero,ad78 <___svfprintf_internal_r+0x218c>
    91dc:	94800414 	ori	r18,r18,16
    91e0:	9080080c 	andi	r2,r18,32
    91e4:	1002d426 	beq	r2,zero,9d38 <___svfprintf_internal_r+0x114c>
    91e8:	d9402d17 	ldw	r5,180(sp)
    91ec:	d8c02917 	ldw	r3,164(sp)
    91f0:	d8002785 	stb	zero,158(sp)
    91f4:	28800204 	addi	r2,r5,8
    91f8:	2d000017 	ldw	r20,0(r5)
    91fc:	2d800117 	ldw	r22,4(r5)
    9200:	18041516 	blt	r3,zero,a258 <___svfprintf_internal_r+0x166c>
    9204:	013fdfc4 	movi	r4,-129
    9208:	a586b03a 	or	r3,r20,r22
    920c:	d8802d15 	stw	r2,180(sp)
    9210:	9124703a 	and	r18,r18,r4
    9214:	1802d51e 	bne	r3,zero,9d6c <___svfprintf_internal_r+0x1180>
    9218:	d9402917 	ldw	r5,164(sp)
    921c:	0039883a 	mov	fp,zero
    9220:	2806be26 	beq	r5,zero,ad1c <___svfprintf_internal_r+0x2130>
    9224:	0029883a 	mov	r20,zero
    9228:	002d883a 	mov	r22,zero
    922c:	dc001e04 	addi	r16,sp,120
    9230:	a006d0fa 	srli	r3,r20,3
    9234:	b008977a 	slli	r4,r22,29
    9238:	b02cd0fa 	srli	r22,r22,3
    923c:	a50001cc 	andi	r20,r20,7
    9240:	a0800c04 	addi	r2,r20,48
    9244:	843fffc4 	addi	r16,r16,-1
    9248:	20e8b03a 	or	r20,r4,r3
    924c:	80800005 	stb	r2,0(r16)
    9250:	a586b03a 	or	r3,r20,r22
    9254:	183ff61e 	bne	r3,zero,9230 <__alt_data_end+0xf0009230>
    9258:	90c0004c 	andi	r3,r18,1
    925c:	18013926 	beq	r3,zero,9744 <___svfprintf_internal_r+0xb58>
    9260:	10803fcc 	andi	r2,r2,255
    9264:	1080201c 	xori	r2,r2,128
    9268:	10bfe004 	addi	r2,r2,-128
    926c:	00c00c04 	movi	r3,48
    9270:	10c13426 	beq	r2,r3,9744 <___svfprintf_internal_r+0xb58>
    9274:	80ffffc5 	stb	r3,-1(r16)
    9278:	d8c02817 	ldw	r3,160(sp)
    927c:	80bfffc4 	addi	r2,r16,-1
    9280:	1021883a 	mov	r16,r2
    9284:	1887c83a 	sub	r3,r3,r2
    9288:	d8c02e15 	stw	r3,184(sp)
    928c:	d8802e17 	ldw	r2,184(sp)
    9290:	d9002917 	ldw	r4,164(sp)
    9294:	1100010e 	bge	r2,r4,929c <___svfprintf_internal_r+0x6b0>
    9298:	2005883a 	mov	r2,r4
    929c:	d8802a15 	stw	r2,168(sp)
    92a0:	d8003215 	stw	zero,200(sp)
    92a4:	e7003fcc 	andi	fp,fp,255
    92a8:	e700201c 	xori	fp,fp,128
    92ac:	e73fe004 	addi	fp,fp,-128
    92b0:	e0000326 	beq	fp,zero,92c0 <___svfprintf_internal_r+0x6d4>
    92b4:	d8c02a17 	ldw	r3,168(sp)
    92b8:	18c00044 	addi	r3,r3,1
    92bc:	d8c02a15 	stw	r3,168(sp)
    92c0:	90c0008c 	andi	r3,r18,2
    92c4:	d8c02b15 	stw	r3,172(sp)
    92c8:	18000326 	beq	r3,zero,92d8 <___svfprintf_internal_r+0x6ec>
    92cc:	d8c02a17 	ldw	r3,168(sp)
    92d0:	18c00084 	addi	r3,r3,2
    92d4:	d8c02a15 	stw	r3,168(sp)
    92d8:	90c0210c 	andi	r3,r18,132
    92dc:	d8c03015 	stw	r3,192(sp)
    92e0:	1801a11e 	bne	r3,zero,9968 <___svfprintf_internal_r+0xd7c>
    92e4:	d9003117 	ldw	r4,196(sp)
    92e8:	d8c02a17 	ldw	r3,168(sp)
    92ec:	20e9c83a 	sub	r20,r4,r3
    92f0:	05019d0e 	bge	zero,r20,9968 <___svfprintf_internal_r+0xd7c>
    92f4:	02400404 	movi	r9,16
    92f8:	d8c02017 	ldw	r3,128(sp)
    92fc:	d8801f17 	ldw	r2,124(sp)
    9300:	4d051b0e 	bge	r9,r20,a770 <___svfprintf_internal_r+0x1b84>
    9304:	01420034 	movhi	r5,2048
    9308:	29410884 	addi	r5,r5,1058
    930c:	dc403c15 	stw	r17,240(sp)
    9310:	d9403515 	stw	r5,212(sp)
    9314:	a023883a 	mov	r17,r20
    9318:	482d883a 	mov	r22,r9
    931c:	9029883a 	mov	r20,r18
    9320:	070001c4 	movi	fp,7
    9324:	8025883a 	mov	r18,r16
    9328:	dc002c17 	ldw	r16,176(sp)
    932c:	00000306 	br	933c <___svfprintf_internal_r+0x750>
    9330:	8c7ffc04 	addi	r17,r17,-16
    9334:	42000204 	addi	r8,r8,8
    9338:	b440130e 	bge	r22,r17,9388 <___svfprintf_internal_r+0x79c>
    933c:	01020034 	movhi	r4,2048
    9340:	18c00404 	addi	r3,r3,16
    9344:	10800044 	addi	r2,r2,1
    9348:	21010884 	addi	r4,r4,1058
    934c:	41000015 	stw	r4,0(r8)
    9350:	45800115 	stw	r22,4(r8)
    9354:	d8c02015 	stw	r3,128(sp)
    9358:	d8801f15 	stw	r2,124(sp)
    935c:	e0bff40e 	bge	fp,r2,9330 <__alt_data_end+0xf0009330>
    9360:	d9801e04 	addi	r6,sp,120
    9364:	800b883a 	mov	r5,r16
    9368:	9809883a 	mov	r4,r19
    936c:	00120540 	call	12054 <__ssprint_r>
    9370:	103f031e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9374:	8c7ffc04 	addi	r17,r17,-16
    9378:	d8c02017 	ldw	r3,128(sp)
    937c:	d8801f17 	ldw	r2,124(sp)
    9380:	da000404 	addi	r8,sp,16
    9384:	b47fed16 	blt	r22,r17,933c <__alt_data_end+0xf000933c>
    9388:	9021883a 	mov	r16,r18
    938c:	a025883a 	mov	r18,r20
    9390:	8829883a 	mov	r20,r17
    9394:	dc403c17 	ldw	r17,240(sp)
    9398:	d9403517 	ldw	r5,212(sp)
    939c:	a0c7883a 	add	r3,r20,r3
    93a0:	10800044 	addi	r2,r2,1
    93a4:	41400015 	stw	r5,0(r8)
    93a8:	45000115 	stw	r20,4(r8)
    93ac:	d8c02015 	stw	r3,128(sp)
    93b0:	d8801f15 	stw	r2,124(sp)
    93b4:	010001c4 	movi	r4,7
    93b8:	20829f16 	blt	r4,r2,9e38 <___svfprintf_internal_r+0x124c>
    93bc:	df002787 	ldb	fp,158(sp)
    93c0:	42000204 	addi	r8,r8,8
    93c4:	e0000c26 	beq	fp,zero,93f8 <___svfprintf_internal_r+0x80c>
    93c8:	d8801f17 	ldw	r2,124(sp)
    93cc:	d9002784 	addi	r4,sp,158
    93d0:	18c00044 	addi	r3,r3,1
    93d4:	10800044 	addi	r2,r2,1
    93d8:	41000015 	stw	r4,0(r8)
    93dc:	01000044 	movi	r4,1
    93e0:	41000115 	stw	r4,4(r8)
    93e4:	d8c02015 	stw	r3,128(sp)
    93e8:	d8801f15 	stw	r2,124(sp)
    93ec:	010001c4 	movi	r4,7
    93f0:	20823816 	blt	r4,r2,9cd4 <___svfprintf_internal_r+0x10e8>
    93f4:	42000204 	addi	r8,r8,8
    93f8:	d8802b17 	ldw	r2,172(sp)
    93fc:	10000c26 	beq	r2,zero,9430 <___svfprintf_internal_r+0x844>
    9400:	d8801f17 	ldw	r2,124(sp)
    9404:	d9002704 	addi	r4,sp,156
    9408:	18c00084 	addi	r3,r3,2
    940c:	10800044 	addi	r2,r2,1
    9410:	41000015 	stw	r4,0(r8)
    9414:	01000084 	movi	r4,2
    9418:	41000115 	stw	r4,4(r8)
    941c:	d8c02015 	stw	r3,128(sp)
    9420:	d8801f15 	stw	r2,124(sp)
    9424:	010001c4 	movi	r4,7
    9428:	20823216 	blt	r4,r2,9cf4 <___svfprintf_internal_r+0x1108>
    942c:	42000204 	addi	r8,r8,8
    9430:	d9003017 	ldw	r4,192(sp)
    9434:	00802004 	movi	r2,128
    9438:	20819726 	beq	r4,r2,9a98 <___svfprintf_internal_r+0xeac>
    943c:	d9402917 	ldw	r5,164(sp)
    9440:	d8802e17 	ldw	r2,184(sp)
    9444:	28adc83a 	sub	r22,r5,r2
    9448:	05802f0e 	bge	zero,r22,9508 <___svfprintf_internal_r+0x91c>
    944c:	07000404 	movi	fp,16
    9450:	d8801f17 	ldw	r2,124(sp)
    9454:	e583c00e 	bge	fp,r22,a358 <___svfprintf_internal_r+0x176c>
    9458:	01420034 	movhi	r5,2048
    945c:	29410484 	addi	r5,r5,1042
    9460:	dc402915 	stw	r17,164(sp)
    9464:	d9402b15 	stw	r5,172(sp)
    9468:	b023883a 	mov	r17,r22
    946c:	050001c4 	movi	r20,7
    9470:	902d883a 	mov	r22,r18
    9474:	8025883a 	mov	r18,r16
    9478:	dc002c17 	ldw	r16,176(sp)
    947c:	00000306 	br	948c <___svfprintf_internal_r+0x8a0>
    9480:	8c7ffc04 	addi	r17,r17,-16
    9484:	42000204 	addi	r8,r8,8
    9488:	e440110e 	bge	fp,r17,94d0 <___svfprintf_internal_r+0x8e4>
    948c:	18c00404 	addi	r3,r3,16
    9490:	10800044 	addi	r2,r2,1
    9494:	45400015 	stw	r21,0(r8)
    9498:	47000115 	stw	fp,4(r8)
    949c:	d8c02015 	stw	r3,128(sp)
    94a0:	d8801f15 	stw	r2,124(sp)
    94a4:	a0bff60e 	bge	r20,r2,9480 <__alt_data_end+0xf0009480>
    94a8:	d9801e04 	addi	r6,sp,120
    94ac:	800b883a 	mov	r5,r16
    94b0:	9809883a 	mov	r4,r19
    94b4:	00120540 	call	12054 <__ssprint_r>
    94b8:	103eb11e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    94bc:	8c7ffc04 	addi	r17,r17,-16
    94c0:	d8c02017 	ldw	r3,128(sp)
    94c4:	d8801f17 	ldw	r2,124(sp)
    94c8:	da000404 	addi	r8,sp,16
    94cc:	e47fef16 	blt	fp,r17,948c <__alt_data_end+0xf000948c>
    94d0:	9021883a 	mov	r16,r18
    94d4:	b025883a 	mov	r18,r22
    94d8:	882d883a 	mov	r22,r17
    94dc:	dc402917 	ldw	r17,164(sp)
    94e0:	d9002b17 	ldw	r4,172(sp)
    94e4:	1d87883a 	add	r3,r3,r22
    94e8:	10800044 	addi	r2,r2,1
    94ec:	41000015 	stw	r4,0(r8)
    94f0:	45800115 	stw	r22,4(r8)
    94f4:	d8c02015 	stw	r3,128(sp)
    94f8:	d8801f15 	stw	r2,124(sp)
    94fc:	010001c4 	movi	r4,7
    9500:	2081ec16 	blt	r4,r2,9cb4 <___svfprintf_internal_r+0x10c8>
    9504:	42000204 	addi	r8,r8,8
    9508:	9080400c 	andi	r2,r18,256
    950c:	1001181e 	bne	r2,zero,9970 <___svfprintf_internal_r+0xd84>
    9510:	d9402e17 	ldw	r5,184(sp)
    9514:	d8801f17 	ldw	r2,124(sp)
    9518:	44000015 	stw	r16,0(r8)
    951c:	1947883a 	add	r3,r3,r5
    9520:	10800044 	addi	r2,r2,1
    9524:	41400115 	stw	r5,4(r8)
    9528:	d8c02015 	stw	r3,128(sp)
    952c:	d8801f15 	stw	r2,124(sp)
    9530:	010001c4 	movi	r4,7
    9534:	2081d116 	blt	r4,r2,9c7c <___svfprintf_internal_r+0x1090>
    9538:	42000204 	addi	r8,r8,8
    953c:	9480010c 	andi	r18,r18,4
    9540:	90003226 	beq	r18,zero,960c <___svfprintf_internal_r+0xa20>
    9544:	d9403117 	ldw	r5,196(sp)
    9548:	d8802a17 	ldw	r2,168(sp)
    954c:	28a1c83a 	sub	r16,r5,r2
    9550:	04002e0e 	bge	zero,r16,960c <___svfprintf_internal_r+0xa20>
    9554:	04400404 	movi	r17,16
    9558:	d8801f17 	ldw	r2,124(sp)
    955c:	8c04b90e 	bge	r17,r16,a844 <___svfprintf_internal_r+0x1c58>
    9560:	01420034 	movhi	r5,2048
    9564:	29410884 	addi	r5,r5,1058
    9568:	d9403515 	stw	r5,212(sp)
    956c:	048001c4 	movi	r18,7
    9570:	dd002c17 	ldw	r20,176(sp)
    9574:	00000306 	br	9584 <___svfprintf_internal_r+0x998>
    9578:	843ffc04 	addi	r16,r16,-16
    957c:	42000204 	addi	r8,r8,8
    9580:	8c00130e 	bge	r17,r16,95d0 <___svfprintf_internal_r+0x9e4>
    9584:	01020034 	movhi	r4,2048
    9588:	18c00404 	addi	r3,r3,16
    958c:	10800044 	addi	r2,r2,1
    9590:	21010884 	addi	r4,r4,1058
    9594:	41000015 	stw	r4,0(r8)
    9598:	44400115 	stw	r17,4(r8)
    959c:	d8c02015 	stw	r3,128(sp)
    95a0:	d8801f15 	stw	r2,124(sp)
    95a4:	90bff40e 	bge	r18,r2,9578 <__alt_data_end+0xf0009578>
    95a8:	d9801e04 	addi	r6,sp,120
    95ac:	a00b883a 	mov	r5,r20
    95b0:	9809883a 	mov	r4,r19
    95b4:	00120540 	call	12054 <__ssprint_r>
    95b8:	103e711e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    95bc:	843ffc04 	addi	r16,r16,-16
    95c0:	d8c02017 	ldw	r3,128(sp)
    95c4:	d8801f17 	ldw	r2,124(sp)
    95c8:	da000404 	addi	r8,sp,16
    95cc:	8c3fed16 	blt	r17,r16,9584 <__alt_data_end+0xf0009584>
    95d0:	d9403517 	ldw	r5,212(sp)
    95d4:	1c07883a 	add	r3,r3,r16
    95d8:	10800044 	addi	r2,r2,1
    95dc:	41400015 	stw	r5,0(r8)
    95e0:	44000115 	stw	r16,4(r8)
    95e4:	d8c02015 	stw	r3,128(sp)
    95e8:	d8801f15 	stw	r2,124(sp)
    95ec:	010001c4 	movi	r4,7
    95f0:	2080060e 	bge	r4,r2,960c <___svfprintf_internal_r+0xa20>
    95f4:	d9402c17 	ldw	r5,176(sp)
    95f8:	d9801e04 	addi	r6,sp,120
    95fc:	9809883a 	mov	r4,r19
    9600:	00120540 	call	12054 <__ssprint_r>
    9604:	103e5e1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9608:	d8c02017 	ldw	r3,128(sp)
    960c:	d8803117 	ldw	r2,196(sp)
    9610:	d9002a17 	ldw	r4,168(sp)
    9614:	1100010e 	bge	r2,r4,961c <___svfprintf_internal_r+0xa30>
    9618:	2005883a 	mov	r2,r4
    961c:	d9402f17 	ldw	r5,188(sp)
    9620:	288b883a 	add	r5,r5,r2
    9624:	d9402f15 	stw	r5,188(sp)
    9628:	18019c1e 	bne	r3,zero,9c9c <___svfprintf_internal_r+0x10b0>
    962c:	b8800007 	ldb	r2,0(r23)
    9630:	d8001f15 	stw	zero,124(sp)
    9634:	da000404 	addi	r8,sp,16
    9638:	103d991e 	bne	r2,zero,8ca0 <__alt_data_end+0xf0008ca0>
    963c:	b821883a 	mov	r16,r23
    9640:	003daf06 	br	8d00 <__alt_data_end+0xf0008d00>
    9644:	18c03fcc 	andi	r3,r3,255
    9648:	1805c71e 	bne	r3,zero,ad68 <___svfprintf_internal_r+0x217c>
    964c:	94800414 	ori	r18,r18,16
    9650:	9080080c 	andi	r2,r18,32
    9654:	10020126 	beq	r2,zero,9e5c <___svfprintf_internal_r+0x1270>
    9658:	d8802d17 	ldw	r2,180(sp)
    965c:	d9002917 	ldw	r4,164(sp)
    9660:	d8002785 	stb	zero,158(sp)
    9664:	10c00204 	addi	r3,r2,8
    9668:	15000017 	ldw	r20,0(r2)
    966c:	15800117 	ldw	r22,4(r2)
    9670:	20038e16 	blt	r4,zero,a4ac <___svfprintf_internal_r+0x18c0>
    9674:	013fdfc4 	movi	r4,-129
    9678:	a584b03a 	or	r2,r20,r22
    967c:	d8c02d15 	stw	r3,180(sp)
    9680:	9124703a 	and	r18,r18,r4
    9684:	0039883a 	mov	fp,zero
    9688:	103eb61e 	bne	r2,zero,9164 <__alt_data_end+0xf0009164>
    968c:	d8802917 	ldw	r2,164(sp)
    9690:	1002c81e 	bne	r2,zero,a1b4 <___svfprintf_internal_r+0x15c8>
    9694:	d8002915 	stw	zero,164(sp)
    9698:	d8002e15 	stw	zero,184(sp)
    969c:	dc001e04 	addi	r16,sp,120
    96a0:	003efa06 	br	928c <__alt_data_end+0xf000928c>
    96a4:	18c03fcc 	andi	r3,r3,255
    96a8:	1805ad1e 	bne	r3,zero,ad60 <___svfprintf_internal_r+0x2174>
    96ac:	01420034 	movhi	r5,2048
    96b0:	2940f804 	addi	r5,r5,992
    96b4:	d9403a15 	stw	r5,232(sp)
    96b8:	9080080c 	andi	r2,r18,32
    96bc:	10006126 	beq	r2,zero,9844 <___svfprintf_internal_r+0xc58>
    96c0:	d8802d17 	ldw	r2,180(sp)
    96c4:	15000017 	ldw	r20,0(r2)
    96c8:	15800117 	ldw	r22,4(r2)
    96cc:	10800204 	addi	r2,r2,8
    96d0:	d8802d15 	stw	r2,180(sp)
    96d4:	9080004c 	andi	r2,r18,1
    96d8:	10018e26 	beq	r2,zero,9d14 <___svfprintf_internal_r+0x1128>
    96dc:	a584b03a 	or	r2,r20,r22
    96e0:	10030926 	beq	r2,zero,a308 <___svfprintf_internal_r+0x171c>
    96e4:	d8c02917 	ldw	r3,164(sp)
    96e8:	00800c04 	movi	r2,48
    96ec:	d8802705 	stb	r2,156(sp)
    96f0:	dc402745 	stb	r17,157(sp)
    96f4:	d8002785 	stb	zero,158(sp)
    96f8:	90800094 	ori	r2,r18,2
    96fc:	18048716 	blt	r3,zero,a91c <___svfprintf_internal_r+0x1d30>
    9700:	00bfdfc4 	movi	r2,-129
    9704:	90a4703a 	and	r18,r18,r2
    9708:	94800094 	ori	r18,r18,2
    970c:	0039883a 	mov	fp,zero
    9710:	d9003a17 	ldw	r4,232(sp)
    9714:	dc001e04 	addi	r16,sp,120
    9718:	a08003cc 	andi	r2,r20,15
    971c:	b006973a 	slli	r3,r22,28
    9720:	2085883a 	add	r2,r4,r2
    9724:	a028d13a 	srli	r20,r20,4
    9728:	10800003 	ldbu	r2,0(r2)
    972c:	b02cd13a 	srli	r22,r22,4
    9730:	843fffc4 	addi	r16,r16,-1
    9734:	1d28b03a 	or	r20,r3,r20
    9738:	80800005 	stb	r2,0(r16)
    973c:	a584b03a 	or	r2,r20,r22
    9740:	103ff51e 	bne	r2,zero,9718 <__alt_data_end+0xf0009718>
    9744:	d8c02817 	ldw	r3,160(sp)
    9748:	1c07c83a 	sub	r3,r3,r16
    974c:	d8c02e15 	stw	r3,184(sp)
    9750:	003ece06 	br	928c <__alt_data_end+0xf000928c>
    9754:	d8c02d17 	ldw	r3,180(sp)
    9758:	d9002d17 	ldw	r4,180(sp)
    975c:	d8002785 	stb	zero,158(sp)
    9760:	18800017 	ldw	r2,0(r3)
    9764:	21000104 	addi	r4,r4,4
    9768:	00c00044 	movi	r3,1
    976c:	d8c02a15 	stw	r3,168(sp)
    9770:	d8801405 	stb	r2,80(sp)
    9774:	d9002d15 	stw	r4,180(sp)
    9778:	d8c02e15 	stw	r3,184(sp)
    977c:	d8002915 	stw	zero,164(sp)
    9780:	d8003215 	stw	zero,200(sp)
    9784:	dc001404 	addi	r16,sp,80
    9788:	0039883a 	mov	fp,zero
    978c:	003ecc06 	br	92c0 <__alt_data_end+0xf00092c0>
    9790:	18c03fcc 	andi	r3,r3,255
    9794:	183e9226 	beq	r3,zero,91e0 <__alt_data_end+0xf00091e0>
    9798:	d9c02785 	stb	r7,158(sp)
    979c:	003e9006 	br	91e0 <__alt_data_end+0xf00091e0>
    97a0:	00c00044 	movi	r3,1
    97a4:	01c00ac4 	movi	r7,43
    97a8:	bc400007 	ldb	r17,0(r23)
    97ac:	003d6306 	br	8d3c <__alt_data_end+0xf0008d3c>
    97b0:	94800814 	ori	r18,r18,32
    97b4:	bc400007 	ldb	r17,0(r23)
    97b8:	003d6006 	br	8d3c <__alt_data_end+0xf0008d3c>
    97bc:	d8c02d17 	ldw	r3,180(sp)
    97c0:	d8002785 	stb	zero,158(sp)
    97c4:	1c000017 	ldw	r16,0(r3)
    97c8:	1d000104 	addi	r20,r3,4
    97cc:	80040f26 	beq	r16,zero,a80c <___svfprintf_internal_r+0x1c20>
    97d0:	d9002917 	ldw	r4,164(sp)
    97d4:	2003dc16 	blt	r4,zero,a748 <___svfprintf_internal_r+0x1b5c>
    97d8:	200d883a 	mov	r6,r4
    97dc:	000b883a 	mov	r5,zero
    97e0:	8009883a 	mov	r4,r16
    97e4:	da003e15 	stw	r8,248(sp)
    97e8:	00105d40 	call	105d4 <memchr>
    97ec:	da003e17 	ldw	r8,248(sp)
    97f0:	10045826 	beq	r2,zero,a954 <___svfprintf_internal_r+0x1d68>
    97f4:	1405c83a 	sub	r2,r2,r16
    97f8:	d8802e15 	stw	r2,184(sp)
    97fc:	1003d816 	blt	r2,zero,a760 <___svfprintf_internal_r+0x1b74>
    9800:	df002783 	ldbu	fp,158(sp)
    9804:	d8802a15 	stw	r2,168(sp)
    9808:	dd002d15 	stw	r20,180(sp)
    980c:	d8002915 	stw	zero,164(sp)
    9810:	d8003215 	stw	zero,200(sp)
    9814:	003ea306 	br	92a4 <__alt_data_end+0xf00092a4>
    9818:	18c03fcc 	andi	r3,r3,255
    981c:	183f8c26 	beq	r3,zero,9650 <__alt_data_end+0xf0009650>
    9820:	d9c02785 	stb	r7,158(sp)
    9824:	003f8a06 	br	9650 <__alt_data_end+0xf0009650>
    9828:	18c03fcc 	andi	r3,r3,255
    982c:	1805631e 	bne	r3,zero,adbc <___svfprintf_internal_r+0x21d0>
    9830:	01420034 	movhi	r5,2048
    9834:	2940fd04 	addi	r5,r5,1012
    9838:	d9403a15 	stw	r5,232(sp)
    983c:	9080080c 	andi	r2,r18,32
    9840:	103f9f1e 	bne	r2,zero,96c0 <__alt_data_end+0xf00096c0>
    9844:	9080040c 	andi	r2,r18,16
    9848:	10029c26 	beq	r2,zero,a2bc <___svfprintf_internal_r+0x16d0>
    984c:	d8c02d17 	ldw	r3,180(sp)
    9850:	002d883a 	mov	r22,zero
    9854:	1d000017 	ldw	r20,0(r3)
    9858:	18c00104 	addi	r3,r3,4
    985c:	d8c02d15 	stw	r3,180(sp)
    9860:	003f9c06 	br	96d4 <__alt_data_end+0xf00096d4>
    9864:	94800054 	ori	r18,r18,1
    9868:	bc400007 	ldb	r17,0(r23)
    986c:	003d3306 	br	8d3c <__alt_data_end+0xf0008d3c>
    9870:	38803fcc 	andi	r2,r7,255
    9874:	1080201c 	xori	r2,r2,128
    9878:	10bfe004 	addi	r2,r2,-128
    987c:	1002971e 	bne	r2,zero,a2dc <___svfprintf_internal_r+0x16f0>
    9880:	00c00044 	movi	r3,1
    9884:	01c00804 	movi	r7,32
    9888:	bc400007 	ldb	r17,0(r23)
    988c:	003d2b06 	br	8d3c <__alt_data_end+0xf0008d3c>
    9890:	18c03fcc 	andi	r3,r3,255
    9894:	183e2326 	beq	r3,zero,9124 <__alt_data_end+0xf0009124>
    9898:	d9c02785 	stb	r7,158(sp)
    989c:	003e2106 	br	9124 <__alt_data_end+0xf0009124>
    98a0:	bc400007 	ldb	r17,0(r23)
    98a4:	8a430426 	beq	r17,r9,a4b8 <___svfprintf_internal_r+0x18cc>
    98a8:	94800414 	ori	r18,r18,16
    98ac:	003d2306 	br	8d3c <__alt_data_end+0xf0008d3c>
    98b0:	18c03fcc 	andi	r3,r3,255
    98b4:	18053f1e 	bne	r3,zero,adb4 <___svfprintf_internal_r+0x21c8>
    98b8:	9080080c 	andi	r2,r18,32
    98bc:	10028926 	beq	r2,zero,a2e4 <___svfprintf_internal_r+0x16f8>
    98c0:	d9402d17 	ldw	r5,180(sp)
    98c4:	d9002f17 	ldw	r4,188(sp)
    98c8:	28800017 	ldw	r2,0(r5)
    98cc:	2007d7fa 	srai	r3,r4,31
    98d0:	29400104 	addi	r5,r5,4
    98d4:	d9402d15 	stw	r5,180(sp)
    98d8:	11000015 	stw	r4,0(r2)
    98dc:	10c00115 	stw	r3,4(r2)
    98e0:	003ced06 	br	8c98 <__alt_data_end+0xf0008c98>
    98e4:	94801014 	ori	r18,r18,64
    98e8:	bc400007 	ldb	r17,0(r23)
    98ec:	003d1306 	br	8d3c <__alt_data_end+0xf0008d3c>
    98f0:	01020034 	movhi	r4,2048
    98f4:	2100fd04 	addi	r4,r4,1012
    98f8:	0039883a 	mov	fp,zero
    98fc:	d9003a15 	stw	r4,232(sp)
    9900:	04401e04 	movi	r17,120
    9904:	003f8206 	br	9710 <__alt_data_end+0xf0009710>
    9908:	18c03fcc 	andi	r3,r3,255
    990c:	1805221e 	bne	r3,zero,ad98 <___svfprintf_internal_r+0x21ac>
    9910:	883d9526 	beq	r17,zero,8f68 <__alt_data_end+0xf0008f68>
    9914:	00c00044 	movi	r3,1
    9918:	d8c02a15 	stw	r3,168(sp)
    991c:	dc401405 	stb	r17,80(sp)
    9920:	d8002785 	stb	zero,158(sp)
    9924:	003f9406 	br	9778 <__alt_data_end+0xf0009778>
    9928:	01020034 	movhi	r4,2048
    992c:	2100fd04 	addi	r4,r4,1012
    9930:	d9003a15 	stw	r4,232(sp)
    9934:	d8c02d15 	stw	r3,180(sp)
    9938:	1025883a 	mov	r18,r2
    993c:	04401e04 	movi	r17,120
    9940:	a584b03a 	or	r2,r20,r22
    9944:	1000fa1e 	bne	r2,zero,9d30 <___svfprintf_internal_r+0x1144>
    9948:	0039883a 	mov	fp,zero
    994c:	00800084 	movi	r2,2
    9950:	10803fcc 	andi	r2,r2,255
    9954:	00c00044 	movi	r3,1
    9958:	10c21626 	beq	r2,r3,a1b4 <___svfprintf_internal_r+0x15c8>
    995c:	00c00084 	movi	r3,2
    9960:	10fe301e 	bne	r2,r3,9224 <__alt_data_end+0xf0009224>
    9964:	003d7606 	br	8f40 <__alt_data_end+0xf0008f40>
    9968:	d8c02017 	ldw	r3,128(sp)
    996c:	003e9506 	br	93c4 <__alt_data_end+0xf00093c4>
    9970:	00801944 	movi	r2,101
    9974:	14407c0e 	bge	r2,r17,9b68 <___svfprintf_internal_r+0xf7c>
    9978:	d9003617 	ldw	r4,216(sp)
    997c:	d9403717 	ldw	r5,220(sp)
    9980:	000d883a 	mov	r6,zero
    9984:	000f883a 	mov	r7,zero
    9988:	d8c03d15 	stw	r3,244(sp)
    998c:	da003e15 	stw	r8,248(sp)
    9990:	00167380 	call	16738 <__eqdf2>
    9994:	d8c03d17 	ldw	r3,244(sp)
    9998:	da003e17 	ldw	r8,248(sp)
    999c:	1000f51e 	bne	r2,zero,9d74 <___svfprintf_internal_r+0x1188>
    99a0:	d8801f17 	ldw	r2,124(sp)
    99a4:	01020034 	movhi	r4,2048
    99a8:	21010404 	addi	r4,r4,1040
    99ac:	18c00044 	addi	r3,r3,1
    99b0:	10800044 	addi	r2,r2,1
    99b4:	41000015 	stw	r4,0(r8)
    99b8:	01000044 	movi	r4,1
    99bc:	41000115 	stw	r4,4(r8)
    99c0:	d8c02015 	stw	r3,128(sp)
    99c4:	d8801f15 	stw	r2,124(sp)
    99c8:	010001c4 	movi	r4,7
    99cc:	20826616 	blt	r4,r2,a368 <___svfprintf_internal_r+0x177c>
    99d0:	42000204 	addi	r8,r8,8
    99d4:	d8802617 	ldw	r2,152(sp)
    99d8:	d9403317 	ldw	r5,204(sp)
    99dc:	11400216 	blt	r2,r5,99e8 <___svfprintf_internal_r+0xdfc>
    99e0:	9080004c 	andi	r2,r18,1
    99e4:	103ed526 	beq	r2,zero,953c <__alt_data_end+0xf000953c>
    99e8:	d8803817 	ldw	r2,224(sp)
    99ec:	d9003417 	ldw	r4,208(sp)
    99f0:	d9403817 	ldw	r5,224(sp)
    99f4:	1887883a 	add	r3,r3,r2
    99f8:	d8801f17 	ldw	r2,124(sp)
    99fc:	41000015 	stw	r4,0(r8)
    9a00:	41400115 	stw	r5,4(r8)
    9a04:	10800044 	addi	r2,r2,1
    9a08:	d8c02015 	stw	r3,128(sp)
    9a0c:	d8801f15 	stw	r2,124(sp)
    9a10:	010001c4 	movi	r4,7
    9a14:	2082af16 	blt	r4,r2,a4d4 <___svfprintf_internal_r+0x18e8>
    9a18:	42000204 	addi	r8,r8,8
    9a1c:	d8803317 	ldw	r2,204(sp)
    9a20:	143fffc4 	addi	r16,r2,-1
    9a24:	043ec50e 	bge	zero,r16,953c <__alt_data_end+0xf000953c>
    9a28:	04400404 	movi	r17,16
    9a2c:	d8801f17 	ldw	r2,124(sp)
    9a30:	8c00860e 	bge	r17,r16,9c4c <___svfprintf_internal_r+0x1060>
    9a34:	01420034 	movhi	r5,2048
    9a38:	29410484 	addi	r5,r5,1042
    9a3c:	d9402b15 	stw	r5,172(sp)
    9a40:	058001c4 	movi	r22,7
    9a44:	dd002c17 	ldw	r20,176(sp)
    9a48:	00000306 	br	9a58 <___svfprintf_internal_r+0xe6c>
    9a4c:	42000204 	addi	r8,r8,8
    9a50:	843ffc04 	addi	r16,r16,-16
    9a54:	8c00800e 	bge	r17,r16,9c58 <___svfprintf_internal_r+0x106c>
    9a58:	18c00404 	addi	r3,r3,16
    9a5c:	10800044 	addi	r2,r2,1
    9a60:	45400015 	stw	r21,0(r8)
    9a64:	44400115 	stw	r17,4(r8)
    9a68:	d8c02015 	stw	r3,128(sp)
    9a6c:	d8801f15 	stw	r2,124(sp)
    9a70:	b0bff60e 	bge	r22,r2,9a4c <__alt_data_end+0xf0009a4c>
    9a74:	d9801e04 	addi	r6,sp,120
    9a78:	a00b883a 	mov	r5,r20
    9a7c:	9809883a 	mov	r4,r19
    9a80:	00120540 	call	12054 <__ssprint_r>
    9a84:	103d3e1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9a88:	d8c02017 	ldw	r3,128(sp)
    9a8c:	d8801f17 	ldw	r2,124(sp)
    9a90:	da000404 	addi	r8,sp,16
    9a94:	003fee06 	br	9a50 <__alt_data_end+0xf0009a50>
    9a98:	d9403117 	ldw	r5,196(sp)
    9a9c:	d8802a17 	ldw	r2,168(sp)
    9aa0:	28adc83a 	sub	r22,r5,r2
    9aa4:	05be650e 	bge	zero,r22,943c <__alt_data_end+0xf000943c>
    9aa8:	07000404 	movi	fp,16
    9aac:	d8801f17 	ldw	r2,124(sp)
    9ab0:	e583a20e 	bge	fp,r22,a93c <___svfprintf_internal_r+0x1d50>
    9ab4:	01420034 	movhi	r5,2048
    9ab8:	29410484 	addi	r5,r5,1042
    9abc:	dc403015 	stw	r17,192(sp)
    9ac0:	d9402b15 	stw	r5,172(sp)
    9ac4:	b023883a 	mov	r17,r22
    9ac8:	050001c4 	movi	r20,7
    9acc:	902d883a 	mov	r22,r18
    9ad0:	8025883a 	mov	r18,r16
    9ad4:	dc002c17 	ldw	r16,176(sp)
    9ad8:	00000306 	br	9ae8 <___svfprintf_internal_r+0xefc>
    9adc:	8c7ffc04 	addi	r17,r17,-16
    9ae0:	42000204 	addi	r8,r8,8
    9ae4:	e440110e 	bge	fp,r17,9b2c <___svfprintf_internal_r+0xf40>
    9ae8:	18c00404 	addi	r3,r3,16
    9aec:	10800044 	addi	r2,r2,1
    9af0:	45400015 	stw	r21,0(r8)
    9af4:	47000115 	stw	fp,4(r8)
    9af8:	d8c02015 	stw	r3,128(sp)
    9afc:	d8801f15 	stw	r2,124(sp)
    9b00:	a0bff60e 	bge	r20,r2,9adc <__alt_data_end+0xf0009adc>
    9b04:	d9801e04 	addi	r6,sp,120
    9b08:	800b883a 	mov	r5,r16
    9b0c:	9809883a 	mov	r4,r19
    9b10:	00120540 	call	12054 <__ssprint_r>
    9b14:	103d1a1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9b18:	8c7ffc04 	addi	r17,r17,-16
    9b1c:	d8c02017 	ldw	r3,128(sp)
    9b20:	d8801f17 	ldw	r2,124(sp)
    9b24:	da000404 	addi	r8,sp,16
    9b28:	e47fef16 	blt	fp,r17,9ae8 <__alt_data_end+0xf0009ae8>
    9b2c:	9021883a 	mov	r16,r18
    9b30:	b025883a 	mov	r18,r22
    9b34:	882d883a 	mov	r22,r17
    9b38:	dc403017 	ldw	r17,192(sp)
    9b3c:	d9002b17 	ldw	r4,172(sp)
    9b40:	1d87883a 	add	r3,r3,r22
    9b44:	10800044 	addi	r2,r2,1
    9b48:	41000015 	stw	r4,0(r8)
    9b4c:	45800115 	stw	r22,4(r8)
    9b50:	d8c02015 	stw	r3,128(sp)
    9b54:	d8801f15 	stw	r2,124(sp)
    9b58:	010001c4 	movi	r4,7
    9b5c:	20819a16 	blt	r4,r2,a1c8 <___svfprintf_internal_r+0x15dc>
    9b60:	42000204 	addi	r8,r8,8
    9b64:	003e3506 	br	943c <__alt_data_end+0xf000943c>
    9b68:	d9403317 	ldw	r5,204(sp)
    9b6c:	00800044 	movi	r2,1
    9b70:	18c00044 	addi	r3,r3,1
    9b74:	1141710e 	bge	r2,r5,a13c <___svfprintf_internal_r+0x1550>
    9b78:	dc401f17 	ldw	r17,124(sp)
    9b7c:	00800044 	movi	r2,1
    9b80:	40800115 	stw	r2,4(r8)
    9b84:	8c400044 	addi	r17,r17,1
    9b88:	44000015 	stw	r16,0(r8)
    9b8c:	d8c02015 	stw	r3,128(sp)
    9b90:	dc401f15 	stw	r17,124(sp)
    9b94:	008001c4 	movi	r2,7
    9b98:	14417416 	blt	r2,r17,a16c <___svfprintf_internal_r+0x1580>
    9b9c:	42000204 	addi	r8,r8,8
    9ba0:	d8803817 	ldw	r2,224(sp)
    9ba4:	d9003417 	ldw	r4,208(sp)
    9ba8:	8c400044 	addi	r17,r17,1
    9bac:	10c7883a 	add	r3,r2,r3
    9bb0:	40800115 	stw	r2,4(r8)
    9bb4:	41000015 	stw	r4,0(r8)
    9bb8:	d8c02015 	stw	r3,128(sp)
    9bbc:	dc401f15 	stw	r17,124(sp)
    9bc0:	008001c4 	movi	r2,7
    9bc4:	14417216 	blt	r2,r17,a190 <___svfprintf_internal_r+0x15a4>
    9bc8:	45800204 	addi	r22,r8,8
    9bcc:	d9003617 	ldw	r4,216(sp)
    9bd0:	d9403717 	ldw	r5,220(sp)
    9bd4:	000d883a 	mov	r6,zero
    9bd8:	000f883a 	mov	r7,zero
    9bdc:	d8c03d15 	stw	r3,244(sp)
    9be0:	00167380 	call	16738 <__eqdf2>
    9be4:	d8c03d17 	ldw	r3,244(sp)
    9be8:	1000b326 	beq	r2,zero,9eb8 <___svfprintf_internal_r+0x12cc>
    9bec:	d9403317 	ldw	r5,204(sp)
    9bf0:	84000044 	addi	r16,r16,1
    9bf4:	8c400044 	addi	r17,r17,1
    9bf8:	28bfffc4 	addi	r2,r5,-1
    9bfc:	1887883a 	add	r3,r3,r2
    9c00:	b0800115 	stw	r2,4(r22)
    9c04:	b4000015 	stw	r16,0(r22)
    9c08:	d8c02015 	stw	r3,128(sp)
    9c0c:	dc401f15 	stw	r17,124(sp)
    9c10:	008001c4 	movi	r2,7
    9c14:	1440d216 	blt	r2,r17,9f60 <___svfprintf_internal_r+0x1374>
    9c18:	b5800204 	addi	r22,r22,8
    9c1c:	d9003b17 	ldw	r4,236(sp)
    9c20:	df0022c4 	addi	fp,sp,139
    9c24:	8c400044 	addi	r17,r17,1
    9c28:	20c7883a 	add	r3,r4,r3
    9c2c:	b7000015 	stw	fp,0(r22)
    9c30:	b1000115 	stw	r4,4(r22)
    9c34:	d8c02015 	stw	r3,128(sp)
    9c38:	dc401f15 	stw	r17,124(sp)
    9c3c:	008001c4 	movi	r2,7
    9c40:	14400e16 	blt	r2,r17,9c7c <___svfprintf_internal_r+0x1090>
    9c44:	b2000204 	addi	r8,r22,8
    9c48:	003e3c06 	br	953c <__alt_data_end+0xf000953c>
    9c4c:	01020034 	movhi	r4,2048
    9c50:	21010484 	addi	r4,r4,1042
    9c54:	d9002b15 	stw	r4,172(sp)
    9c58:	d9002b17 	ldw	r4,172(sp)
    9c5c:	1c07883a 	add	r3,r3,r16
    9c60:	44000115 	stw	r16,4(r8)
    9c64:	41000015 	stw	r4,0(r8)
    9c68:	10800044 	addi	r2,r2,1
    9c6c:	d8c02015 	stw	r3,128(sp)
    9c70:	d8801f15 	stw	r2,124(sp)
    9c74:	010001c4 	movi	r4,7
    9c78:	20be2f0e 	bge	r4,r2,9538 <__alt_data_end+0xf0009538>
    9c7c:	d9402c17 	ldw	r5,176(sp)
    9c80:	d9801e04 	addi	r6,sp,120
    9c84:	9809883a 	mov	r4,r19
    9c88:	00120540 	call	12054 <__ssprint_r>
    9c8c:	103cbc1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9c90:	d8c02017 	ldw	r3,128(sp)
    9c94:	da000404 	addi	r8,sp,16
    9c98:	003e2806 	br	953c <__alt_data_end+0xf000953c>
    9c9c:	d9402c17 	ldw	r5,176(sp)
    9ca0:	d9801e04 	addi	r6,sp,120
    9ca4:	9809883a 	mov	r4,r19
    9ca8:	00120540 	call	12054 <__ssprint_r>
    9cac:	103e5f26 	beq	r2,zero,962c <__alt_data_end+0xf000962c>
    9cb0:	003cb306 	br	8f80 <__alt_data_end+0xf0008f80>
    9cb4:	d9402c17 	ldw	r5,176(sp)
    9cb8:	d9801e04 	addi	r6,sp,120
    9cbc:	9809883a 	mov	r4,r19
    9cc0:	00120540 	call	12054 <__ssprint_r>
    9cc4:	103cae1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9cc8:	d8c02017 	ldw	r3,128(sp)
    9ccc:	da000404 	addi	r8,sp,16
    9cd0:	003e0d06 	br	9508 <__alt_data_end+0xf0009508>
    9cd4:	d9402c17 	ldw	r5,176(sp)
    9cd8:	d9801e04 	addi	r6,sp,120
    9cdc:	9809883a 	mov	r4,r19
    9ce0:	00120540 	call	12054 <__ssprint_r>
    9ce4:	103ca61e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9ce8:	d8c02017 	ldw	r3,128(sp)
    9cec:	da000404 	addi	r8,sp,16
    9cf0:	003dc106 	br	93f8 <__alt_data_end+0xf00093f8>
    9cf4:	d9402c17 	ldw	r5,176(sp)
    9cf8:	d9801e04 	addi	r6,sp,120
    9cfc:	9809883a 	mov	r4,r19
    9d00:	00120540 	call	12054 <__ssprint_r>
    9d04:	103c9e1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9d08:	d8c02017 	ldw	r3,128(sp)
    9d0c:	da000404 	addi	r8,sp,16
    9d10:	003dc706 	br	9430 <__alt_data_end+0xf0009430>
    9d14:	d8802917 	ldw	r2,164(sp)
    9d18:	d8002785 	stb	zero,158(sp)
    9d1c:	103f0816 	blt	r2,zero,9940 <__alt_data_end+0xf0009940>
    9d20:	00ffdfc4 	movi	r3,-129
    9d24:	a584b03a 	or	r2,r20,r22
    9d28:	90e4703a 	and	r18,r18,r3
    9d2c:	103c8126 	beq	r2,zero,8f34 <__alt_data_end+0xf0008f34>
    9d30:	0039883a 	mov	fp,zero
    9d34:	003e7606 	br	9710 <__alt_data_end+0xf0009710>
    9d38:	9080040c 	andi	r2,r18,16
    9d3c:	10013d26 	beq	r2,zero,a234 <___svfprintf_internal_r+0x1648>
    9d40:	d9002d17 	ldw	r4,180(sp)
    9d44:	d9402917 	ldw	r5,164(sp)
    9d48:	d8002785 	stb	zero,158(sp)
    9d4c:	20800104 	addi	r2,r4,4
    9d50:	25000017 	ldw	r20,0(r4)
    9d54:	002d883a 	mov	r22,zero
    9d58:	28013f16 	blt	r5,zero,a258 <___svfprintf_internal_r+0x166c>
    9d5c:	00ffdfc4 	movi	r3,-129
    9d60:	d8802d15 	stw	r2,180(sp)
    9d64:	90e4703a 	and	r18,r18,r3
    9d68:	a03d2b26 	beq	r20,zero,9218 <__alt_data_end+0xf0009218>
    9d6c:	0039883a 	mov	fp,zero
    9d70:	003d2e06 	br	922c <__alt_data_end+0xf000922c>
    9d74:	dc402617 	ldw	r17,152(sp)
    9d78:	0441830e 	bge	zero,r17,a388 <___svfprintf_internal_r+0x179c>
    9d7c:	dc403217 	ldw	r17,200(sp)
    9d80:	d8803317 	ldw	r2,204(sp)
    9d84:	1440010e 	bge	r2,r17,9d8c <___svfprintf_internal_r+0x11a0>
    9d88:	1023883a 	mov	r17,r2
    9d8c:	04400a0e 	bge	zero,r17,9db8 <___svfprintf_internal_r+0x11cc>
    9d90:	d8801f17 	ldw	r2,124(sp)
    9d94:	1c47883a 	add	r3,r3,r17
    9d98:	44000015 	stw	r16,0(r8)
    9d9c:	10800044 	addi	r2,r2,1
    9da0:	44400115 	stw	r17,4(r8)
    9da4:	d8c02015 	stw	r3,128(sp)
    9da8:	d8801f15 	stw	r2,124(sp)
    9dac:	010001c4 	movi	r4,7
    9db0:	20827516 	blt	r4,r2,a788 <___svfprintf_internal_r+0x1b9c>
    9db4:	42000204 	addi	r8,r8,8
    9db8:	88027b16 	blt	r17,zero,a7a8 <___svfprintf_internal_r+0x1bbc>
    9dbc:	d9003217 	ldw	r4,200(sp)
    9dc0:	2463c83a 	sub	r17,r4,r17
    9dc4:	0440990e 	bge	zero,r17,a02c <___svfprintf_internal_r+0x1440>
    9dc8:	05800404 	movi	r22,16
    9dcc:	d8801f17 	ldw	r2,124(sp)
    9dd0:	b441530e 	bge	r22,r17,a320 <___svfprintf_internal_r+0x1734>
    9dd4:	01020034 	movhi	r4,2048
    9dd8:	21010484 	addi	r4,r4,1042
    9ddc:	d9002b15 	stw	r4,172(sp)
    9de0:	070001c4 	movi	fp,7
    9de4:	dd002c17 	ldw	r20,176(sp)
    9de8:	00000306 	br	9df8 <___svfprintf_internal_r+0x120c>
    9dec:	42000204 	addi	r8,r8,8
    9df0:	8c7ffc04 	addi	r17,r17,-16
    9df4:	b4414d0e 	bge	r22,r17,a32c <___svfprintf_internal_r+0x1740>
    9df8:	18c00404 	addi	r3,r3,16
    9dfc:	10800044 	addi	r2,r2,1
    9e00:	45400015 	stw	r21,0(r8)
    9e04:	45800115 	stw	r22,4(r8)
    9e08:	d8c02015 	stw	r3,128(sp)
    9e0c:	d8801f15 	stw	r2,124(sp)
    9e10:	e0bff60e 	bge	fp,r2,9dec <__alt_data_end+0xf0009dec>
    9e14:	d9801e04 	addi	r6,sp,120
    9e18:	a00b883a 	mov	r5,r20
    9e1c:	9809883a 	mov	r4,r19
    9e20:	00120540 	call	12054 <__ssprint_r>
    9e24:	103c561e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9e28:	d8c02017 	ldw	r3,128(sp)
    9e2c:	d8801f17 	ldw	r2,124(sp)
    9e30:	da000404 	addi	r8,sp,16
    9e34:	003fee06 	br	9df0 <__alt_data_end+0xf0009df0>
    9e38:	d9402c17 	ldw	r5,176(sp)
    9e3c:	d9801e04 	addi	r6,sp,120
    9e40:	9809883a 	mov	r4,r19
    9e44:	00120540 	call	12054 <__ssprint_r>
    9e48:	103c4d1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9e4c:	d8c02017 	ldw	r3,128(sp)
    9e50:	df002787 	ldb	fp,158(sp)
    9e54:	da000404 	addi	r8,sp,16
    9e58:	003d5a06 	br	93c4 <__alt_data_end+0xf00093c4>
    9e5c:	9080040c 	andi	r2,r18,16
    9e60:	10005c26 	beq	r2,zero,9fd4 <___svfprintf_internal_r+0x13e8>
    9e64:	d9402d17 	ldw	r5,180(sp)
    9e68:	d8c02917 	ldw	r3,164(sp)
    9e6c:	d8002785 	stb	zero,158(sp)
    9e70:	28800104 	addi	r2,r5,4
    9e74:	2d000017 	ldw	r20,0(r5)
    9e78:	002d883a 	mov	r22,zero
    9e7c:	18005e16 	blt	r3,zero,9ff8 <___svfprintf_internal_r+0x140c>
    9e80:	00ffdfc4 	movi	r3,-129
    9e84:	d8802d15 	stw	r2,180(sp)
    9e88:	90e4703a 	and	r18,r18,r3
    9e8c:	0039883a 	mov	fp,zero
    9e90:	a03dfe26 	beq	r20,zero,968c <__alt_data_end+0xf000968c>
    9e94:	00800244 	movi	r2,9
    9e98:	153cb336 	bltu	r2,r20,9168 <__alt_data_end+0xf0009168>
    9e9c:	a5000c04 	addi	r20,r20,48
    9ea0:	dc001dc4 	addi	r16,sp,119
    9ea4:	dd001dc5 	stb	r20,119(sp)
    9ea8:	d8c02817 	ldw	r3,160(sp)
    9eac:	1c07c83a 	sub	r3,r3,r16
    9eb0:	d8c02e15 	stw	r3,184(sp)
    9eb4:	003cf506 	br	928c <__alt_data_end+0xf000928c>
    9eb8:	d8803317 	ldw	r2,204(sp)
    9ebc:	143fffc4 	addi	r16,r2,-1
    9ec0:	043f560e 	bge	zero,r16,9c1c <__alt_data_end+0xf0009c1c>
    9ec4:	07000404 	movi	fp,16
    9ec8:	e403530e 	bge	fp,r16,ac18 <___svfprintf_internal_r+0x202c>
    9ecc:	01420034 	movhi	r5,2048
    9ed0:	29410484 	addi	r5,r5,1042
    9ed4:	d9402b15 	stw	r5,172(sp)
    9ed8:	01c001c4 	movi	r7,7
    9edc:	dd002c17 	ldw	r20,176(sp)
    9ee0:	00000306 	br	9ef0 <___svfprintf_internal_r+0x1304>
    9ee4:	843ffc04 	addi	r16,r16,-16
    9ee8:	b5800204 	addi	r22,r22,8
    9eec:	e400130e 	bge	fp,r16,9f3c <___svfprintf_internal_r+0x1350>
    9ef0:	18c00404 	addi	r3,r3,16
    9ef4:	8c400044 	addi	r17,r17,1
    9ef8:	b5400015 	stw	r21,0(r22)
    9efc:	b7000115 	stw	fp,4(r22)
    9f00:	d8c02015 	stw	r3,128(sp)
    9f04:	dc401f15 	stw	r17,124(sp)
    9f08:	3c7ff60e 	bge	r7,r17,9ee4 <__alt_data_end+0xf0009ee4>
    9f0c:	d9801e04 	addi	r6,sp,120
    9f10:	a00b883a 	mov	r5,r20
    9f14:	9809883a 	mov	r4,r19
    9f18:	d9c03d15 	stw	r7,244(sp)
    9f1c:	00120540 	call	12054 <__ssprint_r>
    9f20:	d9c03d17 	ldw	r7,244(sp)
    9f24:	103c161e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9f28:	843ffc04 	addi	r16,r16,-16
    9f2c:	d8c02017 	ldw	r3,128(sp)
    9f30:	dc401f17 	ldw	r17,124(sp)
    9f34:	dd800404 	addi	r22,sp,16
    9f38:	e43fed16 	blt	fp,r16,9ef0 <__alt_data_end+0xf0009ef0>
    9f3c:	d8802b17 	ldw	r2,172(sp)
    9f40:	1c07883a 	add	r3,r3,r16
    9f44:	8c400044 	addi	r17,r17,1
    9f48:	b0800015 	stw	r2,0(r22)
    9f4c:	b4000115 	stw	r16,4(r22)
    9f50:	d8c02015 	stw	r3,128(sp)
    9f54:	dc401f15 	stw	r17,124(sp)
    9f58:	008001c4 	movi	r2,7
    9f5c:	147f2e0e 	bge	r2,r17,9c18 <__alt_data_end+0xf0009c18>
    9f60:	d9402c17 	ldw	r5,176(sp)
    9f64:	d9801e04 	addi	r6,sp,120
    9f68:	9809883a 	mov	r4,r19
    9f6c:	00120540 	call	12054 <__ssprint_r>
    9f70:	103c031e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    9f74:	d8c02017 	ldw	r3,128(sp)
    9f78:	dc401f17 	ldw	r17,124(sp)
    9f7c:	dd800404 	addi	r22,sp,16
    9f80:	003f2606 	br	9c1c <__alt_data_end+0xf0009c1c>
    9f84:	9080040c 	andi	r2,r18,16
    9f88:	1000c326 	beq	r2,zero,a298 <___svfprintf_internal_r+0x16ac>
    9f8c:	d8802d17 	ldw	r2,180(sp)
    9f90:	15000017 	ldw	r20,0(r2)
    9f94:	10800104 	addi	r2,r2,4
    9f98:	d8802d15 	stw	r2,180(sp)
    9f9c:	a02dd7fa 	srai	r22,r20,31
    9fa0:	b005883a 	mov	r2,r22
    9fa4:	103c680e 	bge	r2,zero,9148 <__alt_data_end+0xf0009148>
    9fa8:	0529c83a 	sub	r20,zero,r20
    9fac:	a004c03a 	cmpne	r2,r20,zero
    9fb0:	05adc83a 	sub	r22,zero,r22
    9fb4:	b0adc83a 	sub	r22,r22,r2
    9fb8:	d8802917 	ldw	r2,164(sp)
    9fbc:	07000b44 	movi	fp,45
    9fc0:	df002785 	stb	fp,158(sp)
    9fc4:	10022e16 	blt	r2,zero,a880 <___svfprintf_internal_r+0x1c94>
    9fc8:	00bfdfc4 	movi	r2,-129
    9fcc:	90a4703a 	and	r18,r18,r2
    9fd0:	003c6406 	br	9164 <__alt_data_end+0xf0009164>
    9fd4:	9080100c 	andi	r2,r18,64
    9fd8:	d8002785 	stb	zero,158(sp)
    9fdc:	10012526 	beq	r2,zero,a474 <___svfprintf_internal_r+0x1888>
    9fe0:	d9002d17 	ldw	r4,180(sp)
    9fe4:	d9402917 	ldw	r5,164(sp)
    9fe8:	002d883a 	mov	r22,zero
    9fec:	20800104 	addi	r2,r4,4
    9ff0:	2500000b 	ldhu	r20,0(r4)
    9ff4:	283fa20e 	bge	r5,zero,9e80 <__alt_data_end+0xf0009e80>
    9ff8:	d8802d15 	stw	r2,180(sp)
    9ffc:	0039883a 	mov	fp,zero
    a000:	a584b03a 	or	r2,r20,r22
    a004:	103c571e 	bne	r2,zero,9164 <__alt_data_end+0xf0009164>
    a008:	00800044 	movi	r2,1
    a00c:	003e5006 	br	9950 <__alt_data_end+0xf0009950>
    a010:	d9402c17 	ldw	r5,176(sp)
    a014:	d9801e04 	addi	r6,sp,120
    a018:	9809883a 	mov	r4,r19
    a01c:	00120540 	call	12054 <__ssprint_r>
    a020:	103bd71e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a024:	d8c02017 	ldw	r3,128(sp)
    a028:	da000404 	addi	r8,sp,16
    a02c:	d9003217 	ldw	r4,200(sp)
    a030:	d8802617 	ldw	r2,152(sp)
    a034:	d9403317 	ldw	r5,204(sp)
    a038:	8123883a 	add	r17,r16,r4
    a03c:	11400216 	blt	r2,r5,a048 <___svfprintf_internal_r+0x145c>
    a040:	9100004c 	andi	r4,r18,1
    a044:	20000d26 	beq	r4,zero,a07c <___svfprintf_internal_r+0x1490>
    a048:	d9003817 	ldw	r4,224(sp)
    a04c:	d9403417 	ldw	r5,208(sp)
    a050:	1907883a 	add	r3,r3,r4
    a054:	d9001f17 	ldw	r4,124(sp)
    a058:	41400015 	stw	r5,0(r8)
    a05c:	d9403817 	ldw	r5,224(sp)
    a060:	21000044 	addi	r4,r4,1
    a064:	d8c02015 	stw	r3,128(sp)
    a068:	41400115 	stw	r5,4(r8)
    a06c:	d9001f15 	stw	r4,124(sp)
    a070:	014001c4 	movi	r5,7
    a074:	2901dc16 	blt	r5,r4,a7e8 <___svfprintf_internal_r+0x1bfc>
    a078:	42000204 	addi	r8,r8,8
    a07c:	d9003317 	ldw	r4,204(sp)
    a080:	8121883a 	add	r16,r16,r4
    a084:	2085c83a 	sub	r2,r4,r2
    a088:	8461c83a 	sub	r16,r16,r17
    a08c:	1400010e 	bge	r2,r16,a094 <___svfprintf_internal_r+0x14a8>
    a090:	1021883a 	mov	r16,r2
    a094:	04000a0e 	bge	zero,r16,a0c0 <___svfprintf_internal_r+0x14d4>
    a098:	d9001f17 	ldw	r4,124(sp)
    a09c:	1c07883a 	add	r3,r3,r16
    a0a0:	44400015 	stw	r17,0(r8)
    a0a4:	21000044 	addi	r4,r4,1
    a0a8:	44000115 	stw	r16,4(r8)
    a0ac:	d8c02015 	stw	r3,128(sp)
    a0b0:	d9001f15 	stw	r4,124(sp)
    a0b4:	014001c4 	movi	r5,7
    a0b8:	2901e616 	blt	r5,r4,a854 <___svfprintf_internal_r+0x1c68>
    a0bc:	42000204 	addi	r8,r8,8
    a0c0:	8001f616 	blt	r16,zero,a89c <___svfprintf_internal_r+0x1cb0>
    a0c4:	1421c83a 	sub	r16,r2,r16
    a0c8:	043d1c0e 	bge	zero,r16,953c <__alt_data_end+0xf000953c>
    a0cc:	04400404 	movi	r17,16
    a0d0:	d8801f17 	ldw	r2,124(sp)
    a0d4:	8c3edd0e 	bge	r17,r16,9c4c <__alt_data_end+0xf0009c4c>
    a0d8:	01420034 	movhi	r5,2048
    a0dc:	29410484 	addi	r5,r5,1042
    a0e0:	d9402b15 	stw	r5,172(sp)
    a0e4:	058001c4 	movi	r22,7
    a0e8:	dd002c17 	ldw	r20,176(sp)
    a0ec:	00000306 	br	a0fc <___svfprintf_internal_r+0x1510>
    a0f0:	42000204 	addi	r8,r8,8
    a0f4:	843ffc04 	addi	r16,r16,-16
    a0f8:	8c3ed70e 	bge	r17,r16,9c58 <__alt_data_end+0xf0009c58>
    a0fc:	18c00404 	addi	r3,r3,16
    a100:	10800044 	addi	r2,r2,1
    a104:	45400015 	stw	r21,0(r8)
    a108:	44400115 	stw	r17,4(r8)
    a10c:	d8c02015 	stw	r3,128(sp)
    a110:	d8801f15 	stw	r2,124(sp)
    a114:	b0bff60e 	bge	r22,r2,a0f0 <__alt_data_end+0xf000a0f0>
    a118:	d9801e04 	addi	r6,sp,120
    a11c:	a00b883a 	mov	r5,r20
    a120:	9809883a 	mov	r4,r19
    a124:	00120540 	call	12054 <__ssprint_r>
    a128:	103b951e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a12c:	d8c02017 	ldw	r3,128(sp)
    a130:	d8801f17 	ldw	r2,124(sp)
    a134:	da000404 	addi	r8,sp,16
    a138:	003fee06 	br	a0f4 <__alt_data_end+0xf000a0f4>
    a13c:	9088703a 	and	r4,r18,r2
    a140:	203e8d1e 	bne	r4,zero,9b78 <__alt_data_end+0xf0009b78>
    a144:	dc401f17 	ldw	r17,124(sp)
    a148:	40800115 	stw	r2,4(r8)
    a14c:	44000015 	stw	r16,0(r8)
    a150:	8c400044 	addi	r17,r17,1
    a154:	d8c02015 	stw	r3,128(sp)
    a158:	dc401f15 	stw	r17,124(sp)
    a15c:	008001c4 	movi	r2,7
    a160:	147f7f16 	blt	r2,r17,9f60 <__alt_data_end+0xf0009f60>
    a164:	45800204 	addi	r22,r8,8
    a168:	003eac06 	br	9c1c <__alt_data_end+0xf0009c1c>
    a16c:	d9402c17 	ldw	r5,176(sp)
    a170:	d9801e04 	addi	r6,sp,120
    a174:	9809883a 	mov	r4,r19
    a178:	00120540 	call	12054 <__ssprint_r>
    a17c:	103b801e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a180:	d8c02017 	ldw	r3,128(sp)
    a184:	dc401f17 	ldw	r17,124(sp)
    a188:	da000404 	addi	r8,sp,16
    a18c:	003e8406 	br	9ba0 <__alt_data_end+0xf0009ba0>
    a190:	d9402c17 	ldw	r5,176(sp)
    a194:	d9801e04 	addi	r6,sp,120
    a198:	9809883a 	mov	r4,r19
    a19c:	00120540 	call	12054 <__ssprint_r>
    a1a0:	103b771e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a1a4:	d8c02017 	ldw	r3,128(sp)
    a1a8:	dc401f17 	ldw	r17,124(sp)
    a1ac:	dd800404 	addi	r22,sp,16
    a1b0:	003e8606 	br	9bcc <__alt_data_end+0xf0009bcc>
    a1b4:	0029883a 	mov	r20,zero
    a1b8:	a5000c04 	addi	r20,r20,48
    a1bc:	dc001dc4 	addi	r16,sp,119
    a1c0:	dd001dc5 	stb	r20,119(sp)
    a1c4:	003f3806 	br	9ea8 <__alt_data_end+0xf0009ea8>
    a1c8:	d9402c17 	ldw	r5,176(sp)
    a1cc:	d9801e04 	addi	r6,sp,120
    a1d0:	9809883a 	mov	r4,r19
    a1d4:	00120540 	call	12054 <__ssprint_r>
    a1d8:	103b691e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a1dc:	d8c02017 	ldw	r3,128(sp)
    a1e0:	da000404 	addi	r8,sp,16
    a1e4:	003c9506 	br	943c <__alt_data_end+0xf000943c>
    a1e8:	d9003617 	ldw	r4,216(sp)
    a1ec:	d9403717 	ldw	r5,220(sp)
    a1f0:	da003e15 	stw	r8,248(sp)
    a1f4:	0011d740 	call	11d74 <__fpclassifyd>
    a1f8:	da003e17 	ldw	r8,248(sp)
    a1fc:	1000bd1e 	bne	r2,zero,a4f4 <___svfprintf_internal_r+0x1908>
    a200:	008011c4 	movi	r2,71
    a204:	14411e0e 	bge	r2,r17,a680 <___svfprintf_internal_r+0x1a94>
    a208:	04020034 	movhi	r16,2048
    a20c:	8400f704 	addi	r16,r16,988
    a210:	00c000c4 	movi	r3,3
    a214:	00bfdfc4 	movi	r2,-129
    a218:	d8c02a15 	stw	r3,168(sp)
    a21c:	90a4703a 	and	r18,r18,r2
    a220:	df002783 	ldbu	fp,158(sp)
    a224:	d8c02e15 	stw	r3,184(sp)
    a228:	d8002915 	stw	zero,164(sp)
    a22c:	d8003215 	stw	zero,200(sp)
    a230:	003c1c06 	br	92a4 <__alt_data_end+0xf00092a4>
    a234:	9080100c 	andi	r2,r18,64
    a238:	d8002785 	stb	zero,158(sp)
    a23c:	10009426 	beq	r2,zero,a490 <___svfprintf_internal_r+0x18a4>
    a240:	d8c02d17 	ldw	r3,180(sp)
    a244:	d9002917 	ldw	r4,164(sp)
    a248:	002d883a 	mov	r22,zero
    a24c:	18800104 	addi	r2,r3,4
    a250:	1d00000b 	ldhu	r20,0(r3)
    a254:	203ec10e 	bge	r4,zero,9d5c <__alt_data_end+0xf0009d5c>
    a258:	a586b03a 	or	r3,r20,r22
    a25c:	d8802d15 	stw	r2,180(sp)
    a260:	183ec21e 	bne	r3,zero,9d6c <__alt_data_end+0xf0009d6c>
    a264:	0039883a 	mov	fp,zero
    a268:	0005883a 	mov	r2,zero
    a26c:	003db806 	br	9950 <__alt_data_end+0xf0009950>
    a270:	d8802d17 	ldw	r2,180(sp)
    a274:	d8c02d17 	ldw	r3,180(sp)
    a278:	d9002d17 	ldw	r4,180(sp)
    a27c:	10800017 	ldw	r2,0(r2)
    a280:	18c00117 	ldw	r3,4(r3)
    a284:	21000204 	addi	r4,r4,8
    a288:	d8803615 	stw	r2,216(sp)
    a28c:	d8c03715 	stw	r3,220(sp)
    a290:	d9002d15 	stw	r4,180(sp)
    a294:	003b8206 	br	90a0 <__alt_data_end+0xf00090a0>
    a298:	9080100c 	andi	r2,r18,64
    a29c:	10010726 	beq	r2,zero,a6bc <___svfprintf_internal_r+0x1ad0>
    a2a0:	d8c02d17 	ldw	r3,180(sp)
    a2a4:	1d00000f 	ldh	r20,0(r3)
    a2a8:	18c00104 	addi	r3,r3,4
    a2ac:	d8c02d15 	stw	r3,180(sp)
    a2b0:	a02dd7fa 	srai	r22,r20,31
    a2b4:	b005883a 	mov	r2,r22
    a2b8:	003ba206 	br	9144 <__alt_data_end+0xf0009144>
    a2bc:	9080100c 	andi	r2,r18,64
    a2c0:	10010526 	beq	r2,zero,a6d8 <___svfprintf_internal_r+0x1aec>
    a2c4:	d9002d17 	ldw	r4,180(sp)
    a2c8:	002d883a 	mov	r22,zero
    a2cc:	2500000b 	ldhu	r20,0(r4)
    a2d0:	21000104 	addi	r4,r4,4
    a2d4:	d9002d15 	stw	r4,180(sp)
    a2d8:	003cfe06 	br	96d4 <__alt_data_end+0xf00096d4>
    a2dc:	bc400007 	ldb	r17,0(r23)
    a2e0:	003a9606 	br	8d3c <__alt_data_end+0xf0008d3c>
    a2e4:	9080040c 	andi	r2,r18,16
    a2e8:	10010126 	beq	r2,zero,a6f0 <___svfprintf_internal_r+0x1b04>
    a2ec:	d9402d17 	ldw	r5,180(sp)
    a2f0:	d8c02f17 	ldw	r3,188(sp)
    a2f4:	28800017 	ldw	r2,0(r5)
    a2f8:	29400104 	addi	r5,r5,4
    a2fc:	d9402d15 	stw	r5,180(sp)
    a300:	10c00015 	stw	r3,0(r2)
    a304:	003a6406 	br	8c98 <__alt_data_end+0xf0008c98>
    a308:	d9002917 	ldw	r4,164(sp)
    a30c:	d8002785 	stb	zero,158(sp)
    a310:	203d8d16 	blt	r4,zero,9948 <__alt_data_end+0xf0009948>
    a314:	00bfdfc4 	movi	r2,-129
    a318:	90a4703a 	and	r18,r18,r2
    a31c:	003b0506 	br	8f34 <__alt_data_end+0xf0008f34>
    a320:	01420034 	movhi	r5,2048
    a324:	29410484 	addi	r5,r5,1042
    a328:	d9402b15 	stw	r5,172(sp)
    a32c:	d9402b17 	ldw	r5,172(sp)
    a330:	1c47883a 	add	r3,r3,r17
    a334:	10800044 	addi	r2,r2,1
    a338:	41400015 	stw	r5,0(r8)
    a33c:	44400115 	stw	r17,4(r8)
    a340:	d8c02015 	stw	r3,128(sp)
    a344:	d8801f15 	stw	r2,124(sp)
    a348:	010001c4 	movi	r4,7
    a34c:	20bf3016 	blt	r4,r2,a010 <__alt_data_end+0xf000a010>
    a350:	42000204 	addi	r8,r8,8
    a354:	003f3506 	br	a02c <__alt_data_end+0xf000a02c>
    a358:	01020034 	movhi	r4,2048
    a35c:	21010484 	addi	r4,r4,1042
    a360:	d9002b15 	stw	r4,172(sp)
    a364:	003c5e06 	br	94e0 <__alt_data_end+0xf00094e0>
    a368:	d9402c17 	ldw	r5,176(sp)
    a36c:	d9801e04 	addi	r6,sp,120
    a370:	9809883a 	mov	r4,r19
    a374:	00120540 	call	12054 <__ssprint_r>
    a378:	103b011e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a37c:	d8c02017 	ldw	r3,128(sp)
    a380:	da000404 	addi	r8,sp,16
    a384:	003d9306 	br	99d4 <__alt_data_end+0xf00099d4>
    a388:	d8801f17 	ldw	r2,124(sp)
    a38c:	01420034 	movhi	r5,2048
    a390:	01000044 	movi	r4,1
    a394:	18c00044 	addi	r3,r3,1
    a398:	10800044 	addi	r2,r2,1
    a39c:	29410404 	addi	r5,r5,1040
    a3a0:	41000115 	stw	r4,4(r8)
    a3a4:	41400015 	stw	r5,0(r8)
    a3a8:	d8c02015 	stw	r3,128(sp)
    a3ac:	d8801f15 	stw	r2,124(sp)
    a3b0:	010001c4 	movi	r4,7
    a3b4:	2080b516 	blt	r4,r2,a68c <___svfprintf_internal_r+0x1aa0>
    a3b8:	42000204 	addi	r8,r8,8
    a3bc:	8800041e 	bne	r17,zero,a3d0 <___svfprintf_internal_r+0x17e4>
    a3c0:	d8803317 	ldw	r2,204(sp)
    a3c4:	1000021e 	bne	r2,zero,a3d0 <___svfprintf_internal_r+0x17e4>
    a3c8:	9080004c 	andi	r2,r18,1
    a3cc:	103c5b26 	beq	r2,zero,953c <__alt_data_end+0xf000953c>
    a3d0:	d9003817 	ldw	r4,224(sp)
    a3d4:	d8801f17 	ldw	r2,124(sp)
    a3d8:	d9403417 	ldw	r5,208(sp)
    a3dc:	20c7883a 	add	r3,r4,r3
    a3e0:	10800044 	addi	r2,r2,1
    a3e4:	41000115 	stw	r4,4(r8)
    a3e8:	41400015 	stw	r5,0(r8)
    a3ec:	d8c02015 	stw	r3,128(sp)
    a3f0:	d8801f15 	stw	r2,124(sp)
    a3f4:	010001c4 	movi	r4,7
    a3f8:	20818016 	blt	r4,r2,a9fc <___svfprintf_internal_r+0x1e10>
    a3fc:	42000204 	addi	r8,r8,8
    a400:	0463c83a 	sub	r17,zero,r17
    a404:	0440cb0e 	bge	zero,r17,a734 <___svfprintf_internal_r+0x1b48>
    a408:	05800404 	movi	r22,16
    a40c:	b440e80e 	bge	r22,r17,a7b0 <___svfprintf_internal_r+0x1bc4>
    a410:	01420034 	movhi	r5,2048
    a414:	29410484 	addi	r5,r5,1042
    a418:	d9402b15 	stw	r5,172(sp)
    a41c:	070001c4 	movi	fp,7
    a420:	dd002c17 	ldw	r20,176(sp)
    a424:	00000306 	br	a434 <___svfprintf_internal_r+0x1848>
    a428:	42000204 	addi	r8,r8,8
    a42c:	8c7ffc04 	addi	r17,r17,-16
    a430:	b440e20e 	bge	r22,r17,a7bc <___svfprintf_internal_r+0x1bd0>
    a434:	18c00404 	addi	r3,r3,16
    a438:	10800044 	addi	r2,r2,1
    a43c:	45400015 	stw	r21,0(r8)
    a440:	45800115 	stw	r22,4(r8)
    a444:	d8c02015 	stw	r3,128(sp)
    a448:	d8801f15 	stw	r2,124(sp)
    a44c:	e0bff60e 	bge	fp,r2,a428 <__alt_data_end+0xf000a428>
    a450:	d9801e04 	addi	r6,sp,120
    a454:	a00b883a 	mov	r5,r20
    a458:	9809883a 	mov	r4,r19
    a45c:	00120540 	call	12054 <__ssprint_r>
    a460:	103ac71e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a464:	d8c02017 	ldw	r3,128(sp)
    a468:	d8801f17 	ldw	r2,124(sp)
    a46c:	da000404 	addi	r8,sp,16
    a470:	003fee06 	br	a42c <__alt_data_end+0xf000a42c>
    a474:	d8c02d17 	ldw	r3,180(sp)
    a478:	d9002917 	ldw	r4,164(sp)
    a47c:	002d883a 	mov	r22,zero
    a480:	18800104 	addi	r2,r3,4
    a484:	1d000017 	ldw	r20,0(r3)
    a488:	203e7d0e 	bge	r4,zero,9e80 <__alt_data_end+0xf0009e80>
    a48c:	003eda06 	br	9ff8 <__alt_data_end+0xf0009ff8>
    a490:	d9402d17 	ldw	r5,180(sp)
    a494:	d8c02917 	ldw	r3,164(sp)
    a498:	002d883a 	mov	r22,zero
    a49c:	28800104 	addi	r2,r5,4
    a4a0:	2d000017 	ldw	r20,0(r5)
    a4a4:	183e2d0e 	bge	r3,zero,9d5c <__alt_data_end+0xf0009d5c>
    a4a8:	003f6b06 	br	a258 <__alt_data_end+0xf000a258>
    a4ac:	d8c02d15 	stw	r3,180(sp)
    a4b0:	0039883a 	mov	fp,zero
    a4b4:	003ed206 	br	a000 <__alt_data_end+0xf000a000>
    a4b8:	bc400043 	ldbu	r17,1(r23)
    a4bc:	94800814 	ori	r18,r18,32
    a4c0:	bdc00044 	addi	r23,r23,1
    a4c4:	8c403fcc 	andi	r17,r17,255
    a4c8:	8c40201c 	xori	r17,r17,128
    a4cc:	8c7fe004 	addi	r17,r17,-128
    a4d0:	003a1a06 	br	8d3c <__alt_data_end+0xf0008d3c>
    a4d4:	d9402c17 	ldw	r5,176(sp)
    a4d8:	d9801e04 	addi	r6,sp,120
    a4dc:	9809883a 	mov	r4,r19
    a4e0:	00120540 	call	12054 <__ssprint_r>
    a4e4:	103aa61e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a4e8:	d8c02017 	ldw	r3,128(sp)
    a4ec:	da000404 	addi	r8,sp,16
    a4f0:	003d4a06 	br	9a1c <__alt_data_end+0xf0009a1c>
    a4f4:	d9002917 	ldw	r4,164(sp)
    a4f8:	05bff7c4 	movi	r22,-33
    a4fc:	00bfffc4 	movi	r2,-1
    a500:	8dac703a 	and	r22,r17,r22
    a504:	20806a26 	beq	r4,r2,a6b0 <___svfprintf_internal_r+0x1ac4>
    a508:	008011c4 	movi	r2,71
    a50c:	b0813726 	beq	r22,r2,a9ec <___svfprintf_internal_r+0x1e00>
    a510:	d9003717 	ldw	r4,220(sp)
    a514:	90c04014 	ori	r3,r18,256
    a518:	d8c02b15 	stw	r3,172(sp)
    a51c:	20015d16 	blt	r4,zero,aa94 <___svfprintf_internal_r+0x1ea8>
    a520:	dd003717 	ldw	r20,220(sp)
    a524:	d8002a05 	stb	zero,168(sp)
    a528:	00801984 	movi	r2,102
    a52c:	88814026 	beq	r17,r2,aa30 <___svfprintf_internal_r+0x1e44>
    a530:	00801184 	movi	r2,70
    a534:	88817126 	beq	r17,r2,aafc <___svfprintf_internal_r+0x1f10>
    a538:	00801144 	movi	r2,69
    a53c:	b0816226 	beq	r22,r2,aac8 <___svfprintf_internal_r+0x1edc>
    a540:	d8c02917 	ldw	r3,164(sp)
    a544:	d8802104 	addi	r2,sp,132
    a548:	d8800315 	stw	r2,12(sp)
    a54c:	d9403617 	ldw	r5,216(sp)
    a550:	d8802504 	addi	r2,sp,148
    a554:	d8800215 	stw	r2,8(sp)
    a558:	d8802604 	addi	r2,sp,152
    a55c:	d8c00015 	stw	r3,0(sp)
    a560:	d8800115 	stw	r2,4(sp)
    a564:	01c00084 	movi	r7,2
    a568:	a00d883a 	mov	r6,r20
    a56c:	9809883a 	mov	r4,r19
    a570:	d8c03d15 	stw	r3,244(sp)
    a574:	da003e15 	stw	r8,248(sp)
    a578:	000d3e80 	call	d3e8 <_dtoa_r>
    a57c:	1021883a 	mov	r16,r2
    a580:	008019c4 	movi	r2,103
    a584:	d8c03d17 	ldw	r3,244(sp)
    a588:	da003e17 	ldw	r8,248(sp)
    a58c:	8880e726 	beq	r17,r2,a92c <___svfprintf_internal_r+0x1d40>
    a590:	008011c4 	movi	r2,71
    a594:	8880d426 	beq	r17,r2,a8e8 <___svfprintf_internal_r+0x1cfc>
    a598:	80f9883a 	add	fp,r16,r3
    a59c:	d9003617 	ldw	r4,216(sp)
    a5a0:	000d883a 	mov	r6,zero
    a5a4:	000f883a 	mov	r7,zero
    a5a8:	a00b883a 	mov	r5,r20
    a5ac:	da003e15 	stw	r8,248(sp)
    a5b0:	00167380 	call	16738 <__eqdf2>
    a5b4:	da003e17 	ldw	r8,248(sp)
    a5b8:	1000e426 	beq	r2,zero,a94c <___svfprintf_internal_r+0x1d60>
    a5bc:	d8802117 	ldw	r2,132(sp)
    a5c0:	1700062e 	bgeu	r2,fp,a5dc <___svfprintf_internal_r+0x19f0>
    a5c4:	01000c04 	movi	r4,48
    a5c8:	10c00044 	addi	r3,r2,1
    a5cc:	d8c02115 	stw	r3,132(sp)
    a5d0:	11000005 	stb	r4,0(r2)
    a5d4:	d8802117 	ldw	r2,132(sp)
    a5d8:	173ffb36 	bltu	r2,fp,a5c8 <__alt_data_end+0xf000a5c8>
    a5dc:	1405c83a 	sub	r2,r2,r16
    a5e0:	d8803315 	stw	r2,204(sp)
    a5e4:	008011c4 	movi	r2,71
    a5e8:	b080c526 	beq	r22,r2,a900 <___svfprintf_internal_r+0x1d14>
    a5ec:	00801944 	movi	r2,101
    a5f0:	1441d90e 	bge	r2,r17,ad58 <___svfprintf_internal_r+0x216c>
    a5f4:	d8c02617 	ldw	r3,152(sp)
    a5f8:	00801984 	movi	r2,102
    a5fc:	d8c03215 	stw	r3,200(sp)
    a600:	88813426 	beq	r17,r2,aad4 <___svfprintf_internal_r+0x1ee8>
    a604:	d8c03217 	ldw	r3,200(sp)
    a608:	d9003317 	ldw	r4,204(sp)
    a60c:	19012516 	blt	r3,r4,aaa4 <___svfprintf_internal_r+0x1eb8>
    a610:	9480004c 	andi	r18,r18,1
    a614:	9001841e 	bne	r18,zero,ac28 <___svfprintf_internal_r+0x203c>
    a618:	1805883a 	mov	r2,r3
    a61c:	1801cc16 	blt	r3,zero,ad50 <___svfprintf_internal_r+0x2164>
    a620:	d8c03217 	ldw	r3,200(sp)
    a624:	044019c4 	movi	r17,103
    a628:	d8c02e15 	stw	r3,184(sp)
    a62c:	df002a07 	ldb	fp,168(sp)
    a630:	e000a61e 	bne	fp,zero,a8cc <___svfprintf_internal_r+0x1ce0>
    a634:	df002783 	ldbu	fp,158(sp)
    a638:	d8802a15 	stw	r2,168(sp)
    a63c:	dc802b17 	ldw	r18,172(sp)
    a640:	d8002915 	stw	zero,164(sp)
    a644:	003b1706 	br	92a4 <__alt_data_end+0xf00092a4>
    a648:	04020034 	movhi	r16,2048
    a64c:	8400f404 	addi	r16,r16,976
    a650:	003aa606 	br	90ec <__alt_data_end+0xf00090ec>
    a654:	d9003917 	ldw	r4,228(sp)
    a658:	04001004 	movi	r16,64
    a65c:	800b883a 	mov	r5,r16
    a660:	000fdc80 	call	fdc8 <_malloc_r>
    a664:	d9002c17 	ldw	r4,176(sp)
    a668:	20800015 	stw	r2,0(r4)
    a66c:	20800415 	stw	r2,16(r4)
    a670:	1001cb26 	beq	r2,zero,ada0 <___svfprintf_internal_r+0x21b4>
    a674:	d8802c17 	ldw	r2,176(sp)
    a678:	14000515 	stw	r16,20(r2)
    a67c:	00397606 	br	8c58 <__alt_data_end+0xf0008c58>
    a680:	04020034 	movhi	r16,2048
    a684:	8400f604 	addi	r16,r16,984
    a688:	003ee106 	br	a210 <__alt_data_end+0xf000a210>
    a68c:	d9402c17 	ldw	r5,176(sp)
    a690:	d9801e04 	addi	r6,sp,120
    a694:	9809883a 	mov	r4,r19
    a698:	00120540 	call	12054 <__ssprint_r>
    a69c:	103a381e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a6a0:	dc402617 	ldw	r17,152(sp)
    a6a4:	d8c02017 	ldw	r3,128(sp)
    a6a8:	da000404 	addi	r8,sp,16
    a6ac:	003f4306 	br	a3bc <__alt_data_end+0xf000a3bc>
    a6b0:	01400184 	movi	r5,6
    a6b4:	d9402915 	stw	r5,164(sp)
    a6b8:	003f9506 	br	a510 <__alt_data_end+0xf000a510>
    a6bc:	d9002d17 	ldw	r4,180(sp)
    a6c0:	25000017 	ldw	r20,0(r4)
    a6c4:	21000104 	addi	r4,r4,4
    a6c8:	d9002d15 	stw	r4,180(sp)
    a6cc:	a02dd7fa 	srai	r22,r20,31
    a6d0:	b005883a 	mov	r2,r22
    a6d4:	003a9b06 	br	9144 <__alt_data_end+0xf0009144>
    a6d8:	d9402d17 	ldw	r5,180(sp)
    a6dc:	002d883a 	mov	r22,zero
    a6e0:	2d000017 	ldw	r20,0(r5)
    a6e4:	29400104 	addi	r5,r5,4
    a6e8:	d9402d15 	stw	r5,180(sp)
    a6ec:	003bf906 	br	96d4 <__alt_data_end+0xf00096d4>
    a6f0:	9480100c 	andi	r18,r18,64
    a6f4:	90006e26 	beq	r18,zero,a8b0 <___svfprintf_internal_r+0x1cc4>
    a6f8:	d9002d17 	ldw	r4,180(sp)
    a6fc:	d9402f17 	ldw	r5,188(sp)
    a700:	20800017 	ldw	r2,0(r4)
    a704:	21000104 	addi	r4,r4,4
    a708:	d9002d15 	stw	r4,180(sp)
    a70c:	1140000d 	sth	r5,0(r2)
    a710:	00396106 	br	8c98 <__alt_data_end+0xf0008c98>
    a714:	d9402c17 	ldw	r5,176(sp)
    a718:	d9801e04 	addi	r6,sp,120
    a71c:	9809883a 	mov	r4,r19
    a720:	00120540 	call	12054 <__ssprint_r>
    a724:	103a161e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a728:	d8c02017 	ldw	r3,128(sp)
    a72c:	d8801f17 	ldw	r2,124(sp)
    a730:	da000404 	addi	r8,sp,16
    a734:	d9403317 	ldw	r5,204(sp)
    a738:	10800044 	addi	r2,r2,1
    a73c:	44000015 	stw	r16,0(r8)
    a740:	28c7883a 	add	r3,r5,r3
    a744:	003b7706 	br	9524 <__alt_data_end+0xf0009524>
    a748:	8009883a 	mov	r4,r16
    a74c:	da003e15 	stw	r8,248(sp)
    a750:	0008b540 	call	8b54 <strlen>
    a754:	d8802e15 	stw	r2,184(sp)
    a758:	da003e17 	ldw	r8,248(sp)
    a75c:	103c280e 	bge	r2,zero,9800 <__alt_data_end+0xf0009800>
    a760:	0005883a 	mov	r2,zero
    a764:	003c2606 	br	9800 <__alt_data_end+0xf0009800>
    a768:	00bfffc4 	movi	r2,-1
    a76c:	003a0906 	br	8f94 <__alt_data_end+0xf0008f94>
    a770:	01020034 	movhi	r4,2048
    a774:	21010884 	addi	r4,r4,1058
    a778:	d9003515 	stw	r4,212(sp)
    a77c:	003b0606 	br	9398 <__alt_data_end+0xf0009398>
    a780:	013fffc4 	movi	r4,-1
    a784:	003a2706 	br	9024 <__alt_data_end+0xf0009024>
    a788:	d9402c17 	ldw	r5,176(sp)
    a78c:	d9801e04 	addi	r6,sp,120
    a790:	9809883a 	mov	r4,r19
    a794:	00120540 	call	12054 <__ssprint_r>
    a798:	1039f91e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a79c:	d8c02017 	ldw	r3,128(sp)
    a7a0:	da000404 	addi	r8,sp,16
    a7a4:	003d8406 	br	9db8 <__alt_data_end+0xf0009db8>
    a7a8:	0023883a 	mov	r17,zero
    a7ac:	003d8306 	br	9dbc <__alt_data_end+0xf0009dbc>
    a7b0:	01020034 	movhi	r4,2048
    a7b4:	21010484 	addi	r4,r4,1042
    a7b8:	d9002b15 	stw	r4,172(sp)
    a7bc:	d9002b17 	ldw	r4,172(sp)
    a7c0:	1c47883a 	add	r3,r3,r17
    a7c4:	10800044 	addi	r2,r2,1
    a7c8:	41000015 	stw	r4,0(r8)
    a7cc:	44400115 	stw	r17,4(r8)
    a7d0:	d8c02015 	stw	r3,128(sp)
    a7d4:	d8801f15 	stw	r2,124(sp)
    a7d8:	010001c4 	movi	r4,7
    a7dc:	20bfcd16 	blt	r4,r2,a714 <__alt_data_end+0xf000a714>
    a7e0:	42000204 	addi	r8,r8,8
    a7e4:	003fd306 	br	a734 <__alt_data_end+0xf000a734>
    a7e8:	d9402c17 	ldw	r5,176(sp)
    a7ec:	d9801e04 	addi	r6,sp,120
    a7f0:	9809883a 	mov	r4,r19
    a7f4:	00120540 	call	12054 <__ssprint_r>
    a7f8:	1039e11e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a7fc:	d8802617 	ldw	r2,152(sp)
    a800:	d8c02017 	ldw	r3,128(sp)
    a804:	da000404 	addi	r8,sp,16
    a808:	003e1c06 	br	a07c <__alt_data_end+0xf000a07c>
    a80c:	d8802917 	ldw	r2,164(sp)
    a810:	00c00184 	movi	r3,6
    a814:	1880012e 	bgeu	r3,r2,a81c <___svfprintf_internal_r+0x1c30>
    a818:	1805883a 	mov	r2,r3
    a81c:	d8802e15 	stw	r2,184(sp)
    a820:	1000f316 	blt	r2,zero,abf0 <___svfprintf_internal_r+0x2004>
    a824:	04020034 	movhi	r16,2048
    a828:	d8802a15 	stw	r2,168(sp)
    a82c:	dd002d15 	stw	r20,180(sp)
    a830:	d8002915 	stw	zero,164(sp)
    a834:	d8003215 	stw	zero,200(sp)
    a838:	84010204 	addi	r16,r16,1032
    a83c:	0039883a 	mov	fp,zero
    a840:	003a9f06 	br	92c0 <__alt_data_end+0xf00092c0>
    a844:	01020034 	movhi	r4,2048
    a848:	21010884 	addi	r4,r4,1058
    a84c:	d9003515 	stw	r4,212(sp)
    a850:	003b5f06 	br	95d0 <__alt_data_end+0xf00095d0>
    a854:	d9402c17 	ldw	r5,176(sp)
    a858:	d9801e04 	addi	r6,sp,120
    a85c:	9809883a 	mov	r4,r19
    a860:	00120540 	call	12054 <__ssprint_r>
    a864:	1039c61e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    a868:	d8802617 	ldw	r2,152(sp)
    a86c:	d9403317 	ldw	r5,204(sp)
    a870:	d8c02017 	ldw	r3,128(sp)
    a874:	da000404 	addi	r8,sp,16
    a878:	2885c83a 	sub	r2,r5,r2
    a87c:	003e1006 	br	a0c0 <__alt_data_end+0xf000a0c0>
    a880:	00800044 	movi	r2,1
    a884:	10803fcc 	andi	r2,r2,255
    a888:	00c00044 	movi	r3,1
    a88c:	10fa3526 	beq	r2,r3,9164 <__alt_data_end+0xf0009164>
    a890:	00c00084 	movi	r3,2
    a894:	10fb9e26 	beq	r2,r3,9710 <__alt_data_end+0xf0009710>
    a898:	003a6406 	br	922c <__alt_data_end+0xf000922c>
    a89c:	0021883a 	mov	r16,zero
    a8a0:	003e0806 	br	a0c4 <__alt_data_end+0xf000a0c4>
    a8a4:	07000b44 	movi	fp,45
    a8a8:	df002785 	stb	fp,158(sp)
    a8ac:	003a0b06 	br	90dc <__alt_data_end+0xf00090dc>
    a8b0:	d8c02d17 	ldw	r3,180(sp)
    a8b4:	d9002f17 	ldw	r4,188(sp)
    a8b8:	18800017 	ldw	r2,0(r3)
    a8bc:	18c00104 	addi	r3,r3,4
    a8c0:	d8c02d15 	stw	r3,180(sp)
    a8c4:	11000015 	stw	r4,0(r2)
    a8c8:	0038f306 	br	8c98 <__alt_data_end+0xf0008c98>
    a8cc:	00c00b44 	movi	r3,45
    a8d0:	d8c02785 	stb	r3,158(sp)
    a8d4:	d8802a15 	stw	r2,168(sp)
    a8d8:	dc802b17 	ldw	r18,172(sp)
    a8dc:	d8002915 	stw	zero,164(sp)
    a8e0:	07000b44 	movi	fp,45
    a8e4:	003a7306 	br	92b4 <__alt_data_end+0xf00092b4>
    a8e8:	9080004c 	andi	r2,r18,1
    a8ec:	1000941e 	bne	r2,zero,ab40 <___svfprintf_internal_r+0x1f54>
    a8f0:	d8802117 	ldw	r2,132(sp)
    a8f4:	1405c83a 	sub	r2,r2,r16
    a8f8:	d8803315 	stw	r2,204(sp)
    a8fc:	b441161e 	bne	r22,r17,ad58 <___svfprintf_internal_r+0x216c>
    a900:	dd802617 	ldw	r22,152(sp)
    a904:	00bfff44 	movi	r2,-3
    a908:	b0801a16 	blt	r22,r2,a974 <___svfprintf_internal_r+0x1d88>
    a90c:	d9402917 	ldw	r5,164(sp)
    a910:	2d801816 	blt	r5,r22,a974 <___svfprintf_internal_r+0x1d88>
    a914:	dd803215 	stw	r22,200(sp)
    a918:	003f3a06 	br	a604 <__alt_data_end+0xf000a604>
    a91c:	1025883a 	mov	r18,r2
    a920:	0039883a 	mov	fp,zero
    a924:	00800084 	movi	r2,2
    a928:	003fd606 	br	a884 <__alt_data_end+0xf000a884>
    a92c:	9080004c 	andi	r2,r18,1
    a930:	103f191e 	bne	r2,zero,a598 <__alt_data_end+0xf000a598>
    a934:	d8802117 	ldw	r2,132(sp)
    a938:	003f2806 	br	a5dc <__alt_data_end+0xf000a5dc>
    a93c:	01020034 	movhi	r4,2048
    a940:	21010484 	addi	r4,r4,1042
    a944:	d9002b15 	stw	r4,172(sp)
    a948:	003c7c06 	br	9b3c <__alt_data_end+0xf0009b3c>
    a94c:	e005883a 	mov	r2,fp
    a950:	003f2206 	br	a5dc <__alt_data_end+0xf000a5dc>
    a954:	d9402917 	ldw	r5,164(sp)
    a958:	df002783 	ldbu	fp,158(sp)
    a95c:	dd002d15 	stw	r20,180(sp)
    a960:	d9402a15 	stw	r5,168(sp)
    a964:	d9402e15 	stw	r5,184(sp)
    a968:	d8002915 	stw	zero,164(sp)
    a96c:	d8003215 	stw	zero,200(sp)
    a970:	003a4c06 	br	92a4 <__alt_data_end+0xf00092a4>
    a974:	8c7fff84 	addi	r17,r17,-2
    a978:	b5bfffc4 	addi	r22,r22,-1
    a97c:	dd802615 	stw	r22,152(sp)
    a980:	dc4022c5 	stb	r17,139(sp)
    a984:	b000c316 	blt	r22,zero,ac94 <___svfprintf_internal_r+0x20a8>
    a988:	00800ac4 	movi	r2,43
    a98c:	d8802305 	stb	r2,140(sp)
    a990:	00800244 	movi	r2,9
    a994:	15806e16 	blt	r2,r22,ab50 <___svfprintf_internal_r+0x1f64>
    a998:	00800c04 	movi	r2,48
    a99c:	b5800c04 	addi	r22,r22,48
    a9a0:	d8802345 	stb	r2,141(sp)
    a9a4:	dd802385 	stb	r22,142(sp)
    a9a8:	d88023c4 	addi	r2,sp,143
    a9ac:	df0022c4 	addi	fp,sp,139
    a9b0:	d8c03317 	ldw	r3,204(sp)
    a9b4:	1739c83a 	sub	fp,r2,fp
    a9b8:	d9003317 	ldw	r4,204(sp)
    a9bc:	e0c7883a 	add	r3,fp,r3
    a9c0:	df003b15 	stw	fp,236(sp)
    a9c4:	d8c02e15 	stw	r3,184(sp)
    a9c8:	00800044 	movi	r2,1
    a9cc:	1100b70e 	bge	r2,r4,acac <___svfprintf_internal_r+0x20c0>
    a9d0:	d8c02e17 	ldw	r3,184(sp)
    a9d4:	18c00044 	addi	r3,r3,1
    a9d8:	d8c02e15 	stw	r3,184(sp)
    a9dc:	1805883a 	mov	r2,r3
    a9e0:	1800b016 	blt	r3,zero,aca4 <___svfprintf_internal_r+0x20b8>
    a9e4:	d8003215 	stw	zero,200(sp)
    a9e8:	003f1006 	br	a62c <__alt_data_end+0xf000a62c>
    a9ec:	d8802917 	ldw	r2,164(sp)
    a9f0:	103ec71e 	bne	r2,zero,a510 <__alt_data_end+0xf000a510>
    a9f4:	dc002915 	stw	r16,164(sp)
    a9f8:	003ec506 	br	a510 <__alt_data_end+0xf000a510>
    a9fc:	d9402c17 	ldw	r5,176(sp)
    aa00:	d9801e04 	addi	r6,sp,120
    aa04:	9809883a 	mov	r4,r19
    aa08:	00120540 	call	12054 <__ssprint_r>
    aa0c:	10395c1e 	bne	r2,zero,8f80 <__alt_data_end+0xf0008f80>
    aa10:	dc402617 	ldw	r17,152(sp)
    aa14:	d8c02017 	ldw	r3,128(sp)
    aa18:	d8801f17 	ldw	r2,124(sp)
    aa1c:	da000404 	addi	r8,sp,16
    aa20:	003e7706 	br	a400 <__alt_data_end+0xf000a400>
    aa24:	582f883a 	mov	r23,r11
    aa28:	d8002915 	stw	zero,164(sp)
    aa2c:	0038c406 	br	8d40 <__alt_data_end+0xf0008d40>
    aa30:	d8c02917 	ldw	r3,164(sp)
    aa34:	d8802104 	addi	r2,sp,132
    aa38:	d8800315 	stw	r2,12(sp)
    aa3c:	d9403617 	ldw	r5,216(sp)
    aa40:	d8802504 	addi	r2,sp,148
    aa44:	d8800215 	stw	r2,8(sp)
    aa48:	d8802604 	addi	r2,sp,152
    aa4c:	d8c00015 	stw	r3,0(sp)
    aa50:	9809883a 	mov	r4,r19
    aa54:	d8800115 	stw	r2,4(sp)
    aa58:	01c000c4 	movi	r7,3
    aa5c:	a00d883a 	mov	r6,r20
    aa60:	da003e15 	stw	r8,248(sp)
    aa64:	000d3e80 	call	d3e8 <_dtoa_r>
    aa68:	d9002917 	ldw	r4,164(sp)
    aa6c:	da003e17 	ldw	r8,248(sp)
    aa70:	1021883a 	mov	r16,r2
    aa74:	1139883a 	add	fp,r2,r4
    aa78:	2007883a 	mov	r3,r4
    aa7c:	81000007 	ldb	r4,0(r16)
    aa80:	00800c04 	movi	r2,48
    aa84:	20806f26 	beq	r4,r2,ac44 <___svfprintf_internal_r+0x2058>
    aa88:	d8c02617 	ldw	r3,152(sp)
    aa8c:	e0f9883a 	add	fp,fp,r3
    aa90:	003ec206 	br	a59c <__alt_data_end+0xf000a59c>
    aa94:	00c00b44 	movi	r3,45
    aa98:	2520003c 	xorhi	r20,r4,32768
    aa9c:	d8c02a05 	stb	r3,168(sp)
    aaa0:	003ea106 	br	a528 <__alt_data_end+0xf000a528>
    aaa4:	d8c03217 	ldw	r3,200(sp)
    aaa8:	00c0890e 	bge	zero,r3,acd0 <___svfprintf_internal_r+0x20e4>
    aaac:	00800044 	movi	r2,1
    aab0:	d9003317 	ldw	r4,204(sp)
    aab4:	1105883a 	add	r2,r2,r4
    aab8:	d8802e15 	stw	r2,184(sp)
    aabc:	10005f16 	blt	r2,zero,ac3c <___svfprintf_internal_r+0x2050>
    aac0:	044019c4 	movi	r17,103
    aac4:	003ed906 	br	a62c <__alt_data_end+0xf000a62c>
    aac8:	d9002917 	ldw	r4,164(sp)
    aacc:	20c00044 	addi	r3,r4,1
    aad0:	003e9c06 	br	a544 <__alt_data_end+0xf000a544>
    aad4:	d9002917 	ldw	r4,164(sp)
    aad8:	00c0680e 	bge	zero,r3,ac7c <___svfprintf_internal_r+0x2090>
    aadc:	2000461e 	bne	r4,zero,abf8 <___svfprintf_internal_r+0x200c>
    aae0:	9480004c 	andi	r18,r18,1
    aae4:	9000441e 	bne	r18,zero,abf8 <___svfprintf_internal_r+0x200c>
    aae8:	1805883a 	mov	r2,r3
    aaec:	1800a016 	blt	r3,zero,ad70 <___svfprintf_internal_r+0x2184>
    aaf0:	d8c03217 	ldw	r3,200(sp)
    aaf4:	d8c02e15 	stw	r3,184(sp)
    aaf8:	003ecc06 	br	a62c <__alt_data_end+0xf000a62c>
    aafc:	d9402917 	ldw	r5,164(sp)
    ab00:	d8802104 	addi	r2,sp,132
    ab04:	d8800315 	stw	r2,12(sp)
    ab08:	d9400015 	stw	r5,0(sp)
    ab0c:	d8802504 	addi	r2,sp,148
    ab10:	d9403617 	ldw	r5,216(sp)
    ab14:	d8800215 	stw	r2,8(sp)
    ab18:	d8802604 	addi	r2,sp,152
    ab1c:	d8800115 	stw	r2,4(sp)
    ab20:	01c000c4 	movi	r7,3
    ab24:	a00d883a 	mov	r6,r20
    ab28:	9809883a 	mov	r4,r19
    ab2c:	da003e15 	stw	r8,248(sp)
    ab30:	000d3e80 	call	d3e8 <_dtoa_r>
    ab34:	d8c02917 	ldw	r3,164(sp)
    ab38:	da003e17 	ldw	r8,248(sp)
    ab3c:	1021883a 	mov	r16,r2
    ab40:	00801184 	movi	r2,70
    ab44:	80f9883a 	add	fp,r16,r3
    ab48:	88bfcc26 	beq	r17,r2,aa7c <__alt_data_end+0xf000aa7c>
    ab4c:	003e9306 	br	a59c <__alt_data_end+0xf000a59c>
    ab50:	df0022c4 	addi	fp,sp,139
    ab54:	dc002915 	stw	r16,164(sp)
    ab58:	9829883a 	mov	r20,r19
    ab5c:	e021883a 	mov	r16,fp
    ab60:	4027883a 	mov	r19,r8
    ab64:	b009883a 	mov	r4,r22
    ab68:	01400284 	movi	r5,10
    ab6c:	00085340 	call	8534 <__modsi3>
    ab70:	10800c04 	addi	r2,r2,48
    ab74:	843fffc4 	addi	r16,r16,-1
    ab78:	b009883a 	mov	r4,r22
    ab7c:	01400284 	movi	r5,10
    ab80:	80800005 	stb	r2,0(r16)
    ab84:	00084b00 	call	84b0 <__divsi3>
    ab88:	102d883a 	mov	r22,r2
    ab8c:	00800244 	movi	r2,9
    ab90:	15bff416 	blt	r2,r22,ab64 <__alt_data_end+0xf000ab64>
    ab94:	9811883a 	mov	r8,r19
    ab98:	b0800c04 	addi	r2,r22,48
    ab9c:	a027883a 	mov	r19,r20
    aba0:	8029883a 	mov	r20,r16
    aba4:	a17fffc4 	addi	r5,r20,-1
    aba8:	a0bfffc5 	stb	r2,-1(r20)
    abac:	dc002917 	ldw	r16,164(sp)
    abb0:	2f00752e 	bgeu	r5,fp,ad88 <___svfprintf_internal_r+0x219c>
    abb4:	d9c02384 	addi	r7,sp,142
    abb8:	3d0fc83a 	sub	r7,r7,r20
    abbc:	d9002344 	addi	r4,sp,141
    abc0:	e1cf883a 	add	r7,fp,r7
    abc4:	00000106 	br	abcc <___svfprintf_internal_r+0x1fe0>
    abc8:	28800003 	ldbu	r2,0(r5)
    abcc:	20800005 	stb	r2,0(r4)
    abd0:	21000044 	addi	r4,r4,1
    abd4:	29400044 	addi	r5,r5,1
    abd8:	21fffb1e 	bne	r4,r7,abc8 <__alt_data_end+0xf000abc8>
    abdc:	d8802304 	addi	r2,sp,140
    abe0:	1505c83a 	sub	r2,r2,r20
    abe4:	d8c02344 	addi	r3,sp,141
    abe8:	1885883a 	add	r2,r3,r2
    abec:	003f7006 	br	a9b0 <__alt_data_end+0xf000a9b0>
    abf0:	0005883a 	mov	r2,zero
    abf4:	003f0b06 	br	a824 <__alt_data_end+0xf000a824>
    abf8:	d9002917 	ldw	r4,164(sp)
    abfc:	d8c03217 	ldw	r3,200(sp)
    ac00:	20800044 	addi	r2,r4,1
    ac04:	1885883a 	add	r2,r3,r2
    ac08:	d8802e15 	stw	r2,184(sp)
    ac0c:	103e870e 	bge	r2,zero,a62c <__alt_data_end+0xf000a62c>
    ac10:	0005883a 	mov	r2,zero
    ac14:	003e8506 	br	a62c <__alt_data_end+0xf000a62c>
    ac18:	01020034 	movhi	r4,2048
    ac1c:	21010484 	addi	r4,r4,1042
    ac20:	d9002b15 	stw	r4,172(sp)
    ac24:	003cc506 	br	9f3c <__alt_data_end+0xf0009f3c>
    ac28:	d8c03217 	ldw	r3,200(sp)
    ac2c:	18c00044 	addi	r3,r3,1
    ac30:	d8c02e15 	stw	r3,184(sp)
    ac34:	1805883a 	mov	r2,r3
    ac38:	183fa10e 	bge	r3,zero,aac0 <__alt_data_end+0xf000aac0>
    ac3c:	0005883a 	mov	r2,zero
    ac40:	003f9f06 	br	aac0 <__alt_data_end+0xf000aac0>
    ac44:	d9003617 	ldw	r4,216(sp)
    ac48:	000d883a 	mov	r6,zero
    ac4c:	000f883a 	mov	r7,zero
    ac50:	a00b883a 	mov	r5,r20
    ac54:	d8c03d15 	stw	r3,244(sp)
    ac58:	da003e15 	stw	r8,248(sp)
    ac5c:	00167380 	call	16738 <__eqdf2>
    ac60:	d8c03d17 	ldw	r3,244(sp)
    ac64:	da003e17 	ldw	r8,248(sp)
    ac68:	103f8726 	beq	r2,zero,aa88 <__alt_data_end+0xf000aa88>
    ac6c:	00800044 	movi	r2,1
    ac70:	10c7c83a 	sub	r3,r2,r3
    ac74:	d8c02615 	stw	r3,152(sp)
    ac78:	003f8406 	br	aa8c <__alt_data_end+0xf000aa8c>
    ac7c:	20000e1e 	bne	r4,zero,acb8 <___svfprintf_internal_r+0x20cc>
    ac80:	9480004c 	andi	r18,r18,1
    ac84:	90000c1e 	bne	r18,zero,acb8 <___svfprintf_internal_r+0x20cc>
    ac88:	00800044 	movi	r2,1
    ac8c:	d8802e15 	stw	r2,184(sp)
    ac90:	003e6606 	br	a62c <__alt_data_end+0xf000a62c>
    ac94:	00800b44 	movi	r2,45
    ac98:	05adc83a 	sub	r22,zero,r22
    ac9c:	d8802305 	stb	r2,140(sp)
    aca0:	003f3b06 	br	a990 <__alt_data_end+0xf000a990>
    aca4:	0005883a 	mov	r2,zero
    aca8:	003f4e06 	br	a9e4 <__alt_data_end+0xf000a9e4>
    acac:	90a4703a 	and	r18,r18,r2
    acb0:	903f4a26 	beq	r18,zero,a9dc <__alt_data_end+0xf000a9dc>
    acb4:	003f4606 	br	a9d0 <__alt_data_end+0xf000a9d0>
    acb8:	d8c02917 	ldw	r3,164(sp)
    acbc:	18c00084 	addi	r3,r3,2
    acc0:	d8c02e15 	stw	r3,184(sp)
    acc4:	1805883a 	mov	r2,r3
    acc8:	183e580e 	bge	r3,zero,a62c <__alt_data_end+0xf000a62c>
    accc:	003fd006 	br	ac10 <__alt_data_end+0xf000ac10>
    acd0:	00800084 	movi	r2,2
    acd4:	10c5c83a 	sub	r2,r2,r3
    acd8:	003f7506 	br	aab0 <__alt_data_end+0xf000aab0>
    acdc:	d8802d17 	ldw	r2,180(sp)
    ace0:	d9002d17 	ldw	r4,180(sp)
    ace4:	bc400043 	ldbu	r17,1(r23)
    ace8:	10800017 	ldw	r2,0(r2)
    acec:	582f883a 	mov	r23,r11
    acf0:	d8802915 	stw	r2,164(sp)
    acf4:	20800104 	addi	r2,r4,4
    acf8:	d9002917 	ldw	r4,164(sp)
    acfc:	d8802d15 	stw	r2,180(sp)
    ad00:	203df00e 	bge	r4,zero,a4c4 <__alt_data_end+0xf000a4c4>
    ad04:	8c403fcc 	andi	r17,r17,255
    ad08:	00bfffc4 	movi	r2,-1
    ad0c:	8c40201c 	xori	r17,r17,128
    ad10:	d8802915 	stw	r2,164(sp)
    ad14:	8c7fe004 	addi	r17,r17,-128
    ad18:	00380806 	br	8d3c <__alt_data_end+0xf0008d3c>
    ad1c:	9080004c 	andi	r2,r18,1
    ad20:	0039883a 	mov	fp,zero
    ad24:	10000726 	beq	r2,zero,ad44 <___svfprintf_internal_r+0x2158>
    ad28:	d8c02817 	ldw	r3,160(sp)
    ad2c:	dc001dc4 	addi	r16,sp,119
    ad30:	00800c04 	movi	r2,48
    ad34:	1c07c83a 	sub	r3,r3,r16
    ad38:	d8801dc5 	stb	r2,119(sp)
    ad3c:	d8c02e15 	stw	r3,184(sp)
    ad40:	00395206 	br	928c <__alt_data_end+0xf000928c>
    ad44:	d8002e15 	stw	zero,184(sp)
    ad48:	dc001e04 	addi	r16,sp,120
    ad4c:	00394f06 	br	928c <__alt_data_end+0xf000928c>
    ad50:	0005883a 	mov	r2,zero
    ad54:	003e3206 	br	a620 <__alt_data_end+0xf000a620>
    ad58:	dd802617 	ldw	r22,152(sp)
    ad5c:	003f0606 	br	a978 <__alt_data_end+0xf000a978>
    ad60:	d9c02785 	stb	r7,158(sp)
    ad64:	003a5106 	br	96ac <__alt_data_end+0xf00096ac>
    ad68:	d9c02785 	stb	r7,158(sp)
    ad6c:	003a3706 	br	964c <__alt_data_end+0xf000964c>
    ad70:	0005883a 	mov	r2,zero
    ad74:	003f5e06 	br	aaf0 <__alt_data_end+0xf000aaf0>
    ad78:	d9c02785 	stb	r7,158(sp)
    ad7c:	00391706 	br	91dc <__alt_data_end+0xf00091dc>
    ad80:	d9c02785 	stb	r7,158(sp)
    ad84:	0038e606 	br	9120 <__alt_data_end+0xf0009120>
    ad88:	d8802344 	addi	r2,sp,141
    ad8c:	003f0806 	br	a9b0 <__alt_data_end+0xf000a9b0>
    ad90:	d9c02785 	stb	r7,158(sp)
    ad94:	0038b706 	br	9074 <__alt_data_end+0xf0009074>
    ad98:	d9c02785 	stb	r7,158(sp)
    ad9c:	003adc06 	br	9910 <__alt_data_end+0xf0009910>
    ada0:	d9403917 	ldw	r5,228(sp)
    ada4:	00800304 	movi	r2,12
    ada8:	28800015 	stw	r2,0(r5)
    adac:	00bfffc4 	movi	r2,-1
    adb0:	00387806 	br	8f94 <__alt_data_end+0xf0008f94>
    adb4:	d9c02785 	stb	r7,158(sp)
    adb8:	003abf06 	br	98b8 <__alt_data_end+0xf00098b8>
    adbc:	d9c02785 	stb	r7,158(sp)
    adc0:	003a9b06 	br	9830 <__alt_data_end+0xf0009830>

0000adc4 <___vfprintf_internal_r>:
    adc4:	deffb804 	addi	sp,sp,-288
    adc8:	dfc04715 	stw	ra,284(sp)
    adcc:	ddc04515 	stw	r23,276(sp)
    add0:	dd404315 	stw	r21,268(sp)
    add4:	d9002c15 	stw	r4,176(sp)
    add8:	282f883a 	mov	r23,r5
    addc:	302b883a 	mov	r21,r6
    ade0:	d9c02d15 	stw	r7,180(sp)
    ade4:	df004615 	stw	fp,280(sp)
    ade8:	dd804415 	stw	r22,272(sp)
    adec:	dd004215 	stw	r20,264(sp)
    adf0:	dcc04115 	stw	r19,260(sp)
    adf4:	dc804015 	stw	r18,256(sp)
    adf8:	dc403f15 	stw	r17,252(sp)
    adfc:	dc003e15 	stw	r16,248(sp)
    ae00:	000fbdc0 	call	fbdc <_localeconv_r>
    ae04:	10800017 	ldw	r2,0(r2)
    ae08:	1009883a 	mov	r4,r2
    ae0c:	d8803415 	stw	r2,208(sp)
    ae10:	0008b540 	call	8b54 <strlen>
    ae14:	d8803715 	stw	r2,220(sp)
    ae18:	d8802c17 	ldw	r2,176(sp)
    ae1c:	10000226 	beq	r2,zero,ae28 <___vfprintf_internal_r+0x64>
    ae20:	10800e17 	ldw	r2,56(r2)
    ae24:	1000f926 	beq	r2,zero,b20c <___vfprintf_internal_r+0x448>
    ae28:	b880030b 	ldhu	r2,12(r23)
    ae2c:	10c8000c 	andi	r3,r2,8192
    ae30:	1800061e 	bne	r3,zero,ae4c <___vfprintf_internal_r+0x88>
    ae34:	b9001917 	ldw	r4,100(r23)
    ae38:	00f7ffc4 	movi	r3,-8193
    ae3c:	10880014 	ori	r2,r2,8192
    ae40:	20c6703a 	and	r3,r4,r3
    ae44:	b880030d 	sth	r2,12(r23)
    ae48:	b8c01915 	stw	r3,100(r23)
    ae4c:	10c0020c 	andi	r3,r2,8
    ae50:	1800c126 	beq	r3,zero,b158 <___vfprintf_internal_r+0x394>
    ae54:	b8c00417 	ldw	r3,16(r23)
    ae58:	1800bf26 	beq	r3,zero,b158 <___vfprintf_internal_r+0x394>
    ae5c:	1080068c 	andi	r2,r2,26
    ae60:	00c00284 	movi	r3,10
    ae64:	10c0c426 	beq	r2,r3,b178 <___vfprintf_internal_r+0x3b4>
    ae68:	d8c00404 	addi	r3,sp,16
    ae6c:	05020034 	movhi	r20,2048
    ae70:	d9001e04 	addi	r4,sp,120
    ae74:	a5010c84 	addi	r20,r20,1074
    ae78:	d8c01e15 	stw	r3,120(sp)
    ae7c:	d8002015 	stw	zero,128(sp)
    ae80:	d8001f15 	stw	zero,124(sp)
    ae84:	d8003315 	stw	zero,204(sp)
    ae88:	d8003615 	stw	zero,216(sp)
    ae8c:	d8003815 	stw	zero,224(sp)
    ae90:	1811883a 	mov	r8,r3
    ae94:	d8003915 	stw	zero,228(sp)
    ae98:	d8003a15 	stw	zero,232(sp)
    ae9c:	d8002f15 	stw	zero,188(sp)
    aea0:	d9002815 	stw	r4,160(sp)
    aea4:	a8800007 	ldb	r2,0(r21)
    aea8:	10027b26 	beq	r2,zero,b898 <___vfprintf_internal_r+0xad4>
    aeac:	00c00944 	movi	r3,37
    aeb0:	a821883a 	mov	r16,r21
    aeb4:	10c0021e 	bne	r2,r3,aec0 <___vfprintf_internal_r+0xfc>
    aeb8:	00001406 	br	af0c <___vfprintf_internal_r+0x148>
    aebc:	10c00326 	beq	r2,r3,aecc <___vfprintf_internal_r+0x108>
    aec0:	84000044 	addi	r16,r16,1
    aec4:	80800007 	ldb	r2,0(r16)
    aec8:	103ffc1e 	bne	r2,zero,aebc <__alt_data_end+0xf000aebc>
    aecc:	8563c83a 	sub	r17,r16,r21
    aed0:	88000e26 	beq	r17,zero,af0c <___vfprintf_internal_r+0x148>
    aed4:	d8c02017 	ldw	r3,128(sp)
    aed8:	d8801f17 	ldw	r2,124(sp)
    aedc:	45400015 	stw	r21,0(r8)
    aee0:	1c47883a 	add	r3,r3,r17
    aee4:	10800044 	addi	r2,r2,1
    aee8:	d8c02015 	stw	r3,128(sp)
    aeec:	44400115 	stw	r17,4(r8)
    aef0:	d8801f15 	stw	r2,124(sp)
    aef4:	00c001c4 	movi	r3,7
    aef8:	1880a716 	blt	r3,r2,b198 <___vfprintf_internal_r+0x3d4>
    aefc:	42000204 	addi	r8,r8,8
    af00:	d9402f17 	ldw	r5,188(sp)
    af04:	2c4b883a 	add	r5,r5,r17
    af08:	d9402f15 	stw	r5,188(sp)
    af0c:	80800007 	ldb	r2,0(r16)
    af10:	1000a826 	beq	r2,zero,b1b4 <___vfprintf_internal_r+0x3f0>
    af14:	84400047 	ldb	r17,1(r16)
    af18:	00bfffc4 	movi	r2,-1
    af1c:	85400044 	addi	r21,r16,1
    af20:	d8002785 	stb	zero,158(sp)
    af24:	0007883a 	mov	r3,zero
    af28:	000f883a 	mov	r7,zero
    af2c:	d8802915 	stw	r2,164(sp)
    af30:	d8003115 	stw	zero,196(sp)
    af34:	0025883a 	mov	r18,zero
    af38:	01401604 	movi	r5,88
    af3c:	01800244 	movi	r6,9
    af40:	02800a84 	movi	r10,42
    af44:	02401b04 	movi	r9,108
    af48:	ad400044 	addi	r21,r21,1
    af4c:	88bff804 	addi	r2,r17,-32
    af50:	28830436 	bltu	r5,r2,bb64 <___vfprintf_internal_r+0xda0>
    af54:	100490ba 	slli	r2,r2,2
    af58:	01000074 	movhi	r4,1
    af5c:	212bdb04 	addi	r4,r4,-20628
    af60:	1105883a 	add	r2,r2,r4
    af64:	10800017 	ldw	r2,0(r2)
    af68:	1000683a 	jmp	r2
    af6c:	0000ba84 	movi	zero,746
    af70:	0000bb64 	muli	zero,zero,749
    af74:	0000bb64 	muli	zero,zero,749
    af78:	0000baa4 	muli	zero,zero,746
    af7c:	0000bb64 	muli	zero,zero,749
    af80:	0000bb64 	muli	zero,zero,749
    af84:	0000bb64 	muli	zero,zero,749
    af88:	0000bb64 	muli	zero,zero,749
    af8c:	0000bb64 	muli	zero,zero,749
    af90:	0000bb64 	muli	zero,zero,749
    af94:	0000b218 	cmpnei	zero,zero,712
    af98:	0000b9c0 	call	b9c <xEventGroupWaitBits+0xe8>
    af9c:	0000bb64 	muli	zero,zero,749
    afa0:	0000b0e0 	cmpeqi	zero,zero,707
    afa4:	0000b240 	call	b24 <xEventGroupWaitBits+0x70>
    afa8:	0000bb64 	muli	zero,zero,749
    afac:	0000b280 	call	b28 <xEventGroupWaitBits+0x74>
    afb0:	0000b28c 	andi	zero,zero,714
    afb4:	0000b28c 	andi	zero,zero,714
    afb8:	0000b28c 	andi	zero,zero,714
    afbc:	0000b28c 	andi	zero,zero,714
    afc0:	0000b28c 	andi	zero,zero,714
    afc4:	0000b28c 	andi	zero,zero,714
    afc8:	0000b28c 	andi	zero,zero,714
    afcc:	0000b28c 	andi	zero,zero,714
    afd0:	0000b28c 	andi	zero,zero,714
    afd4:	0000bb64 	muli	zero,zero,749
    afd8:	0000bb64 	muli	zero,zero,749
    afdc:	0000bb64 	muli	zero,zero,749
    afe0:	0000bb64 	muli	zero,zero,749
    afe4:	0000bb64 	muli	zero,zero,749
    afe8:	0000bb64 	muli	zero,zero,749
    afec:	0000bb64 	muli	zero,zero,749
    aff0:	0000bb64 	muli	zero,zero,749
    aff4:	0000bb64 	muli	zero,zero,749
    aff8:	0000bb64 	muli	zero,zero,749
    affc:	0000b2c0 	call	b2c <xEventGroupWaitBits+0x78>
    b000:	0000b37c 	xorhi	zero,zero,717
    b004:	0000bb64 	muli	zero,zero,749
    b008:	0000b37c 	xorhi	zero,zero,717
    b00c:	0000bb64 	muli	zero,zero,749
    b010:	0000bb64 	muli	zero,zero,749
    b014:	0000bb64 	muli	zero,zero,749
    b018:	0000bb64 	muli	zero,zero,749
    b01c:	0000b41c 	xori	zero,zero,720
    b020:	0000bb64 	muli	zero,zero,749
    b024:	0000bb64 	muli	zero,zero,749
    b028:	0000b428 	cmpgeui	zero,zero,720
    b02c:	0000bb64 	muli	zero,zero,749
    b030:	0000bb64 	muli	zero,zero,749
    b034:	0000bb64 	muli	zero,zero,749
    b038:	0000bb64 	muli	zero,zero,749
    b03c:	0000bb64 	muli	zero,zero,749
    b040:	0000b8a0 	cmpeqi	zero,zero,738
    b044:	0000bb64 	muli	zero,zero,749
    b048:	0000bb64 	muli	zero,zero,749
    b04c:	0000b900 	call	b90 <xEventGroupWaitBits+0xdc>
    b050:	0000bb64 	muli	zero,zero,749
    b054:	0000bb64 	muli	zero,zero,749
    b058:	0000bb64 	muli	zero,zero,749
    b05c:	0000bb64 	muli	zero,zero,749
    b060:	0000bb64 	muli	zero,zero,749
    b064:	0000bb64 	muli	zero,zero,749
    b068:	0000bb64 	muli	zero,zero,749
    b06c:	0000bb64 	muli	zero,zero,749
    b070:	0000bb64 	muli	zero,zero,749
    b074:	0000bb64 	muli	zero,zero,749
    b078:	0000bb10 	cmplti	zero,zero,748
    b07c:	0000bab0 	cmpltui	zero,zero,746
    b080:	0000b37c 	xorhi	zero,zero,717
    b084:	0000b37c 	xorhi	zero,zero,717
    b088:	0000b37c 	xorhi	zero,zero,717
    b08c:	0000bac0 	call	bac <xEventGroupWaitBits+0xf8>
    b090:	0000bab0 	cmpltui	zero,zero,746
    b094:	0000bb64 	muli	zero,zero,749
    b098:	0000bb64 	muli	zero,zero,749
    b09c:	0000bacc 	andi	zero,zero,747
    b0a0:	0000bb64 	muli	zero,zero,749
    b0a4:	0000badc 	xori	zero,zero,747
    b0a8:	0000b9b0 	cmpltui	zero,zero,742
    b0ac:	0000b0ec 	andhi	zero,zero,707
    b0b0:	0000b9d0 	cmplti	zero,zero,743
    b0b4:	0000bb64 	muli	zero,zero,749
    b0b8:	0000b9dc 	xori	zero,zero,743
    b0bc:	0000bb64 	muli	zero,zero,749
    b0c0:	0000ba38 	rdprs	zero,zero,744
    b0c4:	0000bb64 	muli	zero,zero,749
    b0c8:	0000bb64 	muli	zero,zero,749
    b0cc:	0000ba48 	cmpgei	zero,zero,745
    b0d0:	d9003117 	ldw	r4,196(sp)
    b0d4:	d8802d15 	stw	r2,180(sp)
    b0d8:	0109c83a 	sub	r4,zero,r4
    b0dc:	d9003115 	stw	r4,196(sp)
    b0e0:	94800114 	ori	r18,r18,4
    b0e4:	ac400007 	ldb	r17,0(r21)
    b0e8:	003f9706 	br	af48 <__alt_data_end+0xf000af48>
    b0ec:	00800c04 	movi	r2,48
    b0f0:	d9002d17 	ldw	r4,180(sp)
    b0f4:	d9402917 	ldw	r5,164(sp)
    b0f8:	d8802705 	stb	r2,156(sp)
    b0fc:	00801e04 	movi	r2,120
    b100:	d8802745 	stb	r2,157(sp)
    b104:	d8002785 	stb	zero,158(sp)
    b108:	20c00104 	addi	r3,r4,4
    b10c:	24c00017 	ldw	r19,0(r4)
    b110:	002d883a 	mov	r22,zero
    b114:	90800094 	ori	r2,r18,2
    b118:	28029a16 	blt	r5,zero,bb84 <___vfprintf_internal_r+0xdc0>
    b11c:	00bfdfc4 	movi	r2,-129
    b120:	90a4703a 	and	r18,r18,r2
    b124:	d8c02d15 	stw	r3,180(sp)
    b128:	94800094 	ori	r18,r18,2
    b12c:	9802871e 	bne	r19,zero,bb4c <___vfprintf_internal_r+0xd88>
    b130:	00820034 	movhi	r2,2048
    b134:	1080fd04 	addi	r2,r2,1012
    b138:	d8803915 	stw	r2,228(sp)
    b13c:	04401e04 	movi	r17,120
    b140:	d8802917 	ldw	r2,164(sp)
    b144:	0039883a 	mov	fp,zero
    b148:	1001e926 	beq	r2,zero,b8f0 <___vfprintf_internal_r+0xb2c>
    b14c:	0027883a 	mov	r19,zero
    b150:	002d883a 	mov	r22,zero
    b154:	00020506 	br	b96c <___vfprintf_internal_r+0xba8>
    b158:	d9002c17 	ldw	r4,176(sp)
    b15c:	b80b883a 	mov	r5,r23
    b160:	000d0940 	call	d094 <__swsetup_r>
    b164:	1005ac1e 	bne	r2,zero,c818 <___vfprintf_internal_r+0x1a54>
    b168:	b880030b 	ldhu	r2,12(r23)
    b16c:	00c00284 	movi	r3,10
    b170:	1080068c 	andi	r2,r2,26
    b174:	10ff3c1e 	bne	r2,r3,ae68 <__alt_data_end+0xf000ae68>
    b178:	b880038f 	ldh	r2,14(r23)
    b17c:	103f3a16 	blt	r2,zero,ae68 <__alt_data_end+0xf000ae68>
    b180:	d9c02d17 	ldw	r7,180(sp)
    b184:	d9002c17 	ldw	r4,176(sp)
    b188:	a80d883a 	mov	r6,r21
    b18c:	b80b883a 	mov	r5,r23
    b190:	000cfd80 	call	cfd8 <__sbprintf>
    b194:	00001106 	br	b1dc <___vfprintf_internal_r+0x418>
    b198:	d9002c17 	ldw	r4,176(sp)
    b19c:	d9801e04 	addi	r6,sp,120
    b1a0:	b80b883a 	mov	r5,r23
    b1a4:	001355c0 	call	1355c <__sprint_r>
    b1a8:	1000081e 	bne	r2,zero,b1cc <___vfprintf_internal_r+0x408>
    b1ac:	da000404 	addi	r8,sp,16
    b1b0:	003f5306 	br	af00 <__alt_data_end+0xf000af00>
    b1b4:	d8802017 	ldw	r2,128(sp)
    b1b8:	10000426 	beq	r2,zero,b1cc <___vfprintf_internal_r+0x408>
    b1bc:	d9002c17 	ldw	r4,176(sp)
    b1c0:	d9801e04 	addi	r6,sp,120
    b1c4:	b80b883a 	mov	r5,r23
    b1c8:	001355c0 	call	1355c <__sprint_r>
    b1cc:	b880030b 	ldhu	r2,12(r23)
    b1d0:	1080100c 	andi	r2,r2,64
    b1d4:	1005901e 	bne	r2,zero,c818 <___vfprintf_internal_r+0x1a54>
    b1d8:	d8802f17 	ldw	r2,188(sp)
    b1dc:	dfc04717 	ldw	ra,284(sp)
    b1e0:	df004617 	ldw	fp,280(sp)
    b1e4:	ddc04517 	ldw	r23,276(sp)
    b1e8:	dd804417 	ldw	r22,272(sp)
    b1ec:	dd404317 	ldw	r21,268(sp)
    b1f0:	dd004217 	ldw	r20,264(sp)
    b1f4:	dcc04117 	ldw	r19,260(sp)
    b1f8:	dc804017 	ldw	r18,256(sp)
    b1fc:	dc403f17 	ldw	r17,252(sp)
    b200:	dc003e17 	ldw	r16,248(sp)
    b204:	dec04804 	addi	sp,sp,288
    b208:	f800283a 	ret
    b20c:	d9002c17 	ldw	r4,176(sp)
    b210:	000f0680 	call	f068 <__sinit>
    b214:	003f0406 	br	ae28 <__alt_data_end+0xf000ae28>
    b218:	d8802d17 	ldw	r2,180(sp)
    b21c:	d9002d17 	ldw	r4,180(sp)
    b220:	10800017 	ldw	r2,0(r2)
    b224:	d8803115 	stw	r2,196(sp)
    b228:	20800104 	addi	r2,r4,4
    b22c:	d9003117 	ldw	r4,196(sp)
    b230:	203fa716 	blt	r4,zero,b0d0 <__alt_data_end+0xf000b0d0>
    b234:	d8802d15 	stw	r2,180(sp)
    b238:	ac400007 	ldb	r17,0(r21)
    b23c:	003f4206 	br	af48 <__alt_data_end+0xf000af48>
    b240:	ac400007 	ldb	r17,0(r21)
    b244:	aac00044 	addi	r11,r21,1
    b248:	8a872826 	beq	r17,r10,ceec <___vfprintf_internal_r+0x2128>
    b24c:	88bff404 	addi	r2,r17,-48
    b250:	0009883a 	mov	r4,zero
    b254:	30867d36 	bltu	r6,r2,cc4c <___vfprintf_internal_r+0x1e88>
    b258:	5c400007 	ldb	r17,0(r11)
    b25c:	210002a4 	muli	r4,r4,10
    b260:	5d400044 	addi	r21,r11,1
    b264:	a817883a 	mov	r11,r21
    b268:	2089883a 	add	r4,r4,r2
    b26c:	88bff404 	addi	r2,r17,-48
    b270:	30bff92e 	bgeu	r6,r2,b258 <__alt_data_end+0xf000b258>
    b274:	2005c916 	blt	r4,zero,c99c <___vfprintf_internal_r+0x1bd8>
    b278:	d9002915 	stw	r4,164(sp)
    b27c:	003f3306 	br	af4c <__alt_data_end+0xf000af4c>
    b280:	94802014 	ori	r18,r18,128
    b284:	ac400007 	ldb	r17,0(r21)
    b288:	003f2f06 	br	af48 <__alt_data_end+0xf000af48>
    b28c:	a809883a 	mov	r4,r21
    b290:	d8003115 	stw	zero,196(sp)
    b294:	88bff404 	addi	r2,r17,-48
    b298:	0017883a 	mov	r11,zero
    b29c:	24400007 	ldb	r17,0(r4)
    b2a0:	5ac002a4 	muli	r11,r11,10
    b2a4:	ad400044 	addi	r21,r21,1
    b2a8:	a809883a 	mov	r4,r21
    b2ac:	12d7883a 	add	r11,r2,r11
    b2b0:	88bff404 	addi	r2,r17,-48
    b2b4:	30bff92e 	bgeu	r6,r2,b29c <__alt_data_end+0xf000b29c>
    b2b8:	dac03115 	stw	r11,196(sp)
    b2bc:	003f2306 	br	af4c <__alt_data_end+0xf000af4c>
    b2c0:	18c03fcc 	andi	r3,r3,255
    b2c4:	18072b1e 	bne	r3,zero,cf74 <___vfprintf_internal_r+0x21b0>
    b2c8:	94800414 	ori	r18,r18,16
    b2cc:	9080080c 	andi	r2,r18,32
    b2d0:	10037b26 	beq	r2,zero,c0c0 <___vfprintf_internal_r+0x12fc>
    b2d4:	d9402d17 	ldw	r5,180(sp)
    b2d8:	28800117 	ldw	r2,4(r5)
    b2dc:	2cc00017 	ldw	r19,0(r5)
    b2e0:	29400204 	addi	r5,r5,8
    b2e4:	d9402d15 	stw	r5,180(sp)
    b2e8:	102d883a 	mov	r22,r2
    b2ec:	10044b16 	blt	r2,zero,c41c <___vfprintf_internal_r+0x1658>
    b2f0:	d9402917 	ldw	r5,164(sp)
    b2f4:	df002783 	ldbu	fp,158(sp)
    b2f8:	2803bc16 	blt	r5,zero,c1ec <___vfprintf_internal_r+0x1428>
    b2fc:	00ffdfc4 	movi	r3,-129
    b300:	9d84b03a 	or	r2,r19,r22
    b304:	90e4703a 	and	r18,r18,r3
    b308:	10017726 	beq	r2,zero,b8e8 <___vfprintf_internal_r+0xb24>
    b30c:	b0038326 	beq	r22,zero,c11c <___vfprintf_internal_r+0x1358>
    b310:	dc402a15 	stw	r17,168(sp)
    b314:	dc001e04 	addi	r16,sp,120
    b318:	b023883a 	mov	r17,r22
    b31c:	402d883a 	mov	r22,r8
    b320:	9809883a 	mov	r4,r19
    b324:	880b883a 	mov	r5,r17
    b328:	01800284 	movi	r6,10
    b32c:	000f883a 	mov	r7,zero
    b330:	00159540 	call	15954 <__umoddi3>
    b334:	10800c04 	addi	r2,r2,48
    b338:	843fffc4 	addi	r16,r16,-1
    b33c:	9809883a 	mov	r4,r19
    b340:	880b883a 	mov	r5,r17
    b344:	80800005 	stb	r2,0(r16)
    b348:	01800284 	movi	r6,10
    b34c:	000f883a 	mov	r7,zero
    b350:	00153dc0 	call	153dc <__udivdi3>
    b354:	1027883a 	mov	r19,r2
    b358:	10c4b03a 	or	r2,r2,r3
    b35c:	1823883a 	mov	r17,r3
    b360:	103fef1e 	bne	r2,zero,b320 <__alt_data_end+0xf000b320>
    b364:	d8c02817 	ldw	r3,160(sp)
    b368:	dc402a17 	ldw	r17,168(sp)
    b36c:	b011883a 	mov	r8,r22
    b370:	1c07c83a 	sub	r3,r3,r16
    b374:	d8c02e15 	stw	r3,184(sp)
    b378:	00005906 	br	b4e0 <___vfprintf_internal_r+0x71c>
    b37c:	18c03fcc 	andi	r3,r3,255
    b380:	1806fa1e 	bne	r3,zero,cf6c <___vfprintf_internal_r+0x21a8>
    b384:	9080020c 	andi	r2,r18,8
    b388:	10048a26 	beq	r2,zero,c5b4 <___vfprintf_internal_r+0x17f0>
    b38c:	d8c02d17 	ldw	r3,180(sp)
    b390:	d9002d17 	ldw	r4,180(sp)
    b394:	d9402d17 	ldw	r5,180(sp)
    b398:	18c00017 	ldw	r3,0(r3)
    b39c:	21000117 	ldw	r4,4(r4)
    b3a0:	29400204 	addi	r5,r5,8
    b3a4:	d8c03615 	stw	r3,216(sp)
    b3a8:	d9003815 	stw	r4,224(sp)
    b3ac:	d9402d15 	stw	r5,180(sp)
    b3b0:	d9003617 	ldw	r4,216(sp)
    b3b4:	d9403817 	ldw	r5,224(sp)
    b3b8:	da003d15 	stw	r8,244(sp)
    b3bc:	04000044 	movi	r16,1
    b3c0:	0011d740 	call	11d74 <__fpclassifyd>
    b3c4:	da003d17 	ldw	r8,244(sp)
    b3c8:	14041f1e 	bne	r2,r16,c448 <___vfprintf_internal_r+0x1684>
    b3cc:	d9003617 	ldw	r4,216(sp)
    b3d0:	d9403817 	ldw	r5,224(sp)
    b3d4:	000d883a 	mov	r6,zero
    b3d8:	000f883a 	mov	r7,zero
    b3dc:	00071e80 	call	71e8 <__ledf2>
    b3e0:	da003d17 	ldw	r8,244(sp)
    b3e4:	1005be16 	blt	r2,zero,cae0 <___vfprintf_internal_r+0x1d1c>
    b3e8:	df002783 	ldbu	fp,158(sp)
    b3ec:	008011c4 	movi	r2,71
    b3f0:	1445330e 	bge	r2,r17,c8c0 <___vfprintf_internal_r+0x1afc>
    b3f4:	04020034 	movhi	r16,2048
    b3f8:	8400f504 	addi	r16,r16,980
    b3fc:	00c000c4 	movi	r3,3
    b400:	00bfdfc4 	movi	r2,-129
    b404:	d8c02a15 	stw	r3,168(sp)
    b408:	90a4703a 	and	r18,r18,r2
    b40c:	d8c02e15 	stw	r3,184(sp)
    b410:	d8002915 	stw	zero,164(sp)
    b414:	d8003215 	stw	zero,200(sp)
    b418:	00003706 	br	b4f8 <___vfprintf_internal_r+0x734>
    b41c:	94800214 	ori	r18,r18,8
    b420:	ac400007 	ldb	r17,0(r21)
    b424:	003ec806 	br	af48 <__alt_data_end+0xf000af48>
    b428:	18c03fcc 	andi	r3,r3,255
    b42c:	1806db1e 	bne	r3,zero,cf9c <___vfprintf_internal_r+0x21d8>
    b430:	94800414 	ori	r18,r18,16
    b434:	9080080c 	andi	r2,r18,32
    b438:	1002d826 	beq	r2,zero,bf9c <___vfprintf_internal_r+0x11d8>
    b43c:	d9402d17 	ldw	r5,180(sp)
    b440:	d8c02917 	ldw	r3,164(sp)
    b444:	d8002785 	stb	zero,158(sp)
    b448:	28800204 	addi	r2,r5,8
    b44c:	2cc00017 	ldw	r19,0(r5)
    b450:	2d800117 	ldw	r22,4(r5)
    b454:	18048f16 	blt	r3,zero,c694 <___vfprintf_internal_r+0x18d0>
    b458:	013fdfc4 	movi	r4,-129
    b45c:	9d86b03a 	or	r3,r19,r22
    b460:	d8802d15 	stw	r2,180(sp)
    b464:	9124703a 	and	r18,r18,r4
    b468:	1802d91e 	bne	r3,zero,bfd0 <___vfprintf_internal_r+0x120c>
    b46c:	d8c02917 	ldw	r3,164(sp)
    b470:	0039883a 	mov	fp,zero
    b474:	1805c326 	beq	r3,zero,cb84 <___vfprintf_internal_r+0x1dc0>
    b478:	0027883a 	mov	r19,zero
    b47c:	002d883a 	mov	r22,zero
    b480:	dc001e04 	addi	r16,sp,120
    b484:	9806d0fa 	srli	r3,r19,3
    b488:	b008977a 	slli	r4,r22,29
    b48c:	b02cd0fa 	srli	r22,r22,3
    b490:	9cc001cc 	andi	r19,r19,7
    b494:	98800c04 	addi	r2,r19,48
    b498:	843fffc4 	addi	r16,r16,-1
    b49c:	20e6b03a 	or	r19,r4,r3
    b4a0:	80800005 	stb	r2,0(r16)
    b4a4:	9d86b03a 	or	r3,r19,r22
    b4a8:	183ff61e 	bne	r3,zero,b484 <__alt_data_end+0xf000b484>
    b4ac:	90c0004c 	andi	r3,r18,1
    b4b0:	18013b26 	beq	r3,zero,b9a0 <___vfprintf_internal_r+0xbdc>
    b4b4:	10803fcc 	andi	r2,r2,255
    b4b8:	1080201c 	xori	r2,r2,128
    b4bc:	10bfe004 	addi	r2,r2,-128
    b4c0:	00c00c04 	movi	r3,48
    b4c4:	10c13626 	beq	r2,r3,b9a0 <___vfprintf_internal_r+0xbdc>
    b4c8:	80ffffc5 	stb	r3,-1(r16)
    b4cc:	d8c02817 	ldw	r3,160(sp)
    b4d0:	80bfffc4 	addi	r2,r16,-1
    b4d4:	1021883a 	mov	r16,r2
    b4d8:	1887c83a 	sub	r3,r3,r2
    b4dc:	d8c02e15 	stw	r3,184(sp)
    b4e0:	d8802e17 	ldw	r2,184(sp)
    b4e4:	d9002917 	ldw	r4,164(sp)
    b4e8:	1100010e 	bge	r2,r4,b4f0 <___vfprintf_internal_r+0x72c>
    b4ec:	2005883a 	mov	r2,r4
    b4f0:	d8802a15 	stw	r2,168(sp)
    b4f4:	d8003215 	stw	zero,200(sp)
    b4f8:	e7003fcc 	andi	fp,fp,255
    b4fc:	e700201c 	xori	fp,fp,128
    b500:	e73fe004 	addi	fp,fp,-128
    b504:	e0000326 	beq	fp,zero,b514 <___vfprintf_internal_r+0x750>
    b508:	d8c02a17 	ldw	r3,168(sp)
    b50c:	18c00044 	addi	r3,r3,1
    b510:	d8c02a15 	stw	r3,168(sp)
    b514:	90c0008c 	andi	r3,r18,2
    b518:	d8c02b15 	stw	r3,172(sp)
    b51c:	18000326 	beq	r3,zero,b52c <___vfprintf_internal_r+0x768>
    b520:	d8c02a17 	ldw	r3,168(sp)
    b524:	18c00084 	addi	r3,r3,2
    b528:	d8c02a15 	stw	r3,168(sp)
    b52c:	90c0210c 	andi	r3,r18,132
    b530:	d8c03015 	stw	r3,192(sp)
    b534:	1801a31e 	bne	r3,zero,bbc4 <___vfprintf_internal_r+0xe00>
    b538:	d9003117 	ldw	r4,196(sp)
    b53c:	d8c02a17 	ldw	r3,168(sp)
    b540:	20e7c83a 	sub	r19,r4,r3
    b544:	04c19f0e 	bge	zero,r19,bbc4 <___vfprintf_internal_r+0xe00>
    b548:	02400404 	movi	r9,16
    b54c:	d8c02017 	ldw	r3,128(sp)
    b550:	d8801f17 	ldw	r2,124(sp)
    b554:	4cc50d0e 	bge	r9,r19,c98c <___vfprintf_internal_r+0x1bc8>
    b558:	01420034 	movhi	r5,2048
    b55c:	29411084 	addi	r5,r5,1090
    b560:	dc403b15 	stw	r17,236(sp)
    b564:	d9403515 	stw	r5,212(sp)
    b568:	9823883a 	mov	r17,r19
    b56c:	482d883a 	mov	r22,r9
    b570:	9027883a 	mov	r19,r18
    b574:	070001c4 	movi	fp,7
    b578:	8025883a 	mov	r18,r16
    b57c:	dc002c17 	ldw	r16,176(sp)
    b580:	00000306 	br	b590 <___vfprintf_internal_r+0x7cc>
    b584:	8c7ffc04 	addi	r17,r17,-16
    b588:	42000204 	addi	r8,r8,8
    b58c:	b440130e 	bge	r22,r17,b5dc <___vfprintf_internal_r+0x818>
    b590:	01020034 	movhi	r4,2048
    b594:	18c00404 	addi	r3,r3,16
    b598:	10800044 	addi	r2,r2,1
    b59c:	21011084 	addi	r4,r4,1090
    b5a0:	41000015 	stw	r4,0(r8)
    b5a4:	45800115 	stw	r22,4(r8)
    b5a8:	d8c02015 	stw	r3,128(sp)
    b5ac:	d8801f15 	stw	r2,124(sp)
    b5b0:	e0bff40e 	bge	fp,r2,b584 <__alt_data_end+0xf000b584>
    b5b4:	d9801e04 	addi	r6,sp,120
    b5b8:	b80b883a 	mov	r5,r23
    b5bc:	8009883a 	mov	r4,r16
    b5c0:	001355c0 	call	1355c <__sprint_r>
    b5c4:	103f011e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    b5c8:	8c7ffc04 	addi	r17,r17,-16
    b5cc:	d8c02017 	ldw	r3,128(sp)
    b5d0:	d8801f17 	ldw	r2,124(sp)
    b5d4:	da000404 	addi	r8,sp,16
    b5d8:	b47fed16 	blt	r22,r17,b590 <__alt_data_end+0xf000b590>
    b5dc:	9021883a 	mov	r16,r18
    b5e0:	9825883a 	mov	r18,r19
    b5e4:	8827883a 	mov	r19,r17
    b5e8:	dc403b17 	ldw	r17,236(sp)
    b5ec:	d9403517 	ldw	r5,212(sp)
    b5f0:	98c7883a 	add	r3,r19,r3
    b5f4:	10800044 	addi	r2,r2,1
    b5f8:	41400015 	stw	r5,0(r8)
    b5fc:	44c00115 	stw	r19,4(r8)
    b600:	d8c02015 	stw	r3,128(sp)
    b604:	d8801f15 	stw	r2,124(sp)
    b608:	010001c4 	movi	r4,7
    b60c:	2082a316 	blt	r4,r2,c09c <___vfprintf_internal_r+0x12d8>
    b610:	df002787 	ldb	fp,158(sp)
    b614:	42000204 	addi	r8,r8,8
    b618:	e0000c26 	beq	fp,zero,b64c <___vfprintf_internal_r+0x888>
    b61c:	d8801f17 	ldw	r2,124(sp)
    b620:	d9002784 	addi	r4,sp,158
    b624:	18c00044 	addi	r3,r3,1
    b628:	10800044 	addi	r2,r2,1
    b62c:	41000015 	stw	r4,0(r8)
    b630:	01000044 	movi	r4,1
    b634:	41000115 	stw	r4,4(r8)
    b638:	d8c02015 	stw	r3,128(sp)
    b63c:	d8801f15 	stw	r2,124(sp)
    b640:	010001c4 	movi	r4,7
    b644:	20823c16 	blt	r4,r2,bf38 <___vfprintf_internal_r+0x1174>
    b648:	42000204 	addi	r8,r8,8
    b64c:	d8802b17 	ldw	r2,172(sp)
    b650:	10000c26 	beq	r2,zero,b684 <___vfprintf_internal_r+0x8c0>
    b654:	d8801f17 	ldw	r2,124(sp)
    b658:	d9002704 	addi	r4,sp,156
    b65c:	18c00084 	addi	r3,r3,2
    b660:	10800044 	addi	r2,r2,1
    b664:	41000015 	stw	r4,0(r8)
    b668:	01000084 	movi	r4,2
    b66c:	41000115 	stw	r4,4(r8)
    b670:	d8c02015 	stw	r3,128(sp)
    b674:	d8801f15 	stw	r2,124(sp)
    b678:	010001c4 	movi	r4,7
    b67c:	20823616 	blt	r4,r2,bf58 <___vfprintf_internal_r+0x1194>
    b680:	42000204 	addi	r8,r8,8
    b684:	d9003017 	ldw	r4,192(sp)
    b688:	00802004 	movi	r2,128
    b68c:	20819926 	beq	r4,r2,bcf4 <___vfprintf_internal_r+0xf30>
    b690:	d9402917 	ldw	r5,164(sp)
    b694:	d8802e17 	ldw	r2,184(sp)
    b698:	28adc83a 	sub	r22,r5,r2
    b69c:	0580310e 	bge	zero,r22,b764 <___vfprintf_internal_r+0x9a0>
    b6a0:	07000404 	movi	fp,16
    b6a4:	d8801f17 	ldw	r2,124(sp)
    b6a8:	e584140e 	bge	fp,r22,c6fc <___vfprintf_internal_r+0x1938>
    b6ac:	01420034 	movhi	r5,2048
    b6b0:	29410c84 	addi	r5,r5,1074
    b6b4:	dc402915 	stw	r17,164(sp)
    b6b8:	d9402b15 	stw	r5,172(sp)
    b6bc:	b023883a 	mov	r17,r22
    b6c0:	04c001c4 	movi	r19,7
    b6c4:	a82d883a 	mov	r22,r21
    b6c8:	902b883a 	mov	r21,r18
    b6cc:	8025883a 	mov	r18,r16
    b6d0:	dc002c17 	ldw	r16,176(sp)
    b6d4:	00000306 	br	b6e4 <___vfprintf_internal_r+0x920>
    b6d8:	8c7ffc04 	addi	r17,r17,-16
    b6dc:	42000204 	addi	r8,r8,8
    b6e0:	e440110e 	bge	fp,r17,b728 <___vfprintf_internal_r+0x964>
    b6e4:	18c00404 	addi	r3,r3,16
    b6e8:	10800044 	addi	r2,r2,1
    b6ec:	45000015 	stw	r20,0(r8)
    b6f0:	47000115 	stw	fp,4(r8)
    b6f4:	d8c02015 	stw	r3,128(sp)
    b6f8:	d8801f15 	stw	r2,124(sp)
    b6fc:	98bff60e 	bge	r19,r2,b6d8 <__alt_data_end+0xf000b6d8>
    b700:	d9801e04 	addi	r6,sp,120
    b704:	b80b883a 	mov	r5,r23
    b708:	8009883a 	mov	r4,r16
    b70c:	001355c0 	call	1355c <__sprint_r>
    b710:	103eae1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    b714:	8c7ffc04 	addi	r17,r17,-16
    b718:	d8c02017 	ldw	r3,128(sp)
    b71c:	d8801f17 	ldw	r2,124(sp)
    b720:	da000404 	addi	r8,sp,16
    b724:	e47fef16 	blt	fp,r17,b6e4 <__alt_data_end+0xf000b6e4>
    b728:	9021883a 	mov	r16,r18
    b72c:	a825883a 	mov	r18,r21
    b730:	b02b883a 	mov	r21,r22
    b734:	882d883a 	mov	r22,r17
    b738:	dc402917 	ldw	r17,164(sp)
    b73c:	d9002b17 	ldw	r4,172(sp)
    b740:	1d87883a 	add	r3,r3,r22
    b744:	10800044 	addi	r2,r2,1
    b748:	41000015 	stw	r4,0(r8)
    b74c:	45800115 	stw	r22,4(r8)
    b750:	d8c02015 	stw	r3,128(sp)
    b754:	d8801f15 	stw	r2,124(sp)
    b758:	010001c4 	movi	r4,7
    b75c:	2081ee16 	blt	r4,r2,bf18 <___vfprintf_internal_r+0x1154>
    b760:	42000204 	addi	r8,r8,8
    b764:	9080400c 	andi	r2,r18,256
    b768:	1001181e 	bne	r2,zero,bbcc <___vfprintf_internal_r+0xe08>
    b76c:	d9402e17 	ldw	r5,184(sp)
    b770:	d8801f17 	ldw	r2,124(sp)
    b774:	44000015 	stw	r16,0(r8)
    b778:	1947883a 	add	r3,r3,r5
    b77c:	10800044 	addi	r2,r2,1
    b780:	41400115 	stw	r5,4(r8)
    b784:	d8c02015 	stw	r3,128(sp)
    b788:	d8801f15 	stw	r2,124(sp)
    b78c:	010001c4 	movi	r4,7
    b790:	2081d316 	blt	r4,r2,bee0 <___vfprintf_internal_r+0x111c>
    b794:	42000204 	addi	r8,r8,8
    b798:	9480010c 	andi	r18,r18,4
    b79c:	90003226 	beq	r18,zero,b868 <___vfprintf_internal_r+0xaa4>
    b7a0:	d9403117 	ldw	r5,196(sp)
    b7a4:	d8802a17 	ldw	r2,168(sp)
    b7a8:	28a1c83a 	sub	r16,r5,r2
    b7ac:	04002e0e 	bge	zero,r16,b868 <___vfprintf_internal_r+0xaa4>
    b7b0:	04400404 	movi	r17,16
    b7b4:	d8801f17 	ldw	r2,124(sp)
    b7b8:	8c04a20e 	bge	r17,r16,ca44 <___vfprintf_internal_r+0x1c80>
    b7bc:	01420034 	movhi	r5,2048
    b7c0:	29411084 	addi	r5,r5,1090
    b7c4:	d9403515 	stw	r5,212(sp)
    b7c8:	048001c4 	movi	r18,7
    b7cc:	dcc02c17 	ldw	r19,176(sp)
    b7d0:	00000306 	br	b7e0 <___vfprintf_internal_r+0xa1c>
    b7d4:	843ffc04 	addi	r16,r16,-16
    b7d8:	42000204 	addi	r8,r8,8
    b7dc:	8c00130e 	bge	r17,r16,b82c <___vfprintf_internal_r+0xa68>
    b7e0:	01020034 	movhi	r4,2048
    b7e4:	18c00404 	addi	r3,r3,16
    b7e8:	10800044 	addi	r2,r2,1
    b7ec:	21011084 	addi	r4,r4,1090
    b7f0:	41000015 	stw	r4,0(r8)
    b7f4:	44400115 	stw	r17,4(r8)
    b7f8:	d8c02015 	stw	r3,128(sp)
    b7fc:	d8801f15 	stw	r2,124(sp)
    b800:	90bff40e 	bge	r18,r2,b7d4 <__alt_data_end+0xf000b7d4>
    b804:	d9801e04 	addi	r6,sp,120
    b808:	b80b883a 	mov	r5,r23
    b80c:	9809883a 	mov	r4,r19
    b810:	001355c0 	call	1355c <__sprint_r>
    b814:	103e6d1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    b818:	843ffc04 	addi	r16,r16,-16
    b81c:	d8c02017 	ldw	r3,128(sp)
    b820:	d8801f17 	ldw	r2,124(sp)
    b824:	da000404 	addi	r8,sp,16
    b828:	8c3fed16 	blt	r17,r16,b7e0 <__alt_data_end+0xf000b7e0>
    b82c:	d9403517 	ldw	r5,212(sp)
    b830:	1c07883a 	add	r3,r3,r16
    b834:	10800044 	addi	r2,r2,1
    b838:	41400015 	stw	r5,0(r8)
    b83c:	44000115 	stw	r16,4(r8)
    b840:	d8c02015 	stw	r3,128(sp)
    b844:	d8801f15 	stw	r2,124(sp)
    b848:	010001c4 	movi	r4,7
    b84c:	2080060e 	bge	r4,r2,b868 <___vfprintf_internal_r+0xaa4>
    b850:	d9002c17 	ldw	r4,176(sp)
    b854:	d9801e04 	addi	r6,sp,120
    b858:	b80b883a 	mov	r5,r23
    b85c:	001355c0 	call	1355c <__sprint_r>
    b860:	103e5a1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    b864:	d8c02017 	ldw	r3,128(sp)
    b868:	d8803117 	ldw	r2,196(sp)
    b86c:	d9002a17 	ldw	r4,168(sp)
    b870:	1100010e 	bge	r2,r4,b878 <___vfprintf_internal_r+0xab4>
    b874:	2005883a 	mov	r2,r4
    b878:	d9402f17 	ldw	r5,188(sp)
    b87c:	288b883a 	add	r5,r5,r2
    b880:	d9402f15 	stw	r5,188(sp)
    b884:	18019e1e 	bne	r3,zero,bf00 <___vfprintf_internal_r+0x113c>
    b888:	a8800007 	ldb	r2,0(r21)
    b88c:	d8001f15 	stw	zero,124(sp)
    b890:	da000404 	addi	r8,sp,16
    b894:	103d851e 	bne	r2,zero,aeac <__alt_data_end+0xf000aeac>
    b898:	a821883a 	mov	r16,r21
    b89c:	003d9b06 	br	af0c <__alt_data_end+0xf000af0c>
    b8a0:	18c03fcc 	andi	r3,r3,255
    b8a4:	1805c11e 	bne	r3,zero,cfac <___vfprintf_internal_r+0x21e8>
    b8a8:	94800414 	ori	r18,r18,16
    b8ac:	9080080c 	andi	r2,r18,32
    b8b0:	10020c26 	beq	r2,zero,c0e4 <___vfprintf_internal_r+0x1320>
    b8b4:	d8802d17 	ldw	r2,180(sp)
    b8b8:	d9002917 	ldw	r4,164(sp)
    b8bc:	d8002785 	stb	zero,158(sp)
    b8c0:	10c00204 	addi	r3,r2,8
    b8c4:	14c00017 	ldw	r19,0(r2)
    b8c8:	15800117 	ldw	r22,4(r2)
    b8cc:	20040f16 	blt	r4,zero,c90c <___vfprintf_internal_r+0x1b48>
    b8d0:	013fdfc4 	movi	r4,-129
    b8d4:	9d84b03a 	or	r2,r19,r22
    b8d8:	d8c02d15 	stw	r3,180(sp)
    b8dc:	9124703a 	and	r18,r18,r4
    b8e0:	0039883a 	mov	fp,zero
    b8e4:	103e891e 	bne	r2,zero,b30c <__alt_data_end+0xf000b30c>
    b8e8:	d9002917 	ldw	r4,164(sp)
    b8ec:	2002c11e 	bne	r4,zero,c3f4 <___vfprintf_internal_r+0x1630>
    b8f0:	d8002915 	stw	zero,164(sp)
    b8f4:	d8002e15 	stw	zero,184(sp)
    b8f8:	dc001e04 	addi	r16,sp,120
    b8fc:	003ef806 	br	b4e0 <__alt_data_end+0xf000b4e0>
    b900:	18c03fcc 	andi	r3,r3,255
    b904:	18059d1e 	bne	r3,zero,cf7c <___vfprintf_internal_r+0x21b8>
    b908:	01420034 	movhi	r5,2048
    b90c:	2940f804 	addi	r5,r5,992
    b910:	d9403915 	stw	r5,228(sp)
    b914:	9080080c 	andi	r2,r18,32
    b918:	10005226 	beq	r2,zero,ba64 <___vfprintf_internal_r+0xca0>
    b91c:	d8802d17 	ldw	r2,180(sp)
    b920:	14c00017 	ldw	r19,0(r2)
    b924:	15800117 	ldw	r22,4(r2)
    b928:	10800204 	addi	r2,r2,8
    b92c:	d8802d15 	stw	r2,180(sp)
    b930:	9080004c 	andi	r2,r18,1
    b934:	10019026 	beq	r2,zero,bf78 <___vfprintf_internal_r+0x11b4>
    b938:	9d84b03a 	or	r2,r19,r22
    b93c:	10036926 	beq	r2,zero,c6e4 <___vfprintf_internal_r+0x1920>
    b940:	d8c02917 	ldw	r3,164(sp)
    b944:	00800c04 	movi	r2,48
    b948:	d8802705 	stb	r2,156(sp)
    b94c:	dc402745 	stb	r17,157(sp)
    b950:	d8002785 	stb	zero,158(sp)
    b954:	90800094 	ori	r2,r18,2
    b958:	18045d16 	blt	r3,zero,cad0 <___vfprintf_internal_r+0x1d0c>
    b95c:	00bfdfc4 	movi	r2,-129
    b960:	90a4703a 	and	r18,r18,r2
    b964:	94800094 	ori	r18,r18,2
    b968:	0039883a 	mov	fp,zero
    b96c:	d9003917 	ldw	r4,228(sp)
    b970:	dc001e04 	addi	r16,sp,120
    b974:	988003cc 	andi	r2,r19,15
    b978:	b006973a 	slli	r3,r22,28
    b97c:	2085883a 	add	r2,r4,r2
    b980:	9826d13a 	srli	r19,r19,4
    b984:	10800003 	ldbu	r2,0(r2)
    b988:	b02cd13a 	srli	r22,r22,4
    b98c:	843fffc4 	addi	r16,r16,-1
    b990:	1ce6b03a 	or	r19,r3,r19
    b994:	80800005 	stb	r2,0(r16)
    b998:	9d84b03a 	or	r2,r19,r22
    b99c:	103ff51e 	bne	r2,zero,b974 <__alt_data_end+0xf000b974>
    b9a0:	d8c02817 	ldw	r3,160(sp)
    b9a4:	1c07c83a 	sub	r3,r3,r16
    b9a8:	d8c02e15 	stw	r3,184(sp)
    b9ac:	003ecc06 	br	b4e0 <__alt_data_end+0xf000b4e0>
    b9b0:	18c03fcc 	andi	r3,r3,255
    b9b4:	183e9f26 	beq	r3,zero,b434 <__alt_data_end+0xf000b434>
    b9b8:	d9c02785 	stb	r7,158(sp)
    b9bc:	003e9d06 	br	b434 <__alt_data_end+0xf000b434>
    b9c0:	00c00044 	movi	r3,1
    b9c4:	01c00ac4 	movi	r7,43
    b9c8:	ac400007 	ldb	r17,0(r21)
    b9cc:	003d5e06 	br	af48 <__alt_data_end+0xf000af48>
    b9d0:	94800814 	ori	r18,r18,32
    b9d4:	ac400007 	ldb	r17,0(r21)
    b9d8:	003d5b06 	br	af48 <__alt_data_end+0xf000af48>
    b9dc:	d8c02d17 	ldw	r3,180(sp)
    b9e0:	d8002785 	stb	zero,158(sp)
    b9e4:	1c000017 	ldw	r16,0(r3)
    b9e8:	1cc00104 	addi	r19,r3,4
    b9ec:	80041926 	beq	r16,zero,ca54 <___vfprintf_internal_r+0x1c90>
    b9f0:	d9002917 	ldw	r4,164(sp)
    b9f4:	2003d016 	blt	r4,zero,c938 <___vfprintf_internal_r+0x1b74>
    b9f8:	200d883a 	mov	r6,r4
    b9fc:	000b883a 	mov	r5,zero
    ba00:	8009883a 	mov	r4,r16
    ba04:	da003d15 	stw	r8,244(sp)
    ba08:	00105d40 	call	105d4 <memchr>
    ba0c:	da003d17 	ldw	r8,244(sp)
    ba10:	10045426 	beq	r2,zero,cb64 <___vfprintf_internal_r+0x1da0>
    ba14:	1405c83a 	sub	r2,r2,r16
    ba18:	d8802e15 	stw	r2,184(sp)
    ba1c:	1003cc16 	blt	r2,zero,c950 <___vfprintf_internal_r+0x1b8c>
    ba20:	df002783 	ldbu	fp,158(sp)
    ba24:	d8802a15 	stw	r2,168(sp)
    ba28:	dcc02d15 	stw	r19,180(sp)
    ba2c:	d8002915 	stw	zero,164(sp)
    ba30:	d8003215 	stw	zero,200(sp)
    ba34:	003eb006 	br	b4f8 <__alt_data_end+0xf000b4f8>
    ba38:	18c03fcc 	andi	r3,r3,255
    ba3c:	183f9b26 	beq	r3,zero,b8ac <__alt_data_end+0xf000b8ac>
    ba40:	d9c02785 	stb	r7,158(sp)
    ba44:	003f9906 	br	b8ac <__alt_data_end+0xf000b8ac>
    ba48:	18c03fcc 	andi	r3,r3,255
    ba4c:	1805551e 	bne	r3,zero,cfa4 <___vfprintf_internal_r+0x21e0>
    ba50:	01420034 	movhi	r5,2048
    ba54:	2940fd04 	addi	r5,r5,1012
    ba58:	d9403915 	stw	r5,228(sp)
    ba5c:	9080080c 	andi	r2,r18,32
    ba60:	103fae1e 	bne	r2,zero,b91c <__alt_data_end+0xf000b91c>
    ba64:	9080040c 	andi	r2,r18,16
    ba68:	1002de26 	beq	r2,zero,c5e4 <___vfprintf_internal_r+0x1820>
    ba6c:	d8c02d17 	ldw	r3,180(sp)
    ba70:	002d883a 	mov	r22,zero
    ba74:	1cc00017 	ldw	r19,0(r3)
    ba78:	18c00104 	addi	r3,r3,4
    ba7c:	d8c02d15 	stw	r3,180(sp)
    ba80:	003fab06 	br	b930 <__alt_data_end+0xf000b930>
    ba84:	38803fcc 	andi	r2,r7,255
    ba88:	1080201c 	xori	r2,r2,128
    ba8c:	10bfe004 	addi	r2,r2,-128
    ba90:	1002d21e 	bne	r2,zero,c5dc <___vfprintf_internal_r+0x1818>
    ba94:	00c00044 	movi	r3,1
    ba98:	01c00804 	movi	r7,32
    ba9c:	ac400007 	ldb	r17,0(r21)
    baa0:	003d2906 	br	af48 <__alt_data_end+0xf000af48>
    baa4:	94800054 	ori	r18,r18,1
    baa8:	ac400007 	ldb	r17,0(r21)
    baac:	003d2606 	br	af48 <__alt_data_end+0xf000af48>
    bab0:	18c03fcc 	andi	r3,r3,255
    bab4:	183e0526 	beq	r3,zero,b2cc <__alt_data_end+0xf000b2cc>
    bab8:	d9c02785 	stb	r7,158(sp)
    babc:	003e0306 	br	b2cc <__alt_data_end+0xf000b2cc>
    bac0:	94801014 	ori	r18,r18,64
    bac4:	ac400007 	ldb	r17,0(r21)
    bac8:	003d1f06 	br	af48 <__alt_data_end+0xf000af48>
    bacc:	ac400007 	ldb	r17,0(r21)
    bad0:	8a438726 	beq	r17,r9,c8f0 <___vfprintf_internal_r+0x1b2c>
    bad4:	94800414 	ori	r18,r18,16
    bad8:	003d1b06 	br	af48 <__alt_data_end+0xf000af48>
    badc:	18c03fcc 	andi	r3,r3,255
    bae0:	1805341e 	bne	r3,zero,cfb4 <___vfprintf_internal_r+0x21f0>
    bae4:	9080080c 	andi	r2,r18,32
    bae8:	1002cd26 	beq	r2,zero,c620 <___vfprintf_internal_r+0x185c>
    baec:	d9402d17 	ldw	r5,180(sp)
    baf0:	d9002f17 	ldw	r4,188(sp)
    baf4:	28800017 	ldw	r2,0(r5)
    baf8:	2007d7fa 	srai	r3,r4,31
    bafc:	29400104 	addi	r5,r5,4
    bb00:	d9402d15 	stw	r5,180(sp)
    bb04:	11000015 	stw	r4,0(r2)
    bb08:	10c00115 	stw	r3,4(r2)
    bb0c:	003ce506 	br	aea4 <__alt_data_end+0xf000aea4>
    bb10:	d8c02d17 	ldw	r3,180(sp)
    bb14:	d9002d17 	ldw	r4,180(sp)
    bb18:	d8002785 	stb	zero,158(sp)
    bb1c:	18800017 	ldw	r2,0(r3)
    bb20:	21000104 	addi	r4,r4,4
    bb24:	00c00044 	movi	r3,1
    bb28:	d8c02a15 	stw	r3,168(sp)
    bb2c:	d8801405 	stb	r2,80(sp)
    bb30:	d9002d15 	stw	r4,180(sp)
    bb34:	d8c02e15 	stw	r3,184(sp)
    bb38:	d8002915 	stw	zero,164(sp)
    bb3c:	d8003215 	stw	zero,200(sp)
    bb40:	dc001404 	addi	r16,sp,80
    bb44:	0039883a 	mov	fp,zero
    bb48:	003e7206 	br	b514 <__alt_data_end+0xf000b514>
    bb4c:	01020034 	movhi	r4,2048
    bb50:	2100fd04 	addi	r4,r4,1012
    bb54:	0039883a 	mov	fp,zero
    bb58:	d9003915 	stw	r4,228(sp)
    bb5c:	04401e04 	movi	r17,120
    bb60:	003f8206 	br	b96c <__alt_data_end+0xf000b96c>
    bb64:	18c03fcc 	andi	r3,r3,255
    bb68:	1805061e 	bne	r3,zero,cf84 <___vfprintf_internal_r+0x21c0>
    bb6c:	883d9126 	beq	r17,zero,b1b4 <__alt_data_end+0xf000b1b4>
    bb70:	00c00044 	movi	r3,1
    bb74:	d8c02a15 	stw	r3,168(sp)
    bb78:	dc401405 	stb	r17,80(sp)
    bb7c:	d8002785 	stb	zero,158(sp)
    bb80:	003fec06 	br	bb34 <__alt_data_end+0xf000bb34>
    bb84:	01420034 	movhi	r5,2048
    bb88:	2940fd04 	addi	r5,r5,1012
    bb8c:	d9403915 	stw	r5,228(sp)
    bb90:	d8c02d15 	stw	r3,180(sp)
    bb94:	1025883a 	mov	r18,r2
    bb98:	04401e04 	movi	r17,120
    bb9c:	9d84b03a 	or	r2,r19,r22
    bba0:	1000fc1e 	bne	r2,zero,bf94 <___vfprintf_internal_r+0x11d0>
    bba4:	0039883a 	mov	fp,zero
    bba8:	00800084 	movi	r2,2
    bbac:	10803fcc 	andi	r2,r2,255
    bbb0:	00c00044 	movi	r3,1
    bbb4:	10c20f26 	beq	r2,r3,c3f4 <___vfprintf_internal_r+0x1630>
    bbb8:	00c00084 	movi	r3,2
    bbbc:	10fd6326 	beq	r2,r3,b14c <__alt_data_end+0xf000b14c>
    bbc0:	003e2d06 	br	b478 <__alt_data_end+0xf000b478>
    bbc4:	d8c02017 	ldw	r3,128(sp)
    bbc8:	003e9306 	br	b618 <__alt_data_end+0xf000b618>
    bbcc:	00801944 	movi	r2,101
    bbd0:	14407e0e 	bge	r2,r17,bdcc <___vfprintf_internal_r+0x1008>
    bbd4:	d9003617 	ldw	r4,216(sp)
    bbd8:	d9403817 	ldw	r5,224(sp)
    bbdc:	000d883a 	mov	r6,zero
    bbe0:	000f883a 	mov	r7,zero
    bbe4:	d8c03c15 	stw	r3,240(sp)
    bbe8:	da003d15 	stw	r8,244(sp)
    bbec:	00167380 	call	16738 <__eqdf2>
    bbf0:	d8c03c17 	ldw	r3,240(sp)
    bbf4:	da003d17 	ldw	r8,244(sp)
    bbf8:	1000f71e 	bne	r2,zero,bfd8 <___vfprintf_internal_r+0x1214>
    bbfc:	d8801f17 	ldw	r2,124(sp)
    bc00:	01020034 	movhi	r4,2048
    bc04:	21010404 	addi	r4,r4,1040
    bc08:	18c00044 	addi	r3,r3,1
    bc0c:	10800044 	addi	r2,r2,1
    bc10:	41000015 	stw	r4,0(r8)
    bc14:	01000044 	movi	r4,1
    bc18:	41000115 	stw	r4,4(r8)
    bc1c:	d8c02015 	stw	r3,128(sp)
    bc20:	d8801f15 	stw	r2,124(sp)
    bc24:	010001c4 	movi	r4,7
    bc28:	2082b816 	blt	r4,r2,c70c <___vfprintf_internal_r+0x1948>
    bc2c:	42000204 	addi	r8,r8,8
    bc30:	d8802617 	ldw	r2,152(sp)
    bc34:	d9403317 	ldw	r5,204(sp)
    bc38:	11400216 	blt	r2,r5,bc44 <___vfprintf_internal_r+0xe80>
    bc3c:	9080004c 	andi	r2,r18,1
    bc40:	103ed526 	beq	r2,zero,b798 <__alt_data_end+0xf000b798>
    bc44:	d8803717 	ldw	r2,220(sp)
    bc48:	d9003417 	ldw	r4,208(sp)
    bc4c:	d9403717 	ldw	r5,220(sp)
    bc50:	1887883a 	add	r3,r3,r2
    bc54:	d8801f17 	ldw	r2,124(sp)
    bc58:	41000015 	stw	r4,0(r8)
    bc5c:	41400115 	stw	r5,4(r8)
    bc60:	10800044 	addi	r2,r2,1
    bc64:	d8c02015 	stw	r3,128(sp)
    bc68:	d8801f15 	stw	r2,124(sp)
    bc6c:	010001c4 	movi	r4,7
    bc70:	20832916 	blt	r4,r2,c918 <___vfprintf_internal_r+0x1b54>
    bc74:	42000204 	addi	r8,r8,8
    bc78:	d8803317 	ldw	r2,204(sp)
    bc7c:	143fffc4 	addi	r16,r2,-1
    bc80:	043ec50e 	bge	zero,r16,b798 <__alt_data_end+0xf000b798>
    bc84:	04400404 	movi	r17,16
    bc88:	d8801f17 	ldw	r2,124(sp)
    bc8c:	8c00880e 	bge	r17,r16,beb0 <___vfprintf_internal_r+0x10ec>
    bc90:	01420034 	movhi	r5,2048
    bc94:	29410c84 	addi	r5,r5,1074
    bc98:	d9402b15 	stw	r5,172(sp)
    bc9c:	058001c4 	movi	r22,7
    bca0:	dcc02c17 	ldw	r19,176(sp)
    bca4:	00000306 	br	bcb4 <___vfprintf_internal_r+0xef0>
    bca8:	42000204 	addi	r8,r8,8
    bcac:	843ffc04 	addi	r16,r16,-16
    bcb0:	8c00820e 	bge	r17,r16,bebc <___vfprintf_internal_r+0x10f8>
    bcb4:	18c00404 	addi	r3,r3,16
    bcb8:	10800044 	addi	r2,r2,1
    bcbc:	45000015 	stw	r20,0(r8)
    bcc0:	44400115 	stw	r17,4(r8)
    bcc4:	d8c02015 	stw	r3,128(sp)
    bcc8:	d8801f15 	stw	r2,124(sp)
    bccc:	b0bff60e 	bge	r22,r2,bca8 <__alt_data_end+0xf000bca8>
    bcd0:	d9801e04 	addi	r6,sp,120
    bcd4:	b80b883a 	mov	r5,r23
    bcd8:	9809883a 	mov	r4,r19
    bcdc:	001355c0 	call	1355c <__sprint_r>
    bce0:	103d3a1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bce4:	d8c02017 	ldw	r3,128(sp)
    bce8:	d8801f17 	ldw	r2,124(sp)
    bcec:	da000404 	addi	r8,sp,16
    bcf0:	003fee06 	br	bcac <__alt_data_end+0xf000bcac>
    bcf4:	d9403117 	ldw	r5,196(sp)
    bcf8:	d8802a17 	ldw	r2,168(sp)
    bcfc:	28adc83a 	sub	r22,r5,r2
    bd00:	05be630e 	bge	zero,r22,b690 <__alt_data_end+0xf000b690>
    bd04:	07000404 	movi	fp,16
    bd08:	d8801f17 	ldw	r2,124(sp)
    bd0c:	e5838f0e 	bge	fp,r22,cb4c <___vfprintf_internal_r+0x1d88>
    bd10:	01420034 	movhi	r5,2048
    bd14:	29410c84 	addi	r5,r5,1074
    bd18:	dc403015 	stw	r17,192(sp)
    bd1c:	d9402b15 	stw	r5,172(sp)
    bd20:	b023883a 	mov	r17,r22
    bd24:	04c001c4 	movi	r19,7
    bd28:	a82d883a 	mov	r22,r21
    bd2c:	902b883a 	mov	r21,r18
    bd30:	8025883a 	mov	r18,r16
    bd34:	dc002c17 	ldw	r16,176(sp)
    bd38:	00000306 	br	bd48 <___vfprintf_internal_r+0xf84>
    bd3c:	8c7ffc04 	addi	r17,r17,-16
    bd40:	42000204 	addi	r8,r8,8
    bd44:	e440110e 	bge	fp,r17,bd8c <___vfprintf_internal_r+0xfc8>
    bd48:	18c00404 	addi	r3,r3,16
    bd4c:	10800044 	addi	r2,r2,1
    bd50:	45000015 	stw	r20,0(r8)
    bd54:	47000115 	stw	fp,4(r8)
    bd58:	d8c02015 	stw	r3,128(sp)
    bd5c:	d8801f15 	stw	r2,124(sp)
    bd60:	98bff60e 	bge	r19,r2,bd3c <__alt_data_end+0xf000bd3c>
    bd64:	d9801e04 	addi	r6,sp,120
    bd68:	b80b883a 	mov	r5,r23
    bd6c:	8009883a 	mov	r4,r16
    bd70:	001355c0 	call	1355c <__sprint_r>
    bd74:	103d151e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bd78:	8c7ffc04 	addi	r17,r17,-16
    bd7c:	d8c02017 	ldw	r3,128(sp)
    bd80:	d8801f17 	ldw	r2,124(sp)
    bd84:	da000404 	addi	r8,sp,16
    bd88:	e47fef16 	blt	fp,r17,bd48 <__alt_data_end+0xf000bd48>
    bd8c:	9021883a 	mov	r16,r18
    bd90:	a825883a 	mov	r18,r21
    bd94:	b02b883a 	mov	r21,r22
    bd98:	882d883a 	mov	r22,r17
    bd9c:	dc403017 	ldw	r17,192(sp)
    bda0:	d9002b17 	ldw	r4,172(sp)
    bda4:	1d87883a 	add	r3,r3,r22
    bda8:	10800044 	addi	r2,r2,1
    bdac:	41000015 	stw	r4,0(r8)
    bdb0:	45800115 	stw	r22,4(r8)
    bdb4:	d8c02015 	stw	r3,128(sp)
    bdb8:	d8801f15 	stw	r2,124(sp)
    bdbc:	010001c4 	movi	r4,7
    bdc0:	20818e16 	blt	r4,r2,c3fc <___vfprintf_internal_r+0x1638>
    bdc4:	42000204 	addi	r8,r8,8
    bdc8:	003e3106 	br	b690 <__alt_data_end+0xf000b690>
    bdcc:	d9403317 	ldw	r5,204(sp)
    bdd0:	00800044 	movi	r2,1
    bdd4:	18c00044 	addi	r3,r3,1
    bdd8:	1141530e 	bge	r2,r5,c328 <___vfprintf_internal_r+0x1564>
    bddc:	dc401f17 	ldw	r17,124(sp)
    bde0:	00800044 	movi	r2,1
    bde4:	40800115 	stw	r2,4(r8)
    bde8:	8c400044 	addi	r17,r17,1
    bdec:	44000015 	stw	r16,0(r8)
    bdf0:	d8c02015 	stw	r3,128(sp)
    bdf4:	dc401f15 	stw	r17,124(sp)
    bdf8:	008001c4 	movi	r2,7
    bdfc:	14416b16 	blt	r2,r17,c3ac <___vfprintf_internal_r+0x15e8>
    be00:	42000204 	addi	r8,r8,8
    be04:	d8803717 	ldw	r2,220(sp)
    be08:	d9003417 	ldw	r4,208(sp)
    be0c:	8c400044 	addi	r17,r17,1
    be10:	10c7883a 	add	r3,r2,r3
    be14:	40800115 	stw	r2,4(r8)
    be18:	41000015 	stw	r4,0(r8)
    be1c:	d8c02015 	stw	r3,128(sp)
    be20:	dc401f15 	stw	r17,124(sp)
    be24:	008001c4 	movi	r2,7
    be28:	14416916 	blt	r2,r17,c3d0 <___vfprintf_internal_r+0x160c>
    be2c:	45800204 	addi	r22,r8,8
    be30:	d9003617 	ldw	r4,216(sp)
    be34:	d9403817 	ldw	r5,224(sp)
    be38:	000d883a 	mov	r6,zero
    be3c:	000f883a 	mov	r7,zero
    be40:	d8c03c15 	stw	r3,240(sp)
    be44:	00167380 	call	16738 <__eqdf2>
    be48:	d8c03c17 	ldw	r3,240(sp)
    be4c:	1000bc26 	beq	r2,zero,c140 <___vfprintf_internal_r+0x137c>
    be50:	d9403317 	ldw	r5,204(sp)
    be54:	84000044 	addi	r16,r16,1
    be58:	8c400044 	addi	r17,r17,1
    be5c:	28bfffc4 	addi	r2,r5,-1
    be60:	1887883a 	add	r3,r3,r2
    be64:	b0800115 	stw	r2,4(r22)
    be68:	b4000015 	stw	r16,0(r22)
    be6c:	d8c02015 	stw	r3,128(sp)
    be70:	dc401f15 	stw	r17,124(sp)
    be74:	008001c4 	movi	r2,7
    be78:	14414316 	blt	r2,r17,c388 <___vfprintf_internal_r+0x15c4>
    be7c:	b5800204 	addi	r22,r22,8
    be80:	d9003a17 	ldw	r4,232(sp)
    be84:	df0022c4 	addi	fp,sp,139
    be88:	8c400044 	addi	r17,r17,1
    be8c:	20c7883a 	add	r3,r4,r3
    be90:	b7000015 	stw	fp,0(r22)
    be94:	b1000115 	stw	r4,4(r22)
    be98:	d8c02015 	stw	r3,128(sp)
    be9c:	dc401f15 	stw	r17,124(sp)
    bea0:	008001c4 	movi	r2,7
    bea4:	14400e16 	blt	r2,r17,bee0 <___vfprintf_internal_r+0x111c>
    bea8:	b2000204 	addi	r8,r22,8
    beac:	003e3a06 	br	b798 <__alt_data_end+0xf000b798>
    beb0:	01020034 	movhi	r4,2048
    beb4:	21010c84 	addi	r4,r4,1074
    beb8:	d9002b15 	stw	r4,172(sp)
    bebc:	d9002b17 	ldw	r4,172(sp)
    bec0:	1c07883a 	add	r3,r3,r16
    bec4:	44000115 	stw	r16,4(r8)
    bec8:	41000015 	stw	r4,0(r8)
    becc:	10800044 	addi	r2,r2,1
    bed0:	d8c02015 	stw	r3,128(sp)
    bed4:	d8801f15 	stw	r2,124(sp)
    bed8:	010001c4 	movi	r4,7
    bedc:	20be2d0e 	bge	r4,r2,b794 <__alt_data_end+0xf000b794>
    bee0:	d9002c17 	ldw	r4,176(sp)
    bee4:	d9801e04 	addi	r6,sp,120
    bee8:	b80b883a 	mov	r5,r23
    beec:	001355c0 	call	1355c <__sprint_r>
    bef0:	103cb61e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bef4:	d8c02017 	ldw	r3,128(sp)
    bef8:	da000404 	addi	r8,sp,16
    befc:	003e2606 	br	b798 <__alt_data_end+0xf000b798>
    bf00:	d9002c17 	ldw	r4,176(sp)
    bf04:	d9801e04 	addi	r6,sp,120
    bf08:	b80b883a 	mov	r5,r23
    bf0c:	001355c0 	call	1355c <__sprint_r>
    bf10:	103e5d26 	beq	r2,zero,b888 <__alt_data_end+0xf000b888>
    bf14:	003cad06 	br	b1cc <__alt_data_end+0xf000b1cc>
    bf18:	d9002c17 	ldw	r4,176(sp)
    bf1c:	d9801e04 	addi	r6,sp,120
    bf20:	b80b883a 	mov	r5,r23
    bf24:	001355c0 	call	1355c <__sprint_r>
    bf28:	103ca81e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bf2c:	d8c02017 	ldw	r3,128(sp)
    bf30:	da000404 	addi	r8,sp,16
    bf34:	003e0b06 	br	b764 <__alt_data_end+0xf000b764>
    bf38:	d9002c17 	ldw	r4,176(sp)
    bf3c:	d9801e04 	addi	r6,sp,120
    bf40:	b80b883a 	mov	r5,r23
    bf44:	001355c0 	call	1355c <__sprint_r>
    bf48:	103ca01e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bf4c:	d8c02017 	ldw	r3,128(sp)
    bf50:	da000404 	addi	r8,sp,16
    bf54:	003dbd06 	br	b64c <__alt_data_end+0xf000b64c>
    bf58:	d9002c17 	ldw	r4,176(sp)
    bf5c:	d9801e04 	addi	r6,sp,120
    bf60:	b80b883a 	mov	r5,r23
    bf64:	001355c0 	call	1355c <__sprint_r>
    bf68:	103c981e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    bf6c:	d8c02017 	ldw	r3,128(sp)
    bf70:	da000404 	addi	r8,sp,16
    bf74:	003dc306 	br	b684 <__alt_data_end+0xf000b684>
    bf78:	d8802917 	ldw	r2,164(sp)
    bf7c:	d8002785 	stb	zero,158(sp)
    bf80:	103f0616 	blt	r2,zero,bb9c <__alt_data_end+0xf000bb9c>
    bf84:	00ffdfc4 	movi	r3,-129
    bf88:	9d84b03a 	or	r2,r19,r22
    bf8c:	90e4703a 	and	r18,r18,r3
    bf90:	103c6b26 	beq	r2,zero,b140 <__alt_data_end+0xf000b140>
    bf94:	0039883a 	mov	fp,zero
    bf98:	003e7406 	br	b96c <__alt_data_end+0xf000b96c>
    bf9c:	9080040c 	andi	r2,r18,16
    bfa0:	1001b326 	beq	r2,zero,c670 <___vfprintf_internal_r+0x18ac>
    bfa4:	d9002d17 	ldw	r4,180(sp)
    bfa8:	d9402917 	ldw	r5,164(sp)
    bfac:	d8002785 	stb	zero,158(sp)
    bfb0:	20800104 	addi	r2,r4,4
    bfb4:	24c00017 	ldw	r19,0(r4)
    bfb8:	002d883a 	mov	r22,zero
    bfbc:	2801b516 	blt	r5,zero,c694 <___vfprintf_internal_r+0x18d0>
    bfc0:	00ffdfc4 	movi	r3,-129
    bfc4:	d8802d15 	stw	r2,180(sp)
    bfc8:	90e4703a 	and	r18,r18,r3
    bfcc:	983d2726 	beq	r19,zero,b46c <__alt_data_end+0xf000b46c>
    bfd0:	0039883a 	mov	fp,zero
    bfd4:	003d2a06 	br	b480 <__alt_data_end+0xf000b480>
    bfd8:	dc402617 	ldw	r17,152(sp)
    bfdc:	0441d30e 	bge	zero,r17,c72c <___vfprintf_internal_r+0x1968>
    bfe0:	dc403217 	ldw	r17,200(sp)
    bfe4:	d8803317 	ldw	r2,204(sp)
    bfe8:	1440010e 	bge	r2,r17,bff0 <___vfprintf_internal_r+0x122c>
    bfec:	1023883a 	mov	r17,r2
    bff0:	04400a0e 	bge	zero,r17,c01c <___vfprintf_internal_r+0x1258>
    bff4:	d8801f17 	ldw	r2,124(sp)
    bff8:	1c47883a 	add	r3,r3,r17
    bffc:	44000015 	stw	r16,0(r8)
    c000:	10800044 	addi	r2,r2,1
    c004:	44400115 	stw	r17,4(r8)
    c008:	d8c02015 	stw	r3,128(sp)
    c00c:	d8801f15 	stw	r2,124(sp)
    c010:	010001c4 	movi	r4,7
    c014:	20826516 	blt	r4,r2,c9ac <___vfprintf_internal_r+0x1be8>
    c018:	42000204 	addi	r8,r8,8
    c01c:	88026116 	blt	r17,zero,c9a4 <___vfprintf_internal_r+0x1be0>
    c020:	d9003217 	ldw	r4,200(sp)
    c024:	2463c83a 	sub	r17,r4,r17
    c028:	04407b0e 	bge	zero,r17,c218 <___vfprintf_internal_r+0x1454>
    c02c:	05800404 	movi	r22,16
    c030:	d8801f17 	ldw	r2,124(sp)
    c034:	b4419d0e 	bge	r22,r17,c6ac <___vfprintf_internal_r+0x18e8>
    c038:	01020034 	movhi	r4,2048
    c03c:	21010c84 	addi	r4,r4,1074
    c040:	d9002b15 	stw	r4,172(sp)
    c044:	070001c4 	movi	fp,7
    c048:	dcc02c17 	ldw	r19,176(sp)
    c04c:	00000306 	br	c05c <___vfprintf_internal_r+0x1298>
    c050:	42000204 	addi	r8,r8,8
    c054:	8c7ffc04 	addi	r17,r17,-16
    c058:	b441970e 	bge	r22,r17,c6b8 <___vfprintf_internal_r+0x18f4>
    c05c:	18c00404 	addi	r3,r3,16
    c060:	10800044 	addi	r2,r2,1
    c064:	45000015 	stw	r20,0(r8)
    c068:	45800115 	stw	r22,4(r8)
    c06c:	d8c02015 	stw	r3,128(sp)
    c070:	d8801f15 	stw	r2,124(sp)
    c074:	e0bff60e 	bge	fp,r2,c050 <__alt_data_end+0xf000c050>
    c078:	d9801e04 	addi	r6,sp,120
    c07c:	b80b883a 	mov	r5,r23
    c080:	9809883a 	mov	r4,r19
    c084:	001355c0 	call	1355c <__sprint_r>
    c088:	103c501e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c08c:	d8c02017 	ldw	r3,128(sp)
    c090:	d8801f17 	ldw	r2,124(sp)
    c094:	da000404 	addi	r8,sp,16
    c098:	003fee06 	br	c054 <__alt_data_end+0xf000c054>
    c09c:	d9002c17 	ldw	r4,176(sp)
    c0a0:	d9801e04 	addi	r6,sp,120
    c0a4:	b80b883a 	mov	r5,r23
    c0a8:	001355c0 	call	1355c <__sprint_r>
    c0ac:	103c471e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c0b0:	d8c02017 	ldw	r3,128(sp)
    c0b4:	df002787 	ldb	fp,158(sp)
    c0b8:	da000404 	addi	r8,sp,16
    c0bc:	003d5606 	br	b618 <__alt_data_end+0xf000b618>
    c0c0:	9080040c 	andi	r2,r18,16
    c0c4:	10016126 	beq	r2,zero,c64c <___vfprintf_internal_r+0x1888>
    c0c8:	d8802d17 	ldw	r2,180(sp)
    c0cc:	14c00017 	ldw	r19,0(r2)
    c0d0:	10800104 	addi	r2,r2,4
    c0d4:	d8802d15 	stw	r2,180(sp)
    c0d8:	982dd7fa 	srai	r22,r19,31
    c0dc:	b005883a 	mov	r2,r22
    c0e0:	003c8206 	br	b2ec <__alt_data_end+0xf000b2ec>
    c0e4:	9080040c 	andi	r2,r18,16
    c0e8:	10003526 	beq	r2,zero,c1c0 <___vfprintf_internal_r+0x13fc>
    c0ec:	d9402d17 	ldw	r5,180(sp)
    c0f0:	d8c02917 	ldw	r3,164(sp)
    c0f4:	d8002785 	stb	zero,158(sp)
    c0f8:	28800104 	addi	r2,r5,4
    c0fc:	2cc00017 	ldw	r19,0(r5)
    c100:	002d883a 	mov	r22,zero
    c104:	18003716 	blt	r3,zero,c1e4 <___vfprintf_internal_r+0x1420>
    c108:	00ffdfc4 	movi	r3,-129
    c10c:	d8802d15 	stw	r2,180(sp)
    c110:	90e4703a 	and	r18,r18,r3
    c114:	0039883a 	mov	fp,zero
    c118:	983df326 	beq	r19,zero,b8e8 <__alt_data_end+0xf000b8e8>
    c11c:	00800244 	movi	r2,9
    c120:	14fc7b36 	bltu	r2,r19,b310 <__alt_data_end+0xf000b310>
    c124:	d8c02817 	ldw	r3,160(sp)
    c128:	dc001dc4 	addi	r16,sp,119
    c12c:	9cc00c04 	addi	r19,r19,48
    c130:	1c07c83a 	sub	r3,r3,r16
    c134:	dcc01dc5 	stb	r19,119(sp)
    c138:	d8c02e15 	stw	r3,184(sp)
    c13c:	003ce806 	br	b4e0 <__alt_data_end+0xf000b4e0>
    c140:	d8803317 	ldw	r2,204(sp)
    c144:	143fffc4 	addi	r16,r2,-1
    c148:	043f4d0e 	bge	zero,r16,be80 <__alt_data_end+0xf000be80>
    c14c:	07000404 	movi	fp,16
    c150:	e400810e 	bge	fp,r16,c358 <___vfprintf_internal_r+0x1594>
    c154:	01420034 	movhi	r5,2048
    c158:	29410c84 	addi	r5,r5,1074
    c15c:	d9402b15 	stw	r5,172(sp)
    c160:	01c001c4 	movi	r7,7
    c164:	dcc02c17 	ldw	r19,176(sp)
    c168:	00000306 	br	c178 <___vfprintf_internal_r+0x13b4>
    c16c:	b5800204 	addi	r22,r22,8
    c170:	843ffc04 	addi	r16,r16,-16
    c174:	e4007b0e 	bge	fp,r16,c364 <___vfprintf_internal_r+0x15a0>
    c178:	18c00404 	addi	r3,r3,16
    c17c:	8c400044 	addi	r17,r17,1
    c180:	b5000015 	stw	r20,0(r22)
    c184:	b7000115 	stw	fp,4(r22)
    c188:	d8c02015 	stw	r3,128(sp)
    c18c:	dc401f15 	stw	r17,124(sp)
    c190:	3c7ff60e 	bge	r7,r17,c16c <__alt_data_end+0xf000c16c>
    c194:	d9801e04 	addi	r6,sp,120
    c198:	b80b883a 	mov	r5,r23
    c19c:	9809883a 	mov	r4,r19
    c1a0:	d9c03c15 	stw	r7,240(sp)
    c1a4:	001355c0 	call	1355c <__sprint_r>
    c1a8:	d9c03c17 	ldw	r7,240(sp)
    c1ac:	103c071e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c1b0:	d8c02017 	ldw	r3,128(sp)
    c1b4:	dc401f17 	ldw	r17,124(sp)
    c1b8:	dd800404 	addi	r22,sp,16
    c1bc:	003fec06 	br	c170 <__alt_data_end+0xf000c170>
    c1c0:	9080100c 	andi	r2,r18,64
    c1c4:	d8002785 	stb	zero,158(sp)
    c1c8:	10010e26 	beq	r2,zero,c604 <___vfprintf_internal_r+0x1840>
    c1cc:	d9002d17 	ldw	r4,180(sp)
    c1d0:	d9402917 	ldw	r5,164(sp)
    c1d4:	002d883a 	mov	r22,zero
    c1d8:	20800104 	addi	r2,r4,4
    c1dc:	24c0000b 	ldhu	r19,0(r4)
    c1e0:	283fc90e 	bge	r5,zero,c108 <__alt_data_end+0xf000c108>
    c1e4:	d8802d15 	stw	r2,180(sp)
    c1e8:	0039883a 	mov	fp,zero
    c1ec:	9d84b03a 	or	r2,r19,r22
    c1f0:	103c461e 	bne	r2,zero,b30c <__alt_data_end+0xf000b30c>
    c1f4:	00800044 	movi	r2,1
    c1f8:	003e6c06 	br	bbac <__alt_data_end+0xf000bbac>
    c1fc:	d9002c17 	ldw	r4,176(sp)
    c200:	d9801e04 	addi	r6,sp,120
    c204:	b80b883a 	mov	r5,r23
    c208:	001355c0 	call	1355c <__sprint_r>
    c20c:	103bef1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c210:	d8c02017 	ldw	r3,128(sp)
    c214:	da000404 	addi	r8,sp,16
    c218:	d9003217 	ldw	r4,200(sp)
    c21c:	d8802617 	ldw	r2,152(sp)
    c220:	d9403317 	ldw	r5,204(sp)
    c224:	8123883a 	add	r17,r16,r4
    c228:	11400216 	blt	r2,r5,c234 <___vfprintf_internal_r+0x1470>
    c22c:	9100004c 	andi	r4,r18,1
    c230:	20000d26 	beq	r4,zero,c268 <___vfprintf_internal_r+0x14a4>
    c234:	d9003717 	ldw	r4,220(sp)
    c238:	d9403417 	ldw	r5,208(sp)
    c23c:	1907883a 	add	r3,r3,r4
    c240:	d9001f17 	ldw	r4,124(sp)
    c244:	41400015 	stw	r5,0(r8)
    c248:	d9403717 	ldw	r5,220(sp)
    c24c:	21000044 	addi	r4,r4,1
    c250:	d8c02015 	stw	r3,128(sp)
    c254:	41400115 	stw	r5,4(r8)
    c258:	d9001f15 	stw	r4,124(sp)
    c25c:	014001c4 	movi	r5,7
    c260:	2901e816 	blt	r5,r4,ca04 <___vfprintf_internal_r+0x1c40>
    c264:	42000204 	addi	r8,r8,8
    c268:	d9003317 	ldw	r4,204(sp)
    c26c:	8121883a 	add	r16,r16,r4
    c270:	2085c83a 	sub	r2,r4,r2
    c274:	8461c83a 	sub	r16,r16,r17
    c278:	1400010e 	bge	r2,r16,c280 <___vfprintf_internal_r+0x14bc>
    c27c:	1021883a 	mov	r16,r2
    c280:	04000a0e 	bge	zero,r16,c2ac <___vfprintf_internal_r+0x14e8>
    c284:	d9001f17 	ldw	r4,124(sp)
    c288:	1c07883a 	add	r3,r3,r16
    c28c:	44400015 	stw	r17,0(r8)
    c290:	21000044 	addi	r4,r4,1
    c294:	44000115 	stw	r16,4(r8)
    c298:	d8c02015 	stw	r3,128(sp)
    c29c:	d9001f15 	stw	r4,124(sp)
    c2a0:	014001c4 	movi	r5,7
    c2a4:	2901fb16 	blt	r5,r4,ca94 <___vfprintf_internal_r+0x1cd0>
    c2a8:	42000204 	addi	r8,r8,8
    c2ac:	8001f716 	blt	r16,zero,ca8c <___vfprintf_internal_r+0x1cc8>
    c2b0:	1421c83a 	sub	r16,r2,r16
    c2b4:	043d380e 	bge	zero,r16,b798 <__alt_data_end+0xf000b798>
    c2b8:	04400404 	movi	r17,16
    c2bc:	d8801f17 	ldw	r2,124(sp)
    c2c0:	8c3efb0e 	bge	r17,r16,beb0 <__alt_data_end+0xf000beb0>
    c2c4:	01420034 	movhi	r5,2048
    c2c8:	29410c84 	addi	r5,r5,1074
    c2cc:	d9402b15 	stw	r5,172(sp)
    c2d0:	058001c4 	movi	r22,7
    c2d4:	dcc02c17 	ldw	r19,176(sp)
    c2d8:	00000306 	br	c2e8 <___vfprintf_internal_r+0x1524>
    c2dc:	42000204 	addi	r8,r8,8
    c2e0:	843ffc04 	addi	r16,r16,-16
    c2e4:	8c3ef50e 	bge	r17,r16,bebc <__alt_data_end+0xf000bebc>
    c2e8:	18c00404 	addi	r3,r3,16
    c2ec:	10800044 	addi	r2,r2,1
    c2f0:	45000015 	stw	r20,0(r8)
    c2f4:	44400115 	stw	r17,4(r8)
    c2f8:	d8c02015 	stw	r3,128(sp)
    c2fc:	d8801f15 	stw	r2,124(sp)
    c300:	b0bff60e 	bge	r22,r2,c2dc <__alt_data_end+0xf000c2dc>
    c304:	d9801e04 	addi	r6,sp,120
    c308:	b80b883a 	mov	r5,r23
    c30c:	9809883a 	mov	r4,r19
    c310:	001355c0 	call	1355c <__sprint_r>
    c314:	103bad1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c318:	d8c02017 	ldw	r3,128(sp)
    c31c:	d8801f17 	ldw	r2,124(sp)
    c320:	da000404 	addi	r8,sp,16
    c324:	003fee06 	br	c2e0 <__alt_data_end+0xf000c2e0>
    c328:	9088703a 	and	r4,r18,r2
    c32c:	203eab1e 	bne	r4,zero,bddc <__alt_data_end+0xf000bddc>
    c330:	dc401f17 	ldw	r17,124(sp)
    c334:	40800115 	stw	r2,4(r8)
    c338:	44000015 	stw	r16,0(r8)
    c33c:	8c400044 	addi	r17,r17,1
    c340:	d8c02015 	stw	r3,128(sp)
    c344:	dc401f15 	stw	r17,124(sp)
    c348:	008001c4 	movi	r2,7
    c34c:	14400e16 	blt	r2,r17,c388 <___vfprintf_internal_r+0x15c4>
    c350:	45800204 	addi	r22,r8,8
    c354:	003eca06 	br	be80 <__alt_data_end+0xf000be80>
    c358:	01020034 	movhi	r4,2048
    c35c:	21010c84 	addi	r4,r4,1074
    c360:	d9002b15 	stw	r4,172(sp)
    c364:	d8802b17 	ldw	r2,172(sp)
    c368:	1c07883a 	add	r3,r3,r16
    c36c:	8c400044 	addi	r17,r17,1
    c370:	b0800015 	stw	r2,0(r22)
    c374:	b4000115 	stw	r16,4(r22)
    c378:	d8c02015 	stw	r3,128(sp)
    c37c:	dc401f15 	stw	r17,124(sp)
    c380:	008001c4 	movi	r2,7
    c384:	147ebd0e 	bge	r2,r17,be7c <__alt_data_end+0xf000be7c>
    c388:	d9002c17 	ldw	r4,176(sp)
    c38c:	d9801e04 	addi	r6,sp,120
    c390:	b80b883a 	mov	r5,r23
    c394:	001355c0 	call	1355c <__sprint_r>
    c398:	103b8c1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c39c:	d8c02017 	ldw	r3,128(sp)
    c3a0:	dc401f17 	ldw	r17,124(sp)
    c3a4:	dd800404 	addi	r22,sp,16
    c3a8:	003eb506 	br	be80 <__alt_data_end+0xf000be80>
    c3ac:	d9002c17 	ldw	r4,176(sp)
    c3b0:	d9801e04 	addi	r6,sp,120
    c3b4:	b80b883a 	mov	r5,r23
    c3b8:	001355c0 	call	1355c <__sprint_r>
    c3bc:	103b831e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c3c0:	d8c02017 	ldw	r3,128(sp)
    c3c4:	dc401f17 	ldw	r17,124(sp)
    c3c8:	da000404 	addi	r8,sp,16
    c3cc:	003e8d06 	br	be04 <__alt_data_end+0xf000be04>
    c3d0:	d9002c17 	ldw	r4,176(sp)
    c3d4:	d9801e04 	addi	r6,sp,120
    c3d8:	b80b883a 	mov	r5,r23
    c3dc:	001355c0 	call	1355c <__sprint_r>
    c3e0:	103b7a1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c3e4:	d8c02017 	ldw	r3,128(sp)
    c3e8:	dc401f17 	ldw	r17,124(sp)
    c3ec:	dd800404 	addi	r22,sp,16
    c3f0:	003e8f06 	br	be30 <__alt_data_end+0xf000be30>
    c3f4:	0027883a 	mov	r19,zero
    c3f8:	003f4a06 	br	c124 <__alt_data_end+0xf000c124>
    c3fc:	d9002c17 	ldw	r4,176(sp)
    c400:	d9801e04 	addi	r6,sp,120
    c404:	b80b883a 	mov	r5,r23
    c408:	001355c0 	call	1355c <__sprint_r>
    c40c:	103b6f1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c410:	d8c02017 	ldw	r3,128(sp)
    c414:	da000404 	addi	r8,sp,16
    c418:	003c9d06 	br	b690 <__alt_data_end+0xf000b690>
    c41c:	04e7c83a 	sub	r19,zero,r19
    c420:	9804c03a 	cmpne	r2,r19,zero
    c424:	05adc83a 	sub	r22,zero,r22
    c428:	b0adc83a 	sub	r22,r22,r2
    c42c:	d8802917 	ldw	r2,164(sp)
    c430:	07000b44 	movi	fp,45
    c434:	df002785 	stb	fp,158(sp)
    c438:	10017b16 	blt	r2,zero,ca28 <___vfprintf_internal_r+0x1c64>
    c43c:	00bfdfc4 	movi	r2,-129
    c440:	90a4703a 	and	r18,r18,r2
    c444:	003bb106 	br	b30c <__alt_data_end+0xf000b30c>
    c448:	d9003617 	ldw	r4,216(sp)
    c44c:	d9403817 	ldw	r5,224(sp)
    c450:	da003d15 	stw	r8,244(sp)
    c454:	0011d740 	call	11d74 <__fpclassifyd>
    c458:	da003d17 	ldw	r8,244(sp)
    c45c:	1000f026 	beq	r2,zero,c820 <___vfprintf_internal_r+0x1a5c>
    c460:	d9002917 	ldw	r4,164(sp)
    c464:	05bff7c4 	movi	r22,-33
    c468:	00bfffc4 	movi	r2,-1
    c46c:	8dac703a 	and	r22,r17,r22
    c470:	20820026 	beq	r4,r2,cc74 <___vfprintf_internal_r+0x1eb0>
    c474:	008011c4 	movi	r2,71
    c478:	b081f726 	beq	r22,r2,cc58 <___vfprintf_internal_r+0x1e94>
    c47c:	d9003817 	ldw	r4,224(sp)
    c480:	90c04014 	ori	r3,r18,256
    c484:	d8c02b15 	stw	r3,172(sp)
    c488:	20021516 	blt	r4,zero,cce0 <___vfprintf_internal_r+0x1f1c>
    c48c:	dcc03817 	ldw	r19,224(sp)
    c490:	d8002a05 	stb	zero,168(sp)
    c494:	00801984 	movi	r2,102
    c498:	8881f926 	beq	r17,r2,cc80 <___vfprintf_internal_r+0x1ebc>
    c49c:	00801184 	movi	r2,70
    c4a0:	88821c26 	beq	r17,r2,cd14 <___vfprintf_internal_r+0x1f50>
    c4a4:	00801144 	movi	r2,69
    c4a8:	b081ef26 	beq	r22,r2,cc68 <___vfprintf_internal_r+0x1ea4>
    c4ac:	d8c02917 	ldw	r3,164(sp)
    c4b0:	d8802104 	addi	r2,sp,132
    c4b4:	d8800315 	stw	r2,12(sp)
    c4b8:	d9403617 	ldw	r5,216(sp)
    c4bc:	d8802504 	addi	r2,sp,148
    c4c0:	d9002c17 	ldw	r4,176(sp)
    c4c4:	d8800215 	stw	r2,8(sp)
    c4c8:	d8802604 	addi	r2,sp,152
    c4cc:	d8c00015 	stw	r3,0(sp)
    c4d0:	d8800115 	stw	r2,4(sp)
    c4d4:	01c00084 	movi	r7,2
    c4d8:	980d883a 	mov	r6,r19
    c4dc:	d8c03c15 	stw	r3,240(sp)
    c4e0:	da003d15 	stw	r8,244(sp)
    c4e4:	000d3e80 	call	d3e8 <_dtoa_r>
    c4e8:	1021883a 	mov	r16,r2
    c4ec:	008019c4 	movi	r2,103
    c4f0:	d8c03c17 	ldw	r3,240(sp)
    c4f4:	da003d17 	ldw	r8,244(sp)
    c4f8:	88817126 	beq	r17,r2,cac0 <___vfprintf_internal_r+0x1cfc>
    c4fc:	008011c4 	movi	r2,71
    c500:	88829226 	beq	r17,r2,cf4c <___vfprintf_internal_r+0x2188>
    c504:	80f9883a 	add	fp,r16,r3
    c508:	d9003617 	ldw	r4,216(sp)
    c50c:	000d883a 	mov	r6,zero
    c510:	000f883a 	mov	r7,zero
    c514:	980b883a 	mov	r5,r19
    c518:	da003d15 	stw	r8,244(sp)
    c51c:	00167380 	call	16738 <__eqdf2>
    c520:	da003d17 	ldw	r8,244(sp)
    c524:	10018d26 	beq	r2,zero,cb5c <___vfprintf_internal_r+0x1d98>
    c528:	d8802117 	ldw	r2,132(sp)
    c52c:	1700062e 	bgeu	r2,fp,c548 <___vfprintf_internal_r+0x1784>
    c530:	01000c04 	movi	r4,48
    c534:	10c00044 	addi	r3,r2,1
    c538:	d8c02115 	stw	r3,132(sp)
    c53c:	11000005 	stb	r4,0(r2)
    c540:	d8802117 	ldw	r2,132(sp)
    c544:	173ffb36 	bltu	r2,fp,c534 <__alt_data_end+0xf000c534>
    c548:	1405c83a 	sub	r2,r2,r16
    c54c:	d8803315 	stw	r2,204(sp)
    c550:	008011c4 	movi	r2,71
    c554:	b0817626 	beq	r22,r2,cb30 <___vfprintf_internal_r+0x1d6c>
    c558:	00801944 	movi	r2,101
    c55c:	1442810e 	bge	r2,r17,cf64 <___vfprintf_internal_r+0x21a0>
    c560:	d8c02617 	ldw	r3,152(sp)
    c564:	00801984 	movi	r2,102
    c568:	d8c03215 	stw	r3,200(sp)
    c56c:	8881fe26 	beq	r17,r2,cd68 <___vfprintf_internal_r+0x1fa4>
    c570:	d8c03217 	ldw	r3,200(sp)
    c574:	d9003317 	ldw	r4,204(sp)
    c578:	1901dd16 	blt	r3,r4,ccf0 <___vfprintf_internal_r+0x1f2c>
    c57c:	9480004c 	andi	r18,r18,1
    c580:	90022b1e 	bne	r18,zero,ce30 <___vfprintf_internal_r+0x206c>
    c584:	1805883a 	mov	r2,r3
    c588:	18028016 	blt	r3,zero,cf8c <___vfprintf_internal_r+0x21c8>
    c58c:	d8c03217 	ldw	r3,200(sp)
    c590:	044019c4 	movi	r17,103
    c594:	d8c02e15 	stw	r3,184(sp)
    c598:	df002a07 	ldb	fp,168(sp)
    c59c:	e001531e 	bne	fp,zero,caec <___vfprintf_internal_r+0x1d28>
    c5a0:	df002783 	ldbu	fp,158(sp)
    c5a4:	d8802a15 	stw	r2,168(sp)
    c5a8:	dc802b17 	ldw	r18,172(sp)
    c5ac:	d8002915 	stw	zero,164(sp)
    c5b0:	003bd106 	br	b4f8 <__alt_data_end+0xf000b4f8>
    c5b4:	d8802d17 	ldw	r2,180(sp)
    c5b8:	d8c02d17 	ldw	r3,180(sp)
    c5bc:	d9002d17 	ldw	r4,180(sp)
    c5c0:	10800017 	ldw	r2,0(r2)
    c5c4:	18c00117 	ldw	r3,4(r3)
    c5c8:	21000204 	addi	r4,r4,8
    c5cc:	d8803615 	stw	r2,216(sp)
    c5d0:	d8c03815 	stw	r3,224(sp)
    c5d4:	d9002d15 	stw	r4,180(sp)
    c5d8:	003b7506 	br	b3b0 <__alt_data_end+0xf000b3b0>
    c5dc:	ac400007 	ldb	r17,0(r21)
    c5e0:	003a5906 	br	af48 <__alt_data_end+0xf000af48>
    c5e4:	9080100c 	andi	r2,r18,64
    c5e8:	1000a826 	beq	r2,zero,c88c <___vfprintf_internal_r+0x1ac8>
    c5ec:	d9002d17 	ldw	r4,180(sp)
    c5f0:	002d883a 	mov	r22,zero
    c5f4:	24c0000b 	ldhu	r19,0(r4)
    c5f8:	21000104 	addi	r4,r4,4
    c5fc:	d9002d15 	stw	r4,180(sp)
    c600:	003ccb06 	br	b930 <__alt_data_end+0xf000b930>
    c604:	d8c02d17 	ldw	r3,180(sp)
    c608:	d9002917 	ldw	r4,164(sp)
    c60c:	002d883a 	mov	r22,zero
    c610:	18800104 	addi	r2,r3,4
    c614:	1cc00017 	ldw	r19,0(r3)
    c618:	203ebb0e 	bge	r4,zero,c108 <__alt_data_end+0xf000c108>
    c61c:	003ef106 	br	c1e4 <__alt_data_end+0xf000c1e4>
    c620:	9080040c 	andi	r2,r18,16
    c624:	1000921e 	bne	r2,zero,c870 <___vfprintf_internal_r+0x1aac>
    c628:	9480100c 	andi	r18,r18,64
    c62c:	90013926 	beq	r18,zero,cb14 <___vfprintf_internal_r+0x1d50>
    c630:	d9002d17 	ldw	r4,180(sp)
    c634:	d9402f17 	ldw	r5,188(sp)
    c638:	20800017 	ldw	r2,0(r4)
    c63c:	21000104 	addi	r4,r4,4
    c640:	d9002d15 	stw	r4,180(sp)
    c644:	1140000d 	sth	r5,0(r2)
    c648:	003a1606 	br	aea4 <__alt_data_end+0xf000aea4>
    c64c:	9080100c 	andi	r2,r18,64
    c650:	10008026 	beq	r2,zero,c854 <___vfprintf_internal_r+0x1a90>
    c654:	d8c02d17 	ldw	r3,180(sp)
    c658:	1cc0000f 	ldh	r19,0(r3)
    c65c:	18c00104 	addi	r3,r3,4
    c660:	d8c02d15 	stw	r3,180(sp)
    c664:	982dd7fa 	srai	r22,r19,31
    c668:	b005883a 	mov	r2,r22
    c66c:	003b1f06 	br	b2ec <__alt_data_end+0xf000b2ec>
    c670:	9080100c 	andi	r2,r18,64
    c674:	d8002785 	stb	zero,158(sp)
    c678:	10008a1e 	bne	r2,zero,c8a4 <___vfprintf_internal_r+0x1ae0>
    c67c:	d9402d17 	ldw	r5,180(sp)
    c680:	d8c02917 	ldw	r3,164(sp)
    c684:	002d883a 	mov	r22,zero
    c688:	28800104 	addi	r2,r5,4
    c68c:	2cc00017 	ldw	r19,0(r5)
    c690:	183e4b0e 	bge	r3,zero,bfc0 <__alt_data_end+0xf000bfc0>
    c694:	9d86b03a 	or	r3,r19,r22
    c698:	d8802d15 	stw	r2,180(sp)
    c69c:	183e4c1e 	bne	r3,zero,bfd0 <__alt_data_end+0xf000bfd0>
    c6a0:	0039883a 	mov	fp,zero
    c6a4:	0005883a 	mov	r2,zero
    c6a8:	003d4006 	br	bbac <__alt_data_end+0xf000bbac>
    c6ac:	01420034 	movhi	r5,2048
    c6b0:	29410c84 	addi	r5,r5,1074
    c6b4:	d9402b15 	stw	r5,172(sp)
    c6b8:	d9402b17 	ldw	r5,172(sp)
    c6bc:	1c47883a 	add	r3,r3,r17
    c6c0:	10800044 	addi	r2,r2,1
    c6c4:	41400015 	stw	r5,0(r8)
    c6c8:	44400115 	stw	r17,4(r8)
    c6cc:	d8c02015 	stw	r3,128(sp)
    c6d0:	d8801f15 	stw	r2,124(sp)
    c6d4:	010001c4 	movi	r4,7
    c6d8:	20bec816 	blt	r4,r2,c1fc <__alt_data_end+0xf000c1fc>
    c6dc:	42000204 	addi	r8,r8,8
    c6e0:	003ecd06 	br	c218 <__alt_data_end+0xf000c218>
    c6e4:	d9002917 	ldw	r4,164(sp)
    c6e8:	d8002785 	stb	zero,158(sp)
    c6ec:	203d2d16 	blt	r4,zero,bba4 <__alt_data_end+0xf000bba4>
    c6f0:	00bfdfc4 	movi	r2,-129
    c6f4:	90a4703a 	and	r18,r18,r2
    c6f8:	003a9106 	br	b140 <__alt_data_end+0xf000b140>
    c6fc:	01020034 	movhi	r4,2048
    c700:	21010c84 	addi	r4,r4,1074
    c704:	d9002b15 	stw	r4,172(sp)
    c708:	003c0c06 	br	b73c <__alt_data_end+0xf000b73c>
    c70c:	d9002c17 	ldw	r4,176(sp)
    c710:	d9801e04 	addi	r6,sp,120
    c714:	b80b883a 	mov	r5,r23
    c718:	001355c0 	call	1355c <__sprint_r>
    c71c:	103aab1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c720:	d8c02017 	ldw	r3,128(sp)
    c724:	da000404 	addi	r8,sp,16
    c728:	003d4106 	br	bc30 <__alt_data_end+0xf000bc30>
    c72c:	d8801f17 	ldw	r2,124(sp)
    c730:	01420034 	movhi	r5,2048
    c734:	01000044 	movi	r4,1
    c738:	18c00044 	addi	r3,r3,1
    c73c:	10800044 	addi	r2,r2,1
    c740:	29410404 	addi	r5,r5,1040
    c744:	41000115 	stw	r4,4(r8)
    c748:	41400015 	stw	r5,0(r8)
    c74c:	d8c02015 	stw	r3,128(sp)
    c750:	d8801f15 	stw	r2,124(sp)
    c754:	010001c4 	movi	r4,7
    c758:	20805c16 	blt	r4,r2,c8cc <___vfprintf_internal_r+0x1b08>
    c75c:	42000204 	addi	r8,r8,8
    c760:	8800041e 	bne	r17,zero,c774 <___vfprintf_internal_r+0x19b0>
    c764:	d8803317 	ldw	r2,204(sp)
    c768:	1000021e 	bne	r2,zero,c774 <___vfprintf_internal_r+0x19b0>
    c76c:	9080004c 	andi	r2,r18,1
    c770:	103c0926 	beq	r2,zero,b798 <__alt_data_end+0xf000b798>
    c774:	d9003717 	ldw	r4,220(sp)
    c778:	d8801f17 	ldw	r2,124(sp)
    c77c:	d9403417 	ldw	r5,208(sp)
    c780:	20c7883a 	add	r3,r4,r3
    c784:	10800044 	addi	r2,r2,1
    c788:	41000115 	stw	r4,4(r8)
    c78c:	41400015 	stw	r5,0(r8)
    c790:	d8c02015 	stw	r3,128(sp)
    c794:	d8801f15 	stw	r2,124(sp)
    c798:	010001c4 	movi	r4,7
    c79c:	20812116 	blt	r4,r2,cc24 <___vfprintf_internal_r+0x1e60>
    c7a0:	42000204 	addi	r8,r8,8
    c7a4:	0463c83a 	sub	r17,zero,r17
    c7a8:	0440730e 	bge	zero,r17,c978 <___vfprintf_internal_r+0x1bb4>
    c7ac:	05800404 	movi	r22,16
    c7b0:	b440860e 	bge	r22,r17,c9cc <___vfprintf_internal_r+0x1c08>
    c7b4:	01420034 	movhi	r5,2048
    c7b8:	29410c84 	addi	r5,r5,1074
    c7bc:	d9402b15 	stw	r5,172(sp)
    c7c0:	070001c4 	movi	fp,7
    c7c4:	dcc02c17 	ldw	r19,176(sp)
    c7c8:	00000306 	br	c7d8 <___vfprintf_internal_r+0x1a14>
    c7cc:	42000204 	addi	r8,r8,8
    c7d0:	8c7ffc04 	addi	r17,r17,-16
    c7d4:	b440800e 	bge	r22,r17,c9d8 <___vfprintf_internal_r+0x1c14>
    c7d8:	18c00404 	addi	r3,r3,16
    c7dc:	10800044 	addi	r2,r2,1
    c7e0:	45000015 	stw	r20,0(r8)
    c7e4:	45800115 	stw	r22,4(r8)
    c7e8:	d8c02015 	stw	r3,128(sp)
    c7ec:	d8801f15 	stw	r2,124(sp)
    c7f0:	e0bff60e 	bge	fp,r2,c7cc <__alt_data_end+0xf000c7cc>
    c7f4:	d9801e04 	addi	r6,sp,120
    c7f8:	b80b883a 	mov	r5,r23
    c7fc:	9809883a 	mov	r4,r19
    c800:	001355c0 	call	1355c <__sprint_r>
    c804:	103a711e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c808:	d8c02017 	ldw	r3,128(sp)
    c80c:	d8801f17 	ldw	r2,124(sp)
    c810:	da000404 	addi	r8,sp,16
    c814:	003fee06 	br	c7d0 <__alt_data_end+0xf000c7d0>
    c818:	00bfffc4 	movi	r2,-1
    c81c:	003a6f06 	br	b1dc <__alt_data_end+0xf000b1dc>
    c820:	008011c4 	movi	r2,71
    c824:	1440b816 	blt	r2,r17,cb08 <___vfprintf_internal_r+0x1d44>
    c828:	04020034 	movhi	r16,2048
    c82c:	8400f604 	addi	r16,r16,984
    c830:	00c000c4 	movi	r3,3
    c834:	00bfdfc4 	movi	r2,-129
    c838:	d8c02a15 	stw	r3,168(sp)
    c83c:	90a4703a 	and	r18,r18,r2
    c840:	df002783 	ldbu	fp,158(sp)
    c844:	d8c02e15 	stw	r3,184(sp)
    c848:	d8002915 	stw	zero,164(sp)
    c84c:	d8003215 	stw	zero,200(sp)
    c850:	003b2906 	br	b4f8 <__alt_data_end+0xf000b4f8>
    c854:	d9002d17 	ldw	r4,180(sp)
    c858:	24c00017 	ldw	r19,0(r4)
    c85c:	21000104 	addi	r4,r4,4
    c860:	d9002d15 	stw	r4,180(sp)
    c864:	982dd7fa 	srai	r22,r19,31
    c868:	b005883a 	mov	r2,r22
    c86c:	003a9f06 	br	b2ec <__alt_data_end+0xf000b2ec>
    c870:	d9402d17 	ldw	r5,180(sp)
    c874:	d8c02f17 	ldw	r3,188(sp)
    c878:	28800017 	ldw	r2,0(r5)
    c87c:	29400104 	addi	r5,r5,4
    c880:	d9402d15 	stw	r5,180(sp)
    c884:	10c00015 	stw	r3,0(r2)
    c888:	00398606 	br	aea4 <__alt_data_end+0xf000aea4>
    c88c:	d9402d17 	ldw	r5,180(sp)
    c890:	002d883a 	mov	r22,zero
    c894:	2cc00017 	ldw	r19,0(r5)
    c898:	29400104 	addi	r5,r5,4
    c89c:	d9402d15 	stw	r5,180(sp)
    c8a0:	003c2306 	br	b930 <__alt_data_end+0xf000b930>
    c8a4:	d8c02d17 	ldw	r3,180(sp)
    c8a8:	d9002917 	ldw	r4,164(sp)
    c8ac:	002d883a 	mov	r22,zero
    c8b0:	18800104 	addi	r2,r3,4
    c8b4:	1cc0000b 	ldhu	r19,0(r3)
    c8b8:	203dc10e 	bge	r4,zero,bfc0 <__alt_data_end+0xf000bfc0>
    c8bc:	003f7506 	br	c694 <__alt_data_end+0xf000c694>
    c8c0:	04020034 	movhi	r16,2048
    c8c4:	8400f404 	addi	r16,r16,976
    c8c8:	003acc06 	br	b3fc <__alt_data_end+0xf000b3fc>
    c8cc:	d9002c17 	ldw	r4,176(sp)
    c8d0:	d9801e04 	addi	r6,sp,120
    c8d4:	b80b883a 	mov	r5,r23
    c8d8:	001355c0 	call	1355c <__sprint_r>
    c8dc:	103a3b1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c8e0:	dc402617 	ldw	r17,152(sp)
    c8e4:	d8c02017 	ldw	r3,128(sp)
    c8e8:	da000404 	addi	r8,sp,16
    c8ec:	003f9c06 	br	c760 <__alt_data_end+0xf000c760>
    c8f0:	ac400043 	ldbu	r17,1(r21)
    c8f4:	94800814 	ori	r18,r18,32
    c8f8:	ad400044 	addi	r21,r21,1
    c8fc:	8c403fcc 	andi	r17,r17,255
    c900:	8c40201c 	xori	r17,r17,128
    c904:	8c7fe004 	addi	r17,r17,-128
    c908:	00398f06 	br	af48 <__alt_data_end+0xf000af48>
    c90c:	d8c02d15 	stw	r3,180(sp)
    c910:	0039883a 	mov	fp,zero
    c914:	003e3506 	br	c1ec <__alt_data_end+0xf000c1ec>
    c918:	d9002c17 	ldw	r4,176(sp)
    c91c:	d9801e04 	addi	r6,sp,120
    c920:	b80b883a 	mov	r5,r23
    c924:	001355c0 	call	1355c <__sprint_r>
    c928:	103a281e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c92c:	d8c02017 	ldw	r3,128(sp)
    c930:	da000404 	addi	r8,sp,16
    c934:	003cd006 	br	bc78 <__alt_data_end+0xf000bc78>
    c938:	8009883a 	mov	r4,r16
    c93c:	da003d15 	stw	r8,244(sp)
    c940:	0008b540 	call	8b54 <strlen>
    c944:	d8802e15 	stw	r2,184(sp)
    c948:	da003d17 	ldw	r8,244(sp)
    c94c:	103c340e 	bge	r2,zero,ba20 <__alt_data_end+0xf000ba20>
    c950:	0005883a 	mov	r2,zero
    c954:	003c3206 	br	ba20 <__alt_data_end+0xf000ba20>
    c958:	d9002c17 	ldw	r4,176(sp)
    c95c:	d9801e04 	addi	r6,sp,120
    c960:	b80b883a 	mov	r5,r23
    c964:	001355c0 	call	1355c <__sprint_r>
    c968:	103a181e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c96c:	d8c02017 	ldw	r3,128(sp)
    c970:	d8801f17 	ldw	r2,124(sp)
    c974:	da000404 	addi	r8,sp,16
    c978:	d9403317 	ldw	r5,204(sp)
    c97c:	10800044 	addi	r2,r2,1
    c980:	44000015 	stw	r16,0(r8)
    c984:	28c7883a 	add	r3,r5,r3
    c988:	003b7d06 	br	b780 <__alt_data_end+0xf000b780>
    c98c:	01020034 	movhi	r4,2048
    c990:	21011084 	addi	r4,r4,1090
    c994:	d9003515 	stw	r4,212(sp)
    c998:	003b1406 	br	b5ec <__alt_data_end+0xf000b5ec>
    c99c:	013fffc4 	movi	r4,-1
    c9a0:	003a3506 	br	b278 <__alt_data_end+0xf000b278>
    c9a4:	0023883a 	mov	r17,zero
    c9a8:	003d9d06 	br	c020 <__alt_data_end+0xf000c020>
    c9ac:	d9002c17 	ldw	r4,176(sp)
    c9b0:	d9801e04 	addi	r6,sp,120
    c9b4:	b80b883a 	mov	r5,r23
    c9b8:	001355c0 	call	1355c <__sprint_r>
    c9bc:	103a031e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    c9c0:	d8c02017 	ldw	r3,128(sp)
    c9c4:	da000404 	addi	r8,sp,16
    c9c8:	003d9406 	br	c01c <__alt_data_end+0xf000c01c>
    c9cc:	01020034 	movhi	r4,2048
    c9d0:	21010c84 	addi	r4,r4,1074
    c9d4:	d9002b15 	stw	r4,172(sp)
    c9d8:	d9002b17 	ldw	r4,172(sp)
    c9dc:	1c47883a 	add	r3,r3,r17
    c9e0:	10800044 	addi	r2,r2,1
    c9e4:	41000015 	stw	r4,0(r8)
    c9e8:	44400115 	stw	r17,4(r8)
    c9ec:	d8c02015 	stw	r3,128(sp)
    c9f0:	d8801f15 	stw	r2,124(sp)
    c9f4:	010001c4 	movi	r4,7
    c9f8:	20bfd716 	blt	r4,r2,c958 <__alt_data_end+0xf000c958>
    c9fc:	42000204 	addi	r8,r8,8
    ca00:	003fdd06 	br	c978 <__alt_data_end+0xf000c978>
    ca04:	d9002c17 	ldw	r4,176(sp)
    ca08:	d9801e04 	addi	r6,sp,120
    ca0c:	b80b883a 	mov	r5,r23
    ca10:	001355c0 	call	1355c <__sprint_r>
    ca14:	1039ed1e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    ca18:	d8802617 	ldw	r2,152(sp)
    ca1c:	d8c02017 	ldw	r3,128(sp)
    ca20:	da000404 	addi	r8,sp,16
    ca24:	003e1006 	br	c268 <__alt_data_end+0xf000c268>
    ca28:	00800044 	movi	r2,1
    ca2c:	10803fcc 	andi	r2,r2,255
    ca30:	00c00044 	movi	r3,1
    ca34:	10fa3526 	beq	r2,r3,b30c <__alt_data_end+0xf000b30c>
    ca38:	00c00084 	movi	r3,2
    ca3c:	10fbcb26 	beq	r2,r3,b96c <__alt_data_end+0xf000b96c>
    ca40:	003a8f06 	br	b480 <__alt_data_end+0xf000b480>
    ca44:	01020034 	movhi	r4,2048
    ca48:	21011084 	addi	r4,r4,1090
    ca4c:	d9003515 	stw	r4,212(sp)
    ca50:	003b7606 	br	b82c <__alt_data_end+0xf000b82c>
    ca54:	d8802917 	ldw	r2,164(sp)
    ca58:	00c00184 	movi	r3,6
    ca5c:	1880012e 	bgeu	r3,r2,ca64 <___vfprintf_internal_r+0x1ca0>
    ca60:	1805883a 	mov	r2,r3
    ca64:	d8802e15 	stw	r2,184(sp)
    ca68:	1000ef16 	blt	r2,zero,ce28 <___vfprintf_internal_r+0x2064>
    ca6c:	04020034 	movhi	r16,2048
    ca70:	d8802a15 	stw	r2,168(sp)
    ca74:	dcc02d15 	stw	r19,180(sp)
    ca78:	d8002915 	stw	zero,164(sp)
    ca7c:	d8003215 	stw	zero,200(sp)
    ca80:	84010204 	addi	r16,r16,1032
    ca84:	0039883a 	mov	fp,zero
    ca88:	003aa206 	br	b514 <__alt_data_end+0xf000b514>
    ca8c:	0021883a 	mov	r16,zero
    ca90:	003e0706 	br	c2b0 <__alt_data_end+0xf000c2b0>
    ca94:	d9002c17 	ldw	r4,176(sp)
    ca98:	d9801e04 	addi	r6,sp,120
    ca9c:	b80b883a 	mov	r5,r23
    caa0:	001355c0 	call	1355c <__sprint_r>
    caa4:	1039c91e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    caa8:	d8802617 	ldw	r2,152(sp)
    caac:	d9403317 	ldw	r5,204(sp)
    cab0:	d8c02017 	ldw	r3,128(sp)
    cab4:	da000404 	addi	r8,sp,16
    cab8:	2885c83a 	sub	r2,r5,r2
    cabc:	003dfb06 	br	c2ac <__alt_data_end+0xf000c2ac>
    cac0:	9080004c 	andi	r2,r18,1
    cac4:	103e8f1e 	bne	r2,zero,c504 <__alt_data_end+0xf000c504>
    cac8:	d8802117 	ldw	r2,132(sp)
    cacc:	003e9e06 	br	c548 <__alt_data_end+0xf000c548>
    cad0:	1025883a 	mov	r18,r2
    cad4:	0039883a 	mov	fp,zero
    cad8:	00800084 	movi	r2,2
    cadc:	003fd306 	br	ca2c <__alt_data_end+0xf000ca2c>
    cae0:	07000b44 	movi	fp,45
    cae4:	df002785 	stb	fp,158(sp)
    cae8:	003a4006 	br	b3ec <__alt_data_end+0xf000b3ec>
    caec:	00c00b44 	movi	r3,45
    caf0:	d8c02785 	stb	r3,158(sp)
    caf4:	d8802a15 	stw	r2,168(sp)
    caf8:	dc802b17 	ldw	r18,172(sp)
    cafc:	d8002915 	stw	zero,164(sp)
    cb00:	07000b44 	movi	fp,45
    cb04:	003a8006 	br	b508 <__alt_data_end+0xf000b508>
    cb08:	04020034 	movhi	r16,2048
    cb0c:	8400f704 	addi	r16,r16,988
    cb10:	003f4706 	br	c830 <__alt_data_end+0xf000c830>
    cb14:	d8c02d17 	ldw	r3,180(sp)
    cb18:	d9002f17 	ldw	r4,188(sp)
    cb1c:	18800017 	ldw	r2,0(r3)
    cb20:	18c00104 	addi	r3,r3,4
    cb24:	d8c02d15 	stw	r3,180(sp)
    cb28:	11000015 	stw	r4,0(r2)
    cb2c:	0038dd06 	br	aea4 <__alt_data_end+0xf000aea4>
    cb30:	dd802617 	ldw	r22,152(sp)
    cb34:	00bfff44 	movi	r2,-3
    cb38:	b0801c16 	blt	r22,r2,cbac <___vfprintf_internal_r+0x1de8>
    cb3c:	d9402917 	ldw	r5,164(sp)
    cb40:	2d801a16 	blt	r5,r22,cbac <___vfprintf_internal_r+0x1de8>
    cb44:	dd803215 	stw	r22,200(sp)
    cb48:	003e8906 	br	c570 <__alt_data_end+0xf000c570>
    cb4c:	01020034 	movhi	r4,2048
    cb50:	21010c84 	addi	r4,r4,1074
    cb54:	d9002b15 	stw	r4,172(sp)
    cb58:	003c9106 	br	bda0 <__alt_data_end+0xf000bda0>
    cb5c:	e005883a 	mov	r2,fp
    cb60:	003e7906 	br	c548 <__alt_data_end+0xf000c548>
    cb64:	d9402917 	ldw	r5,164(sp)
    cb68:	df002783 	ldbu	fp,158(sp)
    cb6c:	dcc02d15 	stw	r19,180(sp)
    cb70:	d9402a15 	stw	r5,168(sp)
    cb74:	d9402e15 	stw	r5,184(sp)
    cb78:	d8002915 	stw	zero,164(sp)
    cb7c:	d8003215 	stw	zero,200(sp)
    cb80:	003a5d06 	br	b4f8 <__alt_data_end+0xf000b4f8>
    cb84:	9080004c 	andi	r2,r18,1
    cb88:	0039883a 	mov	fp,zero
    cb8c:	10000426 	beq	r2,zero,cba0 <___vfprintf_internal_r+0x1ddc>
    cb90:	00800c04 	movi	r2,48
    cb94:	dc001dc4 	addi	r16,sp,119
    cb98:	d8801dc5 	stb	r2,119(sp)
    cb9c:	003b8006 	br	b9a0 <__alt_data_end+0xf000b9a0>
    cba0:	d8002e15 	stw	zero,184(sp)
    cba4:	dc001e04 	addi	r16,sp,120
    cba8:	003a4d06 	br	b4e0 <__alt_data_end+0xf000b4e0>
    cbac:	8c7fff84 	addi	r17,r17,-2
    cbb0:	b5bfffc4 	addi	r22,r22,-1
    cbb4:	dd802615 	stw	r22,152(sp)
    cbb8:	dc4022c5 	stb	r17,139(sp)
    cbbc:	b000bf16 	blt	r22,zero,cebc <___vfprintf_internal_r+0x20f8>
    cbc0:	00800ac4 	movi	r2,43
    cbc4:	d8802305 	stb	r2,140(sp)
    cbc8:	00800244 	movi	r2,9
    cbcc:	15807016 	blt	r2,r22,cd90 <___vfprintf_internal_r+0x1fcc>
    cbd0:	00800c04 	movi	r2,48
    cbd4:	b5800c04 	addi	r22,r22,48
    cbd8:	d8802345 	stb	r2,141(sp)
    cbdc:	dd802385 	stb	r22,142(sp)
    cbe0:	d88023c4 	addi	r2,sp,143
    cbe4:	df0022c4 	addi	fp,sp,139
    cbe8:	d8c03317 	ldw	r3,204(sp)
    cbec:	1739c83a 	sub	fp,r2,fp
    cbf0:	d9003317 	ldw	r4,204(sp)
    cbf4:	e0c7883a 	add	r3,fp,r3
    cbf8:	df003a15 	stw	fp,232(sp)
    cbfc:	d8c02e15 	stw	r3,184(sp)
    cc00:	00800044 	movi	r2,1
    cc04:	1100b30e 	bge	r2,r4,ced4 <___vfprintf_internal_r+0x2110>
    cc08:	d8c02e17 	ldw	r3,184(sp)
    cc0c:	18c00044 	addi	r3,r3,1
    cc10:	d8c02e15 	stw	r3,184(sp)
    cc14:	1805883a 	mov	r2,r3
    cc18:	1800ac16 	blt	r3,zero,cecc <___vfprintf_internal_r+0x2108>
    cc1c:	d8003215 	stw	zero,200(sp)
    cc20:	003e5d06 	br	c598 <__alt_data_end+0xf000c598>
    cc24:	d9002c17 	ldw	r4,176(sp)
    cc28:	d9801e04 	addi	r6,sp,120
    cc2c:	b80b883a 	mov	r5,r23
    cc30:	001355c0 	call	1355c <__sprint_r>
    cc34:	1039651e 	bne	r2,zero,b1cc <__alt_data_end+0xf000b1cc>
    cc38:	dc402617 	ldw	r17,152(sp)
    cc3c:	d8c02017 	ldw	r3,128(sp)
    cc40:	d8801f17 	ldw	r2,124(sp)
    cc44:	da000404 	addi	r8,sp,16
    cc48:	003ed606 	br	c7a4 <__alt_data_end+0xf000c7a4>
    cc4c:	582b883a 	mov	r21,r11
    cc50:	d8002915 	stw	zero,164(sp)
    cc54:	0038bd06 	br	af4c <__alt_data_end+0xf000af4c>
    cc58:	d8802917 	ldw	r2,164(sp)
    cc5c:	103e071e 	bne	r2,zero,c47c <__alt_data_end+0xf000c47c>
    cc60:	dc002915 	stw	r16,164(sp)
    cc64:	003e0506 	br	c47c <__alt_data_end+0xf000c47c>
    cc68:	d9002917 	ldw	r4,164(sp)
    cc6c:	20c00044 	addi	r3,r4,1
    cc70:	003e0f06 	br	c4b0 <__alt_data_end+0xf000c4b0>
    cc74:	01400184 	movi	r5,6
    cc78:	d9402915 	stw	r5,164(sp)
    cc7c:	003dff06 	br	c47c <__alt_data_end+0xf000c47c>
    cc80:	d8802104 	addi	r2,sp,132
    cc84:	d8800315 	stw	r2,12(sp)
    cc88:	d8802504 	addi	r2,sp,148
    cc8c:	d8800215 	stw	r2,8(sp)
    cc90:	d8802604 	addi	r2,sp,152
    cc94:	d8800115 	stw	r2,4(sp)
    cc98:	d8802917 	ldw	r2,164(sp)
    cc9c:	d9403617 	ldw	r5,216(sp)
    cca0:	d9002c17 	ldw	r4,176(sp)
    cca4:	d8800015 	stw	r2,0(sp)
    cca8:	01c000c4 	movi	r7,3
    ccac:	980d883a 	mov	r6,r19
    ccb0:	da003d15 	stw	r8,244(sp)
    ccb4:	000d3e80 	call	d3e8 <_dtoa_r>
    ccb8:	d8c02917 	ldw	r3,164(sp)
    ccbc:	da003d17 	ldw	r8,244(sp)
    ccc0:	1021883a 	mov	r16,r2
    ccc4:	10f9883a 	add	fp,r2,r3
    ccc8:	81000007 	ldb	r4,0(r16)
    cccc:	00800c04 	movi	r2,48
    ccd0:	20805e26 	beq	r4,r2,ce4c <___vfprintf_internal_r+0x2088>
    ccd4:	d8c02617 	ldw	r3,152(sp)
    ccd8:	e0f9883a 	add	fp,fp,r3
    ccdc:	003e0a06 	br	c508 <__alt_data_end+0xf000c508>
    cce0:	00c00b44 	movi	r3,45
    cce4:	24e0003c 	xorhi	r19,r4,32768
    cce8:	d8c02a05 	stb	r3,168(sp)
    ccec:	003de906 	br	c494 <__alt_data_end+0xf000c494>
    ccf0:	d8c03217 	ldw	r3,200(sp)
    ccf4:	00c07a0e 	bge	zero,r3,cee0 <___vfprintf_internal_r+0x211c>
    ccf8:	00800044 	movi	r2,1
    ccfc:	d9003317 	ldw	r4,204(sp)
    cd00:	1105883a 	add	r2,r2,r4
    cd04:	d8802e15 	stw	r2,184(sp)
    cd08:	10004e16 	blt	r2,zero,ce44 <___vfprintf_internal_r+0x2080>
    cd0c:	044019c4 	movi	r17,103
    cd10:	003e2106 	br	c598 <__alt_data_end+0xf000c598>
    cd14:	d9002917 	ldw	r4,164(sp)
    cd18:	d8802104 	addi	r2,sp,132
    cd1c:	d8800315 	stw	r2,12(sp)
    cd20:	d9000015 	stw	r4,0(sp)
    cd24:	d8802504 	addi	r2,sp,148
    cd28:	d9403617 	ldw	r5,216(sp)
    cd2c:	d9002c17 	ldw	r4,176(sp)
    cd30:	d8800215 	stw	r2,8(sp)
    cd34:	d8802604 	addi	r2,sp,152
    cd38:	d8800115 	stw	r2,4(sp)
    cd3c:	01c000c4 	movi	r7,3
    cd40:	980d883a 	mov	r6,r19
    cd44:	da003d15 	stw	r8,244(sp)
    cd48:	000d3e80 	call	d3e8 <_dtoa_r>
    cd4c:	d8c02917 	ldw	r3,164(sp)
    cd50:	da003d17 	ldw	r8,244(sp)
    cd54:	1021883a 	mov	r16,r2
    cd58:	00801184 	movi	r2,70
    cd5c:	80f9883a 	add	fp,r16,r3
    cd60:	88bfd926 	beq	r17,r2,ccc8 <__alt_data_end+0xf000ccc8>
    cd64:	003de806 	br	c508 <__alt_data_end+0xf000c508>
    cd68:	d9002917 	ldw	r4,164(sp)
    cd6c:	00c04d0e 	bge	zero,r3,cea4 <___vfprintf_internal_r+0x20e0>
    cd70:	2000441e 	bne	r4,zero,ce84 <___vfprintf_internal_r+0x20c0>
    cd74:	9480004c 	andi	r18,r18,1
    cd78:	9000421e 	bne	r18,zero,ce84 <___vfprintf_internal_r+0x20c0>
    cd7c:	1805883a 	mov	r2,r3
    cd80:	18007016 	blt	r3,zero,cf44 <___vfprintf_internal_r+0x2180>
    cd84:	d8c03217 	ldw	r3,200(sp)
    cd88:	d8c02e15 	stw	r3,184(sp)
    cd8c:	003e0206 	br	c598 <__alt_data_end+0xf000c598>
    cd90:	df0022c4 	addi	fp,sp,139
    cd94:	dc002915 	stw	r16,164(sp)
    cd98:	4027883a 	mov	r19,r8
    cd9c:	e021883a 	mov	r16,fp
    cda0:	b009883a 	mov	r4,r22
    cda4:	01400284 	movi	r5,10
    cda8:	00085340 	call	8534 <__modsi3>
    cdac:	10800c04 	addi	r2,r2,48
    cdb0:	843fffc4 	addi	r16,r16,-1
    cdb4:	b009883a 	mov	r4,r22
    cdb8:	01400284 	movi	r5,10
    cdbc:	80800005 	stb	r2,0(r16)
    cdc0:	00084b00 	call	84b0 <__divsi3>
    cdc4:	102d883a 	mov	r22,r2
    cdc8:	00800244 	movi	r2,9
    cdcc:	15bff416 	blt	r2,r22,cda0 <__alt_data_end+0xf000cda0>
    cdd0:	9811883a 	mov	r8,r19
    cdd4:	b0800c04 	addi	r2,r22,48
    cdd8:	8027883a 	mov	r19,r16
    cddc:	997fffc4 	addi	r5,r19,-1
    cde0:	98bfffc5 	stb	r2,-1(r19)
    cde4:	dc002917 	ldw	r16,164(sp)
    cde8:	2f006a2e 	bgeu	r5,fp,cf94 <___vfprintf_internal_r+0x21d0>
    cdec:	d9c02384 	addi	r7,sp,142
    cdf0:	3ccfc83a 	sub	r7,r7,r19
    cdf4:	d9002344 	addi	r4,sp,141
    cdf8:	e1cf883a 	add	r7,fp,r7
    cdfc:	00000106 	br	ce04 <___vfprintf_internal_r+0x2040>
    ce00:	28800003 	ldbu	r2,0(r5)
    ce04:	20800005 	stb	r2,0(r4)
    ce08:	21000044 	addi	r4,r4,1
    ce0c:	29400044 	addi	r5,r5,1
    ce10:	393ffb1e 	bne	r7,r4,ce00 <__alt_data_end+0xf000ce00>
    ce14:	d8802304 	addi	r2,sp,140
    ce18:	14c5c83a 	sub	r2,r2,r19
    ce1c:	d8c02344 	addi	r3,sp,141
    ce20:	1885883a 	add	r2,r3,r2
    ce24:	003f7006 	br	cbe8 <__alt_data_end+0xf000cbe8>
    ce28:	0005883a 	mov	r2,zero
    ce2c:	003f0f06 	br	ca6c <__alt_data_end+0xf000ca6c>
    ce30:	d8c03217 	ldw	r3,200(sp)
    ce34:	18c00044 	addi	r3,r3,1
    ce38:	d8c02e15 	stw	r3,184(sp)
    ce3c:	1805883a 	mov	r2,r3
    ce40:	183fb20e 	bge	r3,zero,cd0c <__alt_data_end+0xf000cd0c>
    ce44:	0005883a 	mov	r2,zero
    ce48:	003fb006 	br	cd0c <__alt_data_end+0xf000cd0c>
    ce4c:	d9003617 	ldw	r4,216(sp)
    ce50:	000d883a 	mov	r6,zero
    ce54:	000f883a 	mov	r7,zero
    ce58:	980b883a 	mov	r5,r19
    ce5c:	d8c03c15 	stw	r3,240(sp)
    ce60:	da003d15 	stw	r8,244(sp)
    ce64:	00167380 	call	16738 <__eqdf2>
    ce68:	d8c03c17 	ldw	r3,240(sp)
    ce6c:	da003d17 	ldw	r8,244(sp)
    ce70:	103f9826 	beq	r2,zero,ccd4 <__alt_data_end+0xf000ccd4>
    ce74:	00800044 	movi	r2,1
    ce78:	10c7c83a 	sub	r3,r2,r3
    ce7c:	d8c02615 	stw	r3,152(sp)
    ce80:	003f9506 	br	ccd8 <__alt_data_end+0xf000ccd8>
    ce84:	d9002917 	ldw	r4,164(sp)
    ce88:	d8c03217 	ldw	r3,200(sp)
    ce8c:	20800044 	addi	r2,r4,1
    ce90:	1885883a 	add	r2,r3,r2
    ce94:	d8802e15 	stw	r2,184(sp)
    ce98:	103dbf0e 	bge	r2,zero,c598 <__alt_data_end+0xf000c598>
    ce9c:	0005883a 	mov	r2,zero
    cea0:	003dbd06 	br	c598 <__alt_data_end+0xf000c598>
    cea4:	2000211e 	bne	r4,zero,cf2c <___vfprintf_internal_r+0x2168>
    cea8:	9480004c 	andi	r18,r18,1
    ceac:	90001f1e 	bne	r18,zero,cf2c <___vfprintf_internal_r+0x2168>
    ceb0:	00800044 	movi	r2,1
    ceb4:	d8802e15 	stw	r2,184(sp)
    ceb8:	003db706 	br	c598 <__alt_data_end+0xf000c598>
    cebc:	00800b44 	movi	r2,45
    cec0:	05adc83a 	sub	r22,zero,r22
    cec4:	d8802305 	stb	r2,140(sp)
    cec8:	003f3f06 	br	cbc8 <__alt_data_end+0xf000cbc8>
    cecc:	0005883a 	mov	r2,zero
    ced0:	003f5206 	br	cc1c <__alt_data_end+0xf000cc1c>
    ced4:	90a4703a 	and	r18,r18,r2
    ced8:	903f4e26 	beq	r18,zero,cc14 <__alt_data_end+0xf000cc14>
    cedc:	003f4a06 	br	cc08 <__alt_data_end+0xf000cc08>
    cee0:	00800084 	movi	r2,2
    cee4:	10c5c83a 	sub	r2,r2,r3
    cee8:	003f8406 	br	ccfc <__alt_data_end+0xf000ccfc>
    ceec:	d8802d17 	ldw	r2,180(sp)
    cef0:	d9002d17 	ldw	r4,180(sp)
    cef4:	ac400043 	ldbu	r17,1(r21)
    cef8:	10800017 	ldw	r2,0(r2)
    cefc:	582b883a 	mov	r21,r11
    cf00:	d8802915 	stw	r2,164(sp)
    cf04:	20800104 	addi	r2,r4,4
    cf08:	d9002917 	ldw	r4,164(sp)
    cf0c:	d8802d15 	stw	r2,180(sp)
    cf10:	203e7a0e 	bge	r4,zero,c8fc <__alt_data_end+0xf000c8fc>
    cf14:	8c403fcc 	andi	r17,r17,255
    cf18:	00bfffc4 	movi	r2,-1
    cf1c:	8c40201c 	xori	r17,r17,128
    cf20:	d8802915 	stw	r2,164(sp)
    cf24:	8c7fe004 	addi	r17,r17,-128
    cf28:	00380706 	br	af48 <__alt_data_end+0xf000af48>
    cf2c:	d8c02917 	ldw	r3,164(sp)
    cf30:	18c00084 	addi	r3,r3,2
    cf34:	d8c02e15 	stw	r3,184(sp)
    cf38:	1805883a 	mov	r2,r3
    cf3c:	183d960e 	bge	r3,zero,c598 <__alt_data_end+0xf000c598>
    cf40:	003fd606 	br	ce9c <__alt_data_end+0xf000ce9c>
    cf44:	0005883a 	mov	r2,zero
    cf48:	003f8e06 	br	cd84 <__alt_data_end+0xf000cd84>
    cf4c:	9080004c 	andi	r2,r18,1
    cf50:	103f811e 	bne	r2,zero,cd58 <__alt_data_end+0xf000cd58>
    cf54:	d8802117 	ldw	r2,132(sp)
    cf58:	1405c83a 	sub	r2,r2,r16
    cf5c:	d8803315 	stw	r2,204(sp)
    cf60:	b47ef326 	beq	r22,r17,cb30 <__alt_data_end+0xf000cb30>
    cf64:	dd802617 	ldw	r22,152(sp)
    cf68:	003f1106 	br	cbb0 <__alt_data_end+0xf000cbb0>
    cf6c:	d9c02785 	stb	r7,158(sp)
    cf70:	00390406 	br	b384 <__alt_data_end+0xf000b384>
    cf74:	d9c02785 	stb	r7,158(sp)
    cf78:	0038d306 	br	b2c8 <__alt_data_end+0xf000b2c8>
    cf7c:	d9c02785 	stb	r7,158(sp)
    cf80:	003a6106 	br	b908 <__alt_data_end+0xf000b908>
    cf84:	d9c02785 	stb	r7,158(sp)
    cf88:	003af806 	br	bb6c <__alt_data_end+0xf000bb6c>
    cf8c:	0005883a 	mov	r2,zero
    cf90:	003d7e06 	br	c58c <__alt_data_end+0xf000c58c>
    cf94:	d8802344 	addi	r2,sp,141
    cf98:	003f1306 	br	cbe8 <__alt_data_end+0xf000cbe8>
    cf9c:	d9c02785 	stb	r7,158(sp)
    cfa0:	00392306 	br	b430 <__alt_data_end+0xf000b430>
    cfa4:	d9c02785 	stb	r7,158(sp)
    cfa8:	003aa906 	br	ba50 <__alt_data_end+0xf000ba50>
    cfac:	d9c02785 	stb	r7,158(sp)
    cfb0:	003a3d06 	br	b8a8 <__alt_data_end+0xf000b8a8>
    cfb4:	d9c02785 	stb	r7,158(sp)
    cfb8:	003aca06 	br	bae4 <__alt_data_end+0xf000bae4>

0000cfbc <__vfprintf_internal>:
    cfbc:	00820034 	movhi	r2,2048
    cfc0:	1089e504 	addi	r2,r2,10132
    cfc4:	300f883a 	mov	r7,r6
    cfc8:	280d883a 	mov	r6,r5
    cfcc:	200b883a 	mov	r5,r4
    cfd0:	11000017 	ldw	r4,0(r2)
    cfd4:	000adc41 	jmpi	adc4 <___vfprintf_internal_r>

0000cfd8 <__sbprintf>:
    cfd8:	2880030b 	ldhu	r2,12(r5)
    cfdc:	2ac01917 	ldw	r11,100(r5)
    cfe0:	2a80038b 	ldhu	r10,14(r5)
    cfe4:	2a400717 	ldw	r9,28(r5)
    cfe8:	2a000917 	ldw	r8,36(r5)
    cfec:	defee204 	addi	sp,sp,-1144
    cff0:	00c10004 	movi	r3,1024
    cff4:	dc011a15 	stw	r16,1128(sp)
    cff8:	10bfff4c 	andi	r2,r2,65533
    cffc:	2821883a 	mov	r16,r5
    d000:	d8cb883a 	add	r5,sp,r3
    d004:	dc811c15 	stw	r18,1136(sp)
    d008:	dc411b15 	stw	r17,1132(sp)
    d00c:	dfc11d15 	stw	ra,1140(sp)
    d010:	2025883a 	mov	r18,r4
    d014:	d881030d 	sth	r2,1036(sp)
    d018:	dac11915 	stw	r11,1124(sp)
    d01c:	da81038d 	sth	r10,1038(sp)
    d020:	da410715 	stw	r9,1052(sp)
    d024:	da010915 	stw	r8,1060(sp)
    d028:	dec10015 	stw	sp,1024(sp)
    d02c:	dec10415 	stw	sp,1040(sp)
    d030:	d8c10215 	stw	r3,1032(sp)
    d034:	d8c10515 	stw	r3,1044(sp)
    d038:	d8010615 	stw	zero,1048(sp)
    d03c:	000adc40 	call	adc4 <___vfprintf_internal_r>
    d040:	1023883a 	mov	r17,r2
    d044:	10000416 	blt	r2,zero,d058 <__sbprintf+0x80>
    d048:	d9410004 	addi	r5,sp,1024
    d04c:	9009883a 	mov	r4,r18
    d050:	000ec8c0 	call	ec8c <_fflush_r>
    d054:	10000d1e 	bne	r2,zero,d08c <__sbprintf+0xb4>
    d058:	d881030b 	ldhu	r2,1036(sp)
    d05c:	1080100c 	andi	r2,r2,64
    d060:	10000326 	beq	r2,zero,d070 <__sbprintf+0x98>
    d064:	8080030b 	ldhu	r2,12(r16)
    d068:	10801014 	ori	r2,r2,64
    d06c:	8080030d 	sth	r2,12(r16)
    d070:	8805883a 	mov	r2,r17
    d074:	dfc11d17 	ldw	ra,1140(sp)
    d078:	dc811c17 	ldw	r18,1136(sp)
    d07c:	dc411b17 	ldw	r17,1132(sp)
    d080:	dc011a17 	ldw	r16,1128(sp)
    d084:	dec11e04 	addi	sp,sp,1144
    d088:	f800283a 	ret
    d08c:	047fffc4 	movi	r17,-1
    d090:	003ff106 	br	d058 <__alt_data_end+0xf000d058>

0000d094 <__swsetup_r>:
    d094:	00820034 	movhi	r2,2048
    d098:	defffd04 	addi	sp,sp,-12
    d09c:	1089e504 	addi	r2,r2,10132
    d0a0:	dc400115 	stw	r17,4(sp)
    d0a4:	2023883a 	mov	r17,r4
    d0a8:	11000017 	ldw	r4,0(r2)
    d0ac:	dc000015 	stw	r16,0(sp)
    d0b0:	dfc00215 	stw	ra,8(sp)
    d0b4:	2821883a 	mov	r16,r5
    d0b8:	20000226 	beq	r4,zero,d0c4 <__swsetup_r+0x30>
    d0bc:	20800e17 	ldw	r2,56(r4)
    d0c0:	10003126 	beq	r2,zero,d188 <__swsetup_r+0xf4>
    d0c4:	8080030b 	ldhu	r2,12(r16)
    d0c8:	10c0020c 	andi	r3,r2,8
    d0cc:	1009883a 	mov	r4,r2
    d0d0:	18000f26 	beq	r3,zero,d110 <__swsetup_r+0x7c>
    d0d4:	80c00417 	ldw	r3,16(r16)
    d0d8:	18001526 	beq	r3,zero,d130 <__swsetup_r+0x9c>
    d0dc:	1100004c 	andi	r4,r2,1
    d0e0:	20001c1e 	bne	r4,zero,d154 <__swsetup_r+0xc0>
    d0e4:	1080008c 	andi	r2,r2,2
    d0e8:	1000291e 	bne	r2,zero,d190 <__swsetup_r+0xfc>
    d0ec:	80800517 	ldw	r2,20(r16)
    d0f0:	80800215 	stw	r2,8(r16)
    d0f4:	18001c26 	beq	r3,zero,d168 <__swsetup_r+0xd4>
    d0f8:	0005883a 	mov	r2,zero
    d0fc:	dfc00217 	ldw	ra,8(sp)
    d100:	dc400117 	ldw	r17,4(sp)
    d104:	dc000017 	ldw	r16,0(sp)
    d108:	dec00304 	addi	sp,sp,12
    d10c:	f800283a 	ret
    d110:	2080040c 	andi	r2,r4,16
    d114:	10002e26 	beq	r2,zero,d1d0 <__swsetup_r+0x13c>
    d118:	2080010c 	andi	r2,r4,4
    d11c:	10001e1e 	bne	r2,zero,d198 <__swsetup_r+0x104>
    d120:	80c00417 	ldw	r3,16(r16)
    d124:	20800214 	ori	r2,r4,8
    d128:	8080030d 	sth	r2,12(r16)
    d12c:	183feb1e 	bne	r3,zero,d0dc <__alt_data_end+0xf000d0dc>
    d130:	1100a00c 	andi	r4,r2,640
    d134:	01408004 	movi	r5,512
    d138:	217fe826 	beq	r4,r5,d0dc <__alt_data_end+0xf000d0dc>
    d13c:	800b883a 	mov	r5,r16
    d140:	8809883a 	mov	r4,r17
    d144:	000fc0c0 	call	fc0c <__smakebuf_r>
    d148:	8080030b 	ldhu	r2,12(r16)
    d14c:	80c00417 	ldw	r3,16(r16)
    d150:	003fe206 	br	d0dc <__alt_data_end+0xf000d0dc>
    d154:	80800517 	ldw	r2,20(r16)
    d158:	80000215 	stw	zero,8(r16)
    d15c:	0085c83a 	sub	r2,zero,r2
    d160:	80800615 	stw	r2,24(r16)
    d164:	183fe41e 	bne	r3,zero,d0f8 <__alt_data_end+0xf000d0f8>
    d168:	80c0030b 	ldhu	r3,12(r16)
    d16c:	0005883a 	mov	r2,zero
    d170:	1900200c 	andi	r4,r3,128
    d174:	203fe126 	beq	r4,zero,d0fc <__alt_data_end+0xf000d0fc>
    d178:	18c01014 	ori	r3,r3,64
    d17c:	80c0030d 	sth	r3,12(r16)
    d180:	00bfffc4 	movi	r2,-1
    d184:	003fdd06 	br	d0fc <__alt_data_end+0xf000d0fc>
    d188:	000f0680 	call	f068 <__sinit>
    d18c:	003fcd06 	br	d0c4 <__alt_data_end+0xf000d0c4>
    d190:	0005883a 	mov	r2,zero
    d194:	003fd606 	br	d0f0 <__alt_data_end+0xf000d0f0>
    d198:	81400c17 	ldw	r5,48(r16)
    d19c:	28000626 	beq	r5,zero,d1b8 <__swsetup_r+0x124>
    d1a0:	80801004 	addi	r2,r16,64
    d1a4:	28800326 	beq	r5,r2,d1b4 <__swsetup_r+0x120>
    d1a8:	8809883a 	mov	r4,r17
    d1ac:	000f1dc0 	call	f1dc <_free_r>
    d1b0:	8100030b 	ldhu	r4,12(r16)
    d1b4:	80000c15 	stw	zero,48(r16)
    d1b8:	80c00417 	ldw	r3,16(r16)
    d1bc:	00bff6c4 	movi	r2,-37
    d1c0:	1108703a 	and	r4,r2,r4
    d1c4:	80000115 	stw	zero,4(r16)
    d1c8:	80c00015 	stw	r3,0(r16)
    d1cc:	003fd506 	br	d124 <__alt_data_end+0xf000d124>
    d1d0:	00800244 	movi	r2,9
    d1d4:	88800015 	stw	r2,0(r17)
    d1d8:	20801014 	ori	r2,r4,64
    d1dc:	8080030d 	sth	r2,12(r16)
    d1e0:	00bfffc4 	movi	r2,-1
    d1e4:	003fc506 	br	d0fc <__alt_data_end+0xf000d0fc>

0000d1e8 <quorem>:
    d1e8:	defff704 	addi	sp,sp,-36
    d1ec:	dc800215 	stw	r18,8(sp)
    d1f0:	20800417 	ldw	r2,16(r4)
    d1f4:	2c800417 	ldw	r18,16(r5)
    d1f8:	dfc00815 	stw	ra,32(sp)
    d1fc:	ddc00715 	stw	r23,28(sp)
    d200:	dd800615 	stw	r22,24(sp)
    d204:	dd400515 	stw	r21,20(sp)
    d208:	dd000415 	stw	r20,16(sp)
    d20c:	dcc00315 	stw	r19,12(sp)
    d210:	dc400115 	stw	r17,4(sp)
    d214:	dc000015 	stw	r16,0(sp)
    d218:	14807116 	blt	r2,r18,d3e0 <quorem+0x1f8>
    d21c:	94bfffc4 	addi	r18,r18,-1
    d220:	94ad883a 	add	r22,r18,r18
    d224:	b5ad883a 	add	r22,r22,r22
    d228:	2c400504 	addi	r17,r5,20
    d22c:	8da9883a 	add	r20,r17,r22
    d230:	25400504 	addi	r21,r4,20
    d234:	282f883a 	mov	r23,r5
    d238:	adad883a 	add	r22,r21,r22
    d23c:	a1400017 	ldw	r5,0(r20)
    d240:	2021883a 	mov	r16,r4
    d244:	b1000017 	ldw	r4,0(r22)
    d248:	29400044 	addi	r5,r5,1
    d24c:	00085a80 	call	85a8 <__udivsi3>
    d250:	1027883a 	mov	r19,r2
    d254:	10002c26 	beq	r2,zero,d308 <quorem+0x120>
    d258:	a813883a 	mov	r9,r21
    d25c:	880b883a 	mov	r5,r17
    d260:	0009883a 	mov	r4,zero
    d264:	000d883a 	mov	r6,zero
    d268:	2a000017 	ldw	r8,0(r5)
    d26c:	49c00017 	ldw	r7,0(r9)
    d270:	29400104 	addi	r5,r5,4
    d274:	40bfffcc 	andi	r2,r8,65535
    d278:	14c5383a 	mul	r2,r2,r19
    d27c:	4010d43a 	srli	r8,r8,16
    d280:	38ffffcc 	andi	r3,r7,65535
    d284:	1105883a 	add	r2,r2,r4
    d288:	1008d43a 	srli	r4,r2,16
    d28c:	44d1383a 	mul	r8,r8,r19
    d290:	198d883a 	add	r6,r3,r6
    d294:	10ffffcc 	andi	r3,r2,65535
    d298:	30c7c83a 	sub	r3,r6,r3
    d29c:	380ed43a 	srli	r7,r7,16
    d2a0:	4105883a 	add	r2,r8,r4
    d2a4:	180dd43a 	srai	r6,r3,16
    d2a8:	113fffcc 	andi	r4,r2,65535
    d2ac:	390fc83a 	sub	r7,r7,r4
    d2b0:	398d883a 	add	r6,r7,r6
    d2b4:	300e943a 	slli	r7,r6,16
    d2b8:	18ffffcc 	andi	r3,r3,65535
    d2bc:	1008d43a 	srli	r4,r2,16
    d2c0:	38ceb03a 	or	r7,r7,r3
    d2c4:	49c00015 	stw	r7,0(r9)
    d2c8:	300dd43a 	srai	r6,r6,16
    d2cc:	4a400104 	addi	r9,r9,4
    d2d0:	a17fe52e 	bgeu	r20,r5,d268 <__alt_data_end+0xf000d268>
    d2d4:	b0800017 	ldw	r2,0(r22)
    d2d8:	10000b1e 	bne	r2,zero,d308 <quorem+0x120>
    d2dc:	b0bfff04 	addi	r2,r22,-4
    d2e0:	a880082e 	bgeu	r21,r2,d304 <quorem+0x11c>
    d2e4:	b0ffff17 	ldw	r3,-4(r22)
    d2e8:	18000326 	beq	r3,zero,d2f8 <quorem+0x110>
    d2ec:	00000506 	br	d304 <quorem+0x11c>
    d2f0:	10c00017 	ldw	r3,0(r2)
    d2f4:	1800031e 	bne	r3,zero,d304 <quorem+0x11c>
    d2f8:	10bfff04 	addi	r2,r2,-4
    d2fc:	94bfffc4 	addi	r18,r18,-1
    d300:	a8bffb36 	bltu	r21,r2,d2f0 <__alt_data_end+0xf000d2f0>
    d304:	84800415 	stw	r18,16(r16)
    d308:	b80b883a 	mov	r5,r23
    d30c:	8009883a 	mov	r4,r16
    d310:	00110dc0 	call	110dc <__mcmp>
    d314:	10002616 	blt	r2,zero,d3b0 <quorem+0x1c8>
    d318:	9cc00044 	addi	r19,r19,1
    d31c:	a805883a 	mov	r2,r21
    d320:	000b883a 	mov	r5,zero
    d324:	11000017 	ldw	r4,0(r2)
    d328:	89800017 	ldw	r6,0(r17)
    d32c:	10800104 	addi	r2,r2,4
    d330:	20ffffcc 	andi	r3,r4,65535
    d334:	194b883a 	add	r5,r3,r5
    d338:	30ffffcc 	andi	r3,r6,65535
    d33c:	28c7c83a 	sub	r3,r5,r3
    d340:	300cd43a 	srli	r6,r6,16
    d344:	2008d43a 	srli	r4,r4,16
    d348:	180bd43a 	srai	r5,r3,16
    d34c:	18ffffcc 	andi	r3,r3,65535
    d350:	2189c83a 	sub	r4,r4,r6
    d354:	2149883a 	add	r4,r4,r5
    d358:	200c943a 	slli	r6,r4,16
    d35c:	8c400104 	addi	r17,r17,4
    d360:	200bd43a 	srai	r5,r4,16
    d364:	30c6b03a 	or	r3,r6,r3
    d368:	10ffff15 	stw	r3,-4(r2)
    d36c:	a47fed2e 	bgeu	r20,r17,d324 <__alt_data_end+0xf000d324>
    d370:	9485883a 	add	r2,r18,r18
    d374:	1085883a 	add	r2,r2,r2
    d378:	a887883a 	add	r3,r21,r2
    d37c:	18800017 	ldw	r2,0(r3)
    d380:	10000b1e 	bne	r2,zero,d3b0 <quorem+0x1c8>
    d384:	18bfff04 	addi	r2,r3,-4
    d388:	a880082e 	bgeu	r21,r2,d3ac <quorem+0x1c4>
    d38c:	18ffff17 	ldw	r3,-4(r3)
    d390:	18000326 	beq	r3,zero,d3a0 <quorem+0x1b8>
    d394:	00000506 	br	d3ac <quorem+0x1c4>
    d398:	10c00017 	ldw	r3,0(r2)
    d39c:	1800031e 	bne	r3,zero,d3ac <quorem+0x1c4>
    d3a0:	10bfff04 	addi	r2,r2,-4
    d3a4:	94bfffc4 	addi	r18,r18,-1
    d3a8:	a8bffb36 	bltu	r21,r2,d398 <__alt_data_end+0xf000d398>
    d3ac:	84800415 	stw	r18,16(r16)
    d3b0:	9805883a 	mov	r2,r19
    d3b4:	dfc00817 	ldw	ra,32(sp)
    d3b8:	ddc00717 	ldw	r23,28(sp)
    d3bc:	dd800617 	ldw	r22,24(sp)
    d3c0:	dd400517 	ldw	r21,20(sp)
    d3c4:	dd000417 	ldw	r20,16(sp)
    d3c8:	dcc00317 	ldw	r19,12(sp)
    d3cc:	dc800217 	ldw	r18,8(sp)
    d3d0:	dc400117 	ldw	r17,4(sp)
    d3d4:	dc000017 	ldw	r16,0(sp)
    d3d8:	dec00904 	addi	sp,sp,36
    d3dc:	f800283a 	ret
    d3e0:	0005883a 	mov	r2,zero
    d3e4:	003ff306 	br	d3b4 <__alt_data_end+0xf000d3b4>

0000d3e8 <_dtoa_r>:
    d3e8:	20801017 	ldw	r2,64(r4)
    d3ec:	deffde04 	addi	sp,sp,-136
    d3f0:	df002015 	stw	fp,128(sp)
    d3f4:	dcc01b15 	stw	r19,108(sp)
    d3f8:	dc801a15 	stw	r18,104(sp)
    d3fc:	dc401915 	stw	r17,100(sp)
    d400:	dc001815 	stw	r16,96(sp)
    d404:	dfc02115 	stw	ra,132(sp)
    d408:	ddc01f15 	stw	r23,124(sp)
    d40c:	dd801e15 	stw	r22,120(sp)
    d410:	dd401d15 	stw	r21,116(sp)
    d414:	dd001c15 	stw	r20,112(sp)
    d418:	d9c00315 	stw	r7,12(sp)
    d41c:	2039883a 	mov	fp,r4
    d420:	3023883a 	mov	r17,r6
    d424:	2825883a 	mov	r18,r5
    d428:	dc002417 	ldw	r16,144(sp)
    d42c:	3027883a 	mov	r19,r6
    d430:	10000826 	beq	r2,zero,d454 <_dtoa_r+0x6c>
    d434:	21801117 	ldw	r6,68(r4)
    d438:	00c00044 	movi	r3,1
    d43c:	100b883a 	mov	r5,r2
    d440:	1986983a 	sll	r3,r3,r6
    d444:	11800115 	stw	r6,4(r2)
    d448:	10c00215 	stw	r3,8(r2)
    d44c:	00108bc0 	call	108bc <_Bfree>
    d450:	e0001015 	stw	zero,64(fp)
    d454:	88002e16 	blt	r17,zero,d510 <_dtoa_r+0x128>
    d458:	80000015 	stw	zero,0(r16)
    d45c:	889ffc2c 	andhi	r2,r17,32752
    d460:	00dffc34 	movhi	r3,32752
    d464:	10c01c26 	beq	r2,r3,d4d8 <_dtoa_r+0xf0>
    d468:	000d883a 	mov	r6,zero
    d46c:	000f883a 	mov	r7,zero
    d470:	9009883a 	mov	r4,r18
    d474:	980b883a 	mov	r5,r19
    d478:	00167380 	call	16738 <__eqdf2>
    d47c:	10002b1e 	bne	r2,zero,d52c <_dtoa_r+0x144>
    d480:	d9c02317 	ldw	r7,140(sp)
    d484:	00800044 	movi	r2,1
    d488:	38800015 	stw	r2,0(r7)
    d48c:	d8802517 	ldw	r2,148(sp)
    d490:	10019e26 	beq	r2,zero,db0c <_dtoa_r+0x724>
    d494:	d8c02517 	ldw	r3,148(sp)
    d498:	00820034 	movhi	r2,2048
    d49c:	10810444 	addi	r2,r2,1041
    d4a0:	18800015 	stw	r2,0(r3)
    d4a4:	10bfffc4 	addi	r2,r2,-1
    d4a8:	dfc02117 	ldw	ra,132(sp)
    d4ac:	df002017 	ldw	fp,128(sp)
    d4b0:	ddc01f17 	ldw	r23,124(sp)
    d4b4:	dd801e17 	ldw	r22,120(sp)
    d4b8:	dd401d17 	ldw	r21,116(sp)
    d4bc:	dd001c17 	ldw	r20,112(sp)
    d4c0:	dcc01b17 	ldw	r19,108(sp)
    d4c4:	dc801a17 	ldw	r18,104(sp)
    d4c8:	dc401917 	ldw	r17,100(sp)
    d4cc:	dc001817 	ldw	r16,96(sp)
    d4d0:	dec02204 	addi	sp,sp,136
    d4d4:	f800283a 	ret
    d4d8:	d8c02317 	ldw	r3,140(sp)
    d4dc:	0089c3c4 	movi	r2,9999
    d4e0:	18800015 	stw	r2,0(r3)
    d4e4:	90017726 	beq	r18,zero,dac4 <_dtoa_r+0x6dc>
    d4e8:	00820034 	movhi	r2,2048
    d4ec:	10811804 	addi	r2,r2,1120
    d4f0:	d9002517 	ldw	r4,148(sp)
    d4f4:	203fec26 	beq	r4,zero,d4a8 <__alt_data_end+0xf000d4a8>
    d4f8:	10c000c7 	ldb	r3,3(r2)
    d4fc:	1801781e 	bne	r3,zero,dae0 <_dtoa_r+0x6f8>
    d500:	10c000c4 	addi	r3,r2,3
    d504:	d9802517 	ldw	r6,148(sp)
    d508:	30c00015 	stw	r3,0(r6)
    d50c:	003fe606 	br	d4a8 <__alt_data_end+0xf000d4a8>
    d510:	04e00034 	movhi	r19,32768
    d514:	9cffffc4 	addi	r19,r19,-1
    d518:	00800044 	movi	r2,1
    d51c:	8ce6703a 	and	r19,r17,r19
    d520:	80800015 	stw	r2,0(r16)
    d524:	9823883a 	mov	r17,r19
    d528:	003fcc06 	br	d45c <__alt_data_end+0xf000d45c>
    d52c:	d8800204 	addi	r2,sp,8
    d530:	d8800015 	stw	r2,0(sp)
    d534:	d9c00104 	addi	r7,sp,4
    d538:	900b883a 	mov	r5,r18
    d53c:	980d883a 	mov	r6,r19
    d540:	e009883a 	mov	r4,fp
    d544:	8820d53a 	srli	r16,r17,20
    d548:	00114a80 	call	114a8 <__d2b>
    d54c:	d8800915 	stw	r2,36(sp)
    d550:	8001651e 	bne	r16,zero,dae8 <_dtoa_r+0x700>
    d554:	dd800217 	ldw	r22,8(sp)
    d558:	dc000117 	ldw	r16,4(sp)
    d55c:	00800804 	movi	r2,32
    d560:	b421883a 	add	r16,r22,r16
    d564:	80c10c84 	addi	r3,r16,1074
    d568:	10c2d10e 	bge	r2,r3,e0b0 <_dtoa_r+0xcc8>
    d56c:	00801004 	movi	r2,64
    d570:	81010484 	addi	r4,r16,1042
    d574:	10c7c83a 	sub	r3,r2,r3
    d578:	9108d83a 	srl	r4,r18,r4
    d57c:	88e2983a 	sll	r17,r17,r3
    d580:	2448b03a 	or	r4,r4,r17
    d584:	00167c00 	call	167c0 <__floatunsidf>
    d588:	017f8434 	movhi	r5,65040
    d58c:	01800044 	movi	r6,1
    d590:	1009883a 	mov	r4,r2
    d594:	194b883a 	add	r5,r3,r5
    d598:	843fffc4 	addi	r16,r16,-1
    d59c:	d9801115 	stw	r6,68(sp)
    d5a0:	000d883a 	mov	r6,zero
    d5a4:	01cffe34 	movhi	r7,16376
    d5a8:	00079f40 	call	79f4 <__subdf3>
    d5ac:	0198dbf4 	movhi	r6,25455
    d5b0:	01cff4f4 	movhi	r7,16339
    d5b4:	3190d844 	addi	r6,r6,17249
    d5b8:	39e1e9c4 	addi	r7,r7,-30809
    d5bc:	1009883a 	mov	r4,r2
    d5c0:	180b883a 	mov	r5,r3
    d5c4:	00072dc0 	call	72dc <__muldf3>
    d5c8:	01a2d874 	movhi	r6,35681
    d5cc:	01cff1f4 	movhi	r7,16327
    d5d0:	31b22cc4 	addi	r6,r6,-14157
    d5d4:	39e28a04 	addi	r7,r7,-30168
    d5d8:	180b883a 	mov	r5,r3
    d5dc:	1009883a 	mov	r4,r2
    d5e0:	0015e8c0 	call	15e8c <__adddf3>
    d5e4:	8009883a 	mov	r4,r16
    d5e8:	1029883a 	mov	r20,r2
    d5ec:	1823883a 	mov	r17,r3
    d5f0:	00083700 	call	8370 <__floatsidf>
    d5f4:	019427f4 	movhi	r6,20639
    d5f8:	01cff4f4 	movhi	r7,16339
    d5fc:	319e7ec4 	addi	r6,r6,31227
    d600:	39d104c4 	addi	r7,r7,17427
    d604:	1009883a 	mov	r4,r2
    d608:	180b883a 	mov	r5,r3
    d60c:	00072dc0 	call	72dc <__muldf3>
    d610:	100d883a 	mov	r6,r2
    d614:	180f883a 	mov	r7,r3
    d618:	a009883a 	mov	r4,r20
    d61c:	880b883a 	mov	r5,r17
    d620:	0015e8c0 	call	15e8c <__adddf3>
    d624:	1009883a 	mov	r4,r2
    d628:	180b883a 	mov	r5,r3
    d62c:	1029883a 	mov	r20,r2
    d630:	1823883a 	mov	r17,r3
    d634:	00082f00 	call	82f0 <__fixdfsi>
    d638:	000d883a 	mov	r6,zero
    d63c:	000f883a 	mov	r7,zero
    d640:	a009883a 	mov	r4,r20
    d644:	880b883a 	mov	r5,r17
    d648:	d8800515 	stw	r2,20(sp)
    d64c:	00071e80 	call	71e8 <__ledf2>
    d650:	10028716 	blt	r2,zero,e070 <_dtoa_r+0xc88>
    d654:	d8c00517 	ldw	r3,20(sp)
    d658:	00800584 	movi	r2,22
    d65c:	10c27536 	bltu	r2,r3,e034 <_dtoa_r+0xc4c>
    d660:	180490fa 	slli	r2,r3,3
    d664:	00c20034 	movhi	r3,2048
    d668:	18c13404 	addi	r3,r3,1232
    d66c:	1885883a 	add	r2,r3,r2
    d670:	11000017 	ldw	r4,0(r2)
    d674:	11400117 	ldw	r5,4(r2)
    d678:	900d883a 	mov	r6,r18
    d67c:	980f883a 	mov	r7,r19
    d680:	000710c0 	call	710c <__gedf2>
    d684:	00828d0e 	bge	zero,r2,e0bc <_dtoa_r+0xcd4>
    d688:	d9000517 	ldw	r4,20(sp)
    d68c:	d8000e15 	stw	zero,56(sp)
    d690:	213fffc4 	addi	r4,r4,-1
    d694:	d9000515 	stw	r4,20(sp)
    d698:	b42dc83a 	sub	r22,r22,r16
    d69c:	b5bfffc4 	addi	r22,r22,-1
    d6a0:	b0026f16 	blt	r22,zero,e060 <_dtoa_r+0xc78>
    d6a4:	d8000815 	stw	zero,32(sp)
    d6a8:	d9c00517 	ldw	r7,20(sp)
    d6ac:	38026416 	blt	r7,zero,e040 <_dtoa_r+0xc58>
    d6b0:	b1ed883a 	add	r22,r22,r7
    d6b4:	d9c00d15 	stw	r7,52(sp)
    d6b8:	d8000a15 	stw	zero,40(sp)
    d6bc:	d9800317 	ldw	r6,12(sp)
    d6c0:	00800244 	movi	r2,9
    d6c4:	11811436 	bltu	r2,r6,db18 <_dtoa_r+0x730>
    d6c8:	00800144 	movi	r2,5
    d6cc:	1184e10e 	bge	r2,r6,ea54 <_dtoa_r+0x166c>
    d6d0:	31bfff04 	addi	r6,r6,-4
    d6d4:	d9800315 	stw	r6,12(sp)
    d6d8:	0023883a 	mov	r17,zero
    d6dc:	d9800317 	ldw	r6,12(sp)
    d6e0:	008000c4 	movi	r2,3
    d6e4:	30836726 	beq	r6,r2,e484 <_dtoa_r+0x109c>
    d6e8:	1183410e 	bge	r2,r6,e3f0 <_dtoa_r+0x1008>
    d6ec:	d9c00317 	ldw	r7,12(sp)
    d6f0:	00800104 	movi	r2,4
    d6f4:	38827c26 	beq	r7,r2,e0e8 <_dtoa_r+0xd00>
    d6f8:	00800144 	movi	r2,5
    d6fc:	3884c41e 	bne	r7,r2,ea10 <_dtoa_r+0x1628>
    d700:	00800044 	movi	r2,1
    d704:	d8800b15 	stw	r2,44(sp)
    d708:	d8c00517 	ldw	r3,20(sp)
    d70c:	d9002217 	ldw	r4,136(sp)
    d710:	1907883a 	add	r3,r3,r4
    d714:	19800044 	addi	r6,r3,1
    d718:	d8c00c15 	stw	r3,48(sp)
    d71c:	d9800615 	stw	r6,24(sp)
    d720:	0183a40e 	bge	zero,r6,e5b4 <_dtoa_r+0x11cc>
    d724:	d9800617 	ldw	r6,24(sp)
    d728:	3021883a 	mov	r16,r6
    d72c:	e0001115 	stw	zero,68(fp)
    d730:	008005c4 	movi	r2,23
    d734:	1184c92e 	bgeu	r2,r6,ea5c <_dtoa_r+0x1674>
    d738:	00c00044 	movi	r3,1
    d73c:	00800104 	movi	r2,4
    d740:	1085883a 	add	r2,r2,r2
    d744:	11000504 	addi	r4,r2,20
    d748:	180b883a 	mov	r5,r3
    d74c:	18c00044 	addi	r3,r3,1
    d750:	313ffb2e 	bgeu	r6,r4,d740 <__alt_data_end+0xf000d740>
    d754:	e1401115 	stw	r5,68(fp)
    d758:	e009883a 	mov	r4,fp
    d75c:	00108140 	call	10814 <_Balloc>
    d760:	d8800715 	stw	r2,28(sp)
    d764:	e0801015 	stw	r2,64(fp)
    d768:	00800384 	movi	r2,14
    d76c:	1400f736 	bltu	r2,r16,db4c <_dtoa_r+0x764>
    d770:	8800f626 	beq	r17,zero,db4c <_dtoa_r+0x764>
    d774:	d9c00517 	ldw	r7,20(sp)
    d778:	01c39a0e 	bge	zero,r7,e5e4 <_dtoa_r+0x11fc>
    d77c:	388003cc 	andi	r2,r7,15
    d780:	100490fa 	slli	r2,r2,3
    d784:	382bd13a 	srai	r21,r7,4
    d788:	00c20034 	movhi	r3,2048
    d78c:	18c13404 	addi	r3,r3,1232
    d790:	1885883a 	add	r2,r3,r2
    d794:	a8c0040c 	andi	r3,r21,16
    d798:	12400017 	ldw	r9,0(r2)
    d79c:	12000117 	ldw	r8,4(r2)
    d7a0:	18037926 	beq	r3,zero,e588 <_dtoa_r+0x11a0>
    d7a4:	00820034 	movhi	r2,2048
    d7a8:	10812a04 	addi	r2,r2,1192
    d7ac:	11800817 	ldw	r6,32(r2)
    d7b0:	11c00917 	ldw	r7,36(r2)
    d7b4:	9009883a 	mov	r4,r18
    d7b8:	980b883a 	mov	r5,r19
    d7bc:	da001715 	stw	r8,92(sp)
    d7c0:	da401615 	stw	r9,88(sp)
    d7c4:	00068240 	call	6824 <__divdf3>
    d7c8:	da001717 	ldw	r8,92(sp)
    d7cc:	da401617 	ldw	r9,88(sp)
    d7d0:	ad4003cc 	andi	r21,r21,15
    d7d4:	040000c4 	movi	r16,3
    d7d8:	1023883a 	mov	r17,r2
    d7dc:	1829883a 	mov	r20,r3
    d7e0:	a8001126 	beq	r21,zero,d828 <_dtoa_r+0x440>
    d7e4:	05c20034 	movhi	r23,2048
    d7e8:	bdc12a04 	addi	r23,r23,1192
    d7ec:	4805883a 	mov	r2,r9
    d7f0:	4007883a 	mov	r3,r8
    d7f4:	a980004c 	andi	r6,r21,1
    d7f8:	1009883a 	mov	r4,r2
    d7fc:	a82bd07a 	srai	r21,r21,1
    d800:	180b883a 	mov	r5,r3
    d804:	30000426 	beq	r6,zero,d818 <_dtoa_r+0x430>
    d808:	b9800017 	ldw	r6,0(r23)
    d80c:	b9c00117 	ldw	r7,4(r23)
    d810:	84000044 	addi	r16,r16,1
    d814:	00072dc0 	call	72dc <__muldf3>
    d818:	bdc00204 	addi	r23,r23,8
    d81c:	a83ff51e 	bne	r21,zero,d7f4 <__alt_data_end+0xf000d7f4>
    d820:	1013883a 	mov	r9,r2
    d824:	1811883a 	mov	r8,r3
    d828:	480d883a 	mov	r6,r9
    d82c:	400f883a 	mov	r7,r8
    d830:	8809883a 	mov	r4,r17
    d834:	a00b883a 	mov	r5,r20
    d838:	00068240 	call	6824 <__divdf3>
    d83c:	d8800f15 	stw	r2,60(sp)
    d840:	d8c01015 	stw	r3,64(sp)
    d844:	d8c00e17 	ldw	r3,56(sp)
    d848:	18000626 	beq	r3,zero,d864 <_dtoa_r+0x47c>
    d84c:	d9000f17 	ldw	r4,60(sp)
    d850:	d9401017 	ldw	r5,64(sp)
    d854:	000d883a 	mov	r6,zero
    d858:	01cffc34 	movhi	r7,16368
    d85c:	00071e80 	call	71e8 <__ledf2>
    d860:	10040b16 	blt	r2,zero,e890 <_dtoa_r+0x14a8>
    d864:	8009883a 	mov	r4,r16
    d868:	00083700 	call	8370 <__floatsidf>
    d86c:	d9800f17 	ldw	r6,60(sp)
    d870:	d9c01017 	ldw	r7,64(sp)
    d874:	1009883a 	mov	r4,r2
    d878:	180b883a 	mov	r5,r3
    d87c:	00072dc0 	call	72dc <__muldf3>
    d880:	000d883a 	mov	r6,zero
    d884:	01d00734 	movhi	r7,16412
    d888:	1009883a 	mov	r4,r2
    d88c:	180b883a 	mov	r5,r3
    d890:	0015e8c0 	call	15e8c <__adddf3>
    d894:	1021883a 	mov	r16,r2
    d898:	d8800617 	ldw	r2,24(sp)
    d89c:	047f3034 	movhi	r17,64704
    d8a0:	1c63883a 	add	r17,r3,r17
    d8a4:	10031826 	beq	r2,zero,e508 <_dtoa_r+0x1120>
    d8a8:	d8c00517 	ldw	r3,20(sp)
    d8ac:	db000617 	ldw	r12,24(sp)
    d8b0:	d8c01315 	stw	r3,76(sp)
    d8b4:	d9000b17 	ldw	r4,44(sp)
    d8b8:	20038f26 	beq	r4,zero,e6f8 <_dtoa_r+0x1310>
    d8bc:	60bfffc4 	addi	r2,r12,-1
    d8c0:	100490fa 	slli	r2,r2,3
    d8c4:	00c20034 	movhi	r3,2048
    d8c8:	18c13404 	addi	r3,r3,1232
    d8cc:	1885883a 	add	r2,r3,r2
    d8d0:	11800017 	ldw	r6,0(r2)
    d8d4:	11c00117 	ldw	r7,4(r2)
    d8d8:	d8800717 	ldw	r2,28(sp)
    d8dc:	0009883a 	mov	r4,zero
    d8e0:	014ff834 	movhi	r5,16352
    d8e4:	db001615 	stw	r12,88(sp)
    d8e8:	15c00044 	addi	r23,r2,1
    d8ec:	00068240 	call	6824 <__divdf3>
    d8f0:	800d883a 	mov	r6,r16
    d8f4:	880f883a 	mov	r7,r17
    d8f8:	1009883a 	mov	r4,r2
    d8fc:	180b883a 	mov	r5,r3
    d900:	00079f40 	call	79f4 <__subdf3>
    d904:	d9401017 	ldw	r5,64(sp)
    d908:	d9000f17 	ldw	r4,60(sp)
    d90c:	102b883a 	mov	r21,r2
    d910:	d8c01215 	stw	r3,72(sp)
    d914:	00082f00 	call	82f0 <__fixdfsi>
    d918:	1009883a 	mov	r4,r2
    d91c:	1029883a 	mov	r20,r2
    d920:	00083700 	call	8370 <__floatsidf>
    d924:	d9000f17 	ldw	r4,60(sp)
    d928:	d9401017 	ldw	r5,64(sp)
    d92c:	100d883a 	mov	r6,r2
    d930:	180f883a 	mov	r7,r3
    d934:	00079f40 	call	79f4 <__subdf3>
    d938:	1823883a 	mov	r17,r3
    d93c:	d8c00717 	ldw	r3,28(sp)
    d940:	d9401217 	ldw	r5,72(sp)
    d944:	a2000c04 	addi	r8,r20,48
    d948:	1021883a 	mov	r16,r2
    d94c:	1a000005 	stb	r8,0(r3)
    d950:	800d883a 	mov	r6,r16
    d954:	880f883a 	mov	r7,r17
    d958:	a809883a 	mov	r4,r21
    d95c:	4029883a 	mov	r20,r8
    d960:	000710c0 	call	710c <__gedf2>
    d964:	00841d16 	blt	zero,r2,e9dc <_dtoa_r+0x15f4>
    d968:	800d883a 	mov	r6,r16
    d96c:	880f883a 	mov	r7,r17
    d970:	0009883a 	mov	r4,zero
    d974:	014ffc34 	movhi	r5,16368
    d978:	00079f40 	call	79f4 <__subdf3>
    d97c:	d9401217 	ldw	r5,72(sp)
    d980:	100d883a 	mov	r6,r2
    d984:	180f883a 	mov	r7,r3
    d988:	a809883a 	mov	r4,r21
    d98c:	000710c0 	call	710c <__gedf2>
    d990:	db001617 	ldw	r12,88(sp)
    d994:	00840e16 	blt	zero,r2,e9d0 <_dtoa_r+0x15e8>
    d998:	00800044 	movi	r2,1
    d99c:	13006b0e 	bge	r2,r12,db4c <_dtoa_r+0x764>
    d9a0:	d9000717 	ldw	r4,28(sp)
    d9a4:	dd800f15 	stw	r22,60(sp)
    d9a8:	dcc01015 	stw	r19,64(sp)
    d9ac:	2319883a 	add	r12,r4,r12
    d9b0:	dcc01217 	ldw	r19,72(sp)
    d9b4:	602d883a 	mov	r22,r12
    d9b8:	dc801215 	stw	r18,72(sp)
    d9bc:	b825883a 	mov	r18,r23
    d9c0:	00000906 	br	d9e8 <_dtoa_r+0x600>
    d9c4:	00079f40 	call	79f4 <__subdf3>
    d9c8:	a80d883a 	mov	r6,r21
    d9cc:	980f883a 	mov	r7,r19
    d9d0:	1009883a 	mov	r4,r2
    d9d4:	180b883a 	mov	r5,r3
    d9d8:	00071e80 	call	71e8 <__ledf2>
    d9dc:	1003e816 	blt	r2,zero,e980 <_dtoa_r+0x1598>
    d9e0:	b825883a 	mov	r18,r23
    d9e4:	bd83e926 	beq	r23,r22,e98c <_dtoa_r+0x15a4>
    d9e8:	a809883a 	mov	r4,r21
    d9ec:	980b883a 	mov	r5,r19
    d9f0:	000d883a 	mov	r6,zero
    d9f4:	01d00934 	movhi	r7,16420
    d9f8:	00072dc0 	call	72dc <__muldf3>
    d9fc:	000d883a 	mov	r6,zero
    da00:	01d00934 	movhi	r7,16420
    da04:	8009883a 	mov	r4,r16
    da08:	880b883a 	mov	r5,r17
    da0c:	102b883a 	mov	r21,r2
    da10:	1827883a 	mov	r19,r3
    da14:	00072dc0 	call	72dc <__muldf3>
    da18:	180b883a 	mov	r5,r3
    da1c:	1009883a 	mov	r4,r2
    da20:	1821883a 	mov	r16,r3
    da24:	1023883a 	mov	r17,r2
    da28:	00082f00 	call	82f0 <__fixdfsi>
    da2c:	1009883a 	mov	r4,r2
    da30:	1029883a 	mov	r20,r2
    da34:	00083700 	call	8370 <__floatsidf>
    da38:	8809883a 	mov	r4,r17
    da3c:	800b883a 	mov	r5,r16
    da40:	100d883a 	mov	r6,r2
    da44:	180f883a 	mov	r7,r3
    da48:	00079f40 	call	79f4 <__subdf3>
    da4c:	a5000c04 	addi	r20,r20,48
    da50:	a80d883a 	mov	r6,r21
    da54:	980f883a 	mov	r7,r19
    da58:	1009883a 	mov	r4,r2
    da5c:	180b883a 	mov	r5,r3
    da60:	95000005 	stb	r20,0(r18)
    da64:	1021883a 	mov	r16,r2
    da68:	1823883a 	mov	r17,r3
    da6c:	00071e80 	call	71e8 <__ledf2>
    da70:	bdc00044 	addi	r23,r23,1
    da74:	800d883a 	mov	r6,r16
    da78:	880f883a 	mov	r7,r17
    da7c:	0009883a 	mov	r4,zero
    da80:	014ffc34 	movhi	r5,16368
    da84:	103fcf0e 	bge	r2,zero,d9c4 <__alt_data_end+0xf000d9c4>
    da88:	d8c01317 	ldw	r3,76(sp)
    da8c:	d8c00515 	stw	r3,20(sp)
    da90:	d9400917 	ldw	r5,36(sp)
    da94:	e009883a 	mov	r4,fp
    da98:	00108bc0 	call	108bc <_Bfree>
    da9c:	d9000517 	ldw	r4,20(sp)
    daa0:	d9802317 	ldw	r6,140(sp)
    daa4:	d9c02517 	ldw	r7,148(sp)
    daa8:	b8000005 	stb	zero,0(r23)
    daac:	20800044 	addi	r2,r4,1
    dab0:	30800015 	stw	r2,0(r6)
    dab4:	3802aa26 	beq	r7,zero,e560 <_dtoa_r+0x1178>
    dab8:	3dc00015 	stw	r23,0(r7)
    dabc:	d8800717 	ldw	r2,28(sp)
    dac0:	003e7906 	br	d4a8 <__alt_data_end+0xf000d4a8>
    dac4:	00800434 	movhi	r2,16
    dac8:	10bfffc4 	addi	r2,r2,-1
    dacc:	88a2703a 	and	r17,r17,r2
    dad0:	883e851e 	bne	r17,zero,d4e8 <__alt_data_end+0xf000d4e8>
    dad4:	00820034 	movhi	r2,2048
    dad8:	10811504 	addi	r2,r2,1108
    dadc:	003e8406 	br	d4f0 <__alt_data_end+0xf000d4f0>
    dae0:	10c00204 	addi	r3,r2,8
    dae4:	003e8706 	br	d504 <__alt_data_end+0xf000d504>
    dae8:	01400434 	movhi	r5,16
    daec:	297fffc4 	addi	r5,r5,-1
    daf0:	994a703a 	and	r5,r19,r5
    daf4:	9009883a 	mov	r4,r18
    daf8:	843f0044 	addi	r16,r16,-1023
    dafc:	294ffc34 	orhi	r5,r5,16368
    db00:	dd800217 	ldw	r22,8(sp)
    db04:	d8001115 	stw	zero,68(sp)
    db08:	003ea506 	br	d5a0 <__alt_data_end+0xf000d5a0>
    db0c:	00820034 	movhi	r2,2048
    db10:	10810404 	addi	r2,r2,1040
    db14:	003e6406 	br	d4a8 <__alt_data_end+0xf000d4a8>
    db18:	e0001115 	stw	zero,68(fp)
    db1c:	000b883a 	mov	r5,zero
    db20:	e009883a 	mov	r4,fp
    db24:	00108140 	call	10814 <_Balloc>
    db28:	01bfffc4 	movi	r6,-1
    db2c:	01c00044 	movi	r7,1
    db30:	d8800715 	stw	r2,28(sp)
    db34:	d9800c15 	stw	r6,48(sp)
    db38:	e0801015 	stw	r2,64(fp)
    db3c:	d8000315 	stw	zero,12(sp)
    db40:	d9c00b15 	stw	r7,44(sp)
    db44:	d9800615 	stw	r6,24(sp)
    db48:	d8002215 	stw	zero,136(sp)
    db4c:	d8800117 	ldw	r2,4(sp)
    db50:	10008916 	blt	r2,zero,dd78 <_dtoa_r+0x990>
    db54:	d9000517 	ldw	r4,20(sp)
    db58:	00c00384 	movi	r3,14
    db5c:	19008616 	blt	r3,r4,dd78 <_dtoa_r+0x990>
    db60:	200490fa 	slli	r2,r4,3
    db64:	00c20034 	movhi	r3,2048
    db68:	d9802217 	ldw	r6,136(sp)
    db6c:	18c13404 	addi	r3,r3,1232
    db70:	1885883a 	add	r2,r3,r2
    db74:	14000017 	ldw	r16,0(r2)
    db78:	14400117 	ldw	r17,4(r2)
    db7c:	30016316 	blt	r6,zero,e10c <_dtoa_r+0xd24>
    db80:	800d883a 	mov	r6,r16
    db84:	880f883a 	mov	r7,r17
    db88:	9009883a 	mov	r4,r18
    db8c:	980b883a 	mov	r5,r19
    db90:	00068240 	call	6824 <__divdf3>
    db94:	180b883a 	mov	r5,r3
    db98:	1009883a 	mov	r4,r2
    db9c:	00082f00 	call	82f0 <__fixdfsi>
    dba0:	1009883a 	mov	r4,r2
    dba4:	102b883a 	mov	r21,r2
    dba8:	00083700 	call	8370 <__floatsidf>
    dbac:	800d883a 	mov	r6,r16
    dbb0:	880f883a 	mov	r7,r17
    dbb4:	1009883a 	mov	r4,r2
    dbb8:	180b883a 	mov	r5,r3
    dbbc:	00072dc0 	call	72dc <__muldf3>
    dbc0:	100d883a 	mov	r6,r2
    dbc4:	180f883a 	mov	r7,r3
    dbc8:	9009883a 	mov	r4,r18
    dbcc:	980b883a 	mov	r5,r19
    dbd0:	00079f40 	call	79f4 <__subdf3>
    dbd4:	d9c00717 	ldw	r7,28(sp)
    dbd8:	1009883a 	mov	r4,r2
    dbdc:	a8800c04 	addi	r2,r21,48
    dbe0:	38800005 	stb	r2,0(r7)
    dbe4:	3dc00044 	addi	r23,r7,1
    dbe8:	d9c00617 	ldw	r7,24(sp)
    dbec:	01800044 	movi	r6,1
    dbf0:	180b883a 	mov	r5,r3
    dbf4:	2005883a 	mov	r2,r4
    dbf8:	39803826 	beq	r7,r6,dcdc <_dtoa_r+0x8f4>
    dbfc:	000d883a 	mov	r6,zero
    dc00:	01d00934 	movhi	r7,16420
    dc04:	00072dc0 	call	72dc <__muldf3>
    dc08:	000d883a 	mov	r6,zero
    dc0c:	000f883a 	mov	r7,zero
    dc10:	1009883a 	mov	r4,r2
    dc14:	180b883a 	mov	r5,r3
    dc18:	1025883a 	mov	r18,r2
    dc1c:	1827883a 	mov	r19,r3
    dc20:	00167380 	call	16738 <__eqdf2>
    dc24:	103f9a26 	beq	r2,zero,da90 <__alt_data_end+0xf000da90>
    dc28:	d9c00617 	ldw	r7,24(sp)
    dc2c:	d8c00717 	ldw	r3,28(sp)
    dc30:	b829883a 	mov	r20,r23
    dc34:	38bfffc4 	addi	r2,r7,-1
    dc38:	18ad883a 	add	r22,r3,r2
    dc3c:	00000a06 	br	dc68 <_dtoa_r+0x880>
    dc40:	00072dc0 	call	72dc <__muldf3>
    dc44:	000d883a 	mov	r6,zero
    dc48:	000f883a 	mov	r7,zero
    dc4c:	1009883a 	mov	r4,r2
    dc50:	180b883a 	mov	r5,r3
    dc54:	1025883a 	mov	r18,r2
    dc58:	1827883a 	mov	r19,r3
    dc5c:	b829883a 	mov	r20,r23
    dc60:	00167380 	call	16738 <__eqdf2>
    dc64:	103f8a26 	beq	r2,zero,da90 <__alt_data_end+0xf000da90>
    dc68:	800d883a 	mov	r6,r16
    dc6c:	880f883a 	mov	r7,r17
    dc70:	9009883a 	mov	r4,r18
    dc74:	980b883a 	mov	r5,r19
    dc78:	00068240 	call	6824 <__divdf3>
    dc7c:	180b883a 	mov	r5,r3
    dc80:	1009883a 	mov	r4,r2
    dc84:	00082f00 	call	82f0 <__fixdfsi>
    dc88:	1009883a 	mov	r4,r2
    dc8c:	102b883a 	mov	r21,r2
    dc90:	00083700 	call	8370 <__floatsidf>
    dc94:	800d883a 	mov	r6,r16
    dc98:	880f883a 	mov	r7,r17
    dc9c:	1009883a 	mov	r4,r2
    dca0:	180b883a 	mov	r5,r3
    dca4:	00072dc0 	call	72dc <__muldf3>
    dca8:	100d883a 	mov	r6,r2
    dcac:	180f883a 	mov	r7,r3
    dcb0:	9009883a 	mov	r4,r18
    dcb4:	980b883a 	mov	r5,r19
    dcb8:	00079f40 	call	79f4 <__subdf3>
    dcbc:	aa000c04 	addi	r8,r21,48
    dcc0:	a2000005 	stb	r8,0(r20)
    dcc4:	000d883a 	mov	r6,zero
    dcc8:	01d00934 	movhi	r7,16420
    dccc:	1009883a 	mov	r4,r2
    dcd0:	180b883a 	mov	r5,r3
    dcd4:	a5c00044 	addi	r23,r20,1
    dcd8:	b53fd91e 	bne	r22,r20,dc40 <__alt_data_end+0xf000dc40>
    dcdc:	100d883a 	mov	r6,r2
    dce0:	180f883a 	mov	r7,r3
    dce4:	1009883a 	mov	r4,r2
    dce8:	180b883a 	mov	r5,r3
    dcec:	0015e8c0 	call	15e8c <__adddf3>
    dcf0:	100d883a 	mov	r6,r2
    dcf4:	180f883a 	mov	r7,r3
    dcf8:	8009883a 	mov	r4,r16
    dcfc:	880b883a 	mov	r5,r17
    dd00:	1027883a 	mov	r19,r2
    dd04:	1825883a 	mov	r18,r3
    dd08:	00071e80 	call	71e8 <__ledf2>
    dd0c:	10000816 	blt	r2,zero,dd30 <_dtoa_r+0x948>
    dd10:	980d883a 	mov	r6,r19
    dd14:	900f883a 	mov	r7,r18
    dd18:	8009883a 	mov	r4,r16
    dd1c:	880b883a 	mov	r5,r17
    dd20:	00167380 	call	16738 <__eqdf2>
    dd24:	103f5a1e 	bne	r2,zero,da90 <__alt_data_end+0xf000da90>
    dd28:	ad40004c 	andi	r21,r21,1
    dd2c:	a83f5826 	beq	r21,zero,da90 <__alt_data_end+0xf000da90>
    dd30:	bd3fffc3 	ldbu	r20,-1(r23)
    dd34:	b8bfffc4 	addi	r2,r23,-1
    dd38:	1007883a 	mov	r3,r2
    dd3c:	01400e44 	movi	r5,57
    dd40:	d9800717 	ldw	r6,28(sp)
    dd44:	00000506 	br	dd5c <_dtoa_r+0x974>
    dd48:	18ffffc4 	addi	r3,r3,-1
    dd4c:	11824726 	beq	r2,r6,e66c <_dtoa_r+0x1284>
    dd50:	1d000003 	ldbu	r20,0(r3)
    dd54:	102f883a 	mov	r23,r2
    dd58:	10bfffc4 	addi	r2,r2,-1
    dd5c:	a1003fcc 	andi	r4,r20,255
    dd60:	2100201c 	xori	r4,r4,128
    dd64:	213fe004 	addi	r4,r4,-128
    dd68:	217ff726 	beq	r4,r5,dd48 <__alt_data_end+0xf000dd48>
    dd6c:	a2000044 	addi	r8,r20,1
    dd70:	12000005 	stb	r8,0(r2)
    dd74:	003f4606 	br	da90 <__alt_data_end+0xf000da90>
    dd78:	d9000b17 	ldw	r4,44(sp)
    dd7c:	2000c826 	beq	r4,zero,e0a0 <_dtoa_r+0xcb8>
    dd80:	d9800317 	ldw	r6,12(sp)
    dd84:	00c00044 	movi	r3,1
    dd88:	1980f90e 	bge	r3,r6,e170 <_dtoa_r+0xd88>
    dd8c:	d8800617 	ldw	r2,24(sp)
    dd90:	d8c00a17 	ldw	r3,40(sp)
    dd94:	157fffc4 	addi	r21,r2,-1
    dd98:	1d41f316 	blt	r3,r21,e568 <_dtoa_r+0x1180>
    dd9c:	1d6bc83a 	sub	r21,r3,r21
    dda0:	d9c00617 	ldw	r7,24(sp)
    dda4:	3802aa16 	blt	r7,zero,e850 <_dtoa_r+0x1468>
    dda8:	dd000817 	ldw	r20,32(sp)
    ddac:	d8800617 	ldw	r2,24(sp)
    ddb0:	d8c00817 	ldw	r3,32(sp)
    ddb4:	01400044 	movi	r5,1
    ddb8:	e009883a 	mov	r4,fp
    ddbc:	1887883a 	add	r3,r3,r2
    ddc0:	d8c00815 	stw	r3,32(sp)
    ddc4:	b0ad883a 	add	r22,r22,r2
    ddc8:	0010c200 	call	10c20 <__i2b>
    ddcc:	1023883a 	mov	r17,r2
    ddd0:	a0000826 	beq	r20,zero,ddf4 <_dtoa_r+0xa0c>
    ddd4:	0580070e 	bge	zero,r22,ddf4 <_dtoa_r+0xa0c>
    ddd8:	a005883a 	mov	r2,r20
    dddc:	b500b916 	blt	r22,r20,e0c4 <_dtoa_r+0xcdc>
    dde0:	d9000817 	ldw	r4,32(sp)
    dde4:	a0a9c83a 	sub	r20,r20,r2
    dde8:	b0adc83a 	sub	r22,r22,r2
    ddec:	2089c83a 	sub	r4,r4,r2
    ddf0:	d9000815 	stw	r4,32(sp)
    ddf4:	d9800a17 	ldw	r6,40(sp)
    ddf8:	0181810e 	bge	zero,r6,e400 <_dtoa_r+0x1018>
    ddfc:	d9c00b17 	ldw	r7,44(sp)
    de00:	3800b326 	beq	r7,zero,e0d0 <_dtoa_r+0xce8>
    de04:	a800b226 	beq	r21,zero,e0d0 <_dtoa_r+0xce8>
    de08:	880b883a 	mov	r5,r17
    de0c:	a80d883a 	mov	r6,r21
    de10:	e009883a 	mov	r4,fp
    de14:	0010e540 	call	10e54 <__pow5mult>
    de18:	d9800917 	ldw	r6,36(sp)
    de1c:	100b883a 	mov	r5,r2
    de20:	e009883a 	mov	r4,fp
    de24:	1023883a 	mov	r17,r2
    de28:	0010c5c0 	call	10c5c <__multiply>
    de2c:	1021883a 	mov	r16,r2
    de30:	d8800a17 	ldw	r2,40(sp)
    de34:	d9400917 	ldw	r5,36(sp)
    de38:	e009883a 	mov	r4,fp
    de3c:	1545c83a 	sub	r2,r2,r21
    de40:	d8800a15 	stw	r2,40(sp)
    de44:	00108bc0 	call	108bc <_Bfree>
    de48:	d8c00a17 	ldw	r3,40(sp)
    de4c:	18009f1e 	bne	r3,zero,e0cc <_dtoa_r+0xce4>
    de50:	05c00044 	movi	r23,1
    de54:	e009883a 	mov	r4,fp
    de58:	b80b883a 	mov	r5,r23
    de5c:	0010c200 	call	10c20 <__i2b>
    de60:	d9000d17 	ldw	r4,52(sp)
    de64:	102b883a 	mov	r21,r2
    de68:	2000ce26 	beq	r4,zero,e1a4 <_dtoa_r+0xdbc>
    de6c:	200d883a 	mov	r6,r4
    de70:	100b883a 	mov	r5,r2
    de74:	e009883a 	mov	r4,fp
    de78:	0010e540 	call	10e54 <__pow5mult>
    de7c:	d9800317 	ldw	r6,12(sp)
    de80:	102b883a 	mov	r21,r2
    de84:	b981810e 	bge	r23,r6,e48c <_dtoa_r+0x10a4>
    de88:	0027883a 	mov	r19,zero
    de8c:	a8800417 	ldw	r2,16(r21)
    de90:	05c00804 	movi	r23,32
    de94:	10800104 	addi	r2,r2,4
    de98:	1085883a 	add	r2,r2,r2
    de9c:	1085883a 	add	r2,r2,r2
    dea0:	a885883a 	add	r2,r21,r2
    dea4:	11000017 	ldw	r4,0(r2)
    dea8:	0010b080 	call	10b08 <__hi0bits>
    deac:	b885c83a 	sub	r2,r23,r2
    deb0:	1585883a 	add	r2,r2,r22
    deb4:	108007cc 	andi	r2,r2,31
    deb8:	1000b326 	beq	r2,zero,e188 <_dtoa_r+0xda0>
    debc:	00c00804 	movi	r3,32
    dec0:	1887c83a 	sub	r3,r3,r2
    dec4:	01000104 	movi	r4,4
    dec8:	20c2cd0e 	bge	r4,r3,ea00 <_dtoa_r+0x1618>
    decc:	00c00704 	movi	r3,28
    ded0:	1885c83a 	sub	r2,r3,r2
    ded4:	d8c00817 	ldw	r3,32(sp)
    ded8:	a0a9883a 	add	r20,r20,r2
    dedc:	b0ad883a 	add	r22,r22,r2
    dee0:	1887883a 	add	r3,r3,r2
    dee4:	d8c00815 	stw	r3,32(sp)
    dee8:	d9800817 	ldw	r6,32(sp)
    deec:	0180040e 	bge	zero,r6,df00 <_dtoa_r+0xb18>
    def0:	800b883a 	mov	r5,r16
    def4:	e009883a 	mov	r4,fp
    def8:	0010f940 	call	10f94 <__lshift>
    defc:	1021883a 	mov	r16,r2
    df00:	0580050e 	bge	zero,r22,df18 <_dtoa_r+0xb30>
    df04:	a80b883a 	mov	r5,r21
    df08:	b00d883a 	mov	r6,r22
    df0c:	e009883a 	mov	r4,fp
    df10:	0010f940 	call	10f94 <__lshift>
    df14:	102b883a 	mov	r21,r2
    df18:	d9c00e17 	ldw	r7,56(sp)
    df1c:	3801211e 	bne	r7,zero,e3a4 <_dtoa_r+0xfbc>
    df20:	d9800617 	ldw	r6,24(sp)
    df24:	0181380e 	bge	zero,r6,e408 <_dtoa_r+0x1020>
    df28:	d8c00b17 	ldw	r3,44(sp)
    df2c:	1800ab1e 	bne	r3,zero,e1dc <_dtoa_r+0xdf4>
    df30:	dc800717 	ldw	r18,28(sp)
    df34:	dcc00617 	ldw	r19,24(sp)
    df38:	9029883a 	mov	r20,r18
    df3c:	00000206 	br	df48 <_dtoa_r+0xb60>
    df40:	00108e40 	call	108e4 <__multadd>
    df44:	1021883a 	mov	r16,r2
    df48:	a80b883a 	mov	r5,r21
    df4c:	8009883a 	mov	r4,r16
    df50:	000d1e80 	call	d1e8 <quorem>
    df54:	10800c04 	addi	r2,r2,48
    df58:	90800005 	stb	r2,0(r18)
    df5c:	94800044 	addi	r18,r18,1
    df60:	9507c83a 	sub	r3,r18,r20
    df64:	000f883a 	mov	r7,zero
    df68:	01800284 	movi	r6,10
    df6c:	800b883a 	mov	r5,r16
    df70:	e009883a 	mov	r4,fp
    df74:	1cfff216 	blt	r3,r19,df40 <__alt_data_end+0xf000df40>
    df78:	1011883a 	mov	r8,r2
    df7c:	d8800617 	ldw	r2,24(sp)
    df80:	0082370e 	bge	zero,r2,e860 <_dtoa_r+0x1478>
    df84:	d9000717 	ldw	r4,28(sp)
    df88:	0025883a 	mov	r18,zero
    df8c:	20af883a 	add	r23,r4,r2
    df90:	01800044 	movi	r6,1
    df94:	800b883a 	mov	r5,r16
    df98:	e009883a 	mov	r4,fp
    df9c:	da001715 	stw	r8,92(sp)
    dfa0:	0010f940 	call	10f94 <__lshift>
    dfa4:	a80b883a 	mov	r5,r21
    dfa8:	1009883a 	mov	r4,r2
    dfac:	d8800915 	stw	r2,36(sp)
    dfb0:	00110dc0 	call	110dc <__mcmp>
    dfb4:	da001717 	ldw	r8,92(sp)
    dfb8:	0081800e 	bge	zero,r2,e5bc <_dtoa_r+0x11d4>
    dfbc:	b93fffc3 	ldbu	r4,-1(r23)
    dfc0:	b8bfffc4 	addi	r2,r23,-1
    dfc4:	1007883a 	mov	r3,r2
    dfc8:	01800e44 	movi	r6,57
    dfcc:	d9c00717 	ldw	r7,28(sp)
    dfd0:	00000506 	br	dfe8 <_dtoa_r+0xc00>
    dfd4:	18ffffc4 	addi	r3,r3,-1
    dfd8:	11c12326 	beq	r2,r7,e468 <_dtoa_r+0x1080>
    dfdc:	19000003 	ldbu	r4,0(r3)
    dfe0:	102f883a 	mov	r23,r2
    dfe4:	10bfffc4 	addi	r2,r2,-1
    dfe8:	21403fcc 	andi	r5,r4,255
    dfec:	2940201c 	xori	r5,r5,128
    dff0:	297fe004 	addi	r5,r5,-128
    dff4:	29bff726 	beq	r5,r6,dfd4 <__alt_data_end+0xf000dfd4>
    dff8:	21000044 	addi	r4,r4,1
    dffc:	11000005 	stb	r4,0(r2)
    e000:	a80b883a 	mov	r5,r21
    e004:	e009883a 	mov	r4,fp
    e008:	00108bc0 	call	108bc <_Bfree>
    e00c:	883ea026 	beq	r17,zero,da90 <__alt_data_end+0xf000da90>
    e010:	90000426 	beq	r18,zero,e024 <_dtoa_r+0xc3c>
    e014:	94400326 	beq	r18,r17,e024 <_dtoa_r+0xc3c>
    e018:	900b883a 	mov	r5,r18
    e01c:	e009883a 	mov	r4,fp
    e020:	00108bc0 	call	108bc <_Bfree>
    e024:	880b883a 	mov	r5,r17
    e028:	e009883a 	mov	r4,fp
    e02c:	00108bc0 	call	108bc <_Bfree>
    e030:	003e9706 	br	da90 <__alt_data_end+0xf000da90>
    e034:	01800044 	movi	r6,1
    e038:	d9800e15 	stw	r6,56(sp)
    e03c:	003d9606 	br	d698 <__alt_data_end+0xf000d698>
    e040:	d8800817 	ldw	r2,32(sp)
    e044:	d8c00517 	ldw	r3,20(sp)
    e048:	d8000d15 	stw	zero,52(sp)
    e04c:	10c5c83a 	sub	r2,r2,r3
    e050:	00c9c83a 	sub	r4,zero,r3
    e054:	d8800815 	stw	r2,32(sp)
    e058:	d9000a15 	stw	r4,40(sp)
    e05c:	003d9706 	br	d6bc <__alt_data_end+0xf000d6bc>
    e060:	05adc83a 	sub	r22,zero,r22
    e064:	dd800815 	stw	r22,32(sp)
    e068:	002d883a 	mov	r22,zero
    e06c:	003d8e06 	br	d6a8 <__alt_data_end+0xf000d6a8>
    e070:	d9000517 	ldw	r4,20(sp)
    e074:	00083700 	call	8370 <__floatsidf>
    e078:	100d883a 	mov	r6,r2
    e07c:	180f883a 	mov	r7,r3
    e080:	a009883a 	mov	r4,r20
    e084:	880b883a 	mov	r5,r17
    e088:	00167380 	call	16738 <__eqdf2>
    e08c:	103d7126 	beq	r2,zero,d654 <__alt_data_end+0xf000d654>
    e090:	d9c00517 	ldw	r7,20(sp)
    e094:	39ffffc4 	addi	r7,r7,-1
    e098:	d9c00515 	stw	r7,20(sp)
    e09c:	003d6d06 	br	d654 <__alt_data_end+0xf000d654>
    e0a0:	dd400a17 	ldw	r21,40(sp)
    e0a4:	dd000817 	ldw	r20,32(sp)
    e0a8:	0023883a 	mov	r17,zero
    e0ac:	003f4806 	br	ddd0 <__alt_data_end+0xf000ddd0>
    e0b0:	10e3c83a 	sub	r17,r2,r3
    e0b4:	9448983a 	sll	r4,r18,r17
    e0b8:	003d3206 	br	d584 <__alt_data_end+0xf000d584>
    e0bc:	d8000e15 	stw	zero,56(sp)
    e0c0:	003d7506 	br	d698 <__alt_data_end+0xf000d698>
    e0c4:	b005883a 	mov	r2,r22
    e0c8:	003f4506 	br	dde0 <__alt_data_end+0xf000dde0>
    e0cc:	dc000915 	stw	r16,36(sp)
    e0d0:	d9800a17 	ldw	r6,40(sp)
    e0d4:	d9400917 	ldw	r5,36(sp)
    e0d8:	e009883a 	mov	r4,fp
    e0dc:	0010e540 	call	10e54 <__pow5mult>
    e0e0:	1021883a 	mov	r16,r2
    e0e4:	003f5a06 	br	de50 <__alt_data_end+0xf000de50>
    e0e8:	01c00044 	movi	r7,1
    e0ec:	d9c00b15 	stw	r7,44(sp)
    e0f0:	d8802217 	ldw	r2,136(sp)
    e0f4:	0081280e 	bge	zero,r2,e598 <_dtoa_r+0x11b0>
    e0f8:	100d883a 	mov	r6,r2
    e0fc:	1021883a 	mov	r16,r2
    e100:	d8800c15 	stw	r2,48(sp)
    e104:	d8800615 	stw	r2,24(sp)
    e108:	003d8806 	br	d72c <__alt_data_end+0xf000d72c>
    e10c:	d8800617 	ldw	r2,24(sp)
    e110:	00be9b16 	blt	zero,r2,db80 <__alt_data_end+0xf000db80>
    e114:	10010f1e 	bne	r2,zero,e554 <_dtoa_r+0x116c>
    e118:	880b883a 	mov	r5,r17
    e11c:	000d883a 	mov	r6,zero
    e120:	01d00534 	movhi	r7,16404
    e124:	8009883a 	mov	r4,r16
    e128:	00072dc0 	call	72dc <__muldf3>
    e12c:	900d883a 	mov	r6,r18
    e130:	980f883a 	mov	r7,r19
    e134:	1009883a 	mov	r4,r2
    e138:	180b883a 	mov	r5,r3
    e13c:	000710c0 	call	710c <__gedf2>
    e140:	002b883a 	mov	r21,zero
    e144:	0023883a 	mov	r17,zero
    e148:	1000bf16 	blt	r2,zero,e448 <_dtoa_r+0x1060>
    e14c:	d9802217 	ldw	r6,136(sp)
    e150:	ddc00717 	ldw	r23,28(sp)
    e154:	018c303a 	nor	r6,zero,r6
    e158:	d9800515 	stw	r6,20(sp)
    e15c:	a80b883a 	mov	r5,r21
    e160:	e009883a 	mov	r4,fp
    e164:	00108bc0 	call	108bc <_Bfree>
    e168:	883e4926 	beq	r17,zero,da90 <__alt_data_end+0xf000da90>
    e16c:	003fad06 	br	e024 <__alt_data_end+0xf000e024>
    e170:	d9c01117 	ldw	r7,68(sp)
    e174:	3801bc26 	beq	r7,zero,e868 <_dtoa_r+0x1480>
    e178:	10810cc4 	addi	r2,r2,1075
    e17c:	dd400a17 	ldw	r21,40(sp)
    e180:	dd000817 	ldw	r20,32(sp)
    e184:	003f0a06 	br	ddb0 <__alt_data_end+0xf000ddb0>
    e188:	00800704 	movi	r2,28
    e18c:	d9000817 	ldw	r4,32(sp)
    e190:	a0a9883a 	add	r20,r20,r2
    e194:	b0ad883a 	add	r22,r22,r2
    e198:	2089883a 	add	r4,r4,r2
    e19c:	d9000815 	stw	r4,32(sp)
    e1a0:	003f5106 	br	dee8 <__alt_data_end+0xf000dee8>
    e1a4:	d8c00317 	ldw	r3,12(sp)
    e1a8:	b8c1fc0e 	bge	r23,r3,e99c <_dtoa_r+0x15b4>
    e1ac:	0027883a 	mov	r19,zero
    e1b0:	b805883a 	mov	r2,r23
    e1b4:	003f3e06 	br	deb0 <__alt_data_end+0xf000deb0>
    e1b8:	880b883a 	mov	r5,r17
    e1bc:	e009883a 	mov	r4,fp
    e1c0:	000f883a 	mov	r7,zero
    e1c4:	01800284 	movi	r6,10
    e1c8:	00108e40 	call	108e4 <__multadd>
    e1cc:	d9000c17 	ldw	r4,48(sp)
    e1d0:	1023883a 	mov	r17,r2
    e1d4:	0102040e 	bge	zero,r4,e9e8 <_dtoa_r+0x1600>
    e1d8:	d9000615 	stw	r4,24(sp)
    e1dc:	0500050e 	bge	zero,r20,e1f4 <_dtoa_r+0xe0c>
    e1e0:	880b883a 	mov	r5,r17
    e1e4:	a00d883a 	mov	r6,r20
    e1e8:	e009883a 	mov	r4,fp
    e1ec:	0010f940 	call	10f94 <__lshift>
    e1f0:	1023883a 	mov	r17,r2
    e1f4:	9801241e 	bne	r19,zero,e688 <_dtoa_r+0x12a0>
    e1f8:	8829883a 	mov	r20,r17
    e1fc:	d9000617 	ldw	r4,24(sp)
    e200:	dcc00717 	ldw	r19,28(sp)
    e204:	9480004c 	andi	r18,r18,1
    e208:	20bfffc4 	addi	r2,r4,-1
    e20c:	9885883a 	add	r2,r19,r2
    e210:	d8800415 	stw	r2,16(sp)
    e214:	dc800615 	stw	r18,24(sp)
    e218:	a80b883a 	mov	r5,r21
    e21c:	8009883a 	mov	r4,r16
    e220:	000d1e80 	call	d1e8 <quorem>
    e224:	880b883a 	mov	r5,r17
    e228:	8009883a 	mov	r4,r16
    e22c:	102f883a 	mov	r23,r2
    e230:	00110dc0 	call	110dc <__mcmp>
    e234:	a80b883a 	mov	r5,r21
    e238:	a00d883a 	mov	r6,r20
    e23c:	e009883a 	mov	r4,fp
    e240:	102d883a 	mov	r22,r2
    e244:	001113c0 	call	1113c <__mdiff>
    e248:	1007883a 	mov	r3,r2
    e24c:	10800317 	ldw	r2,12(r2)
    e250:	bc800c04 	addi	r18,r23,48
    e254:	180b883a 	mov	r5,r3
    e258:	10004e1e 	bne	r2,zero,e394 <_dtoa_r+0xfac>
    e25c:	8009883a 	mov	r4,r16
    e260:	d8c01615 	stw	r3,88(sp)
    e264:	00110dc0 	call	110dc <__mcmp>
    e268:	d8c01617 	ldw	r3,88(sp)
    e26c:	e009883a 	mov	r4,fp
    e270:	d8801615 	stw	r2,88(sp)
    e274:	180b883a 	mov	r5,r3
    e278:	00108bc0 	call	108bc <_Bfree>
    e27c:	d8801617 	ldw	r2,88(sp)
    e280:	1000041e 	bne	r2,zero,e294 <_dtoa_r+0xeac>
    e284:	d9800317 	ldw	r6,12(sp)
    e288:	3000021e 	bne	r6,zero,e294 <_dtoa_r+0xeac>
    e28c:	d8c00617 	ldw	r3,24(sp)
    e290:	18003726 	beq	r3,zero,e370 <_dtoa_r+0xf88>
    e294:	b0002016 	blt	r22,zero,e318 <_dtoa_r+0xf30>
    e298:	b000041e 	bne	r22,zero,e2ac <_dtoa_r+0xec4>
    e29c:	d9000317 	ldw	r4,12(sp)
    e2a0:	2000021e 	bne	r4,zero,e2ac <_dtoa_r+0xec4>
    e2a4:	d8c00617 	ldw	r3,24(sp)
    e2a8:	18001b26 	beq	r3,zero,e318 <_dtoa_r+0xf30>
    e2ac:	00810716 	blt	zero,r2,e6cc <_dtoa_r+0x12e4>
    e2b0:	d8c00417 	ldw	r3,16(sp)
    e2b4:	9d800044 	addi	r22,r19,1
    e2b8:	9c800005 	stb	r18,0(r19)
    e2bc:	b02f883a 	mov	r23,r22
    e2c0:	98c10626 	beq	r19,r3,e6dc <_dtoa_r+0x12f4>
    e2c4:	800b883a 	mov	r5,r16
    e2c8:	000f883a 	mov	r7,zero
    e2cc:	01800284 	movi	r6,10
    e2d0:	e009883a 	mov	r4,fp
    e2d4:	00108e40 	call	108e4 <__multadd>
    e2d8:	1021883a 	mov	r16,r2
    e2dc:	000f883a 	mov	r7,zero
    e2e0:	01800284 	movi	r6,10
    e2e4:	880b883a 	mov	r5,r17
    e2e8:	e009883a 	mov	r4,fp
    e2ec:	8d002526 	beq	r17,r20,e384 <_dtoa_r+0xf9c>
    e2f0:	00108e40 	call	108e4 <__multadd>
    e2f4:	a00b883a 	mov	r5,r20
    e2f8:	000f883a 	mov	r7,zero
    e2fc:	01800284 	movi	r6,10
    e300:	e009883a 	mov	r4,fp
    e304:	1023883a 	mov	r17,r2
    e308:	00108e40 	call	108e4 <__multadd>
    e30c:	1029883a 	mov	r20,r2
    e310:	b027883a 	mov	r19,r22
    e314:	003fc006 	br	e218 <__alt_data_end+0xf000e218>
    e318:	9011883a 	mov	r8,r18
    e31c:	00800e0e 	bge	zero,r2,e358 <_dtoa_r+0xf70>
    e320:	800b883a 	mov	r5,r16
    e324:	01800044 	movi	r6,1
    e328:	e009883a 	mov	r4,fp
    e32c:	da001715 	stw	r8,92(sp)
    e330:	0010f940 	call	10f94 <__lshift>
    e334:	a80b883a 	mov	r5,r21
    e338:	1009883a 	mov	r4,r2
    e33c:	1021883a 	mov	r16,r2
    e340:	00110dc0 	call	110dc <__mcmp>
    e344:	da001717 	ldw	r8,92(sp)
    e348:	0081960e 	bge	zero,r2,e9a4 <_dtoa_r+0x15bc>
    e34c:	00800e44 	movi	r2,57
    e350:	40817026 	beq	r8,r2,e914 <_dtoa_r+0x152c>
    e354:	ba000c44 	addi	r8,r23,49
    e358:	8825883a 	mov	r18,r17
    e35c:	9dc00044 	addi	r23,r19,1
    e360:	9a000005 	stb	r8,0(r19)
    e364:	a023883a 	mov	r17,r20
    e368:	dc000915 	stw	r16,36(sp)
    e36c:	003f2406 	br	e000 <__alt_data_end+0xf000e000>
    e370:	00800e44 	movi	r2,57
    e374:	9011883a 	mov	r8,r18
    e378:	90816626 	beq	r18,r2,e914 <_dtoa_r+0x152c>
    e37c:	05bff516 	blt	zero,r22,e354 <__alt_data_end+0xf000e354>
    e380:	003ff506 	br	e358 <__alt_data_end+0xf000e358>
    e384:	00108e40 	call	108e4 <__multadd>
    e388:	1023883a 	mov	r17,r2
    e38c:	1029883a 	mov	r20,r2
    e390:	003fdf06 	br	e310 <__alt_data_end+0xf000e310>
    e394:	e009883a 	mov	r4,fp
    e398:	00108bc0 	call	108bc <_Bfree>
    e39c:	00800044 	movi	r2,1
    e3a0:	003fbc06 	br	e294 <__alt_data_end+0xf000e294>
    e3a4:	a80b883a 	mov	r5,r21
    e3a8:	8009883a 	mov	r4,r16
    e3ac:	00110dc0 	call	110dc <__mcmp>
    e3b0:	103edb0e 	bge	r2,zero,df20 <__alt_data_end+0xf000df20>
    e3b4:	800b883a 	mov	r5,r16
    e3b8:	000f883a 	mov	r7,zero
    e3bc:	01800284 	movi	r6,10
    e3c0:	e009883a 	mov	r4,fp
    e3c4:	00108e40 	call	108e4 <__multadd>
    e3c8:	1021883a 	mov	r16,r2
    e3cc:	d8800517 	ldw	r2,20(sp)
    e3d0:	d8c00b17 	ldw	r3,44(sp)
    e3d4:	10bfffc4 	addi	r2,r2,-1
    e3d8:	d8800515 	stw	r2,20(sp)
    e3dc:	183f761e 	bne	r3,zero,e1b8 <__alt_data_end+0xf000e1b8>
    e3e0:	d9000c17 	ldw	r4,48(sp)
    e3e4:	0101730e 	bge	zero,r4,e9b4 <_dtoa_r+0x15cc>
    e3e8:	d9000615 	stw	r4,24(sp)
    e3ec:	003ed006 	br	df30 <__alt_data_end+0xf000df30>
    e3f0:	00800084 	movi	r2,2
    e3f4:	3081861e 	bne	r6,r2,ea10 <_dtoa_r+0x1628>
    e3f8:	d8000b15 	stw	zero,44(sp)
    e3fc:	003f3c06 	br	e0f0 <__alt_data_end+0xf000e0f0>
    e400:	dc000917 	ldw	r16,36(sp)
    e404:	003e9206 	br	de50 <__alt_data_end+0xf000de50>
    e408:	d9c00317 	ldw	r7,12(sp)
    e40c:	00800084 	movi	r2,2
    e410:	11fec50e 	bge	r2,r7,df28 <__alt_data_end+0xf000df28>
    e414:	d9000617 	ldw	r4,24(sp)
    e418:	20013c1e 	bne	r4,zero,e90c <_dtoa_r+0x1524>
    e41c:	a80b883a 	mov	r5,r21
    e420:	000f883a 	mov	r7,zero
    e424:	01800144 	movi	r6,5
    e428:	e009883a 	mov	r4,fp
    e42c:	00108e40 	call	108e4 <__multadd>
    e430:	100b883a 	mov	r5,r2
    e434:	8009883a 	mov	r4,r16
    e438:	102b883a 	mov	r21,r2
    e43c:	00110dc0 	call	110dc <__mcmp>
    e440:	dc000915 	stw	r16,36(sp)
    e444:	00bf410e 	bge	zero,r2,e14c <__alt_data_end+0xf000e14c>
    e448:	d9c00717 	ldw	r7,28(sp)
    e44c:	00800c44 	movi	r2,49
    e450:	38800005 	stb	r2,0(r7)
    e454:	d8800517 	ldw	r2,20(sp)
    e458:	3dc00044 	addi	r23,r7,1
    e45c:	10800044 	addi	r2,r2,1
    e460:	d8800515 	stw	r2,20(sp)
    e464:	003f3d06 	br	e15c <__alt_data_end+0xf000e15c>
    e468:	d9800517 	ldw	r6,20(sp)
    e46c:	d9c00717 	ldw	r7,28(sp)
    e470:	00800c44 	movi	r2,49
    e474:	31800044 	addi	r6,r6,1
    e478:	d9800515 	stw	r6,20(sp)
    e47c:	38800005 	stb	r2,0(r7)
    e480:	003edf06 	br	e000 <__alt_data_end+0xf000e000>
    e484:	d8000b15 	stw	zero,44(sp)
    e488:	003c9f06 	br	d708 <__alt_data_end+0xf000d708>
    e48c:	903e7e1e 	bne	r18,zero,de88 <__alt_data_end+0xf000de88>
    e490:	00800434 	movhi	r2,16
    e494:	10bfffc4 	addi	r2,r2,-1
    e498:	9884703a 	and	r2,r19,r2
    e49c:	1000ea1e 	bne	r2,zero,e848 <_dtoa_r+0x1460>
    e4a0:	9cdffc2c 	andhi	r19,r19,32752
    e4a4:	9800e826 	beq	r19,zero,e848 <_dtoa_r+0x1460>
    e4a8:	d9c00817 	ldw	r7,32(sp)
    e4ac:	b5800044 	addi	r22,r22,1
    e4b0:	04c00044 	movi	r19,1
    e4b4:	39c00044 	addi	r7,r7,1
    e4b8:	d9c00815 	stw	r7,32(sp)
    e4bc:	d8800d17 	ldw	r2,52(sp)
    e4c0:	103e721e 	bne	r2,zero,de8c <__alt_data_end+0xf000de8c>
    e4c4:	00800044 	movi	r2,1
    e4c8:	003e7906 	br	deb0 <__alt_data_end+0xf000deb0>
    e4cc:	8009883a 	mov	r4,r16
    e4d0:	00083700 	call	8370 <__floatsidf>
    e4d4:	d9800f17 	ldw	r6,60(sp)
    e4d8:	d9c01017 	ldw	r7,64(sp)
    e4dc:	1009883a 	mov	r4,r2
    e4e0:	180b883a 	mov	r5,r3
    e4e4:	00072dc0 	call	72dc <__muldf3>
    e4e8:	000d883a 	mov	r6,zero
    e4ec:	01d00734 	movhi	r7,16412
    e4f0:	1009883a 	mov	r4,r2
    e4f4:	180b883a 	mov	r5,r3
    e4f8:	0015e8c0 	call	15e8c <__adddf3>
    e4fc:	047f3034 	movhi	r17,64704
    e500:	1021883a 	mov	r16,r2
    e504:	1c63883a 	add	r17,r3,r17
    e508:	d9000f17 	ldw	r4,60(sp)
    e50c:	d9401017 	ldw	r5,64(sp)
    e510:	000d883a 	mov	r6,zero
    e514:	01d00534 	movhi	r7,16404
    e518:	00079f40 	call	79f4 <__subdf3>
    e51c:	800d883a 	mov	r6,r16
    e520:	880f883a 	mov	r7,r17
    e524:	1009883a 	mov	r4,r2
    e528:	180b883a 	mov	r5,r3
    e52c:	102b883a 	mov	r21,r2
    e530:	1829883a 	mov	r20,r3
    e534:	000710c0 	call	710c <__gedf2>
    e538:	00806c16 	blt	zero,r2,e6ec <_dtoa_r+0x1304>
    e53c:	89e0003c 	xorhi	r7,r17,32768
    e540:	800d883a 	mov	r6,r16
    e544:	a809883a 	mov	r4,r21
    e548:	a00b883a 	mov	r5,r20
    e54c:	00071e80 	call	71e8 <__ledf2>
    e550:	103d7e0e 	bge	r2,zero,db4c <__alt_data_end+0xf000db4c>
    e554:	002b883a 	mov	r21,zero
    e558:	0023883a 	mov	r17,zero
    e55c:	003efb06 	br	e14c <__alt_data_end+0xf000e14c>
    e560:	d8800717 	ldw	r2,28(sp)
    e564:	003bd006 	br	d4a8 <__alt_data_end+0xf000d4a8>
    e568:	d9000a17 	ldw	r4,40(sp)
    e56c:	d9800d17 	ldw	r6,52(sp)
    e570:	dd400a15 	stw	r21,40(sp)
    e574:	a905c83a 	sub	r2,r21,r4
    e578:	308d883a 	add	r6,r6,r2
    e57c:	d9800d15 	stw	r6,52(sp)
    e580:	002b883a 	mov	r21,zero
    e584:	003e0606 	br	dda0 <__alt_data_end+0xf000dda0>
    e588:	9023883a 	mov	r17,r18
    e58c:	9829883a 	mov	r20,r19
    e590:	04000084 	movi	r16,2
    e594:	003c9206 	br	d7e0 <__alt_data_end+0xf000d7e0>
    e598:	04000044 	movi	r16,1
    e59c:	dc000c15 	stw	r16,48(sp)
    e5a0:	dc000615 	stw	r16,24(sp)
    e5a4:	dc002215 	stw	r16,136(sp)
    e5a8:	e0001115 	stw	zero,68(fp)
    e5ac:	000b883a 	mov	r5,zero
    e5b0:	003c6906 	br	d758 <__alt_data_end+0xf000d758>
    e5b4:	3021883a 	mov	r16,r6
    e5b8:	003ffb06 	br	e5a8 <__alt_data_end+0xf000e5a8>
    e5bc:	1000021e 	bne	r2,zero,e5c8 <_dtoa_r+0x11e0>
    e5c0:	4200004c 	andi	r8,r8,1
    e5c4:	403e7d1e 	bne	r8,zero,dfbc <__alt_data_end+0xf000dfbc>
    e5c8:	01000c04 	movi	r4,48
    e5cc:	00000106 	br	e5d4 <_dtoa_r+0x11ec>
    e5d0:	102f883a 	mov	r23,r2
    e5d4:	b8bfffc4 	addi	r2,r23,-1
    e5d8:	10c00007 	ldb	r3,0(r2)
    e5dc:	193ffc26 	beq	r3,r4,e5d0 <__alt_data_end+0xf000e5d0>
    e5e0:	003e8706 	br	e000 <__alt_data_end+0xf000e000>
    e5e4:	d8800517 	ldw	r2,20(sp)
    e5e8:	00a3c83a 	sub	r17,zero,r2
    e5ec:	8800a426 	beq	r17,zero,e880 <_dtoa_r+0x1498>
    e5f0:	888003cc 	andi	r2,r17,15
    e5f4:	100490fa 	slli	r2,r2,3
    e5f8:	00c20034 	movhi	r3,2048
    e5fc:	18c13404 	addi	r3,r3,1232
    e600:	1885883a 	add	r2,r3,r2
    e604:	11800017 	ldw	r6,0(r2)
    e608:	11c00117 	ldw	r7,4(r2)
    e60c:	9009883a 	mov	r4,r18
    e610:	980b883a 	mov	r5,r19
    e614:	8823d13a 	srai	r17,r17,4
    e618:	00072dc0 	call	72dc <__muldf3>
    e61c:	d8800f15 	stw	r2,60(sp)
    e620:	d8c01015 	stw	r3,64(sp)
    e624:	8800e826 	beq	r17,zero,e9c8 <_dtoa_r+0x15e0>
    e628:	05020034 	movhi	r20,2048
    e62c:	a5012a04 	addi	r20,r20,1192
    e630:	04000084 	movi	r16,2
    e634:	8980004c 	andi	r6,r17,1
    e638:	1009883a 	mov	r4,r2
    e63c:	8823d07a 	srai	r17,r17,1
    e640:	180b883a 	mov	r5,r3
    e644:	30000426 	beq	r6,zero,e658 <_dtoa_r+0x1270>
    e648:	a1800017 	ldw	r6,0(r20)
    e64c:	a1c00117 	ldw	r7,4(r20)
    e650:	84000044 	addi	r16,r16,1
    e654:	00072dc0 	call	72dc <__muldf3>
    e658:	a5000204 	addi	r20,r20,8
    e65c:	883ff51e 	bne	r17,zero,e634 <__alt_data_end+0xf000e634>
    e660:	d8800f15 	stw	r2,60(sp)
    e664:	d8c01015 	stw	r3,64(sp)
    e668:	003c7606 	br	d844 <__alt_data_end+0xf000d844>
    e66c:	00c00c04 	movi	r3,48
    e670:	10c00005 	stb	r3,0(r2)
    e674:	d8c00517 	ldw	r3,20(sp)
    e678:	bd3fffc3 	ldbu	r20,-1(r23)
    e67c:	18c00044 	addi	r3,r3,1
    e680:	d8c00515 	stw	r3,20(sp)
    e684:	003db906 	br	dd6c <__alt_data_end+0xf000dd6c>
    e688:	89400117 	ldw	r5,4(r17)
    e68c:	e009883a 	mov	r4,fp
    e690:	00108140 	call	10814 <_Balloc>
    e694:	89800417 	ldw	r6,16(r17)
    e698:	89400304 	addi	r5,r17,12
    e69c:	11000304 	addi	r4,r2,12
    e6a0:	31800084 	addi	r6,r6,2
    e6a4:	318d883a 	add	r6,r6,r6
    e6a8:	318d883a 	add	r6,r6,r6
    e6ac:	1027883a 	mov	r19,r2
    e6b0:	00086e00 	call	86e0 <memcpy>
    e6b4:	01800044 	movi	r6,1
    e6b8:	980b883a 	mov	r5,r19
    e6bc:	e009883a 	mov	r4,fp
    e6c0:	0010f940 	call	10f94 <__lshift>
    e6c4:	1029883a 	mov	r20,r2
    e6c8:	003ecc06 	br	e1fc <__alt_data_end+0xf000e1fc>
    e6cc:	00800e44 	movi	r2,57
    e6d0:	90809026 	beq	r18,r2,e914 <_dtoa_r+0x152c>
    e6d4:	92000044 	addi	r8,r18,1
    e6d8:	003f1f06 	br	e358 <__alt_data_end+0xf000e358>
    e6dc:	9011883a 	mov	r8,r18
    e6e0:	8825883a 	mov	r18,r17
    e6e4:	a023883a 	mov	r17,r20
    e6e8:	003e2906 	br	df90 <__alt_data_end+0xf000df90>
    e6ec:	002b883a 	mov	r21,zero
    e6f0:	0023883a 	mov	r17,zero
    e6f4:	003f5406 	br	e448 <__alt_data_end+0xf000e448>
    e6f8:	61bfffc4 	addi	r6,r12,-1
    e6fc:	300490fa 	slli	r2,r6,3
    e700:	00c20034 	movhi	r3,2048
    e704:	18c13404 	addi	r3,r3,1232
    e708:	1885883a 	add	r2,r3,r2
    e70c:	11000017 	ldw	r4,0(r2)
    e710:	11400117 	ldw	r5,4(r2)
    e714:	d8800717 	ldw	r2,28(sp)
    e718:	880f883a 	mov	r7,r17
    e71c:	d9801215 	stw	r6,72(sp)
    e720:	800d883a 	mov	r6,r16
    e724:	db001615 	stw	r12,88(sp)
    e728:	15c00044 	addi	r23,r2,1
    e72c:	00072dc0 	call	72dc <__muldf3>
    e730:	d9401017 	ldw	r5,64(sp)
    e734:	d9000f17 	ldw	r4,60(sp)
    e738:	d8c01515 	stw	r3,84(sp)
    e73c:	d8801415 	stw	r2,80(sp)
    e740:	00082f00 	call	82f0 <__fixdfsi>
    e744:	1009883a 	mov	r4,r2
    e748:	1021883a 	mov	r16,r2
    e74c:	00083700 	call	8370 <__floatsidf>
    e750:	d9000f17 	ldw	r4,60(sp)
    e754:	d9401017 	ldw	r5,64(sp)
    e758:	100d883a 	mov	r6,r2
    e75c:	180f883a 	mov	r7,r3
    e760:	00079f40 	call	79f4 <__subdf3>
    e764:	1829883a 	mov	r20,r3
    e768:	d8c00717 	ldw	r3,28(sp)
    e76c:	84000c04 	addi	r16,r16,48
    e770:	1023883a 	mov	r17,r2
    e774:	1c000005 	stb	r16,0(r3)
    e778:	db001617 	ldw	r12,88(sp)
    e77c:	00800044 	movi	r2,1
    e780:	60802226 	beq	r12,r2,e80c <_dtoa_r+0x1424>
    e784:	d9c00717 	ldw	r7,28(sp)
    e788:	8805883a 	mov	r2,r17
    e78c:	b82b883a 	mov	r21,r23
    e790:	3b19883a 	add	r12,r7,r12
    e794:	6023883a 	mov	r17,r12
    e798:	a007883a 	mov	r3,r20
    e79c:	dc800f15 	stw	r18,60(sp)
    e7a0:	000d883a 	mov	r6,zero
    e7a4:	01d00934 	movhi	r7,16420
    e7a8:	1009883a 	mov	r4,r2
    e7ac:	180b883a 	mov	r5,r3
    e7b0:	00072dc0 	call	72dc <__muldf3>
    e7b4:	180b883a 	mov	r5,r3
    e7b8:	1009883a 	mov	r4,r2
    e7bc:	1829883a 	mov	r20,r3
    e7c0:	1025883a 	mov	r18,r2
    e7c4:	00082f00 	call	82f0 <__fixdfsi>
    e7c8:	1009883a 	mov	r4,r2
    e7cc:	1021883a 	mov	r16,r2
    e7d0:	00083700 	call	8370 <__floatsidf>
    e7d4:	100d883a 	mov	r6,r2
    e7d8:	180f883a 	mov	r7,r3
    e7dc:	9009883a 	mov	r4,r18
    e7e0:	a00b883a 	mov	r5,r20
    e7e4:	84000c04 	addi	r16,r16,48
    e7e8:	00079f40 	call	79f4 <__subdf3>
    e7ec:	ad400044 	addi	r21,r21,1
    e7f0:	ac3fffc5 	stb	r16,-1(r21)
    e7f4:	ac7fea1e 	bne	r21,r17,e7a0 <__alt_data_end+0xf000e7a0>
    e7f8:	1023883a 	mov	r17,r2
    e7fc:	d8801217 	ldw	r2,72(sp)
    e800:	dc800f17 	ldw	r18,60(sp)
    e804:	1829883a 	mov	r20,r3
    e808:	b8af883a 	add	r23,r23,r2
    e80c:	d9001417 	ldw	r4,80(sp)
    e810:	d9401517 	ldw	r5,84(sp)
    e814:	000d883a 	mov	r6,zero
    e818:	01cff834 	movhi	r7,16352
    e81c:	0015e8c0 	call	15e8c <__adddf3>
    e820:	880d883a 	mov	r6,r17
    e824:	a00f883a 	mov	r7,r20
    e828:	1009883a 	mov	r4,r2
    e82c:	180b883a 	mov	r5,r3
    e830:	00071e80 	call	71e8 <__ledf2>
    e834:	10003e0e 	bge	r2,zero,e930 <_dtoa_r+0x1548>
    e838:	d9001317 	ldw	r4,76(sp)
    e83c:	bd3fffc3 	ldbu	r20,-1(r23)
    e840:	d9000515 	stw	r4,20(sp)
    e844:	003d3b06 	br	dd34 <__alt_data_end+0xf000dd34>
    e848:	0027883a 	mov	r19,zero
    e84c:	003f1b06 	br	e4bc <__alt_data_end+0xf000e4bc>
    e850:	d8800817 	ldw	r2,32(sp)
    e854:	11e9c83a 	sub	r20,r2,r7
    e858:	0005883a 	mov	r2,zero
    e85c:	003d5406 	br	ddb0 <__alt_data_end+0xf000ddb0>
    e860:	00800044 	movi	r2,1
    e864:	003dc706 	br	df84 <__alt_data_end+0xf000df84>
    e868:	d8c00217 	ldw	r3,8(sp)
    e86c:	00800d84 	movi	r2,54
    e870:	dd400a17 	ldw	r21,40(sp)
    e874:	10c5c83a 	sub	r2,r2,r3
    e878:	dd000817 	ldw	r20,32(sp)
    e87c:	003d4c06 	br	ddb0 <__alt_data_end+0xf000ddb0>
    e880:	dc800f15 	stw	r18,60(sp)
    e884:	dcc01015 	stw	r19,64(sp)
    e888:	04000084 	movi	r16,2
    e88c:	003bed06 	br	d844 <__alt_data_end+0xf000d844>
    e890:	d9000617 	ldw	r4,24(sp)
    e894:	203f0d26 	beq	r4,zero,e4cc <__alt_data_end+0xf000e4cc>
    e898:	d9800c17 	ldw	r6,48(sp)
    e89c:	01bcab0e 	bge	zero,r6,db4c <__alt_data_end+0xf000db4c>
    e8a0:	d9401017 	ldw	r5,64(sp)
    e8a4:	d9000f17 	ldw	r4,60(sp)
    e8a8:	000d883a 	mov	r6,zero
    e8ac:	01d00934 	movhi	r7,16420
    e8b0:	00072dc0 	call	72dc <__muldf3>
    e8b4:	81000044 	addi	r4,r16,1
    e8b8:	d8800f15 	stw	r2,60(sp)
    e8bc:	d8c01015 	stw	r3,64(sp)
    e8c0:	00083700 	call	8370 <__floatsidf>
    e8c4:	d9800f17 	ldw	r6,60(sp)
    e8c8:	d9c01017 	ldw	r7,64(sp)
    e8cc:	1009883a 	mov	r4,r2
    e8d0:	180b883a 	mov	r5,r3
    e8d4:	00072dc0 	call	72dc <__muldf3>
    e8d8:	01d00734 	movhi	r7,16412
    e8dc:	000d883a 	mov	r6,zero
    e8e0:	1009883a 	mov	r4,r2
    e8e4:	180b883a 	mov	r5,r3
    e8e8:	0015e8c0 	call	15e8c <__adddf3>
    e8ec:	d9c00517 	ldw	r7,20(sp)
    e8f0:	047f3034 	movhi	r17,64704
    e8f4:	1021883a 	mov	r16,r2
    e8f8:	39ffffc4 	addi	r7,r7,-1
    e8fc:	d9c01315 	stw	r7,76(sp)
    e900:	1c63883a 	add	r17,r3,r17
    e904:	db000c17 	ldw	r12,48(sp)
    e908:	003bea06 	br	d8b4 <__alt_data_end+0xf000d8b4>
    e90c:	dc000915 	stw	r16,36(sp)
    e910:	003e0e06 	br	e14c <__alt_data_end+0xf000e14c>
    e914:	01000e44 	movi	r4,57
    e918:	8825883a 	mov	r18,r17
    e91c:	9dc00044 	addi	r23,r19,1
    e920:	99000005 	stb	r4,0(r19)
    e924:	a023883a 	mov	r17,r20
    e928:	dc000915 	stw	r16,36(sp)
    e92c:	003da406 	br	dfc0 <__alt_data_end+0xf000dfc0>
    e930:	d9801417 	ldw	r6,80(sp)
    e934:	d9c01517 	ldw	r7,84(sp)
    e938:	0009883a 	mov	r4,zero
    e93c:	014ff834 	movhi	r5,16352
    e940:	00079f40 	call	79f4 <__subdf3>
    e944:	880d883a 	mov	r6,r17
    e948:	a00f883a 	mov	r7,r20
    e94c:	1009883a 	mov	r4,r2
    e950:	180b883a 	mov	r5,r3
    e954:	000710c0 	call	710c <__gedf2>
    e958:	00bc7c0e 	bge	zero,r2,db4c <__alt_data_end+0xf000db4c>
    e95c:	01000c04 	movi	r4,48
    e960:	00000106 	br	e968 <_dtoa_r+0x1580>
    e964:	102f883a 	mov	r23,r2
    e968:	b8bfffc4 	addi	r2,r23,-1
    e96c:	10c00007 	ldb	r3,0(r2)
    e970:	193ffc26 	beq	r3,r4,e964 <__alt_data_end+0xf000e964>
    e974:	d9801317 	ldw	r6,76(sp)
    e978:	d9800515 	stw	r6,20(sp)
    e97c:	003c4406 	br	da90 <__alt_data_end+0xf000da90>
    e980:	d9801317 	ldw	r6,76(sp)
    e984:	d9800515 	stw	r6,20(sp)
    e988:	003cea06 	br	dd34 <__alt_data_end+0xf000dd34>
    e98c:	dd800f17 	ldw	r22,60(sp)
    e990:	dcc01017 	ldw	r19,64(sp)
    e994:	dc801217 	ldw	r18,72(sp)
    e998:	003c6c06 	br	db4c <__alt_data_end+0xf000db4c>
    e99c:	903e031e 	bne	r18,zero,e1ac <__alt_data_end+0xf000e1ac>
    e9a0:	003ebb06 	br	e490 <__alt_data_end+0xf000e490>
    e9a4:	103e6c1e 	bne	r2,zero,e358 <__alt_data_end+0xf000e358>
    e9a8:	4080004c 	andi	r2,r8,1
    e9ac:	103e6a26 	beq	r2,zero,e358 <__alt_data_end+0xf000e358>
    e9b0:	003e6606 	br	e34c <__alt_data_end+0xf000e34c>
    e9b4:	d8c00317 	ldw	r3,12(sp)
    e9b8:	00800084 	movi	r2,2
    e9bc:	10c02916 	blt	r2,r3,ea64 <_dtoa_r+0x167c>
    e9c0:	d9000c17 	ldw	r4,48(sp)
    e9c4:	003e8806 	br	e3e8 <__alt_data_end+0xf000e3e8>
    e9c8:	04000084 	movi	r16,2
    e9cc:	003b9d06 	br	d844 <__alt_data_end+0xf000d844>
    e9d0:	d9001317 	ldw	r4,76(sp)
    e9d4:	d9000515 	stw	r4,20(sp)
    e9d8:	003cd606 	br	dd34 <__alt_data_end+0xf000dd34>
    e9dc:	d8801317 	ldw	r2,76(sp)
    e9e0:	d8800515 	stw	r2,20(sp)
    e9e4:	003c2a06 	br	da90 <__alt_data_end+0xf000da90>
    e9e8:	d9800317 	ldw	r6,12(sp)
    e9ec:	00800084 	movi	r2,2
    e9f0:	11801516 	blt	r2,r6,ea48 <_dtoa_r+0x1660>
    e9f4:	d9c00c17 	ldw	r7,48(sp)
    e9f8:	d9c00615 	stw	r7,24(sp)
    e9fc:	003df706 	br	e1dc <__alt_data_end+0xf000e1dc>
    ea00:	193d3926 	beq	r3,r4,dee8 <__alt_data_end+0xf000dee8>
    ea04:	00c00f04 	movi	r3,60
    ea08:	1885c83a 	sub	r2,r3,r2
    ea0c:	003ddf06 	br	e18c <__alt_data_end+0xf000e18c>
    ea10:	e009883a 	mov	r4,fp
    ea14:	e0001115 	stw	zero,68(fp)
    ea18:	000b883a 	mov	r5,zero
    ea1c:	00108140 	call	10814 <_Balloc>
    ea20:	d8800715 	stw	r2,28(sp)
    ea24:	d8c00717 	ldw	r3,28(sp)
    ea28:	00bfffc4 	movi	r2,-1
    ea2c:	01000044 	movi	r4,1
    ea30:	d8800c15 	stw	r2,48(sp)
    ea34:	e0c01015 	stw	r3,64(fp)
    ea38:	d9000b15 	stw	r4,44(sp)
    ea3c:	d8800615 	stw	r2,24(sp)
    ea40:	d8002215 	stw	zero,136(sp)
    ea44:	003c4106 	br	db4c <__alt_data_end+0xf000db4c>
    ea48:	d8c00c17 	ldw	r3,48(sp)
    ea4c:	d8c00615 	stw	r3,24(sp)
    ea50:	003e7006 	br	e414 <__alt_data_end+0xf000e414>
    ea54:	04400044 	movi	r17,1
    ea58:	003b2006 	br	d6dc <__alt_data_end+0xf000d6dc>
    ea5c:	000b883a 	mov	r5,zero
    ea60:	003b3d06 	br	d758 <__alt_data_end+0xf000d758>
    ea64:	d8800c17 	ldw	r2,48(sp)
    ea68:	d8800615 	stw	r2,24(sp)
    ea6c:	003e6906 	br	e414 <__alt_data_end+0xf000e414>

0000ea70 <__sflush_r>:
    ea70:	2880030b 	ldhu	r2,12(r5)
    ea74:	defffb04 	addi	sp,sp,-20
    ea78:	dcc00315 	stw	r19,12(sp)
    ea7c:	dc400115 	stw	r17,4(sp)
    ea80:	dfc00415 	stw	ra,16(sp)
    ea84:	dc800215 	stw	r18,8(sp)
    ea88:	dc000015 	stw	r16,0(sp)
    ea8c:	10c0020c 	andi	r3,r2,8
    ea90:	2823883a 	mov	r17,r5
    ea94:	2027883a 	mov	r19,r4
    ea98:	1800311e 	bne	r3,zero,eb60 <__sflush_r+0xf0>
    ea9c:	28c00117 	ldw	r3,4(r5)
    eaa0:	10820014 	ori	r2,r2,2048
    eaa4:	2880030d 	sth	r2,12(r5)
    eaa8:	00c04b0e 	bge	zero,r3,ebd8 <__sflush_r+0x168>
    eaac:	8a000a17 	ldw	r8,40(r17)
    eab0:	40002326 	beq	r8,zero,eb40 <__sflush_r+0xd0>
    eab4:	9c000017 	ldw	r16,0(r19)
    eab8:	10c4000c 	andi	r3,r2,4096
    eabc:	98000015 	stw	zero,0(r19)
    eac0:	18004826 	beq	r3,zero,ebe4 <__sflush_r+0x174>
    eac4:	89801417 	ldw	r6,80(r17)
    eac8:	10c0010c 	andi	r3,r2,4
    eacc:	18000626 	beq	r3,zero,eae8 <__sflush_r+0x78>
    ead0:	88c00117 	ldw	r3,4(r17)
    ead4:	88800c17 	ldw	r2,48(r17)
    ead8:	30cdc83a 	sub	r6,r6,r3
    eadc:	10000226 	beq	r2,zero,eae8 <__sflush_r+0x78>
    eae0:	88800f17 	ldw	r2,60(r17)
    eae4:	308dc83a 	sub	r6,r6,r2
    eae8:	89400717 	ldw	r5,28(r17)
    eaec:	000f883a 	mov	r7,zero
    eaf0:	9809883a 	mov	r4,r19
    eaf4:	403ee83a 	callr	r8
    eaf8:	00ffffc4 	movi	r3,-1
    eafc:	10c04426 	beq	r2,r3,ec10 <__sflush_r+0x1a0>
    eb00:	88c0030b 	ldhu	r3,12(r17)
    eb04:	89000417 	ldw	r4,16(r17)
    eb08:	88000115 	stw	zero,4(r17)
    eb0c:	197dffcc 	andi	r5,r3,63487
    eb10:	8940030d 	sth	r5,12(r17)
    eb14:	89000015 	stw	r4,0(r17)
    eb18:	18c4000c 	andi	r3,r3,4096
    eb1c:	18002c1e 	bne	r3,zero,ebd0 <__sflush_r+0x160>
    eb20:	89400c17 	ldw	r5,48(r17)
    eb24:	9c000015 	stw	r16,0(r19)
    eb28:	28000526 	beq	r5,zero,eb40 <__sflush_r+0xd0>
    eb2c:	88801004 	addi	r2,r17,64
    eb30:	28800226 	beq	r5,r2,eb3c <__sflush_r+0xcc>
    eb34:	9809883a 	mov	r4,r19
    eb38:	000f1dc0 	call	f1dc <_free_r>
    eb3c:	88000c15 	stw	zero,48(r17)
    eb40:	0005883a 	mov	r2,zero
    eb44:	dfc00417 	ldw	ra,16(sp)
    eb48:	dcc00317 	ldw	r19,12(sp)
    eb4c:	dc800217 	ldw	r18,8(sp)
    eb50:	dc400117 	ldw	r17,4(sp)
    eb54:	dc000017 	ldw	r16,0(sp)
    eb58:	dec00504 	addi	sp,sp,20
    eb5c:	f800283a 	ret
    eb60:	2c800417 	ldw	r18,16(r5)
    eb64:	903ff626 	beq	r18,zero,eb40 <__alt_data_end+0xf000eb40>
    eb68:	2c000017 	ldw	r16,0(r5)
    eb6c:	108000cc 	andi	r2,r2,3
    eb70:	2c800015 	stw	r18,0(r5)
    eb74:	84a1c83a 	sub	r16,r16,r18
    eb78:	1000131e 	bne	r2,zero,ebc8 <__sflush_r+0x158>
    eb7c:	28800517 	ldw	r2,20(r5)
    eb80:	88800215 	stw	r2,8(r17)
    eb84:	04000316 	blt	zero,r16,eb94 <__sflush_r+0x124>
    eb88:	003fed06 	br	eb40 <__alt_data_end+0xf000eb40>
    eb8c:	90a5883a 	add	r18,r18,r2
    eb90:	043feb0e 	bge	zero,r16,eb40 <__alt_data_end+0xf000eb40>
    eb94:	88800917 	ldw	r2,36(r17)
    eb98:	89400717 	ldw	r5,28(r17)
    eb9c:	800f883a 	mov	r7,r16
    eba0:	900d883a 	mov	r6,r18
    eba4:	9809883a 	mov	r4,r19
    eba8:	103ee83a 	callr	r2
    ebac:	80a1c83a 	sub	r16,r16,r2
    ebb0:	00bff616 	blt	zero,r2,eb8c <__alt_data_end+0xf000eb8c>
    ebb4:	88c0030b 	ldhu	r3,12(r17)
    ebb8:	00bfffc4 	movi	r2,-1
    ebbc:	18c01014 	ori	r3,r3,64
    ebc0:	88c0030d 	sth	r3,12(r17)
    ebc4:	003fdf06 	br	eb44 <__alt_data_end+0xf000eb44>
    ebc8:	0005883a 	mov	r2,zero
    ebcc:	003fec06 	br	eb80 <__alt_data_end+0xf000eb80>
    ebd0:	88801415 	stw	r2,80(r17)
    ebd4:	003fd206 	br	eb20 <__alt_data_end+0xf000eb20>
    ebd8:	28c00f17 	ldw	r3,60(r5)
    ebdc:	00ffb316 	blt	zero,r3,eaac <__alt_data_end+0xf000eaac>
    ebe0:	003fd706 	br	eb40 <__alt_data_end+0xf000eb40>
    ebe4:	89400717 	ldw	r5,28(r17)
    ebe8:	000d883a 	mov	r6,zero
    ebec:	01c00044 	movi	r7,1
    ebf0:	9809883a 	mov	r4,r19
    ebf4:	403ee83a 	callr	r8
    ebf8:	100d883a 	mov	r6,r2
    ebfc:	00bfffc4 	movi	r2,-1
    ec00:	30801426 	beq	r6,r2,ec54 <__sflush_r+0x1e4>
    ec04:	8880030b 	ldhu	r2,12(r17)
    ec08:	8a000a17 	ldw	r8,40(r17)
    ec0c:	003fae06 	br	eac8 <__alt_data_end+0xf000eac8>
    ec10:	98c00017 	ldw	r3,0(r19)
    ec14:	183fba26 	beq	r3,zero,eb00 <__alt_data_end+0xf000eb00>
    ec18:	01000744 	movi	r4,29
    ec1c:	19000626 	beq	r3,r4,ec38 <__sflush_r+0x1c8>
    ec20:	01000584 	movi	r4,22
    ec24:	19000426 	beq	r3,r4,ec38 <__sflush_r+0x1c8>
    ec28:	88c0030b 	ldhu	r3,12(r17)
    ec2c:	18c01014 	ori	r3,r3,64
    ec30:	88c0030d 	sth	r3,12(r17)
    ec34:	003fc306 	br	eb44 <__alt_data_end+0xf000eb44>
    ec38:	8880030b 	ldhu	r2,12(r17)
    ec3c:	88c00417 	ldw	r3,16(r17)
    ec40:	88000115 	stw	zero,4(r17)
    ec44:	10bdffcc 	andi	r2,r2,63487
    ec48:	8880030d 	sth	r2,12(r17)
    ec4c:	88c00015 	stw	r3,0(r17)
    ec50:	003fb306 	br	eb20 <__alt_data_end+0xf000eb20>
    ec54:	98800017 	ldw	r2,0(r19)
    ec58:	103fea26 	beq	r2,zero,ec04 <__alt_data_end+0xf000ec04>
    ec5c:	00c00744 	movi	r3,29
    ec60:	10c00226 	beq	r2,r3,ec6c <__sflush_r+0x1fc>
    ec64:	00c00584 	movi	r3,22
    ec68:	10c0031e 	bne	r2,r3,ec78 <__sflush_r+0x208>
    ec6c:	9c000015 	stw	r16,0(r19)
    ec70:	0005883a 	mov	r2,zero
    ec74:	003fb306 	br	eb44 <__alt_data_end+0xf000eb44>
    ec78:	88c0030b 	ldhu	r3,12(r17)
    ec7c:	3005883a 	mov	r2,r6
    ec80:	18c01014 	ori	r3,r3,64
    ec84:	88c0030d 	sth	r3,12(r17)
    ec88:	003fae06 	br	eb44 <__alt_data_end+0xf000eb44>

0000ec8c <_fflush_r>:
    ec8c:	defffd04 	addi	sp,sp,-12
    ec90:	dc000115 	stw	r16,4(sp)
    ec94:	dfc00215 	stw	ra,8(sp)
    ec98:	2021883a 	mov	r16,r4
    ec9c:	20000226 	beq	r4,zero,eca8 <_fflush_r+0x1c>
    eca0:	20800e17 	ldw	r2,56(r4)
    eca4:	10000c26 	beq	r2,zero,ecd8 <_fflush_r+0x4c>
    eca8:	2880030f 	ldh	r2,12(r5)
    ecac:	1000051e 	bne	r2,zero,ecc4 <_fflush_r+0x38>
    ecb0:	0005883a 	mov	r2,zero
    ecb4:	dfc00217 	ldw	ra,8(sp)
    ecb8:	dc000117 	ldw	r16,4(sp)
    ecbc:	dec00304 	addi	sp,sp,12
    ecc0:	f800283a 	ret
    ecc4:	8009883a 	mov	r4,r16
    ecc8:	dfc00217 	ldw	ra,8(sp)
    eccc:	dc000117 	ldw	r16,4(sp)
    ecd0:	dec00304 	addi	sp,sp,12
    ecd4:	000ea701 	jmpi	ea70 <__sflush_r>
    ecd8:	d9400015 	stw	r5,0(sp)
    ecdc:	000f0680 	call	f068 <__sinit>
    ece0:	d9400017 	ldw	r5,0(sp)
    ece4:	003ff006 	br	eca8 <__alt_data_end+0xf000eca8>

0000ece8 <fflush>:
    ece8:	20000526 	beq	r4,zero,ed00 <fflush+0x18>
    ecec:	00820034 	movhi	r2,2048
    ecf0:	1089e504 	addi	r2,r2,10132
    ecf4:	200b883a 	mov	r5,r4
    ecf8:	11000017 	ldw	r4,0(r2)
    ecfc:	000ec8c1 	jmpi	ec8c <_fflush_r>
    ed00:	00820034 	movhi	r2,2048
    ed04:	1089e404 	addi	r2,r2,10128
    ed08:	11000017 	ldw	r4,0(r2)
    ed0c:	01400074 	movhi	r5,1
    ed10:	297b2304 	addi	r5,r5,-4980
    ed14:	000fa6c1 	jmpi	fa6c <_fwalk_reent>

0000ed18 <__fp_unlock>:
    ed18:	0005883a 	mov	r2,zero
    ed1c:	f800283a 	ret

0000ed20 <_cleanup_r>:
    ed20:	01400074 	movhi	r5,1
    ed24:	29530804 	addi	r5,r5,19488
    ed28:	000fa6c1 	jmpi	fa6c <_fwalk_reent>

0000ed2c <__sinit.part.1>:
    ed2c:	defff704 	addi	sp,sp,-36
    ed30:	00c00074 	movhi	r3,1
    ed34:	dfc00815 	stw	ra,32(sp)
    ed38:	ddc00715 	stw	r23,28(sp)
    ed3c:	dd800615 	stw	r22,24(sp)
    ed40:	dd400515 	stw	r21,20(sp)
    ed44:	dd000415 	stw	r20,16(sp)
    ed48:	dcc00315 	stw	r19,12(sp)
    ed4c:	dc800215 	stw	r18,8(sp)
    ed50:	dc400115 	stw	r17,4(sp)
    ed54:	dc000015 	stw	r16,0(sp)
    ed58:	18fb4804 	addi	r3,r3,-4832
    ed5c:	24000117 	ldw	r16,4(r4)
    ed60:	20c00f15 	stw	r3,60(r4)
    ed64:	2080bb04 	addi	r2,r4,748
    ed68:	00c000c4 	movi	r3,3
    ed6c:	20c0b915 	stw	r3,740(r4)
    ed70:	2080ba15 	stw	r2,744(r4)
    ed74:	2000b815 	stw	zero,736(r4)
    ed78:	05c00204 	movi	r23,8
    ed7c:	00800104 	movi	r2,4
    ed80:	2025883a 	mov	r18,r4
    ed84:	b80d883a 	mov	r6,r23
    ed88:	81001704 	addi	r4,r16,92
    ed8c:	000b883a 	mov	r5,zero
    ed90:	80000015 	stw	zero,0(r16)
    ed94:	80000115 	stw	zero,4(r16)
    ed98:	80000215 	stw	zero,8(r16)
    ed9c:	8080030d 	sth	r2,12(r16)
    eda0:	80001915 	stw	zero,100(r16)
    eda4:	8000038d 	sth	zero,14(r16)
    eda8:	80000415 	stw	zero,16(r16)
    edac:	80000515 	stw	zero,20(r16)
    edb0:	80000615 	stw	zero,24(r16)
    edb4:	00088280 	call	8828 <memset>
    edb8:	05800074 	movhi	r22,1
    edbc:	94400217 	ldw	r17,8(r18)
    edc0:	05400074 	movhi	r21,1
    edc4:	05000074 	movhi	r20,1
    edc8:	04c00074 	movhi	r19,1
    edcc:	b5878f04 	addi	r22,r22,7740
    edd0:	ad47a604 	addi	r21,r21,7832
    edd4:	a507c504 	addi	r20,r20,7956
    edd8:	9cc7dc04 	addi	r19,r19,8048
    eddc:	85800815 	stw	r22,32(r16)
    ede0:	85400915 	stw	r21,36(r16)
    ede4:	85000a15 	stw	r20,40(r16)
    ede8:	84c00b15 	stw	r19,44(r16)
    edec:	84000715 	stw	r16,28(r16)
    edf0:	00800284 	movi	r2,10
    edf4:	8880030d 	sth	r2,12(r17)
    edf8:	00800044 	movi	r2,1
    edfc:	b80d883a 	mov	r6,r23
    ee00:	89001704 	addi	r4,r17,92
    ee04:	000b883a 	mov	r5,zero
    ee08:	88000015 	stw	zero,0(r17)
    ee0c:	88000115 	stw	zero,4(r17)
    ee10:	88000215 	stw	zero,8(r17)
    ee14:	88001915 	stw	zero,100(r17)
    ee18:	8880038d 	sth	r2,14(r17)
    ee1c:	88000415 	stw	zero,16(r17)
    ee20:	88000515 	stw	zero,20(r17)
    ee24:	88000615 	stw	zero,24(r17)
    ee28:	00088280 	call	8828 <memset>
    ee2c:	94000317 	ldw	r16,12(r18)
    ee30:	00800484 	movi	r2,18
    ee34:	8c400715 	stw	r17,28(r17)
    ee38:	8d800815 	stw	r22,32(r17)
    ee3c:	8d400915 	stw	r21,36(r17)
    ee40:	8d000a15 	stw	r20,40(r17)
    ee44:	8cc00b15 	stw	r19,44(r17)
    ee48:	8080030d 	sth	r2,12(r16)
    ee4c:	00800084 	movi	r2,2
    ee50:	80000015 	stw	zero,0(r16)
    ee54:	80000115 	stw	zero,4(r16)
    ee58:	80000215 	stw	zero,8(r16)
    ee5c:	80001915 	stw	zero,100(r16)
    ee60:	8080038d 	sth	r2,14(r16)
    ee64:	80000415 	stw	zero,16(r16)
    ee68:	80000515 	stw	zero,20(r16)
    ee6c:	80000615 	stw	zero,24(r16)
    ee70:	b80d883a 	mov	r6,r23
    ee74:	000b883a 	mov	r5,zero
    ee78:	81001704 	addi	r4,r16,92
    ee7c:	00088280 	call	8828 <memset>
    ee80:	00800044 	movi	r2,1
    ee84:	84000715 	stw	r16,28(r16)
    ee88:	85800815 	stw	r22,32(r16)
    ee8c:	85400915 	stw	r21,36(r16)
    ee90:	85000a15 	stw	r20,40(r16)
    ee94:	84c00b15 	stw	r19,44(r16)
    ee98:	90800e15 	stw	r2,56(r18)
    ee9c:	dfc00817 	ldw	ra,32(sp)
    eea0:	ddc00717 	ldw	r23,28(sp)
    eea4:	dd800617 	ldw	r22,24(sp)
    eea8:	dd400517 	ldw	r21,20(sp)
    eeac:	dd000417 	ldw	r20,16(sp)
    eeb0:	dcc00317 	ldw	r19,12(sp)
    eeb4:	dc800217 	ldw	r18,8(sp)
    eeb8:	dc400117 	ldw	r17,4(sp)
    eebc:	dc000017 	ldw	r16,0(sp)
    eec0:	dec00904 	addi	sp,sp,36
    eec4:	f800283a 	ret

0000eec8 <__fp_lock>:
    eec8:	0005883a 	mov	r2,zero
    eecc:	f800283a 	ret

0000eed0 <__sfmoreglue>:
    eed0:	defffc04 	addi	sp,sp,-16
    eed4:	dc400115 	stw	r17,4(sp)
    eed8:	2c7fffc4 	addi	r17,r5,-1
    eedc:	8c401a24 	muli	r17,r17,104
    eee0:	dc800215 	stw	r18,8(sp)
    eee4:	2825883a 	mov	r18,r5
    eee8:	89401d04 	addi	r5,r17,116
    eeec:	dc000015 	stw	r16,0(sp)
    eef0:	dfc00315 	stw	ra,12(sp)
    eef4:	000fdc80 	call	fdc8 <_malloc_r>
    eef8:	1021883a 	mov	r16,r2
    eefc:	10000726 	beq	r2,zero,ef1c <__sfmoreglue+0x4c>
    ef00:	11000304 	addi	r4,r2,12
    ef04:	10000015 	stw	zero,0(r2)
    ef08:	14800115 	stw	r18,4(r2)
    ef0c:	11000215 	stw	r4,8(r2)
    ef10:	89801a04 	addi	r6,r17,104
    ef14:	000b883a 	mov	r5,zero
    ef18:	00088280 	call	8828 <memset>
    ef1c:	8005883a 	mov	r2,r16
    ef20:	dfc00317 	ldw	ra,12(sp)
    ef24:	dc800217 	ldw	r18,8(sp)
    ef28:	dc400117 	ldw	r17,4(sp)
    ef2c:	dc000017 	ldw	r16,0(sp)
    ef30:	dec00404 	addi	sp,sp,16
    ef34:	f800283a 	ret

0000ef38 <__sfp>:
    ef38:	defffb04 	addi	sp,sp,-20
    ef3c:	dc000015 	stw	r16,0(sp)
    ef40:	04020034 	movhi	r16,2048
    ef44:	8409e404 	addi	r16,r16,10128
    ef48:	dcc00315 	stw	r19,12(sp)
    ef4c:	2027883a 	mov	r19,r4
    ef50:	81000017 	ldw	r4,0(r16)
    ef54:	dfc00415 	stw	ra,16(sp)
    ef58:	dc800215 	stw	r18,8(sp)
    ef5c:	20800e17 	ldw	r2,56(r4)
    ef60:	dc400115 	stw	r17,4(sp)
    ef64:	1000021e 	bne	r2,zero,ef70 <__sfp+0x38>
    ef68:	000ed2c0 	call	ed2c <__sinit.part.1>
    ef6c:	81000017 	ldw	r4,0(r16)
    ef70:	2480b804 	addi	r18,r4,736
    ef74:	047fffc4 	movi	r17,-1
    ef78:	91000117 	ldw	r4,4(r18)
    ef7c:	94000217 	ldw	r16,8(r18)
    ef80:	213fffc4 	addi	r4,r4,-1
    ef84:	20000a16 	blt	r4,zero,efb0 <__sfp+0x78>
    ef88:	8080030f 	ldh	r2,12(r16)
    ef8c:	10000c26 	beq	r2,zero,efc0 <__sfp+0x88>
    ef90:	80c01d04 	addi	r3,r16,116
    ef94:	00000206 	br	efa0 <__sfp+0x68>
    ef98:	18bfe60f 	ldh	r2,-104(r3)
    ef9c:	10000826 	beq	r2,zero,efc0 <__sfp+0x88>
    efa0:	213fffc4 	addi	r4,r4,-1
    efa4:	1c3ffd04 	addi	r16,r3,-12
    efa8:	18c01a04 	addi	r3,r3,104
    efac:	247ffa1e 	bne	r4,r17,ef98 <__alt_data_end+0xf000ef98>
    efb0:	90800017 	ldw	r2,0(r18)
    efb4:	10001d26 	beq	r2,zero,f02c <__sfp+0xf4>
    efb8:	1025883a 	mov	r18,r2
    efbc:	003fee06 	br	ef78 <__alt_data_end+0xf000ef78>
    efc0:	00bfffc4 	movi	r2,-1
    efc4:	8080038d 	sth	r2,14(r16)
    efc8:	00800044 	movi	r2,1
    efcc:	8080030d 	sth	r2,12(r16)
    efd0:	80001915 	stw	zero,100(r16)
    efd4:	80000015 	stw	zero,0(r16)
    efd8:	80000215 	stw	zero,8(r16)
    efdc:	80000115 	stw	zero,4(r16)
    efe0:	80000415 	stw	zero,16(r16)
    efe4:	80000515 	stw	zero,20(r16)
    efe8:	80000615 	stw	zero,24(r16)
    efec:	01800204 	movi	r6,8
    eff0:	000b883a 	mov	r5,zero
    eff4:	81001704 	addi	r4,r16,92
    eff8:	00088280 	call	8828 <memset>
    effc:	8005883a 	mov	r2,r16
    f000:	80000c15 	stw	zero,48(r16)
    f004:	80000d15 	stw	zero,52(r16)
    f008:	80001115 	stw	zero,68(r16)
    f00c:	80001215 	stw	zero,72(r16)
    f010:	dfc00417 	ldw	ra,16(sp)
    f014:	dcc00317 	ldw	r19,12(sp)
    f018:	dc800217 	ldw	r18,8(sp)
    f01c:	dc400117 	ldw	r17,4(sp)
    f020:	dc000017 	ldw	r16,0(sp)
    f024:	dec00504 	addi	sp,sp,20
    f028:	f800283a 	ret
    f02c:	01400104 	movi	r5,4
    f030:	9809883a 	mov	r4,r19
    f034:	000eed00 	call	eed0 <__sfmoreglue>
    f038:	90800015 	stw	r2,0(r18)
    f03c:	103fde1e 	bne	r2,zero,efb8 <__alt_data_end+0xf000efb8>
    f040:	00800304 	movi	r2,12
    f044:	98800015 	stw	r2,0(r19)
    f048:	0005883a 	mov	r2,zero
    f04c:	003ff006 	br	f010 <__alt_data_end+0xf000f010>

0000f050 <_cleanup>:
    f050:	00820034 	movhi	r2,2048
    f054:	1089e404 	addi	r2,r2,10128
    f058:	11000017 	ldw	r4,0(r2)
    f05c:	01400074 	movhi	r5,1
    f060:	29530804 	addi	r5,r5,19488
    f064:	000fa6c1 	jmpi	fa6c <_fwalk_reent>

0000f068 <__sinit>:
    f068:	20800e17 	ldw	r2,56(r4)
    f06c:	10000126 	beq	r2,zero,f074 <__sinit+0xc>
    f070:	f800283a 	ret
    f074:	000ed2c1 	jmpi	ed2c <__sinit.part.1>

0000f078 <__sfp_lock_acquire>:
    f078:	f800283a 	ret

0000f07c <__sfp_lock_release>:
    f07c:	f800283a 	ret

0000f080 <__sinit_lock_acquire>:
    f080:	f800283a 	ret

0000f084 <__sinit_lock_release>:
    f084:	f800283a 	ret

0000f088 <__fp_lock_all>:
    f088:	00820034 	movhi	r2,2048
    f08c:	1089e504 	addi	r2,r2,10132
    f090:	11000017 	ldw	r4,0(r2)
    f094:	01400074 	movhi	r5,1
    f098:	297bb204 	addi	r5,r5,-4408
    f09c:	000f9a81 	jmpi	f9a8 <_fwalk>

0000f0a0 <__fp_unlock_all>:
    f0a0:	00820034 	movhi	r2,2048
    f0a4:	1089e504 	addi	r2,r2,10132
    f0a8:	11000017 	ldw	r4,0(r2)
    f0ac:	01400074 	movhi	r5,1
    f0b0:	297b4604 	addi	r5,r5,-4840
    f0b4:	000f9a81 	jmpi	f9a8 <_fwalk>

0000f0b8 <_malloc_trim_r>:
    f0b8:	defffb04 	addi	sp,sp,-20
    f0bc:	dcc00315 	stw	r19,12(sp)
    f0c0:	04c20034 	movhi	r19,2048
    f0c4:	dc800215 	stw	r18,8(sp)
    f0c8:	dc400115 	stw	r17,4(sp)
    f0cc:	dc000015 	stw	r16,0(sp)
    f0d0:	dfc00415 	stw	ra,16(sp)
    f0d4:	2821883a 	mov	r16,r5
    f0d8:	9cc37704 	addi	r19,r19,3548
    f0dc:	2025883a 	mov	r18,r4
    f0e0:	0016cf80 	call	16cf8 <__malloc_lock>
    f0e4:	98800217 	ldw	r2,8(r19)
    f0e8:	14400117 	ldw	r17,4(r2)
    f0ec:	00bfff04 	movi	r2,-4
    f0f0:	88a2703a 	and	r17,r17,r2
    f0f4:	8c21c83a 	sub	r16,r17,r16
    f0f8:	8403fbc4 	addi	r16,r16,4079
    f0fc:	8020d33a 	srli	r16,r16,12
    f100:	0083ffc4 	movi	r2,4095
    f104:	843fffc4 	addi	r16,r16,-1
    f108:	8020933a 	slli	r16,r16,12
    f10c:	1400060e 	bge	r2,r16,f128 <_malloc_trim_r+0x70>
    f110:	000b883a 	mov	r5,zero
    f114:	9009883a 	mov	r4,r18
    f118:	0011de80 	call	11de8 <_sbrk_r>
    f11c:	98c00217 	ldw	r3,8(r19)
    f120:	1c47883a 	add	r3,r3,r17
    f124:	10c00a26 	beq	r2,r3,f150 <_malloc_trim_r+0x98>
    f128:	9009883a 	mov	r4,r18
    f12c:	0016d1c0 	call	16d1c <__malloc_unlock>
    f130:	0005883a 	mov	r2,zero
    f134:	dfc00417 	ldw	ra,16(sp)
    f138:	dcc00317 	ldw	r19,12(sp)
    f13c:	dc800217 	ldw	r18,8(sp)
    f140:	dc400117 	ldw	r17,4(sp)
    f144:	dc000017 	ldw	r16,0(sp)
    f148:	dec00504 	addi	sp,sp,20
    f14c:	f800283a 	ret
    f150:	040bc83a 	sub	r5,zero,r16
    f154:	9009883a 	mov	r4,r18
    f158:	0011de80 	call	11de8 <_sbrk_r>
    f15c:	00ffffc4 	movi	r3,-1
    f160:	10c00d26 	beq	r2,r3,f198 <_malloc_trim_r+0xe0>
    f164:	00c20234 	movhi	r3,2056
    f168:	18fea104 	addi	r3,r3,-1404
    f16c:	18800017 	ldw	r2,0(r3)
    f170:	99000217 	ldw	r4,8(r19)
    f174:	8c23c83a 	sub	r17,r17,r16
    f178:	8c400054 	ori	r17,r17,1
    f17c:	1421c83a 	sub	r16,r2,r16
    f180:	24400115 	stw	r17,4(r4)
    f184:	9009883a 	mov	r4,r18
    f188:	1c000015 	stw	r16,0(r3)
    f18c:	0016d1c0 	call	16d1c <__malloc_unlock>
    f190:	00800044 	movi	r2,1
    f194:	003fe706 	br	f134 <__alt_data_end+0xf000f134>
    f198:	000b883a 	mov	r5,zero
    f19c:	9009883a 	mov	r4,r18
    f1a0:	0011de80 	call	11de8 <_sbrk_r>
    f1a4:	99000217 	ldw	r4,8(r19)
    f1a8:	014003c4 	movi	r5,15
    f1ac:	1107c83a 	sub	r3,r2,r4
    f1b0:	28ffdd0e 	bge	r5,r3,f128 <__alt_data_end+0xf000f128>
    f1b4:	01420034 	movhi	r5,2048
    f1b8:	2949e704 	addi	r5,r5,10140
    f1bc:	29400017 	ldw	r5,0(r5)
    f1c0:	18c00054 	ori	r3,r3,1
    f1c4:	20c00115 	stw	r3,4(r4)
    f1c8:	00c20234 	movhi	r3,2056
    f1cc:	1145c83a 	sub	r2,r2,r5
    f1d0:	18fea104 	addi	r3,r3,-1404
    f1d4:	18800015 	stw	r2,0(r3)
    f1d8:	003fd306 	br	f128 <__alt_data_end+0xf000f128>

0000f1dc <_free_r>:
    f1dc:	28004126 	beq	r5,zero,f2e4 <_free_r+0x108>
    f1e0:	defffd04 	addi	sp,sp,-12
    f1e4:	dc400115 	stw	r17,4(sp)
    f1e8:	dc000015 	stw	r16,0(sp)
    f1ec:	2023883a 	mov	r17,r4
    f1f0:	2821883a 	mov	r16,r5
    f1f4:	dfc00215 	stw	ra,8(sp)
    f1f8:	0016cf80 	call	16cf8 <__malloc_lock>
    f1fc:	81ffff17 	ldw	r7,-4(r16)
    f200:	00bfff84 	movi	r2,-2
    f204:	01020034 	movhi	r4,2048
    f208:	81bffe04 	addi	r6,r16,-8
    f20c:	3884703a 	and	r2,r7,r2
    f210:	21037704 	addi	r4,r4,3548
    f214:	308b883a 	add	r5,r6,r2
    f218:	2a400117 	ldw	r9,4(r5)
    f21c:	22000217 	ldw	r8,8(r4)
    f220:	00ffff04 	movi	r3,-4
    f224:	48c6703a 	and	r3,r9,r3
    f228:	2a005726 	beq	r5,r8,f388 <_free_r+0x1ac>
    f22c:	28c00115 	stw	r3,4(r5)
    f230:	39c0004c 	andi	r7,r7,1
    f234:	3800091e 	bne	r7,zero,f25c <_free_r+0x80>
    f238:	823ffe17 	ldw	r8,-8(r16)
    f23c:	22400204 	addi	r9,r4,8
    f240:	320dc83a 	sub	r6,r6,r8
    f244:	31c00217 	ldw	r7,8(r6)
    f248:	1205883a 	add	r2,r2,r8
    f24c:	3a406526 	beq	r7,r9,f3e4 <_free_r+0x208>
    f250:	32000317 	ldw	r8,12(r6)
    f254:	3a000315 	stw	r8,12(r7)
    f258:	41c00215 	stw	r7,8(r8)
    f25c:	28cf883a 	add	r7,r5,r3
    f260:	39c00117 	ldw	r7,4(r7)
    f264:	39c0004c 	andi	r7,r7,1
    f268:	38003a26 	beq	r7,zero,f354 <_free_r+0x178>
    f26c:	10c00054 	ori	r3,r2,1
    f270:	30c00115 	stw	r3,4(r6)
    f274:	3087883a 	add	r3,r6,r2
    f278:	18800015 	stw	r2,0(r3)
    f27c:	00c07fc4 	movi	r3,511
    f280:	18801936 	bltu	r3,r2,f2e8 <_free_r+0x10c>
    f284:	1004d0fa 	srli	r2,r2,3
    f288:	01c00044 	movi	r7,1
    f28c:	21400117 	ldw	r5,4(r4)
    f290:	10c00044 	addi	r3,r2,1
    f294:	18c7883a 	add	r3,r3,r3
    f298:	1005d0ba 	srai	r2,r2,2
    f29c:	18c7883a 	add	r3,r3,r3
    f2a0:	18c7883a 	add	r3,r3,r3
    f2a4:	1907883a 	add	r3,r3,r4
    f2a8:	3884983a 	sll	r2,r7,r2
    f2ac:	19c00017 	ldw	r7,0(r3)
    f2b0:	1a3ffe04 	addi	r8,r3,-8
    f2b4:	1144b03a 	or	r2,r2,r5
    f2b8:	32000315 	stw	r8,12(r6)
    f2bc:	31c00215 	stw	r7,8(r6)
    f2c0:	20800115 	stw	r2,4(r4)
    f2c4:	19800015 	stw	r6,0(r3)
    f2c8:	39800315 	stw	r6,12(r7)
    f2cc:	8809883a 	mov	r4,r17
    f2d0:	dfc00217 	ldw	ra,8(sp)
    f2d4:	dc400117 	ldw	r17,4(sp)
    f2d8:	dc000017 	ldw	r16,0(sp)
    f2dc:	dec00304 	addi	sp,sp,12
    f2e0:	0016d1c1 	jmpi	16d1c <__malloc_unlock>
    f2e4:	f800283a 	ret
    f2e8:	100ad27a 	srli	r5,r2,9
    f2ec:	00c00104 	movi	r3,4
    f2f0:	19404a36 	bltu	r3,r5,f41c <_free_r+0x240>
    f2f4:	100ad1ba 	srli	r5,r2,6
    f2f8:	28c00e44 	addi	r3,r5,57
    f2fc:	18c7883a 	add	r3,r3,r3
    f300:	29400e04 	addi	r5,r5,56
    f304:	18c7883a 	add	r3,r3,r3
    f308:	18c7883a 	add	r3,r3,r3
    f30c:	1909883a 	add	r4,r3,r4
    f310:	20c00017 	ldw	r3,0(r4)
    f314:	01c20034 	movhi	r7,2048
    f318:	213ffe04 	addi	r4,r4,-8
    f31c:	39c37704 	addi	r7,r7,3548
    f320:	20c04426 	beq	r4,r3,f434 <_free_r+0x258>
    f324:	01ffff04 	movi	r7,-4
    f328:	19400117 	ldw	r5,4(r3)
    f32c:	29ca703a 	and	r5,r5,r7
    f330:	1140022e 	bgeu	r2,r5,f33c <_free_r+0x160>
    f334:	18c00217 	ldw	r3,8(r3)
    f338:	20fffb1e 	bne	r4,r3,f328 <__alt_data_end+0xf000f328>
    f33c:	19000317 	ldw	r4,12(r3)
    f340:	31000315 	stw	r4,12(r6)
    f344:	30c00215 	stw	r3,8(r6)
    f348:	21800215 	stw	r6,8(r4)
    f34c:	19800315 	stw	r6,12(r3)
    f350:	003fde06 	br	f2cc <__alt_data_end+0xf000f2cc>
    f354:	29c00217 	ldw	r7,8(r5)
    f358:	10c5883a 	add	r2,r2,r3
    f35c:	00c20034 	movhi	r3,2048
    f360:	18c37904 	addi	r3,r3,3556
    f364:	38c03b26 	beq	r7,r3,f454 <_free_r+0x278>
    f368:	2a000317 	ldw	r8,12(r5)
    f36c:	11400054 	ori	r5,r2,1
    f370:	3087883a 	add	r3,r6,r2
    f374:	3a000315 	stw	r8,12(r7)
    f378:	41c00215 	stw	r7,8(r8)
    f37c:	31400115 	stw	r5,4(r6)
    f380:	18800015 	stw	r2,0(r3)
    f384:	003fbd06 	br	f27c <__alt_data_end+0xf000f27c>
    f388:	39c0004c 	andi	r7,r7,1
    f38c:	10c5883a 	add	r2,r2,r3
    f390:	3800071e 	bne	r7,zero,f3b0 <_free_r+0x1d4>
    f394:	81fffe17 	ldw	r7,-8(r16)
    f398:	31cdc83a 	sub	r6,r6,r7
    f39c:	30c00317 	ldw	r3,12(r6)
    f3a0:	31400217 	ldw	r5,8(r6)
    f3a4:	11c5883a 	add	r2,r2,r7
    f3a8:	28c00315 	stw	r3,12(r5)
    f3ac:	19400215 	stw	r5,8(r3)
    f3b0:	10c00054 	ori	r3,r2,1
    f3b4:	30c00115 	stw	r3,4(r6)
    f3b8:	00c20034 	movhi	r3,2048
    f3bc:	18c9e804 	addi	r3,r3,10144
    f3c0:	18c00017 	ldw	r3,0(r3)
    f3c4:	21800215 	stw	r6,8(r4)
    f3c8:	10ffc036 	bltu	r2,r3,f2cc <__alt_data_end+0xf000f2cc>
    f3cc:	00820034 	movhi	r2,2048
    f3d0:	108a2604 	addi	r2,r2,10392
    f3d4:	11400017 	ldw	r5,0(r2)
    f3d8:	8809883a 	mov	r4,r17
    f3dc:	000f0b80 	call	f0b8 <_malloc_trim_r>
    f3e0:	003fba06 	br	f2cc <__alt_data_end+0xf000f2cc>
    f3e4:	28c9883a 	add	r4,r5,r3
    f3e8:	21000117 	ldw	r4,4(r4)
    f3ec:	2100004c 	andi	r4,r4,1
    f3f0:	2000391e 	bne	r4,zero,f4d8 <_free_r+0x2fc>
    f3f4:	29c00217 	ldw	r7,8(r5)
    f3f8:	29000317 	ldw	r4,12(r5)
    f3fc:	1885883a 	add	r2,r3,r2
    f400:	10c00054 	ori	r3,r2,1
    f404:	39000315 	stw	r4,12(r7)
    f408:	21c00215 	stw	r7,8(r4)
    f40c:	30c00115 	stw	r3,4(r6)
    f410:	308d883a 	add	r6,r6,r2
    f414:	30800015 	stw	r2,0(r6)
    f418:	003fac06 	br	f2cc <__alt_data_end+0xf000f2cc>
    f41c:	00c00504 	movi	r3,20
    f420:	19401536 	bltu	r3,r5,f478 <_free_r+0x29c>
    f424:	28c01704 	addi	r3,r5,92
    f428:	18c7883a 	add	r3,r3,r3
    f42c:	294016c4 	addi	r5,r5,91
    f430:	003fb406 	br	f304 <__alt_data_end+0xf000f304>
    f434:	280bd0ba 	srai	r5,r5,2
    f438:	00c00044 	movi	r3,1
    f43c:	38800117 	ldw	r2,4(r7)
    f440:	194a983a 	sll	r5,r3,r5
    f444:	2007883a 	mov	r3,r4
    f448:	2884b03a 	or	r2,r5,r2
    f44c:	38800115 	stw	r2,4(r7)
    f450:	003fbb06 	br	f340 <__alt_data_end+0xf000f340>
    f454:	21800515 	stw	r6,20(r4)
    f458:	21800415 	stw	r6,16(r4)
    f45c:	10c00054 	ori	r3,r2,1
    f460:	31c00315 	stw	r7,12(r6)
    f464:	31c00215 	stw	r7,8(r6)
    f468:	30c00115 	stw	r3,4(r6)
    f46c:	308d883a 	add	r6,r6,r2
    f470:	30800015 	stw	r2,0(r6)
    f474:	003f9506 	br	f2cc <__alt_data_end+0xf000f2cc>
    f478:	00c01504 	movi	r3,84
    f47c:	19400536 	bltu	r3,r5,f494 <_free_r+0x2b8>
    f480:	100ad33a 	srli	r5,r2,12
    f484:	28c01bc4 	addi	r3,r5,111
    f488:	18c7883a 	add	r3,r3,r3
    f48c:	29401b84 	addi	r5,r5,110
    f490:	003f9c06 	br	f304 <__alt_data_end+0xf000f304>
    f494:	00c05504 	movi	r3,340
    f498:	19400536 	bltu	r3,r5,f4b0 <_free_r+0x2d4>
    f49c:	100ad3fa 	srli	r5,r2,15
    f4a0:	28c01e04 	addi	r3,r5,120
    f4a4:	18c7883a 	add	r3,r3,r3
    f4a8:	29401dc4 	addi	r5,r5,119
    f4ac:	003f9506 	br	f304 <__alt_data_end+0xf000f304>
    f4b0:	00c15504 	movi	r3,1364
    f4b4:	19400536 	bltu	r3,r5,f4cc <_free_r+0x2f0>
    f4b8:	100ad4ba 	srli	r5,r2,18
    f4bc:	28c01f44 	addi	r3,r5,125
    f4c0:	18c7883a 	add	r3,r3,r3
    f4c4:	29401f04 	addi	r5,r5,124
    f4c8:	003f8e06 	br	f304 <__alt_data_end+0xf000f304>
    f4cc:	00c03f84 	movi	r3,254
    f4d0:	01401f84 	movi	r5,126
    f4d4:	003f8b06 	br	f304 <__alt_data_end+0xf000f304>
    f4d8:	10c00054 	ori	r3,r2,1
    f4dc:	30c00115 	stw	r3,4(r6)
    f4e0:	308d883a 	add	r6,r6,r2
    f4e4:	30800015 	stw	r2,0(r6)
    f4e8:	003f7806 	br	f2cc <__alt_data_end+0xf000f2cc>

0000f4ec <__sfvwrite_r>:
    f4ec:	30800217 	ldw	r2,8(r6)
    f4f0:	10006726 	beq	r2,zero,f690 <__sfvwrite_r+0x1a4>
    f4f4:	28c0030b 	ldhu	r3,12(r5)
    f4f8:	defff404 	addi	sp,sp,-48
    f4fc:	dd400715 	stw	r21,28(sp)
    f500:	dd000615 	stw	r20,24(sp)
    f504:	dc000215 	stw	r16,8(sp)
    f508:	dfc00b15 	stw	ra,44(sp)
    f50c:	df000a15 	stw	fp,40(sp)
    f510:	ddc00915 	stw	r23,36(sp)
    f514:	dd800815 	stw	r22,32(sp)
    f518:	dcc00515 	stw	r19,20(sp)
    f51c:	dc800415 	stw	r18,16(sp)
    f520:	dc400315 	stw	r17,12(sp)
    f524:	1880020c 	andi	r2,r3,8
    f528:	2821883a 	mov	r16,r5
    f52c:	202b883a 	mov	r21,r4
    f530:	3029883a 	mov	r20,r6
    f534:	10002726 	beq	r2,zero,f5d4 <__sfvwrite_r+0xe8>
    f538:	28800417 	ldw	r2,16(r5)
    f53c:	10002526 	beq	r2,zero,f5d4 <__sfvwrite_r+0xe8>
    f540:	1880008c 	andi	r2,r3,2
    f544:	a4400017 	ldw	r17,0(r20)
    f548:	10002a26 	beq	r2,zero,f5f4 <__sfvwrite_r+0x108>
    f54c:	05a00034 	movhi	r22,32768
    f550:	0027883a 	mov	r19,zero
    f554:	0025883a 	mov	r18,zero
    f558:	b5bf0004 	addi	r22,r22,-1024
    f55c:	980d883a 	mov	r6,r19
    f560:	a809883a 	mov	r4,r21
    f564:	90004626 	beq	r18,zero,f680 <__sfvwrite_r+0x194>
    f568:	900f883a 	mov	r7,r18
    f56c:	b480022e 	bgeu	r22,r18,f578 <__sfvwrite_r+0x8c>
    f570:	01e00034 	movhi	r7,32768
    f574:	39ff0004 	addi	r7,r7,-1024
    f578:	80800917 	ldw	r2,36(r16)
    f57c:	81400717 	ldw	r5,28(r16)
    f580:	103ee83a 	callr	r2
    f584:	0080570e 	bge	zero,r2,f6e4 <__sfvwrite_r+0x1f8>
    f588:	a0c00217 	ldw	r3,8(r20)
    f58c:	98a7883a 	add	r19,r19,r2
    f590:	90a5c83a 	sub	r18,r18,r2
    f594:	1885c83a 	sub	r2,r3,r2
    f598:	a0800215 	stw	r2,8(r20)
    f59c:	103fef1e 	bne	r2,zero,f55c <__alt_data_end+0xf000f55c>
    f5a0:	0005883a 	mov	r2,zero
    f5a4:	dfc00b17 	ldw	ra,44(sp)
    f5a8:	df000a17 	ldw	fp,40(sp)
    f5ac:	ddc00917 	ldw	r23,36(sp)
    f5b0:	dd800817 	ldw	r22,32(sp)
    f5b4:	dd400717 	ldw	r21,28(sp)
    f5b8:	dd000617 	ldw	r20,24(sp)
    f5bc:	dcc00517 	ldw	r19,20(sp)
    f5c0:	dc800417 	ldw	r18,16(sp)
    f5c4:	dc400317 	ldw	r17,12(sp)
    f5c8:	dc000217 	ldw	r16,8(sp)
    f5cc:	dec00c04 	addi	sp,sp,48
    f5d0:	f800283a 	ret
    f5d4:	800b883a 	mov	r5,r16
    f5d8:	a809883a 	mov	r4,r21
    f5dc:	000d0940 	call	d094 <__swsetup_r>
    f5e0:	1000eb1e 	bne	r2,zero,f990 <__sfvwrite_r+0x4a4>
    f5e4:	80c0030b 	ldhu	r3,12(r16)
    f5e8:	a4400017 	ldw	r17,0(r20)
    f5ec:	1880008c 	andi	r2,r3,2
    f5f0:	103fd61e 	bne	r2,zero,f54c <__alt_data_end+0xf000f54c>
    f5f4:	1880004c 	andi	r2,r3,1
    f5f8:	10003f1e 	bne	r2,zero,f6f8 <__sfvwrite_r+0x20c>
    f5fc:	0039883a 	mov	fp,zero
    f600:	0025883a 	mov	r18,zero
    f604:	90001a26 	beq	r18,zero,f670 <__sfvwrite_r+0x184>
    f608:	1880800c 	andi	r2,r3,512
    f60c:	84c00217 	ldw	r19,8(r16)
    f610:	10002126 	beq	r2,zero,f698 <__sfvwrite_r+0x1ac>
    f614:	982f883a 	mov	r23,r19
    f618:	94c09336 	bltu	r18,r19,f868 <__sfvwrite_r+0x37c>
    f61c:	1881200c 	andi	r2,r3,1152
    f620:	10009e1e 	bne	r2,zero,f89c <__sfvwrite_r+0x3b0>
    f624:	81000017 	ldw	r4,0(r16)
    f628:	b80d883a 	mov	r6,r23
    f62c:	e00b883a 	mov	r5,fp
    f630:	00106b80 	call	106b8 <memmove>
    f634:	80c00217 	ldw	r3,8(r16)
    f638:	81000017 	ldw	r4,0(r16)
    f63c:	9005883a 	mov	r2,r18
    f640:	1ce7c83a 	sub	r19,r3,r19
    f644:	25cf883a 	add	r7,r4,r23
    f648:	84c00215 	stw	r19,8(r16)
    f64c:	81c00015 	stw	r7,0(r16)
    f650:	a0c00217 	ldw	r3,8(r20)
    f654:	e0b9883a 	add	fp,fp,r2
    f658:	90a5c83a 	sub	r18,r18,r2
    f65c:	18a7c83a 	sub	r19,r3,r2
    f660:	a4c00215 	stw	r19,8(r20)
    f664:	983fce26 	beq	r19,zero,f5a0 <__alt_data_end+0xf000f5a0>
    f668:	80c0030b 	ldhu	r3,12(r16)
    f66c:	903fe61e 	bne	r18,zero,f608 <__alt_data_end+0xf000f608>
    f670:	8f000017 	ldw	fp,0(r17)
    f674:	8c800117 	ldw	r18,4(r17)
    f678:	8c400204 	addi	r17,r17,8
    f67c:	003fe106 	br	f604 <__alt_data_end+0xf000f604>
    f680:	8cc00017 	ldw	r19,0(r17)
    f684:	8c800117 	ldw	r18,4(r17)
    f688:	8c400204 	addi	r17,r17,8
    f68c:	003fb306 	br	f55c <__alt_data_end+0xf000f55c>
    f690:	0005883a 	mov	r2,zero
    f694:	f800283a 	ret
    f698:	81000017 	ldw	r4,0(r16)
    f69c:	80800417 	ldw	r2,16(r16)
    f6a0:	11005736 	bltu	r2,r4,f800 <__sfvwrite_r+0x314>
    f6a4:	85c00517 	ldw	r23,20(r16)
    f6a8:	95c05536 	bltu	r18,r23,f800 <__sfvwrite_r+0x314>
    f6ac:	00a00034 	movhi	r2,32768
    f6b0:	10bfffc4 	addi	r2,r2,-1
    f6b4:	9009883a 	mov	r4,r18
    f6b8:	1480012e 	bgeu	r2,r18,f6c0 <__sfvwrite_r+0x1d4>
    f6bc:	1009883a 	mov	r4,r2
    f6c0:	b80b883a 	mov	r5,r23
    f6c4:	00084b00 	call	84b0 <__divsi3>
    f6c8:	15cf383a 	mul	r7,r2,r23
    f6cc:	81400717 	ldw	r5,28(r16)
    f6d0:	80800917 	ldw	r2,36(r16)
    f6d4:	e00d883a 	mov	r6,fp
    f6d8:	a809883a 	mov	r4,r21
    f6dc:	103ee83a 	callr	r2
    f6e0:	00bfdb16 	blt	zero,r2,f650 <__alt_data_end+0xf000f650>
    f6e4:	8080030b 	ldhu	r2,12(r16)
    f6e8:	10801014 	ori	r2,r2,64
    f6ec:	8080030d 	sth	r2,12(r16)
    f6f0:	00bfffc4 	movi	r2,-1
    f6f4:	003fab06 	br	f5a4 <__alt_data_end+0xf000f5a4>
    f6f8:	0027883a 	mov	r19,zero
    f6fc:	0011883a 	mov	r8,zero
    f700:	0039883a 	mov	fp,zero
    f704:	0025883a 	mov	r18,zero
    f708:	90001f26 	beq	r18,zero,f788 <__sfvwrite_r+0x29c>
    f70c:	40005a26 	beq	r8,zero,f878 <__sfvwrite_r+0x38c>
    f710:	982d883a 	mov	r22,r19
    f714:	94c0012e 	bgeu	r18,r19,f71c <__sfvwrite_r+0x230>
    f718:	902d883a 	mov	r22,r18
    f71c:	81000017 	ldw	r4,0(r16)
    f720:	80800417 	ldw	r2,16(r16)
    f724:	b02f883a 	mov	r23,r22
    f728:	81c00517 	ldw	r7,20(r16)
    f72c:	1100032e 	bgeu	r2,r4,f73c <__sfvwrite_r+0x250>
    f730:	80c00217 	ldw	r3,8(r16)
    f734:	38c7883a 	add	r3,r7,r3
    f738:	1d801816 	blt	r3,r22,f79c <__sfvwrite_r+0x2b0>
    f73c:	b1c03e16 	blt	r22,r7,f838 <__sfvwrite_r+0x34c>
    f740:	80800917 	ldw	r2,36(r16)
    f744:	81400717 	ldw	r5,28(r16)
    f748:	e00d883a 	mov	r6,fp
    f74c:	da000115 	stw	r8,4(sp)
    f750:	a809883a 	mov	r4,r21
    f754:	103ee83a 	callr	r2
    f758:	102f883a 	mov	r23,r2
    f75c:	da000117 	ldw	r8,4(sp)
    f760:	00bfe00e 	bge	zero,r2,f6e4 <__alt_data_end+0xf000f6e4>
    f764:	9de7c83a 	sub	r19,r19,r23
    f768:	98001f26 	beq	r19,zero,f7e8 <__sfvwrite_r+0x2fc>
    f76c:	a0800217 	ldw	r2,8(r20)
    f770:	e5f9883a 	add	fp,fp,r23
    f774:	95e5c83a 	sub	r18,r18,r23
    f778:	15efc83a 	sub	r23,r2,r23
    f77c:	a5c00215 	stw	r23,8(r20)
    f780:	b83f8726 	beq	r23,zero,f5a0 <__alt_data_end+0xf000f5a0>
    f784:	903fe11e 	bne	r18,zero,f70c <__alt_data_end+0xf000f70c>
    f788:	8f000017 	ldw	fp,0(r17)
    f78c:	8c800117 	ldw	r18,4(r17)
    f790:	0011883a 	mov	r8,zero
    f794:	8c400204 	addi	r17,r17,8
    f798:	003fdb06 	br	f708 <__alt_data_end+0xf000f708>
    f79c:	180d883a 	mov	r6,r3
    f7a0:	e00b883a 	mov	r5,fp
    f7a4:	da000115 	stw	r8,4(sp)
    f7a8:	d8c00015 	stw	r3,0(sp)
    f7ac:	00106b80 	call	106b8 <memmove>
    f7b0:	d8c00017 	ldw	r3,0(sp)
    f7b4:	80800017 	ldw	r2,0(r16)
    f7b8:	800b883a 	mov	r5,r16
    f7bc:	a809883a 	mov	r4,r21
    f7c0:	10c5883a 	add	r2,r2,r3
    f7c4:	80800015 	stw	r2,0(r16)
    f7c8:	d8c00015 	stw	r3,0(sp)
    f7cc:	000ec8c0 	call	ec8c <_fflush_r>
    f7d0:	d8c00017 	ldw	r3,0(sp)
    f7d4:	da000117 	ldw	r8,4(sp)
    f7d8:	103fc21e 	bne	r2,zero,f6e4 <__alt_data_end+0xf000f6e4>
    f7dc:	182f883a 	mov	r23,r3
    f7e0:	9de7c83a 	sub	r19,r19,r23
    f7e4:	983fe11e 	bne	r19,zero,f76c <__alt_data_end+0xf000f76c>
    f7e8:	800b883a 	mov	r5,r16
    f7ec:	a809883a 	mov	r4,r21
    f7f0:	000ec8c0 	call	ec8c <_fflush_r>
    f7f4:	103fbb1e 	bne	r2,zero,f6e4 <__alt_data_end+0xf000f6e4>
    f7f8:	0011883a 	mov	r8,zero
    f7fc:	003fdb06 	br	f76c <__alt_data_end+0xf000f76c>
    f800:	94c0012e 	bgeu	r18,r19,f808 <__sfvwrite_r+0x31c>
    f804:	9027883a 	mov	r19,r18
    f808:	980d883a 	mov	r6,r19
    f80c:	e00b883a 	mov	r5,fp
    f810:	00106b80 	call	106b8 <memmove>
    f814:	80800217 	ldw	r2,8(r16)
    f818:	80c00017 	ldw	r3,0(r16)
    f81c:	14c5c83a 	sub	r2,r2,r19
    f820:	1cc7883a 	add	r3,r3,r19
    f824:	80800215 	stw	r2,8(r16)
    f828:	80c00015 	stw	r3,0(r16)
    f82c:	10004326 	beq	r2,zero,f93c <__sfvwrite_r+0x450>
    f830:	9805883a 	mov	r2,r19
    f834:	003f8606 	br	f650 <__alt_data_end+0xf000f650>
    f838:	b00d883a 	mov	r6,r22
    f83c:	e00b883a 	mov	r5,fp
    f840:	da000115 	stw	r8,4(sp)
    f844:	00106b80 	call	106b8 <memmove>
    f848:	80800217 	ldw	r2,8(r16)
    f84c:	80c00017 	ldw	r3,0(r16)
    f850:	da000117 	ldw	r8,4(sp)
    f854:	1585c83a 	sub	r2,r2,r22
    f858:	1dad883a 	add	r22,r3,r22
    f85c:	80800215 	stw	r2,8(r16)
    f860:	85800015 	stw	r22,0(r16)
    f864:	003fbf06 	br	f764 <__alt_data_end+0xf000f764>
    f868:	81000017 	ldw	r4,0(r16)
    f86c:	9027883a 	mov	r19,r18
    f870:	902f883a 	mov	r23,r18
    f874:	003f6c06 	br	f628 <__alt_data_end+0xf000f628>
    f878:	900d883a 	mov	r6,r18
    f87c:	01400284 	movi	r5,10
    f880:	e009883a 	mov	r4,fp
    f884:	00105d40 	call	105d4 <memchr>
    f888:	10003e26 	beq	r2,zero,f984 <__sfvwrite_r+0x498>
    f88c:	10800044 	addi	r2,r2,1
    f890:	1727c83a 	sub	r19,r2,fp
    f894:	02000044 	movi	r8,1
    f898:	003f9d06 	br	f710 <__alt_data_end+0xf000f710>
    f89c:	80800517 	ldw	r2,20(r16)
    f8a0:	81400417 	ldw	r5,16(r16)
    f8a4:	81c00017 	ldw	r7,0(r16)
    f8a8:	10a7883a 	add	r19,r2,r2
    f8ac:	9885883a 	add	r2,r19,r2
    f8b0:	1026d7fa 	srli	r19,r2,31
    f8b4:	396dc83a 	sub	r22,r7,r5
    f8b8:	b1000044 	addi	r4,r22,1
    f8bc:	9885883a 	add	r2,r19,r2
    f8c0:	1027d07a 	srai	r19,r2,1
    f8c4:	2485883a 	add	r2,r4,r18
    f8c8:	980d883a 	mov	r6,r19
    f8cc:	9880022e 	bgeu	r19,r2,f8d8 <__sfvwrite_r+0x3ec>
    f8d0:	1027883a 	mov	r19,r2
    f8d4:	100d883a 	mov	r6,r2
    f8d8:	18c1000c 	andi	r3,r3,1024
    f8dc:	18001c26 	beq	r3,zero,f950 <__sfvwrite_r+0x464>
    f8e0:	300b883a 	mov	r5,r6
    f8e4:	a809883a 	mov	r4,r21
    f8e8:	000fdc80 	call	fdc8 <_malloc_r>
    f8ec:	102f883a 	mov	r23,r2
    f8f0:	10002926 	beq	r2,zero,f998 <__sfvwrite_r+0x4ac>
    f8f4:	81400417 	ldw	r5,16(r16)
    f8f8:	b00d883a 	mov	r6,r22
    f8fc:	1009883a 	mov	r4,r2
    f900:	00086e00 	call	86e0 <memcpy>
    f904:	8080030b 	ldhu	r2,12(r16)
    f908:	00fedfc4 	movi	r3,-1153
    f90c:	10c4703a 	and	r2,r2,r3
    f910:	10802014 	ori	r2,r2,128
    f914:	8080030d 	sth	r2,12(r16)
    f918:	bd89883a 	add	r4,r23,r22
    f91c:	9d8fc83a 	sub	r7,r19,r22
    f920:	85c00415 	stw	r23,16(r16)
    f924:	84c00515 	stw	r19,20(r16)
    f928:	81000015 	stw	r4,0(r16)
    f92c:	9027883a 	mov	r19,r18
    f930:	81c00215 	stw	r7,8(r16)
    f934:	902f883a 	mov	r23,r18
    f938:	003f3b06 	br	f628 <__alt_data_end+0xf000f628>
    f93c:	800b883a 	mov	r5,r16
    f940:	a809883a 	mov	r4,r21
    f944:	000ec8c0 	call	ec8c <_fflush_r>
    f948:	103fb926 	beq	r2,zero,f830 <__alt_data_end+0xf000f830>
    f94c:	003f6506 	br	f6e4 <__alt_data_end+0xf000f6e4>
    f950:	a809883a 	mov	r4,r21
    f954:	00118100 	call	11810 <_realloc_r>
    f958:	102f883a 	mov	r23,r2
    f95c:	103fee1e 	bne	r2,zero,f918 <__alt_data_end+0xf000f918>
    f960:	81400417 	ldw	r5,16(r16)
    f964:	a809883a 	mov	r4,r21
    f968:	000f1dc0 	call	f1dc <_free_r>
    f96c:	8080030b 	ldhu	r2,12(r16)
    f970:	00ffdfc4 	movi	r3,-129
    f974:	1884703a 	and	r2,r3,r2
    f978:	00c00304 	movi	r3,12
    f97c:	a8c00015 	stw	r3,0(r21)
    f980:	003f5906 	br	f6e8 <__alt_data_end+0xf000f6e8>
    f984:	94c00044 	addi	r19,r18,1
    f988:	02000044 	movi	r8,1
    f98c:	003f6006 	br	f710 <__alt_data_end+0xf000f710>
    f990:	00bfffc4 	movi	r2,-1
    f994:	003f0306 	br	f5a4 <__alt_data_end+0xf000f5a4>
    f998:	00800304 	movi	r2,12
    f99c:	a8800015 	stw	r2,0(r21)
    f9a0:	8080030b 	ldhu	r2,12(r16)
    f9a4:	003f5006 	br	f6e8 <__alt_data_end+0xf000f6e8>

0000f9a8 <_fwalk>:
    f9a8:	defff704 	addi	sp,sp,-36
    f9ac:	dd000415 	stw	r20,16(sp)
    f9b0:	dfc00815 	stw	ra,32(sp)
    f9b4:	ddc00715 	stw	r23,28(sp)
    f9b8:	dd800615 	stw	r22,24(sp)
    f9bc:	dd400515 	stw	r21,20(sp)
    f9c0:	dcc00315 	stw	r19,12(sp)
    f9c4:	dc800215 	stw	r18,8(sp)
    f9c8:	dc400115 	stw	r17,4(sp)
    f9cc:	dc000015 	stw	r16,0(sp)
    f9d0:	2500b804 	addi	r20,r4,736
    f9d4:	a0002326 	beq	r20,zero,fa64 <_fwalk+0xbc>
    f9d8:	282b883a 	mov	r21,r5
    f9dc:	002f883a 	mov	r23,zero
    f9e0:	05800044 	movi	r22,1
    f9e4:	04ffffc4 	movi	r19,-1
    f9e8:	a4400117 	ldw	r17,4(r20)
    f9ec:	a4800217 	ldw	r18,8(r20)
    f9f0:	8c7fffc4 	addi	r17,r17,-1
    f9f4:	88000d16 	blt	r17,zero,fa2c <_fwalk+0x84>
    f9f8:	94000304 	addi	r16,r18,12
    f9fc:	94800384 	addi	r18,r18,14
    fa00:	8080000b 	ldhu	r2,0(r16)
    fa04:	8c7fffc4 	addi	r17,r17,-1
    fa08:	813ffd04 	addi	r4,r16,-12
    fa0c:	b080042e 	bgeu	r22,r2,fa20 <_fwalk+0x78>
    fa10:	9080000f 	ldh	r2,0(r18)
    fa14:	14c00226 	beq	r2,r19,fa20 <_fwalk+0x78>
    fa18:	a83ee83a 	callr	r21
    fa1c:	b8aeb03a 	or	r23,r23,r2
    fa20:	84001a04 	addi	r16,r16,104
    fa24:	94801a04 	addi	r18,r18,104
    fa28:	8cfff51e 	bne	r17,r19,fa00 <__alt_data_end+0xf000fa00>
    fa2c:	a5000017 	ldw	r20,0(r20)
    fa30:	a03fed1e 	bne	r20,zero,f9e8 <__alt_data_end+0xf000f9e8>
    fa34:	b805883a 	mov	r2,r23
    fa38:	dfc00817 	ldw	ra,32(sp)
    fa3c:	ddc00717 	ldw	r23,28(sp)
    fa40:	dd800617 	ldw	r22,24(sp)
    fa44:	dd400517 	ldw	r21,20(sp)
    fa48:	dd000417 	ldw	r20,16(sp)
    fa4c:	dcc00317 	ldw	r19,12(sp)
    fa50:	dc800217 	ldw	r18,8(sp)
    fa54:	dc400117 	ldw	r17,4(sp)
    fa58:	dc000017 	ldw	r16,0(sp)
    fa5c:	dec00904 	addi	sp,sp,36
    fa60:	f800283a 	ret
    fa64:	002f883a 	mov	r23,zero
    fa68:	003ff206 	br	fa34 <__alt_data_end+0xf000fa34>

0000fa6c <_fwalk_reent>:
    fa6c:	defff704 	addi	sp,sp,-36
    fa70:	dd000415 	stw	r20,16(sp)
    fa74:	dfc00815 	stw	ra,32(sp)
    fa78:	ddc00715 	stw	r23,28(sp)
    fa7c:	dd800615 	stw	r22,24(sp)
    fa80:	dd400515 	stw	r21,20(sp)
    fa84:	dcc00315 	stw	r19,12(sp)
    fa88:	dc800215 	stw	r18,8(sp)
    fa8c:	dc400115 	stw	r17,4(sp)
    fa90:	dc000015 	stw	r16,0(sp)
    fa94:	2500b804 	addi	r20,r4,736
    fa98:	a0002326 	beq	r20,zero,fb28 <_fwalk_reent+0xbc>
    fa9c:	282b883a 	mov	r21,r5
    faa0:	2027883a 	mov	r19,r4
    faa4:	002f883a 	mov	r23,zero
    faa8:	05800044 	movi	r22,1
    faac:	04bfffc4 	movi	r18,-1
    fab0:	a4400117 	ldw	r17,4(r20)
    fab4:	a4000217 	ldw	r16,8(r20)
    fab8:	8c7fffc4 	addi	r17,r17,-1
    fabc:	88000c16 	blt	r17,zero,faf0 <_fwalk_reent+0x84>
    fac0:	84000304 	addi	r16,r16,12
    fac4:	8080000b 	ldhu	r2,0(r16)
    fac8:	8c7fffc4 	addi	r17,r17,-1
    facc:	817ffd04 	addi	r5,r16,-12
    fad0:	b080052e 	bgeu	r22,r2,fae8 <_fwalk_reent+0x7c>
    fad4:	8080008f 	ldh	r2,2(r16)
    fad8:	9809883a 	mov	r4,r19
    fadc:	14800226 	beq	r2,r18,fae8 <_fwalk_reent+0x7c>
    fae0:	a83ee83a 	callr	r21
    fae4:	b8aeb03a 	or	r23,r23,r2
    fae8:	84001a04 	addi	r16,r16,104
    faec:	8cbff51e 	bne	r17,r18,fac4 <__alt_data_end+0xf000fac4>
    faf0:	a5000017 	ldw	r20,0(r20)
    faf4:	a03fee1e 	bne	r20,zero,fab0 <__alt_data_end+0xf000fab0>
    faf8:	b805883a 	mov	r2,r23
    fafc:	dfc00817 	ldw	ra,32(sp)
    fb00:	ddc00717 	ldw	r23,28(sp)
    fb04:	dd800617 	ldw	r22,24(sp)
    fb08:	dd400517 	ldw	r21,20(sp)
    fb0c:	dd000417 	ldw	r20,16(sp)
    fb10:	dcc00317 	ldw	r19,12(sp)
    fb14:	dc800217 	ldw	r18,8(sp)
    fb18:	dc400117 	ldw	r17,4(sp)
    fb1c:	dc000017 	ldw	r16,0(sp)
    fb20:	dec00904 	addi	sp,sp,36
    fb24:	f800283a 	ret
    fb28:	002f883a 	mov	r23,zero
    fb2c:	003ff206 	br	faf8 <__alt_data_end+0xf000faf8>

0000fb30 <_setlocale_r>:
    fb30:	30001b26 	beq	r6,zero,fba0 <_setlocale_r+0x70>
    fb34:	01420034 	movhi	r5,2048
    fb38:	defffe04 	addi	sp,sp,-8
    fb3c:	29411a04 	addi	r5,r5,1128
    fb40:	3009883a 	mov	r4,r6
    fb44:	dc000015 	stw	r16,0(sp)
    fb48:	dfc00115 	stw	ra,4(sp)
    fb4c:	3021883a 	mov	r16,r6
    fb50:	0011f780 	call	11f78 <strcmp>
    fb54:	1000061e 	bne	r2,zero,fb70 <_setlocale_r+0x40>
    fb58:	00820034 	movhi	r2,2048
    fb5c:	10811904 	addi	r2,r2,1124
    fb60:	dfc00117 	ldw	ra,4(sp)
    fb64:	dc000017 	ldw	r16,0(sp)
    fb68:	dec00204 	addi	sp,sp,8
    fb6c:	f800283a 	ret
    fb70:	01420034 	movhi	r5,2048
    fb74:	29411904 	addi	r5,r5,1124
    fb78:	8009883a 	mov	r4,r16
    fb7c:	0011f780 	call	11f78 <strcmp>
    fb80:	103ff526 	beq	r2,zero,fb58 <__alt_data_end+0xf000fb58>
    fb84:	01420034 	movhi	r5,2048
    fb88:	2940fc04 	addi	r5,r5,1008
    fb8c:	8009883a 	mov	r4,r16
    fb90:	0011f780 	call	11f78 <strcmp>
    fb94:	103ff026 	beq	r2,zero,fb58 <__alt_data_end+0xf000fb58>
    fb98:	0005883a 	mov	r2,zero
    fb9c:	003ff006 	br	fb60 <__alt_data_end+0xf000fb60>
    fba0:	00820034 	movhi	r2,2048
    fba4:	10811904 	addi	r2,r2,1124
    fba8:	f800283a 	ret

0000fbac <__locale_charset>:
    fbac:	00820034 	movhi	r2,2048
    fbb0:	10836104 	addi	r2,r2,3460
    fbb4:	f800283a 	ret

0000fbb8 <__locale_mb_cur_max>:
    fbb8:	00820034 	movhi	r2,2048
    fbbc:	1089e604 	addi	r2,r2,10136
    fbc0:	10800017 	ldw	r2,0(r2)
    fbc4:	f800283a 	ret

0000fbc8 <__locale_msgcharset>:
    fbc8:	00820034 	movhi	r2,2048
    fbcc:	10835904 	addi	r2,r2,3428
    fbd0:	f800283a 	ret

0000fbd4 <__locale_cjk_lang>:
    fbd4:	0005883a 	mov	r2,zero
    fbd8:	f800283a 	ret

0000fbdc <_localeconv_r>:
    fbdc:	00820034 	movhi	r2,2048
    fbe0:	10836904 	addi	r2,r2,3492
    fbe4:	f800283a 	ret

0000fbe8 <setlocale>:
    fbe8:	00820034 	movhi	r2,2048
    fbec:	1089e504 	addi	r2,r2,10132
    fbf0:	280d883a 	mov	r6,r5
    fbf4:	200b883a 	mov	r5,r4
    fbf8:	11000017 	ldw	r4,0(r2)
    fbfc:	000fb301 	jmpi	fb30 <_setlocale_r>

0000fc00 <localeconv>:
    fc00:	00820034 	movhi	r2,2048
    fc04:	10836904 	addi	r2,r2,3492
    fc08:	f800283a 	ret

0000fc0c <__smakebuf_r>:
    fc0c:	2880030b 	ldhu	r2,12(r5)
    fc10:	10c0008c 	andi	r3,r2,2
    fc14:	1800411e 	bne	r3,zero,fd1c <__smakebuf_r+0x110>
    fc18:	deffec04 	addi	sp,sp,-80
    fc1c:	dc000f15 	stw	r16,60(sp)
    fc20:	2821883a 	mov	r16,r5
    fc24:	2940038f 	ldh	r5,14(r5)
    fc28:	dc401015 	stw	r17,64(sp)
    fc2c:	dfc01315 	stw	ra,76(sp)
    fc30:	dcc01215 	stw	r19,72(sp)
    fc34:	dc801115 	stw	r18,68(sp)
    fc38:	2023883a 	mov	r17,r4
    fc3c:	28001c16 	blt	r5,zero,fcb0 <__smakebuf_r+0xa4>
    fc40:	d80d883a 	mov	r6,sp
    fc44:	0014f2c0 	call	14f2c <_fstat_r>
    fc48:	10001816 	blt	r2,zero,fcac <__smakebuf_r+0xa0>
    fc4c:	d8800117 	ldw	r2,4(sp)
    fc50:	00e00014 	movui	r3,32768
    fc54:	10bc000c 	andi	r2,r2,61440
    fc58:	14c80020 	cmpeqi	r19,r2,8192
    fc5c:	10c03726 	beq	r2,r3,fd3c <__smakebuf_r+0x130>
    fc60:	80c0030b 	ldhu	r3,12(r16)
    fc64:	18c20014 	ori	r3,r3,2048
    fc68:	80c0030d 	sth	r3,12(r16)
    fc6c:	00c80004 	movi	r3,8192
    fc70:	10c0521e 	bne	r2,r3,fdbc <__smakebuf_r+0x1b0>
    fc74:	8140038f 	ldh	r5,14(r16)
    fc78:	8809883a 	mov	r4,r17
    fc7c:	0014f880 	call	14f88 <_isatty_r>
    fc80:	10004c26 	beq	r2,zero,fdb4 <__smakebuf_r+0x1a8>
    fc84:	8080030b 	ldhu	r2,12(r16)
    fc88:	80c010c4 	addi	r3,r16,67
    fc8c:	80c00015 	stw	r3,0(r16)
    fc90:	10800054 	ori	r2,r2,1
    fc94:	8080030d 	sth	r2,12(r16)
    fc98:	00800044 	movi	r2,1
    fc9c:	80c00415 	stw	r3,16(r16)
    fca0:	80800515 	stw	r2,20(r16)
    fca4:	04810004 	movi	r18,1024
    fca8:	00000706 	br	fcc8 <__smakebuf_r+0xbc>
    fcac:	8080030b 	ldhu	r2,12(r16)
    fcb0:	10c0200c 	andi	r3,r2,128
    fcb4:	18001f1e 	bne	r3,zero,fd34 <__smakebuf_r+0x128>
    fcb8:	04810004 	movi	r18,1024
    fcbc:	10820014 	ori	r2,r2,2048
    fcc0:	8080030d 	sth	r2,12(r16)
    fcc4:	0027883a 	mov	r19,zero
    fcc8:	900b883a 	mov	r5,r18
    fccc:	8809883a 	mov	r4,r17
    fcd0:	000fdc80 	call	fdc8 <_malloc_r>
    fcd4:	10002c26 	beq	r2,zero,fd88 <__smakebuf_r+0x17c>
    fcd8:	80c0030b 	ldhu	r3,12(r16)
    fcdc:	01000074 	movhi	r4,1
    fce0:	213b4804 	addi	r4,r4,-4832
    fce4:	89000f15 	stw	r4,60(r17)
    fce8:	18c02014 	ori	r3,r3,128
    fcec:	80c0030d 	sth	r3,12(r16)
    fcf0:	80800015 	stw	r2,0(r16)
    fcf4:	80800415 	stw	r2,16(r16)
    fcf8:	84800515 	stw	r18,20(r16)
    fcfc:	98001a1e 	bne	r19,zero,fd68 <__smakebuf_r+0x15c>
    fd00:	dfc01317 	ldw	ra,76(sp)
    fd04:	dcc01217 	ldw	r19,72(sp)
    fd08:	dc801117 	ldw	r18,68(sp)
    fd0c:	dc401017 	ldw	r17,64(sp)
    fd10:	dc000f17 	ldw	r16,60(sp)
    fd14:	dec01404 	addi	sp,sp,80
    fd18:	f800283a 	ret
    fd1c:	288010c4 	addi	r2,r5,67
    fd20:	28800015 	stw	r2,0(r5)
    fd24:	28800415 	stw	r2,16(r5)
    fd28:	00800044 	movi	r2,1
    fd2c:	28800515 	stw	r2,20(r5)
    fd30:	f800283a 	ret
    fd34:	04801004 	movi	r18,64
    fd38:	003fe006 	br	fcbc <__alt_data_end+0xf000fcbc>
    fd3c:	81000a17 	ldw	r4,40(r16)
    fd40:	00c00074 	movhi	r3,1
    fd44:	18c7c504 	addi	r3,r3,7956
    fd48:	20ffc51e 	bne	r4,r3,fc60 <__alt_data_end+0xf000fc60>
    fd4c:	8080030b 	ldhu	r2,12(r16)
    fd50:	04810004 	movi	r18,1024
    fd54:	84801315 	stw	r18,76(r16)
    fd58:	1484b03a 	or	r2,r2,r18
    fd5c:	8080030d 	sth	r2,12(r16)
    fd60:	0027883a 	mov	r19,zero
    fd64:	003fd806 	br	fcc8 <__alt_data_end+0xf000fcc8>
    fd68:	8140038f 	ldh	r5,14(r16)
    fd6c:	8809883a 	mov	r4,r17
    fd70:	0014f880 	call	14f88 <_isatty_r>
    fd74:	103fe226 	beq	r2,zero,fd00 <__alt_data_end+0xf000fd00>
    fd78:	8080030b 	ldhu	r2,12(r16)
    fd7c:	10800054 	ori	r2,r2,1
    fd80:	8080030d 	sth	r2,12(r16)
    fd84:	003fde06 	br	fd00 <__alt_data_end+0xf000fd00>
    fd88:	8080030b 	ldhu	r2,12(r16)
    fd8c:	10c0800c 	andi	r3,r2,512
    fd90:	183fdb1e 	bne	r3,zero,fd00 <__alt_data_end+0xf000fd00>
    fd94:	10800094 	ori	r2,r2,2
    fd98:	80c010c4 	addi	r3,r16,67
    fd9c:	8080030d 	sth	r2,12(r16)
    fda0:	00800044 	movi	r2,1
    fda4:	80c00015 	stw	r3,0(r16)
    fda8:	80c00415 	stw	r3,16(r16)
    fdac:	80800515 	stw	r2,20(r16)
    fdb0:	003fd306 	br	fd00 <__alt_data_end+0xf000fd00>
    fdb4:	04810004 	movi	r18,1024
    fdb8:	003fc306 	br	fcc8 <__alt_data_end+0xf000fcc8>
    fdbc:	0027883a 	mov	r19,zero
    fdc0:	04810004 	movi	r18,1024
    fdc4:	003fc006 	br	fcc8 <__alt_data_end+0xf000fcc8>

0000fdc8 <_malloc_r>:
    fdc8:	defff504 	addi	sp,sp,-44
    fdcc:	dc800315 	stw	r18,12(sp)
    fdd0:	dfc00a15 	stw	ra,40(sp)
    fdd4:	df000915 	stw	fp,36(sp)
    fdd8:	ddc00815 	stw	r23,32(sp)
    fddc:	dd800715 	stw	r22,28(sp)
    fde0:	dd400615 	stw	r21,24(sp)
    fde4:	dd000515 	stw	r20,20(sp)
    fde8:	dcc00415 	stw	r19,16(sp)
    fdec:	dc400215 	stw	r17,8(sp)
    fdf0:	dc000115 	stw	r16,4(sp)
    fdf4:	288002c4 	addi	r2,r5,11
    fdf8:	00c00584 	movi	r3,22
    fdfc:	2025883a 	mov	r18,r4
    fe00:	18807f2e 	bgeu	r3,r2,10000 <_malloc_r+0x238>
    fe04:	047ffe04 	movi	r17,-8
    fe08:	1462703a 	and	r17,r2,r17
    fe0c:	8800a316 	blt	r17,zero,1009c <_malloc_r+0x2d4>
    fe10:	8940a236 	bltu	r17,r5,1009c <_malloc_r+0x2d4>
    fe14:	0016cf80 	call	16cf8 <__malloc_lock>
    fe18:	00807dc4 	movi	r2,503
    fe1c:	1441e92e 	bgeu	r2,r17,105c4 <_malloc_r+0x7fc>
    fe20:	8804d27a 	srli	r2,r17,9
    fe24:	1000a126 	beq	r2,zero,100ac <_malloc_r+0x2e4>
    fe28:	00c00104 	movi	r3,4
    fe2c:	18811e36 	bltu	r3,r2,102a8 <_malloc_r+0x4e0>
    fe30:	8804d1ba 	srli	r2,r17,6
    fe34:	12000e44 	addi	r8,r2,57
    fe38:	11c00e04 	addi	r7,r2,56
    fe3c:	4209883a 	add	r4,r8,r8
    fe40:	04c20034 	movhi	r19,2048
    fe44:	2109883a 	add	r4,r4,r4
    fe48:	9cc37704 	addi	r19,r19,3548
    fe4c:	2109883a 	add	r4,r4,r4
    fe50:	9909883a 	add	r4,r19,r4
    fe54:	24000117 	ldw	r16,4(r4)
    fe58:	213ffe04 	addi	r4,r4,-8
    fe5c:	24009726 	beq	r4,r16,100bc <_malloc_r+0x2f4>
    fe60:	80800117 	ldw	r2,4(r16)
    fe64:	01bfff04 	movi	r6,-4
    fe68:	014003c4 	movi	r5,15
    fe6c:	1184703a 	and	r2,r2,r6
    fe70:	1447c83a 	sub	r3,r2,r17
    fe74:	28c00716 	blt	r5,r3,fe94 <_malloc_r+0xcc>
    fe78:	1800920e 	bge	r3,zero,100c4 <_malloc_r+0x2fc>
    fe7c:	84000317 	ldw	r16,12(r16)
    fe80:	24008e26 	beq	r4,r16,100bc <_malloc_r+0x2f4>
    fe84:	80800117 	ldw	r2,4(r16)
    fe88:	1184703a 	and	r2,r2,r6
    fe8c:	1447c83a 	sub	r3,r2,r17
    fe90:	28fff90e 	bge	r5,r3,fe78 <__alt_data_end+0xf000fe78>
    fe94:	3809883a 	mov	r4,r7
    fe98:	01820034 	movhi	r6,2048
    fe9c:	9c000417 	ldw	r16,16(r19)
    fea0:	31837704 	addi	r6,r6,3548
    fea4:	32000204 	addi	r8,r6,8
    fea8:	82013426 	beq	r16,r8,1037c <_malloc_r+0x5b4>
    feac:	80c00117 	ldw	r3,4(r16)
    feb0:	00bfff04 	movi	r2,-4
    feb4:	188e703a 	and	r7,r3,r2
    feb8:	3c45c83a 	sub	r2,r7,r17
    febc:	00c003c4 	movi	r3,15
    fec0:	18811f16 	blt	r3,r2,10340 <_malloc_r+0x578>
    fec4:	32000515 	stw	r8,20(r6)
    fec8:	32000415 	stw	r8,16(r6)
    fecc:	10007f0e 	bge	r2,zero,100cc <_malloc_r+0x304>
    fed0:	00807fc4 	movi	r2,511
    fed4:	11c0fd36 	bltu	r2,r7,102cc <_malloc_r+0x504>
    fed8:	3806d0fa 	srli	r3,r7,3
    fedc:	01c00044 	movi	r7,1
    fee0:	30800117 	ldw	r2,4(r6)
    fee4:	19400044 	addi	r5,r3,1
    fee8:	294b883a 	add	r5,r5,r5
    feec:	1807d0ba 	srai	r3,r3,2
    fef0:	294b883a 	add	r5,r5,r5
    fef4:	294b883a 	add	r5,r5,r5
    fef8:	298b883a 	add	r5,r5,r6
    fefc:	38c6983a 	sll	r3,r7,r3
    ff00:	29c00017 	ldw	r7,0(r5)
    ff04:	2a7ffe04 	addi	r9,r5,-8
    ff08:	1886b03a 	or	r3,r3,r2
    ff0c:	82400315 	stw	r9,12(r16)
    ff10:	81c00215 	stw	r7,8(r16)
    ff14:	30c00115 	stw	r3,4(r6)
    ff18:	2c000015 	stw	r16,0(r5)
    ff1c:	3c000315 	stw	r16,12(r7)
    ff20:	2005d0ba 	srai	r2,r4,2
    ff24:	01400044 	movi	r5,1
    ff28:	288a983a 	sll	r5,r5,r2
    ff2c:	19406f36 	bltu	r3,r5,100ec <_malloc_r+0x324>
    ff30:	28c4703a 	and	r2,r5,r3
    ff34:	10000a1e 	bne	r2,zero,ff60 <_malloc_r+0x198>
    ff38:	00bfff04 	movi	r2,-4
    ff3c:	294b883a 	add	r5,r5,r5
    ff40:	2088703a 	and	r4,r4,r2
    ff44:	28c4703a 	and	r2,r5,r3
    ff48:	21000104 	addi	r4,r4,4
    ff4c:	1000041e 	bne	r2,zero,ff60 <_malloc_r+0x198>
    ff50:	294b883a 	add	r5,r5,r5
    ff54:	28c4703a 	and	r2,r5,r3
    ff58:	21000104 	addi	r4,r4,4
    ff5c:	103ffc26 	beq	r2,zero,ff50 <__alt_data_end+0xf000ff50>
    ff60:	02bfff04 	movi	r10,-4
    ff64:	024003c4 	movi	r9,15
    ff68:	21800044 	addi	r6,r4,1
    ff6c:	318d883a 	add	r6,r6,r6
    ff70:	318d883a 	add	r6,r6,r6
    ff74:	318d883a 	add	r6,r6,r6
    ff78:	998d883a 	add	r6,r19,r6
    ff7c:	333ffe04 	addi	r12,r6,-8
    ff80:	2017883a 	mov	r11,r4
    ff84:	31800104 	addi	r6,r6,4
    ff88:	34000017 	ldw	r16,0(r6)
    ff8c:	31fffd04 	addi	r7,r6,-12
    ff90:	81c0041e 	bne	r16,r7,ffa4 <_malloc_r+0x1dc>
    ff94:	0000fb06 	br	10384 <_malloc_r+0x5bc>
    ff98:	1801030e 	bge	r3,zero,103a8 <_malloc_r+0x5e0>
    ff9c:	84000317 	ldw	r16,12(r16)
    ffa0:	81c0f826 	beq	r16,r7,10384 <_malloc_r+0x5bc>
    ffa4:	80800117 	ldw	r2,4(r16)
    ffa8:	1284703a 	and	r2,r2,r10
    ffac:	1447c83a 	sub	r3,r2,r17
    ffb0:	48fff90e 	bge	r9,r3,ff98 <__alt_data_end+0xf000ff98>
    ffb4:	80800317 	ldw	r2,12(r16)
    ffb8:	81000217 	ldw	r4,8(r16)
    ffbc:	89400054 	ori	r5,r17,1
    ffc0:	81400115 	stw	r5,4(r16)
    ffc4:	20800315 	stw	r2,12(r4)
    ffc8:	11000215 	stw	r4,8(r2)
    ffcc:	8463883a 	add	r17,r16,r17
    ffd0:	9c400515 	stw	r17,20(r19)
    ffd4:	9c400415 	stw	r17,16(r19)
    ffd8:	18800054 	ori	r2,r3,1
    ffdc:	88800115 	stw	r2,4(r17)
    ffe0:	8a000315 	stw	r8,12(r17)
    ffe4:	8a000215 	stw	r8,8(r17)
    ffe8:	88e3883a 	add	r17,r17,r3
    ffec:	88c00015 	stw	r3,0(r17)
    fff0:	9009883a 	mov	r4,r18
    fff4:	0016d1c0 	call	16d1c <__malloc_unlock>
    fff8:	80800204 	addi	r2,r16,8
    fffc:	00001b06 	br	1006c <_malloc_r+0x2a4>
   10000:	04400404 	movi	r17,16
   10004:	89402536 	bltu	r17,r5,1009c <_malloc_r+0x2d4>
   10008:	0016cf80 	call	16cf8 <__malloc_lock>
   1000c:	00800184 	movi	r2,6
   10010:	01000084 	movi	r4,2
   10014:	04c20034 	movhi	r19,2048
   10018:	1085883a 	add	r2,r2,r2
   1001c:	9cc37704 	addi	r19,r19,3548
   10020:	1085883a 	add	r2,r2,r2
   10024:	9885883a 	add	r2,r19,r2
   10028:	14000117 	ldw	r16,4(r2)
   1002c:	10fffe04 	addi	r3,r2,-8
   10030:	80c0d926 	beq	r16,r3,10398 <_malloc_r+0x5d0>
   10034:	80c00117 	ldw	r3,4(r16)
   10038:	81000317 	ldw	r4,12(r16)
   1003c:	00bfff04 	movi	r2,-4
   10040:	1884703a 	and	r2,r3,r2
   10044:	81400217 	ldw	r5,8(r16)
   10048:	8085883a 	add	r2,r16,r2
   1004c:	10c00117 	ldw	r3,4(r2)
   10050:	29000315 	stw	r4,12(r5)
   10054:	21400215 	stw	r5,8(r4)
   10058:	18c00054 	ori	r3,r3,1
   1005c:	10c00115 	stw	r3,4(r2)
   10060:	9009883a 	mov	r4,r18
   10064:	0016d1c0 	call	16d1c <__malloc_unlock>
   10068:	80800204 	addi	r2,r16,8
   1006c:	dfc00a17 	ldw	ra,40(sp)
   10070:	df000917 	ldw	fp,36(sp)
   10074:	ddc00817 	ldw	r23,32(sp)
   10078:	dd800717 	ldw	r22,28(sp)
   1007c:	dd400617 	ldw	r21,24(sp)
   10080:	dd000517 	ldw	r20,20(sp)
   10084:	dcc00417 	ldw	r19,16(sp)
   10088:	dc800317 	ldw	r18,12(sp)
   1008c:	dc400217 	ldw	r17,8(sp)
   10090:	dc000117 	ldw	r16,4(sp)
   10094:	dec00b04 	addi	sp,sp,44
   10098:	f800283a 	ret
   1009c:	00800304 	movi	r2,12
   100a0:	90800015 	stw	r2,0(r18)
   100a4:	0005883a 	mov	r2,zero
   100a8:	003ff006 	br	1006c <__alt_data_end+0xf001006c>
   100ac:	01002004 	movi	r4,128
   100b0:	02001004 	movi	r8,64
   100b4:	01c00fc4 	movi	r7,63
   100b8:	003f6106 	br	fe40 <__alt_data_end+0xf000fe40>
   100bc:	4009883a 	mov	r4,r8
   100c0:	003f7506 	br	fe98 <__alt_data_end+0xf000fe98>
   100c4:	81000317 	ldw	r4,12(r16)
   100c8:	003fde06 	br	10044 <__alt_data_end+0xf0010044>
   100cc:	81c5883a 	add	r2,r16,r7
   100d0:	11400117 	ldw	r5,4(r2)
   100d4:	9009883a 	mov	r4,r18
   100d8:	29400054 	ori	r5,r5,1
   100dc:	11400115 	stw	r5,4(r2)
   100e0:	0016d1c0 	call	16d1c <__malloc_unlock>
   100e4:	80800204 	addi	r2,r16,8
   100e8:	003fe006 	br	1006c <__alt_data_end+0xf001006c>
   100ec:	9c000217 	ldw	r16,8(r19)
   100f0:	00bfff04 	movi	r2,-4
   100f4:	85800117 	ldw	r22,4(r16)
   100f8:	b0ac703a 	and	r22,r22,r2
   100fc:	b4400336 	bltu	r22,r17,1010c <_malloc_r+0x344>
   10100:	b445c83a 	sub	r2,r22,r17
   10104:	00c003c4 	movi	r3,15
   10108:	18805d16 	blt	r3,r2,10280 <_malloc_r+0x4b8>
   1010c:	05c20034 	movhi	r23,2048
   10110:	00820034 	movhi	r2,2048
   10114:	108a2604 	addi	r2,r2,10392
   10118:	bdc9e704 	addi	r23,r23,10140
   1011c:	15400017 	ldw	r21,0(r2)
   10120:	b8c00017 	ldw	r3,0(r23)
   10124:	00bfffc4 	movi	r2,-1
   10128:	858d883a 	add	r6,r16,r22
   1012c:	8d6b883a 	add	r21,r17,r21
   10130:	1880ea26 	beq	r3,r2,104dc <_malloc_r+0x714>
   10134:	ad4403c4 	addi	r21,r21,4111
   10138:	00bc0004 	movi	r2,-4096
   1013c:	a8aa703a 	and	r21,r21,r2
   10140:	a80b883a 	mov	r5,r21
   10144:	9009883a 	mov	r4,r18
   10148:	d9800015 	stw	r6,0(sp)
   1014c:	0011de80 	call	11de8 <_sbrk_r>
   10150:	1029883a 	mov	r20,r2
   10154:	00bfffc4 	movi	r2,-1
   10158:	d9800017 	ldw	r6,0(sp)
   1015c:	a080e826 	beq	r20,r2,10500 <_malloc_r+0x738>
   10160:	a180a636 	bltu	r20,r6,103fc <_malloc_r+0x634>
   10164:	07020234 	movhi	fp,2056
   10168:	e73ea104 	addi	fp,fp,-1404
   1016c:	e0800017 	ldw	r2,0(fp)
   10170:	a887883a 	add	r3,r21,r2
   10174:	e0c00015 	stw	r3,0(fp)
   10178:	3500e626 	beq	r6,r20,10514 <_malloc_r+0x74c>
   1017c:	b9000017 	ldw	r4,0(r23)
   10180:	00bfffc4 	movi	r2,-1
   10184:	2080ee26 	beq	r4,r2,10540 <_malloc_r+0x778>
   10188:	a185c83a 	sub	r2,r20,r6
   1018c:	10c5883a 	add	r2,r2,r3
   10190:	e0800015 	stw	r2,0(fp)
   10194:	a0c001cc 	andi	r3,r20,7
   10198:	1800bc26 	beq	r3,zero,1048c <_malloc_r+0x6c4>
   1019c:	a0e9c83a 	sub	r20,r20,r3
   101a0:	00840204 	movi	r2,4104
   101a4:	a5000204 	addi	r20,r20,8
   101a8:	10c7c83a 	sub	r3,r2,r3
   101ac:	a545883a 	add	r2,r20,r21
   101b0:	1083ffcc 	andi	r2,r2,4095
   101b4:	18abc83a 	sub	r21,r3,r2
   101b8:	a80b883a 	mov	r5,r21
   101bc:	9009883a 	mov	r4,r18
   101c0:	0011de80 	call	11de8 <_sbrk_r>
   101c4:	00ffffc4 	movi	r3,-1
   101c8:	10c0e126 	beq	r2,r3,10550 <_malloc_r+0x788>
   101cc:	1505c83a 	sub	r2,r2,r20
   101d0:	1545883a 	add	r2,r2,r21
   101d4:	10800054 	ori	r2,r2,1
   101d8:	e0c00017 	ldw	r3,0(fp)
   101dc:	9d000215 	stw	r20,8(r19)
   101e0:	a0800115 	stw	r2,4(r20)
   101e4:	a8c7883a 	add	r3,r21,r3
   101e8:	e0c00015 	stw	r3,0(fp)
   101ec:	84c00e26 	beq	r16,r19,10228 <_malloc_r+0x460>
   101f0:	018003c4 	movi	r6,15
   101f4:	3580a72e 	bgeu	r6,r22,10494 <_malloc_r+0x6cc>
   101f8:	81400117 	ldw	r5,4(r16)
   101fc:	013ffe04 	movi	r4,-8
   10200:	b0bffd04 	addi	r2,r22,-12
   10204:	1104703a 	and	r2,r2,r4
   10208:	2900004c 	andi	r4,r5,1
   1020c:	2088b03a 	or	r4,r4,r2
   10210:	81000115 	stw	r4,4(r16)
   10214:	01400144 	movi	r5,5
   10218:	8089883a 	add	r4,r16,r2
   1021c:	21400115 	stw	r5,4(r4)
   10220:	21400215 	stw	r5,8(r4)
   10224:	3080cd36 	bltu	r6,r2,1055c <_malloc_r+0x794>
   10228:	00820034 	movhi	r2,2048
   1022c:	108a2504 	addi	r2,r2,10388
   10230:	11000017 	ldw	r4,0(r2)
   10234:	20c0012e 	bgeu	r4,r3,1023c <_malloc_r+0x474>
   10238:	10c00015 	stw	r3,0(r2)
   1023c:	00820034 	movhi	r2,2048
   10240:	108a2404 	addi	r2,r2,10384
   10244:	11000017 	ldw	r4,0(r2)
   10248:	9c000217 	ldw	r16,8(r19)
   1024c:	20c0012e 	bgeu	r4,r3,10254 <_malloc_r+0x48c>
   10250:	10c00015 	stw	r3,0(r2)
   10254:	80c00117 	ldw	r3,4(r16)
   10258:	00bfff04 	movi	r2,-4
   1025c:	1886703a 	and	r3,r3,r2
   10260:	1c45c83a 	sub	r2,r3,r17
   10264:	1c400236 	bltu	r3,r17,10270 <_malloc_r+0x4a8>
   10268:	00c003c4 	movi	r3,15
   1026c:	18800416 	blt	r3,r2,10280 <_malloc_r+0x4b8>
   10270:	9009883a 	mov	r4,r18
   10274:	0016d1c0 	call	16d1c <__malloc_unlock>
   10278:	0005883a 	mov	r2,zero
   1027c:	003f7b06 	br	1006c <__alt_data_end+0xf001006c>
   10280:	88c00054 	ori	r3,r17,1
   10284:	80c00115 	stw	r3,4(r16)
   10288:	8463883a 	add	r17,r16,r17
   1028c:	10800054 	ori	r2,r2,1
   10290:	9c400215 	stw	r17,8(r19)
   10294:	88800115 	stw	r2,4(r17)
   10298:	9009883a 	mov	r4,r18
   1029c:	0016d1c0 	call	16d1c <__malloc_unlock>
   102a0:	80800204 	addi	r2,r16,8
   102a4:	003f7106 	br	1006c <__alt_data_end+0xf001006c>
   102a8:	00c00504 	movi	r3,20
   102ac:	18804a2e 	bgeu	r3,r2,103d8 <_malloc_r+0x610>
   102b0:	00c01504 	movi	r3,84
   102b4:	18806e36 	bltu	r3,r2,10470 <_malloc_r+0x6a8>
   102b8:	8804d33a 	srli	r2,r17,12
   102bc:	12001bc4 	addi	r8,r2,111
   102c0:	11c01b84 	addi	r7,r2,110
   102c4:	4209883a 	add	r4,r8,r8
   102c8:	003edd06 	br	fe40 <__alt_data_end+0xf000fe40>
   102cc:	3804d27a 	srli	r2,r7,9
   102d0:	00c00104 	movi	r3,4
   102d4:	1880442e 	bgeu	r3,r2,103e8 <_malloc_r+0x620>
   102d8:	00c00504 	movi	r3,20
   102dc:	18808136 	bltu	r3,r2,104e4 <_malloc_r+0x71c>
   102e0:	11401704 	addi	r5,r2,92
   102e4:	10c016c4 	addi	r3,r2,91
   102e8:	294b883a 	add	r5,r5,r5
   102ec:	294b883a 	add	r5,r5,r5
   102f0:	294b883a 	add	r5,r5,r5
   102f4:	994b883a 	add	r5,r19,r5
   102f8:	28800017 	ldw	r2,0(r5)
   102fc:	01820034 	movhi	r6,2048
   10300:	297ffe04 	addi	r5,r5,-8
   10304:	31837704 	addi	r6,r6,3548
   10308:	28806526 	beq	r5,r2,104a0 <_malloc_r+0x6d8>
   1030c:	01bfff04 	movi	r6,-4
   10310:	10c00117 	ldw	r3,4(r2)
   10314:	1986703a 	and	r3,r3,r6
   10318:	38c0022e 	bgeu	r7,r3,10324 <_malloc_r+0x55c>
   1031c:	10800217 	ldw	r2,8(r2)
   10320:	28bffb1e 	bne	r5,r2,10310 <__alt_data_end+0xf0010310>
   10324:	11400317 	ldw	r5,12(r2)
   10328:	98c00117 	ldw	r3,4(r19)
   1032c:	81400315 	stw	r5,12(r16)
   10330:	80800215 	stw	r2,8(r16)
   10334:	2c000215 	stw	r16,8(r5)
   10338:	14000315 	stw	r16,12(r2)
   1033c:	003ef806 	br	ff20 <__alt_data_end+0xf000ff20>
   10340:	88c00054 	ori	r3,r17,1
   10344:	80c00115 	stw	r3,4(r16)
   10348:	8463883a 	add	r17,r16,r17
   1034c:	34400515 	stw	r17,20(r6)
   10350:	34400415 	stw	r17,16(r6)
   10354:	10c00054 	ori	r3,r2,1
   10358:	8a000315 	stw	r8,12(r17)
   1035c:	8a000215 	stw	r8,8(r17)
   10360:	88c00115 	stw	r3,4(r17)
   10364:	88a3883a 	add	r17,r17,r2
   10368:	88800015 	stw	r2,0(r17)
   1036c:	9009883a 	mov	r4,r18
   10370:	0016d1c0 	call	16d1c <__malloc_unlock>
   10374:	80800204 	addi	r2,r16,8
   10378:	003f3c06 	br	1006c <__alt_data_end+0xf001006c>
   1037c:	30c00117 	ldw	r3,4(r6)
   10380:	003ee706 	br	ff20 <__alt_data_end+0xf000ff20>
   10384:	5ac00044 	addi	r11,r11,1
   10388:	588000cc 	andi	r2,r11,3
   1038c:	31800204 	addi	r6,r6,8
   10390:	103efd1e 	bne	r2,zero,ff88 <__alt_data_end+0xf000ff88>
   10394:	00002406 	br	10428 <_malloc_r+0x660>
   10398:	14000317 	ldw	r16,12(r2)
   1039c:	143f251e 	bne	r2,r16,10034 <__alt_data_end+0xf0010034>
   103a0:	21000084 	addi	r4,r4,2
   103a4:	003ebc06 	br	fe98 <__alt_data_end+0xf000fe98>
   103a8:	8085883a 	add	r2,r16,r2
   103ac:	10c00117 	ldw	r3,4(r2)
   103b0:	81000317 	ldw	r4,12(r16)
   103b4:	81400217 	ldw	r5,8(r16)
   103b8:	18c00054 	ori	r3,r3,1
   103bc:	10c00115 	stw	r3,4(r2)
   103c0:	29000315 	stw	r4,12(r5)
   103c4:	21400215 	stw	r5,8(r4)
   103c8:	9009883a 	mov	r4,r18
   103cc:	0016d1c0 	call	16d1c <__malloc_unlock>
   103d0:	80800204 	addi	r2,r16,8
   103d4:	003f2506 	br	1006c <__alt_data_end+0xf001006c>
   103d8:	12001704 	addi	r8,r2,92
   103dc:	11c016c4 	addi	r7,r2,91
   103e0:	4209883a 	add	r4,r8,r8
   103e4:	003e9606 	br	fe40 <__alt_data_end+0xf000fe40>
   103e8:	3804d1ba 	srli	r2,r7,6
   103ec:	11400e44 	addi	r5,r2,57
   103f0:	10c00e04 	addi	r3,r2,56
   103f4:	294b883a 	add	r5,r5,r5
   103f8:	003fbc06 	br	102ec <__alt_data_end+0xf00102ec>
   103fc:	84ff5926 	beq	r16,r19,10164 <__alt_data_end+0xf0010164>
   10400:	00820034 	movhi	r2,2048
   10404:	10837704 	addi	r2,r2,3548
   10408:	14000217 	ldw	r16,8(r2)
   1040c:	00bfff04 	movi	r2,-4
   10410:	80c00117 	ldw	r3,4(r16)
   10414:	1886703a 	and	r3,r3,r2
   10418:	003f9106 	br	10260 <__alt_data_end+0xf0010260>
   1041c:	60800217 	ldw	r2,8(r12)
   10420:	213fffc4 	addi	r4,r4,-1
   10424:	1300651e 	bne	r2,r12,105bc <_malloc_r+0x7f4>
   10428:	208000cc 	andi	r2,r4,3
   1042c:	633ffe04 	addi	r12,r12,-8
   10430:	103ffa1e 	bne	r2,zero,1041c <__alt_data_end+0xf001041c>
   10434:	98800117 	ldw	r2,4(r19)
   10438:	0146303a 	nor	r3,zero,r5
   1043c:	1884703a 	and	r2,r3,r2
   10440:	98800115 	stw	r2,4(r19)
   10444:	294b883a 	add	r5,r5,r5
   10448:	117f2836 	bltu	r2,r5,100ec <__alt_data_end+0xf00100ec>
   1044c:	283f2726 	beq	r5,zero,100ec <__alt_data_end+0xf00100ec>
   10450:	2886703a 	and	r3,r5,r2
   10454:	5809883a 	mov	r4,r11
   10458:	183ec31e 	bne	r3,zero,ff68 <__alt_data_end+0xf000ff68>
   1045c:	294b883a 	add	r5,r5,r5
   10460:	2886703a 	and	r3,r5,r2
   10464:	21000104 	addi	r4,r4,4
   10468:	183ffc26 	beq	r3,zero,1045c <__alt_data_end+0xf001045c>
   1046c:	003ebe06 	br	ff68 <__alt_data_end+0xf000ff68>
   10470:	00c05504 	movi	r3,340
   10474:	18801236 	bltu	r3,r2,104c0 <_malloc_r+0x6f8>
   10478:	8804d3fa 	srli	r2,r17,15
   1047c:	12001e04 	addi	r8,r2,120
   10480:	11c01dc4 	addi	r7,r2,119
   10484:	4209883a 	add	r4,r8,r8
   10488:	003e6d06 	br	fe40 <__alt_data_end+0xf000fe40>
   1048c:	00c40004 	movi	r3,4096
   10490:	003f4606 	br	101ac <__alt_data_end+0xf00101ac>
   10494:	00800044 	movi	r2,1
   10498:	a0800115 	stw	r2,4(r20)
   1049c:	003f7406 	br	10270 <__alt_data_end+0xf0010270>
   104a0:	1805d0ba 	srai	r2,r3,2
   104a4:	01c00044 	movi	r7,1
   104a8:	30c00117 	ldw	r3,4(r6)
   104ac:	388e983a 	sll	r7,r7,r2
   104b0:	2805883a 	mov	r2,r5
   104b4:	38c6b03a 	or	r3,r7,r3
   104b8:	30c00115 	stw	r3,4(r6)
   104bc:	003f9b06 	br	1032c <__alt_data_end+0xf001032c>
   104c0:	00c15504 	movi	r3,1364
   104c4:	18801a36 	bltu	r3,r2,10530 <_malloc_r+0x768>
   104c8:	8804d4ba 	srli	r2,r17,18
   104cc:	12001f44 	addi	r8,r2,125
   104d0:	11c01f04 	addi	r7,r2,124
   104d4:	4209883a 	add	r4,r8,r8
   104d8:	003e5906 	br	fe40 <__alt_data_end+0xf000fe40>
   104dc:	ad400404 	addi	r21,r21,16
   104e0:	003f1706 	br	10140 <__alt_data_end+0xf0010140>
   104e4:	00c01504 	movi	r3,84
   104e8:	18802336 	bltu	r3,r2,10578 <_malloc_r+0x7b0>
   104ec:	3804d33a 	srli	r2,r7,12
   104f0:	11401bc4 	addi	r5,r2,111
   104f4:	10c01b84 	addi	r3,r2,110
   104f8:	294b883a 	add	r5,r5,r5
   104fc:	003f7b06 	br	102ec <__alt_data_end+0xf00102ec>
   10500:	9c000217 	ldw	r16,8(r19)
   10504:	00bfff04 	movi	r2,-4
   10508:	80c00117 	ldw	r3,4(r16)
   1050c:	1886703a 	and	r3,r3,r2
   10510:	003f5306 	br	10260 <__alt_data_end+0xf0010260>
   10514:	3083ffcc 	andi	r2,r6,4095
   10518:	103f181e 	bne	r2,zero,1017c <__alt_data_end+0xf001017c>
   1051c:	99000217 	ldw	r4,8(r19)
   10520:	b545883a 	add	r2,r22,r21
   10524:	10800054 	ori	r2,r2,1
   10528:	20800115 	stw	r2,4(r4)
   1052c:	003f3e06 	br	10228 <__alt_data_end+0xf0010228>
   10530:	01003f84 	movi	r4,254
   10534:	02001fc4 	movi	r8,127
   10538:	01c01f84 	movi	r7,126
   1053c:	003e4006 	br	fe40 <__alt_data_end+0xf000fe40>
   10540:	00820034 	movhi	r2,2048
   10544:	1089e704 	addi	r2,r2,10140
   10548:	15000015 	stw	r20,0(r2)
   1054c:	003f1106 	br	10194 <__alt_data_end+0xf0010194>
   10550:	00800044 	movi	r2,1
   10554:	002b883a 	mov	r21,zero
   10558:	003f1f06 	br	101d8 <__alt_data_end+0xf00101d8>
   1055c:	81400204 	addi	r5,r16,8
   10560:	9009883a 	mov	r4,r18
   10564:	000f1dc0 	call	f1dc <_free_r>
   10568:	00820234 	movhi	r2,2056
   1056c:	10bea104 	addi	r2,r2,-1404
   10570:	10c00017 	ldw	r3,0(r2)
   10574:	003f2c06 	br	10228 <__alt_data_end+0xf0010228>
   10578:	00c05504 	movi	r3,340
   1057c:	18800536 	bltu	r3,r2,10594 <_malloc_r+0x7cc>
   10580:	3804d3fa 	srli	r2,r7,15
   10584:	11401e04 	addi	r5,r2,120
   10588:	10c01dc4 	addi	r3,r2,119
   1058c:	294b883a 	add	r5,r5,r5
   10590:	003f5606 	br	102ec <__alt_data_end+0xf00102ec>
   10594:	00c15504 	movi	r3,1364
   10598:	18800536 	bltu	r3,r2,105b0 <_malloc_r+0x7e8>
   1059c:	3804d4ba 	srli	r2,r7,18
   105a0:	11401f44 	addi	r5,r2,125
   105a4:	10c01f04 	addi	r3,r2,124
   105a8:	294b883a 	add	r5,r5,r5
   105ac:	003f4f06 	br	102ec <__alt_data_end+0xf00102ec>
   105b0:	01403f84 	movi	r5,254
   105b4:	00c01f84 	movi	r3,126
   105b8:	003f4c06 	br	102ec <__alt_data_end+0xf00102ec>
   105bc:	98800117 	ldw	r2,4(r19)
   105c0:	003fa006 	br	10444 <__alt_data_end+0xf0010444>
   105c4:	8808d0fa 	srli	r4,r17,3
   105c8:	20800044 	addi	r2,r4,1
   105cc:	1085883a 	add	r2,r2,r2
   105d0:	003e9006 	br	10014 <__alt_data_end+0xf0010014>

000105d4 <memchr>:
   105d4:	208000cc 	andi	r2,r4,3
   105d8:	280f883a 	mov	r7,r5
   105dc:	10003426 	beq	r2,zero,106b0 <memchr+0xdc>
   105e0:	30bfffc4 	addi	r2,r6,-1
   105e4:	30001a26 	beq	r6,zero,10650 <memchr+0x7c>
   105e8:	20c00003 	ldbu	r3,0(r4)
   105ec:	29803fcc 	andi	r6,r5,255
   105f0:	30c0051e 	bne	r6,r3,10608 <memchr+0x34>
   105f4:	00001806 	br	10658 <memchr+0x84>
   105f8:	10001526 	beq	r2,zero,10650 <memchr+0x7c>
   105fc:	20c00003 	ldbu	r3,0(r4)
   10600:	10bfffc4 	addi	r2,r2,-1
   10604:	30c01426 	beq	r6,r3,10658 <memchr+0x84>
   10608:	21000044 	addi	r4,r4,1
   1060c:	20c000cc 	andi	r3,r4,3
   10610:	183ff91e 	bne	r3,zero,105f8 <__alt_data_end+0xf00105f8>
   10614:	020000c4 	movi	r8,3
   10618:	40801136 	bltu	r8,r2,10660 <memchr+0x8c>
   1061c:	10000c26 	beq	r2,zero,10650 <memchr+0x7c>
   10620:	20c00003 	ldbu	r3,0(r4)
   10624:	29403fcc 	andi	r5,r5,255
   10628:	28c00b26 	beq	r5,r3,10658 <memchr+0x84>
   1062c:	20c00044 	addi	r3,r4,1
   10630:	39803fcc 	andi	r6,r7,255
   10634:	2089883a 	add	r4,r4,r2
   10638:	00000306 	br	10648 <memchr+0x74>
   1063c:	18c00044 	addi	r3,r3,1
   10640:	197fffc3 	ldbu	r5,-1(r3)
   10644:	31400526 	beq	r6,r5,1065c <memchr+0x88>
   10648:	1805883a 	mov	r2,r3
   1064c:	20fffb1e 	bne	r4,r3,1063c <__alt_data_end+0xf001063c>
   10650:	0005883a 	mov	r2,zero
   10654:	f800283a 	ret
   10658:	2005883a 	mov	r2,r4
   1065c:	f800283a 	ret
   10660:	28c03fcc 	andi	r3,r5,255
   10664:	1812923a 	slli	r9,r3,8
   10668:	02ffbff4 	movhi	r11,65279
   1066c:	02a02074 	movhi	r10,32897
   10670:	48d2b03a 	or	r9,r9,r3
   10674:	4806943a 	slli	r3,r9,16
   10678:	5affbfc4 	addi	r11,r11,-257
   1067c:	52a02004 	addi	r10,r10,-32640
   10680:	48d2b03a 	or	r9,r9,r3
   10684:	20c00017 	ldw	r3,0(r4)
   10688:	48c6f03a 	xor	r3,r9,r3
   1068c:	1acd883a 	add	r6,r3,r11
   10690:	00c6303a 	nor	r3,zero,r3
   10694:	30c6703a 	and	r3,r6,r3
   10698:	1a86703a 	and	r3,r3,r10
   1069c:	183fe01e 	bne	r3,zero,10620 <__alt_data_end+0xf0010620>
   106a0:	10bfff04 	addi	r2,r2,-4
   106a4:	21000104 	addi	r4,r4,4
   106a8:	40bff636 	bltu	r8,r2,10684 <__alt_data_end+0xf0010684>
   106ac:	003fdb06 	br	1061c <__alt_data_end+0xf001061c>
   106b0:	3005883a 	mov	r2,r6
   106b4:	003fd706 	br	10614 <__alt_data_end+0xf0010614>

000106b8 <memmove>:
   106b8:	2005883a 	mov	r2,r4
   106bc:	29000b2e 	bgeu	r5,r4,106ec <memmove+0x34>
   106c0:	298f883a 	add	r7,r5,r6
   106c4:	21c0092e 	bgeu	r4,r7,106ec <memmove+0x34>
   106c8:	2187883a 	add	r3,r4,r6
   106cc:	198bc83a 	sub	r5,r3,r6
   106d0:	30004826 	beq	r6,zero,107f4 <memmove+0x13c>
   106d4:	39ffffc4 	addi	r7,r7,-1
   106d8:	39000003 	ldbu	r4,0(r7)
   106dc:	18ffffc4 	addi	r3,r3,-1
   106e0:	19000005 	stb	r4,0(r3)
   106e4:	28fffb1e 	bne	r5,r3,106d4 <__alt_data_end+0xf00106d4>
   106e8:	f800283a 	ret
   106ec:	00c003c4 	movi	r3,15
   106f0:	1980412e 	bgeu	r3,r6,107f8 <memmove+0x140>
   106f4:	2886b03a 	or	r3,r5,r2
   106f8:	18c000cc 	andi	r3,r3,3
   106fc:	1800401e 	bne	r3,zero,10800 <memmove+0x148>
   10700:	33fffc04 	addi	r15,r6,-16
   10704:	781ed13a 	srli	r15,r15,4
   10708:	28c00104 	addi	r3,r5,4
   1070c:	13400104 	addi	r13,r2,4
   10710:	781c913a 	slli	r14,r15,4
   10714:	2b000204 	addi	r12,r5,8
   10718:	12c00204 	addi	r11,r2,8
   1071c:	73800504 	addi	r14,r14,20
   10720:	2a800304 	addi	r10,r5,12
   10724:	12400304 	addi	r9,r2,12
   10728:	2b9d883a 	add	r14,r5,r14
   1072c:	2811883a 	mov	r8,r5
   10730:	100f883a 	mov	r7,r2
   10734:	41000017 	ldw	r4,0(r8)
   10738:	39c00404 	addi	r7,r7,16
   1073c:	18c00404 	addi	r3,r3,16
   10740:	393ffc15 	stw	r4,-16(r7)
   10744:	193ffc17 	ldw	r4,-16(r3)
   10748:	6b400404 	addi	r13,r13,16
   1074c:	5ac00404 	addi	r11,r11,16
   10750:	693ffc15 	stw	r4,-16(r13)
   10754:	61000017 	ldw	r4,0(r12)
   10758:	4a400404 	addi	r9,r9,16
   1075c:	42000404 	addi	r8,r8,16
   10760:	593ffc15 	stw	r4,-16(r11)
   10764:	51000017 	ldw	r4,0(r10)
   10768:	63000404 	addi	r12,r12,16
   1076c:	52800404 	addi	r10,r10,16
   10770:	493ffc15 	stw	r4,-16(r9)
   10774:	1bbfef1e 	bne	r3,r14,10734 <__alt_data_end+0xf0010734>
   10778:	79000044 	addi	r4,r15,1
   1077c:	2008913a 	slli	r4,r4,4
   10780:	328003cc 	andi	r10,r6,15
   10784:	02c000c4 	movi	r11,3
   10788:	1107883a 	add	r3,r2,r4
   1078c:	290b883a 	add	r5,r5,r4
   10790:	5a801e2e 	bgeu	r11,r10,1080c <memmove+0x154>
   10794:	1813883a 	mov	r9,r3
   10798:	2811883a 	mov	r8,r5
   1079c:	500f883a 	mov	r7,r10
   107a0:	41000017 	ldw	r4,0(r8)
   107a4:	4a400104 	addi	r9,r9,4
   107a8:	39ffff04 	addi	r7,r7,-4
   107ac:	493fff15 	stw	r4,-4(r9)
   107b0:	42000104 	addi	r8,r8,4
   107b4:	59fffa36 	bltu	r11,r7,107a0 <__alt_data_end+0xf00107a0>
   107b8:	513fff04 	addi	r4,r10,-4
   107bc:	2008d0ba 	srli	r4,r4,2
   107c0:	318000cc 	andi	r6,r6,3
   107c4:	21000044 	addi	r4,r4,1
   107c8:	2109883a 	add	r4,r4,r4
   107cc:	2109883a 	add	r4,r4,r4
   107d0:	1907883a 	add	r3,r3,r4
   107d4:	290b883a 	add	r5,r5,r4
   107d8:	30000b26 	beq	r6,zero,10808 <memmove+0x150>
   107dc:	198d883a 	add	r6,r3,r6
   107e0:	29c00003 	ldbu	r7,0(r5)
   107e4:	18c00044 	addi	r3,r3,1
   107e8:	29400044 	addi	r5,r5,1
   107ec:	19ffffc5 	stb	r7,-1(r3)
   107f0:	19bffb1e 	bne	r3,r6,107e0 <__alt_data_end+0xf00107e0>
   107f4:	f800283a 	ret
   107f8:	1007883a 	mov	r3,r2
   107fc:	003ff606 	br	107d8 <__alt_data_end+0xf00107d8>
   10800:	1007883a 	mov	r3,r2
   10804:	003ff506 	br	107dc <__alt_data_end+0xf00107dc>
   10808:	f800283a 	ret
   1080c:	500d883a 	mov	r6,r10
   10810:	003ff106 	br	107d8 <__alt_data_end+0xf00107d8>

00010814 <_Balloc>:
   10814:	20801317 	ldw	r2,76(r4)
   10818:	defffc04 	addi	sp,sp,-16
   1081c:	dc400115 	stw	r17,4(sp)
   10820:	dc000015 	stw	r16,0(sp)
   10824:	dfc00315 	stw	ra,12(sp)
   10828:	dc800215 	stw	r18,8(sp)
   1082c:	2023883a 	mov	r17,r4
   10830:	2821883a 	mov	r16,r5
   10834:	10000f26 	beq	r2,zero,10874 <_Balloc+0x60>
   10838:	8407883a 	add	r3,r16,r16
   1083c:	18c7883a 	add	r3,r3,r3
   10840:	10c7883a 	add	r3,r2,r3
   10844:	18800017 	ldw	r2,0(r3)
   10848:	10001126 	beq	r2,zero,10890 <_Balloc+0x7c>
   1084c:	11000017 	ldw	r4,0(r2)
   10850:	19000015 	stw	r4,0(r3)
   10854:	10000415 	stw	zero,16(r2)
   10858:	10000315 	stw	zero,12(r2)
   1085c:	dfc00317 	ldw	ra,12(sp)
   10860:	dc800217 	ldw	r18,8(sp)
   10864:	dc400117 	ldw	r17,4(sp)
   10868:	dc000017 	ldw	r16,0(sp)
   1086c:	dec00404 	addi	sp,sp,16
   10870:	f800283a 	ret
   10874:	01800844 	movi	r6,33
   10878:	01400104 	movi	r5,4
   1087c:	0014b5c0 	call	14b5c <_calloc_r>
   10880:	88801315 	stw	r2,76(r17)
   10884:	103fec1e 	bne	r2,zero,10838 <__alt_data_end+0xf0010838>
   10888:	0005883a 	mov	r2,zero
   1088c:	003ff306 	br	1085c <__alt_data_end+0xf001085c>
   10890:	01400044 	movi	r5,1
   10894:	2c24983a 	sll	r18,r5,r16
   10898:	8809883a 	mov	r4,r17
   1089c:	91800144 	addi	r6,r18,5
   108a0:	318d883a 	add	r6,r6,r6
   108a4:	318d883a 	add	r6,r6,r6
   108a8:	0014b5c0 	call	14b5c <_calloc_r>
   108ac:	103ff626 	beq	r2,zero,10888 <__alt_data_end+0xf0010888>
   108b0:	14000115 	stw	r16,4(r2)
   108b4:	14800215 	stw	r18,8(r2)
   108b8:	003fe606 	br	10854 <__alt_data_end+0xf0010854>

000108bc <_Bfree>:
   108bc:	28000826 	beq	r5,zero,108e0 <_Bfree+0x24>
   108c0:	28c00117 	ldw	r3,4(r5)
   108c4:	20801317 	ldw	r2,76(r4)
   108c8:	18c7883a 	add	r3,r3,r3
   108cc:	18c7883a 	add	r3,r3,r3
   108d0:	10c5883a 	add	r2,r2,r3
   108d4:	10c00017 	ldw	r3,0(r2)
   108d8:	28c00015 	stw	r3,0(r5)
   108dc:	11400015 	stw	r5,0(r2)
   108e0:	f800283a 	ret

000108e4 <__multadd>:
   108e4:	defffa04 	addi	sp,sp,-24
   108e8:	dc800315 	stw	r18,12(sp)
   108ec:	dc400215 	stw	r17,8(sp)
   108f0:	dc000115 	stw	r16,4(sp)
   108f4:	2823883a 	mov	r17,r5
   108f8:	2c000417 	ldw	r16,16(r5)
   108fc:	dfc00515 	stw	ra,20(sp)
   10900:	dcc00415 	stw	r19,16(sp)
   10904:	2025883a 	mov	r18,r4
   10908:	29400504 	addi	r5,r5,20
   1090c:	0011883a 	mov	r8,zero
   10910:	28c00017 	ldw	r3,0(r5)
   10914:	29400104 	addi	r5,r5,4
   10918:	42000044 	addi	r8,r8,1
   1091c:	18bfffcc 	andi	r2,r3,65535
   10920:	1185383a 	mul	r2,r2,r6
   10924:	1806d43a 	srli	r3,r3,16
   10928:	11cf883a 	add	r7,r2,r7
   1092c:	3808d43a 	srli	r4,r7,16
   10930:	1987383a 	mul	r3,r3,r6
   10934:	38bfffcc 	andi	r2,r7,65535
   10938:	1907883a 	add	r3,r3,r4
   1093c:	1808943a 	slli	r4,r3,16
   10940:	180ed43a 	srli	r7,r3,16
   10944:	2085883a 	add	r2,r4,r2
   10948:	28bfff15 	stw	r2,-4(r5)
   1094c:	443ff016 	blt	r8,r16,10910 <__alt_data_end+0xf0010910>
   10950:	38000926 	beq	r7,zero,10978 <__multadd+0x94>
   10954:	88800217 	ldw	r2,8(r17)
   10958:	80800f0e 	bge	r16,r2,10998 <__multadd+0xb4>
   1095c:	80800144 	addi	r2,r16,5
   10960:	1085883a 	add	r2,r2,r2
   10964:	1085883a 	add	r2,r2,r2
   10968:	8885883a 	add	r2,r17,r2
   1096c:	11c00015 	stw	r7,0(r2)
   10970:	84000044 	addi	r16,r16,1
   10974:	8c000415 	stw	r16,16(r17)
   10978:	8805883a 	mov	r2,r17
   1097c:	dfc00517 	ldw	ra,20(sp)
   10980:	dcc00417 	ldw	r19,16(sp)
   10984:	dc800317 	ldw	r18,12(sp)
   10988:	dc400217 	ldw	r17,8(sp)
   1098c:	dc000117 	ldw	r16,4(sp)
   10990:	dec00604 	addi	sp,sp,24
   10994:	f800283a 	ret
   10998:	89400117 	ldw	r5,4(r17)
   1099c:	9009883a 	mov	r4,r18
   109a0:	d9c00015 	stw	r7,0(sp)
   109a4:	29400044 	addi	r5,r5,1
   109a8:	00108140 	call	10814 <_Balloc>
   109ac:	89800417 	ldw	r6,16(r17)
   109b0:	89400304 	addi	r5,r17,12
   109b4:	11000304 	addi	r4,r2,12
   109b8:	31800084 	addi	r6,r6,2
   109bc:	318d883a 	add	r6,r6,r6
   109c0:	318d883a 	add	r6,r6,r6
   109c4:	1027883a 	mov	r19,r2
   109c8:	00086e00 	call	86e0 <memcpy>
   109cc:	d9c00017 	ldw	r7,0(sp)
   109d0:	88000a26 	beq	r17,zero,109fc <__multadd+0x118>
   109d4:	88c00117 	ldw	r3,4(r17)
   109d8:	90801317 	ldw	r2,76(r18)
   109dc:	18c7883a 	add	r3,r3,r3
   109e0:	18c7883a 	add	r3,r3,r3
   109e4:	10c5883a 	add	r2,r2,r3
   109e8:	10c00017 	ldw	r3,0(r2)
   109ec:	88c00015 	stw	r3,0(r17)
   109f0:	14400015 	stw	r17,0(r2)
   109f4:	9823883a 	mov	r17,r19
   109f8:	003fd806 	br	1095c <__alt_data_end+0xf001095c>
   109fc:	9823883a 	mov	r17,r19
   10a00:	003fd606 	br	1095c <__alt_data_end+0xf001095c>

00010a04 <__s2b>:
   10a04:	defff904 	addi	sp,sp,-28
   10a08:	dc400115 	stw	r17,4(sp)
   10a0c:	dc000015 	stw	r16,0(sp)
   10a10:	2023883a 	mov	r17,r4
   10a14:	2821883a 	mov	r16,r5
   10a18:	39000204 	addi	r4,r7,8
   10a1c:	01400244 	movi	r5,9
   10a20:	dcc00315 	stw	r19,12(sp)
   10a24:	dc800215 	stw	r18,8(sp)
   10a28:	dfc00615 	stw	ra,24(sp)
   10a2c:	dd400515 	stw	r21,20(sp)
   10a30:	dd000415 	stw	r20,16(sp)
   10a34:	3825883a 	mov	r18,r7
   10a38:	3027883a 	mov	r19,r6
   10a3c:	00084b00 	call	84b0 <__divsi3>
   10a40:	00c00044 	movi	r3,1
   10a44:	000b883a 	mov	r5,zero
   10a48:	1880030e 	bge	r3,r2,10a58 <__s2b+0x54>
   10a4c:	18c7883a 	add	r3,r3,r3
   10a50:	29400044 	addi	r5,r5,1
   10a54:	18bffd16 	blt	r3,r2,10a4c <__alt_data_end+0xf0010a4c>
   10a58:	8809883a 	mov	r4,r17
   10a5c:	00108140 	call	10814 <_Balloc>
   10a60:	d8c00717 	ldw	r3,28(sp)
   10a64:	10c00515 	stw	r3,20(r2)
   10a68:	00c00044 	movi	r3,1
   10a6c:	10c00415 	stw	r3,16(r2)
   10a70:	00c00244 	movi	r3,9
   10a74:	1cc0210e 	bge	r3,r19,10afc <__s2b+0xf8>
   10a78:	80eb883a 	add	r21,r16,r3
   10a7c:	a829883a 	mov	r20,r21
   10a80:	84e1883a 	add	r16,r16,r19
   10a84:	a1c00007 	ldb	r7,0(r20)
   10a88:	01800284 	movi	r6,10
   10a8c:	a5000044 	addi	r20,r20,1
   10a90:	100b883a 	mov	r5,r2
   10a94:	39fff404 	addi	r7,r7,-48
   10a98:	8809883a 	mov	r4,r17
   10a9c:	00108e40 	call	108e4 <__multadd>
   10aa0:	a43ff81e 	bne	r20,r16,10a84 <__alt_data_end+0xf0010a84>
   10aa4:	ace1883a 	add	r16,r21,r19
   10aa8:	843ffe04 	addi	r16,r16,-8
   10aac:	9c800a0e 	bge	r19,r18,10ad8 <__s2b+0xd4>
   10ab0:	94e5c83a 	sub	r18,r18,r19
   10ab4:	84a5883a 	add	r18,r16,r18
   10ab8:	81c00007 	ldb	r7,0(r16)
   10abc:	01800284 	movi	r6,10
   10ac0:	84000044 	addi	r16,r16,1
   10ac4:	100b883a 	mov	r5,r2
   10ac8:	39fff404 	addi	r7,r7,-48
   10acc:	8809883a 	mov	r4,r17
   10ad0:	00108e40 	call	108e4 <__multadd>
   10ad4:	84bff81e 	bne	r16,r18,10ab8 <__alt_data_end+0xf0010ab8>
   10ad8:	dfc00617 	ldw	ra,24(sp)
   10adc:	dd400517 	ldw	r21,20(sp)
   10ae0:	dd000417 	ldw	r20,16(sp)
   10ae4:	dcc00317 	ldw	r19,12(sp)
   10ae8:	dc800217 	ldw	r18,8(sp)
   10aec:	dc400117 	ldw	r17,4(sp)
   10af0:	dc000017 	ldw	r16,0(sp)
   10af4:	dec00704 	addi	sp,sp,28
   10af8:	f800283a 	ret
   10afc:	84000284 	addi	r16,r16,10
   10b00:	1827883a 	mov	r19,r3
   10b04:	003fe906 	br	10aac <__alt_data_end+0xf0010aac>

00010b08 <__hi0bits>:
   10b08:	20bfffec 	andhi	r2,r4,65535
   10b0c:	1000141e 	bne	r2,zero,10b60 <__hi0bits+0x58>
   10b10:	2008943a 	slli	r4,r4,16
   10b14:	00800404 	movi	r2,16
   10b18:	20ffc02c 	andhi	r3,r4,65280
   10b1c:	1800021e 	bne	r3,zero,10b28 <__hi0bits+0x20>
   10b20:	2008923a 	slli	r4,r4,8
   10b24:	10800204 	addi	r2,r2,8
   10b28:	20fc002c 	andhi	r3,r4,61440
   10b2c:	1800021e 	bne	r3,zero,10b38 <__hi0bits+0x30>
   10b30:	2008913a 	slli	r4,r4,4
   10b34:	10800104 	addi	r2,r2,4
   10b38:	20f0002c 	andhi	r3,r4,49152
   10b3c:	1800031e 	bne	r3,zero,10b4c <__hi0bits+0x44>
   10b40:	2109883a 	add	r4,r4,r4
   10b44:	10800084 	addi	r2,r2,2
   10b48:	2109883a 	add	r4,r4,r4
   10b4c:	20000316 	blt	r4,zero,10b5c <__hi0bits+0x54>
   10b50:	2110002c 	andhi	r4,r4,16384
   10b54:	2000041e 	bne	r4,zero,10b68 <__hi0bits+0x60>
   10b58:	00800804 	movi	r2,32
   10b5c:	f800283a 	ret
   10b60:	0005883a 	mov	r2,zero
   10b64:	003fec06 	br	10b18 <__alt_data_end+0xf0010b18>
   10b68:	10800044 	addi	r2,r2,1
   10b6c:	f800283a 	ret

00010b70 <__lo0bits>:
   10b70:	20c00017 	ldw	r3,0(r4)
   10b74:	188001cc 	andi	r2,r3,7
   10b78:	10000826 	beq	r2,zero,10b9c <__lo0bits+0x2c>
   10b7c:	1880004c 	andi	r2,r3,1
   10b80:	1000211e 	bne	r2,zero,10c08 <__lo0bits+0x98>
   10b84:	1880008c 	andi	r2,r3,2
   10b88:	1000211e 	bne	r2,zero,10c10 <__lo0bits+0xa0>
   10b8c:	1806d0ba 	srli	r3,r3,2
   10b90:	00800084 	movi	r2,2
   10b94:	20c00015 	stw	r3,0(r4)
   10b98:	f800283a 	ret
   10b9c:	18bfffcc 	andi	r2,r3,65535
   10ba0:	10001326 	beq	r2,zero,10bf0 <__lo0bits+0x80>
   10ba4:	0005883a 	mov	r2,zero
   10ba8:	19403fcc 	andi	r5,r3,255
   10bac:	2800021e 	bne	r5,zero,10bb8 <__lo0bits+0x48>
   10bb0:	1806d23a 	srli	r3,r3,8
   10bb4:	10800204 	addi	r2,r2,8
   10bb8:	194003cc 	andi	r5,r3,15
   10bbc:	2800021e 	bne	r5,zero,10bc8 <__lo0bits+0x58>
   10bc0:	1806d13a 	srli	r3,r3,4
   10bc4:	10800104 	addi	r2,r2,4
   10bc8:	194000cc 	andi	r5,r3,3
   10bcc:	2800021e 	bne	r5,zero,10bd8 <__lo0bits+0x68>
   10bd0:	1806d0ba 	srli	r3,r3,2
   10bd4:	10800084 	addi	r2,r2,2
   10bd8:	1940004c 	andi	r5,r3,1
   10bdc:	2800081e 	bne	r5,zero,10c00 <__lo0bits+0x90>
   10be0:	1806d07a 	srli	r3,r3,1
   10be4:	1800051e 	bne	r3,zero,10bfc <__lo0bits+0x8c>
   10be8:	00800804 	movi	r2,32
   10bec:	f800283a 	ret
   10bf0:	1806d43a 	srli	r3,r3,16
   10bf4:	00800404 	movi	r2,16
   10bf8:	003feb06 	br	10ba8 <__alt_data_end+0xf0010ba8>
   10bfc:	10800044 	addi	r2,r2,1
   10c00:	20c00015 	stw	r3,0(r4)
   10c04:	f800283a 	ret
   10c08:	0005883a 	mov	r2,zero
   10c0c:	f800283a 	ret
   10c10:	1806d07a 	srli	r3,r3,1
   10c14:	00800044 	movi	r2,1
   10c18:	20c00015 	stw	r3,0(r4)
   10c1c:	f800283a 	ret

00010c20 <__i2b>:
   10c20:	defffd04 	addi	sp,sp,-12
   10c24:	dc000015 	stw	r16,0(sp)
   10c28:	04000044 	movi	r16,1
   10c2c:	dc400115 	stw	r17,4(sp)
   10c30:	2823883a 	mov	r17,r5
   10c34:	800b883a 	mov	r5,r16
   10c38:	dfc00215 	stw	ra,8(sp)
   10c3c:	00108140 	call	10814 <_Balloc>
   10c40:	14400515 	stw	r17,20(r2)
   10c44:	14000415 	stw	r16,16(r2)
   10c48:	dfc00217 	ldw	ra,8(sp)
   10c4c:	dc400117 	ldw	r17,4(sp)
   10c50:	dc000017 	ldw	r16,0(sp)
   10c54:	dec00304 	addi	sp,sp,12
   10c58:	f800283a 	ret

00010c5c <__multiply>:
   10c5c:	defffa04 	addi	sp,sp,-24
   10c60:	dcc00315 	stw	r19,12(sp)
   10c64:	dc800215 	stw	r18,8(sp)
   10c68:	34c00417 	ldw	r19,16(r6)
   10c6c:	2c800417 	ldw	r18,16(r5)
   10c70:	dd000415 	stw	r20,16(sp)
   10c74:	dc400115 	stw	r17,4(sp)
   10c78:	dfc00515 	stw	ra,20(sp)
   10c7c:	dc000015 	stw	r16,0(sp)
   10c80:	2829883a 	mov	r20,r5
   10c84:	3023883a 	mov	r17,r6
   10c88:	94c0050e 	bge	r18,r19,10ca0 <__multiply+0x44>
   10c8c:	9007883a 	mov	r3,r18
   10c90:	3029883a 	mov	r20,r6
   10c94:	9825883a 	mov	r18,r19
   10c98:	2823883a 	mov	r17,r5
   10c9c:	1827883a 	mov	r19,r3
   10ca0:	a0800217 	ldw	r2,8(r20)
   10ca4:	94e1883a 	add	r16,r18,r19
   10ca8:	a1400117 	ldw	r5,4(r20)
   10cac:	1400010e 	bge	r2,r16,10cb4 <__multiply+0x58>
   10cb0:	29400044 	addi	r5,r5,1
   10cb4:	00108140 	call	10814 <_Balloc>
   10cb8:	8415883a 	add	r10,r16,r16
   10cbc:	12c00504 	addi	r11,r2,20
   10cc0:	5295883a 	add	r10,r10,r10
   10cc4:	5a95883a 	add	r10,r11,r10
   10cc8:	5807883a 	mov	r3,r11
   10ccc:	5a80032e 	bgeu	r11,r10,10cdc <__multiply+0x80>
   10cd0:	18000015 	stw	zero,0(r3)
   10cd4:	18c00104 	addi	r3,r3,4
   10cd8:	1abffd36 	bltu	r3,r10,10cd0 <__alt_data_end+0xf0010cd0>
   10cdc:	9ce7883a 	add	r19,r19,r19
   10ce0:	94a5883a 	add	r18,r18,r18
   10ce4:	89800504 	addi	r6,r17,20
   10ce8:	9ce7883a 	add	r19,r19,r19
   10cec:	a3400504 	addi	r13,r20,20
   10cf0:	94a5883a 	add	r18,r18,r18
   10cf4:	34d9883a 	add	r12,r6,r19
   10cf8:	6c93883a 	add	r9,r13,r18
   10cfc:	3300422e 	bgeu	r6,r12,10e08 <__multiply+0x1ac>
   10d00:	37c00017 	ldw	ra,0(r6)
   10d04:	fbffffcc 	andi	r15,ra,65535
   10d08:	78001b26 	beq	r15,zero,10d78 <__multiply+0x11c>
   10d0c:	5811883a 	mov	r8,r11
   10d10:	681d883a 	mov	r14,r13
   10d14:	000f883a 	mov	r7,zero
   10d18:	71000017 	ldw	r4,0(r14)
   10d1c:	40c00017 	ldw	r3,0(r8)
   10d20:	73800104 	addi	r14,r14,4
   10d24:	217fffcc 	andi	r5,r4,65535
   10d28:	2bcb383a 	mul	r5,r5,r15
   10d2c:	2008d43a 	srli	r4,r4,16
   10d30:	1c7fffcc 	andi	r17,r3,65535
   10d34:	2c4b883a 	add	r5,r5,r17
   10d38:	29cb883a 	add	r5,r5,r7
   10d3c:	23c9383a 	mul	r4,r4,r15
   10d40:	1806d43a 	srli	r3,r3,16
   10d44:	280ed43a 	srli	r7,r5,16
   10d48:	297fffcc 	andi	r5,r5,65535
   10d4c:	20c7883a 	add	r3,r4,r3
   10d50:	19c7883a 	add	r3,r3,r7
   10d54:	1808943a 	slli	r4,r3,16
   10d58:	4023883a 	mov	r17,r8
   10d5c:	180ed43a 	srli	r7,r3,16
   10d60:	214ab03a 	or	r5,r4,r5
   10d64:	41400015 	stw	r5,0(r8)
   10d68:	42000104 	addi	r8,r8,4
   10d6c:	727fea36 	bltu	r14,r9,10d18 <__alt_data_end+0xf0010d18>
   10d70:	89c00115 	stw	r7,4(r17)
   10d74:	37c00017 	ldw	ra,0(r6)
   10d78:	f83ed43a 	srli	ra,ra,16
   10d7c:	f8001f26 	beq	ra,zero,10dfc <__multiply+0x1a0>
   10d80:	58c00017 	ldw	r3,0(r11)
   10d84:	681d883a 	mov	r14,r13
   10d88:	581f883a 	mov	r15,r11
   10d8c:	1811883a 	mov	r8,r3
   10d90:	5825883a 	mov	r18,r11
   10d94:	000f883a 	mov	r7,zero
   10d98:	00000106 	br	10da0 <__multiply+0x144>
   10d9c:	8825883a 	mov	r18,r17
   10da0:	7140000b 	ldhu	r5,0(r14)
   10da4:	4010d43a 	srli	r8,r8,16
   10da8:	193fffcc 	andi	r4,r3,65535
   10dac:	2fcb383a 	mul	r5,r5,ra
   10db0:	7bc00104 	addi	r15,r15,4
   10db4:	73800104 	addi	r14,r14,4
   10db8:	2a0b883a 	add	r5,r5,r8
   10dbc:	29cb883a 	add	r5,r5,r7
   10dc0:	2806943a 	slli	r3,r5,16
   10dc4:	94400104 	addi	r17,r18,4
   10dc8:	280ad43a 	srli	r5,r5,16
   10dcc:	1908b03a 	or	r4,r3,r4
   10dd0:	793fff15 	stw	r4,-4(r15)
   10dd4:	70ffff17 	ldw	r3,-4(r14)
   10dd8:	8a000017 	ldw	r8,0(r17)
   10ddc:	1806d43a 	srli	r3,r3,16
   10de0:	413fffcc 	andi	r4,r8,65535
   10de4:	1fc7383a 	mul	r3,r3,ra
   10de8:	1907883a 	add	r3,r3,r4
   10dec:	1947883a 	add	r3,r3,r5
   10df0:	180ed43a 	srli	r7,r3,16
   10df4:	727fe936 	bltu	r14,r9,10d9c <__alt_data_end+0xf0010d9c>
   10df8:	90c00115 	stw	r3,4(r18)
   10dfc:	31800104 	addi	r6,r6,4
   10e00:	5ac00104 	addi	r11,r11,4
   10e04:	333fbe36 	bltu	r6,r12,10d00 <__alt_data_end+0xf0010d00>
   10e08:	0400090e 	bge	zero,r16,10e30 <__multiply+0x1d4>
   10e0c:	50ffff17 	ldw	r3,-4(r10)
   10e10:	52bfff04 	addi	r10,r10,-4
   10e14:	18000326 	beq	r3,zero,10e24 <__multiply+0x1c8>
   10e18:	00000506 	br	10e30 <__multiply+0x1d4>
   10e1c:	50c00017 	ldw	r3,0(r10)
   10e20:	1800031e 	bne	r3,zero,10e30 <__multiply+0x1d4>
   10e24:	843fffc4 	addi	r16,r16,-1
   10e28:	52bfff04 	addi	r10,r10,-4
   10e2c:	803ffb1e 	bne	r16,zero,10e1c <__alt_data_end+0xf0010e1c>
   10e30:	14000415 	stw	r16,16(r2)
   10e34:	dfc00517 	ldw	ra,20(sp)
   10e38:	dd000417 	ldw	r20,16(sp)
   10e3c:	dcc00317 	ldw	r19,12(sp)
   10e40:	dc800217 	ldw	r18,8(sp)
   10e44:	dc400117 	ldw	r17,4(sp)
   10e48:	dc000017 	ldw	r16,0(sp)
   10e4c:	dec00604 	addi	sp,sp,24
   10e50:	f800283a 	ret

00010e54 <__pow5mult>:
   10e54:	defffa04 	addi	sp,sp,-24
   10e58:	dcc00315 	stw	r19,12(sp)
   10e5c:	dc000015 	stw	r16,0(sp)
   10e60:	dfc00515 	stw	ra,20(sp)
   10e64:	dd000415 	stw	r20,16(sp)
   10e68:	dc800215 	stw	r18,8(sp)
   10e6c:	dc400115 	stw	r17,4(sp)
   10e70:	308000cc 	andi	r2,r6,3
   10e74:	3021883a 	mov	r16,r6
   10e78:	2027883a 	mov	r19,r4
   10e7c:	10002f1e 	bne	r2,zero,10f3c <__pow5mult+0xe8>
   10e80:	2825883a 	mov	r18,r5
   10e84:	8021d0ba 	srai	r16,r16,2
   10e88:	80001a26 	beq	r16,zero,10ef4 <__pow5mult+0xa0>
   10e8c:	9c401217 	ldw	r17,72(r19)
   10e90:	8800061e 	bne	r17,zero,10eac <__pow5mult+0x58>
   10e94:	00003406 	br	10f68 <__pow5mult+0x114>
   10e98:	8021d07a 	srai	r16,r16,1
   10e9c:	80001526 	beq	r16,zero,10ef4 <__pow5mult+0xa0>
   10ea0:	88800017 	ldw	r2,0(r17)
   10ea4:	10001c26 	beq	r2,zero,10f18 <__pow5mult+0xc4>
   10ea8:	1023883a 	mov	r17,r2
   10eac:	8080004c 	andi	r2,r16,1
   10eb0:	103ff926 	beq	r2,zero,10e98 <__alt_data_end+0xf0010e98>
   10eb4:	880d883a 	mov	r6,r17
   10eb8:	900b883a 	mov	r5,r18
   10ebc:	9809883a 	mov	r4,r19
   10ec0:	0010c5c0 	call	10c5c <__multiply>
   10ec4:	90001b26 	beq	r18,zero,10f34 <__pow5mult+0xe0>
   10ec8:	91000117 	ldw	r4,4(r18)
   10ecc:	98c01317 	ldw	r3,76(r19)
   10ed0:	8021d07a 	srai	r16,r16,1
   10ed4:	2109883a 	add	r4,r4,r4
   10ed8:	2109883a 	add	r4,r4,r4
   10edc:	1907883a 	add	r3,r3,r4
   10ee0:	19000017 	ldw	r4,0(r3)
   10ee4:	91000015 	stw	r4,0(r18)
   10ee8:	1c800015 	stw	r18,0(r3)
   10eec:	1025883a 	mov	r18,r2
   10ef0:	803feb1e 	bne	r16,zero,10ea0 <__alt_data_end+0xf0010ea0>
   10ef4:	9005883a 	mov	r2,r18
   10ef8:	dfc00517 	ldw	ra,20(sp)
   10efc:	dd000417 	ldw	r20,16(sp)
   10f00:	dcc00317 	ldw	r19,12(sp)
   10f04:	dc800217 	ldw	r18,8(sp)
   10f08:	dc400117 	ldw	r17,4(sp)
   10f0c:	dc000017 	ldw	r16,0(sp)
   10f10:	dec00604 	addi	sp,sp,24
   10f14:	f800283a 	ret
   10f18:	880d883a 	mov	r6,r17
   10f1c:	880b883a 	mov	r5,r17
   10f20:	9809883a 	mov	r4,r19
   10f24:	0010c5c0 	call	10c5c <__multiply>
   10f28:	88800015 	stw	r2,0(r17)
   10f2c:	10000015 	stw	zero,0(r2)
   10f30:	003fdd06 	br	10ea8 <__alt_data_end+0xf0010ea8>
   10f34:	1025883a 	mov	r18,r2
   10f38:	003fd706 	br	10e98 <__alt_data_end+0xf0010e98>
   10f3c:	10bfffc4 	addi	r2,r2,-1
   10f40:	1085883a 	add	r2,r2,r2
   10f44:	00c20034 	movhi	r3,2048
   10f48:	18c11d04 	addi	r3,r3,1140
   10f4c:	1085883a 	add	r2,r2,r2
   10f50:	1885883a 	add	r2,r3,r2
   10f54:	11800017 	ldw	r6,0(r2)
   10f58:	000f883a 	mov	r7,zero
   10f5c:	00108e40 	call	108e4 <__multadd>
   10f60:	1025883a 	mov	r18,r2
   10f64:	003fc706 	br	10e84 <__alt_data_end+0xf0010e84>
   10f68:	05000044 	movi	r20,1
   10f6c:	a00b883a 	mov	r5,r20
   10f70:	9809883a 	mov	r4,r19
   10f74:	00108140 	call	10814 <_Balloc>
   10f78:	1023883a 	mov	r17,r2
   10f7c:	00809c44 	movi	r2,625
   10f80:	88800515 	stw	r2,20(r17)
   10f84:	8d000415 	stw	r20,16(r17)
   10f88:	9c401215 	stw	r17,72(r19)
   10f8c:	88000015 	stw	zero,0(r17)
   10f90:	003fc606 	br	10eac <__alt_data_end+0xf0010eac>

00010f94 <__lshift>:
   10f94:	defff904 	addi	sp,sp,-28
   10f98:	dd400515 	stw	r21,20(sp)
   10f9c:	dcc00315 	stw	r19,12(sp)
   10fa0:	302bd17a 	srai	r21,r6,5
   10fa4:	2cc00417 	ldw	r19,16(r5)
   10fa8:	28800217 	ldw	r2,8(r5)
   10fac:	dd000415 	stw	r20,16(sp)
   10fb0:	ace7883a 	add	r19,r21,r19
   10fb4:	dc800215 	stw	r18,8(sp)
   10fb8:	dc400115 	stw	r17,4(sp)
   10fbc:	dc000015 	stw	r16,0(sp)
   10fc0:	dfc00615 	stw	ra,24(sp)
   10fc4:	9c000044 	addi	r16,r19,1
   10fc8:	2823883a 	mov	r17,r5
   10fcc:	3029883a 	mov	r20,r6
   10fd0:	2025883a 	mov	r18,r4
   10fd4:	29400117 	ldw	r5,4(r5)
   10fd8:	1400030e 	bge	r2,r16,10fe8 <__lshift+0x54>
   10fdc:	1085883a 	add	r2,r2,r2
   10fe0:	29400044 	addi	r5,r5,1
   10fe4:	143ffd16 	blt	r2,r16,10fdc <__alt_data_end+0xf0010fdc>
   10fe8:	9009883a 	mov	r4,r18
   10fec:	00108140 	call	10814 <_Balloc>
   10ff0:	10c00504 	addi	r3,r2,20
   10ff4:	0540070e 	bge	zero,r21,11014 <__lshift+0x80>
   10ff8:	ad6b883a 	add	r21,r21,r21
   10ffc:	ad6b883a 	add	r21,r21,r21
   11000:	1809883a 	mov	r4,r3
   11004:	1d47883a 	add	r3,r3,r21
   11008:	20000015 	stw	zero,0(r4)
   1100c:	21000104 	addi	r4,r4,4
   11010:	193ffd1e 	bne	r3,r4,11008 <__alt_data_end+0xf0011008>
   11014:	8a000417 	ldw	r8,16(r17)
   11018:	89000504 	addi	r4,r17,20
   1101c:	a18007cc 	andi	r6,r20,31
   11020:	4211883a 	add	r8,r8,r8
   11024:	4211883a 	add	r8,r8,r8
   11028:	2211883a 	add	r8,r4,r8
   1102c:	30002326 	beq	r6,zero,110bc <__lshift+0x128>
   11030:	02400804 	movi	r9,32
   11034:	4993c83a 	sub	r9,r9,r6
   11038:	000b883a 	mov	r5,zero
   1103c:	21c00017 	ldw	r7,0(r4)
   11040:	1815883a 	mov	r10,r3
   11044:	18c00104 	addi	r3,r3,4
   11048:	398e983a 	sll	r7,r7,r6
   1104c:	21000104 	addi	r4,r4,4
   11050:	394ab03a 	or	r5,r7,r5
   11054:	197fff15 	stw	r5,-4(r3)
   11058:	217fff17 	ldw	r5,-4(r4)
   1105c:	2a4ad83a 	srl	r5,r5,r9
   11060:	223ff636 	bltu	r4,r8,1103c <__alt_data_end+0xf001103c>
   11064:	51400115 	stw	r5,4(r10)
   11068:	28001a1e 	bne	r5,zero,110d4 <__lshift+0x140>
   1106c:	843fffc4 	addi	r16,r16,-1
   11070:	14000415 	stw	r16,16(r2)
   11074:	88000826 	beq	r17,zero,11098 <__lshift+0x104>
   11078:	89000117 	ldw	r4,4(r17)
   1107c:	90c01317 	ldw	r3,76(r18)
   11080:	2109883a 	add	r4,r4,r4
   11084:	2109883a 	add	r4,r4,r4
   11088:	1907883a 	add	r3,r3,r4
   1108c:	19000017 	ldw	r4,0(r3)
   11090:	89000015 	stw	r4,0(r17)
   11094:	1c400015 	stw	r17,0(r3)
   11098:	dfc00617 	ldw	ra,24(sp)
   1109c:	dd400517 	ldw	r21,20(sp)
   110a0:	dd000417 	ldw	r20,16(sp)
   110a4:	dcc00317 	ldw	r19,12(sp)
   110a8:	dc800217 	ldw	r18,8(sp)
   110ac:	dc400117 	ldw	r17,4(sp)
   110b0:	dc000017 	ldw	r16,0(sp)
   110b4:	dec00704 	addi	sp,sp,28
   110b8:	f800283a 	ret
   110bc:	21400017 	ldw	r5,0(r4)
   110c0:	18c00104 	addi	r3,r3,4
   110c4:	21000104 	addi	r4,r4,4
   110c8:	197fff15 	stw	r5,-4(r3)
   110cc:	223ffb36 	bltu	r4,r8,110bc <__alt_data_end+0xf00110bc>
   110d0:	003fe606 	br	1106c <__alt_data_end+0xf001106c>
   110d4:	9c000084 	addi	r16,r19,2
   110d8:	003fe406 	br	1106c <__alt_data_end+0xf001106c>

000110dc <__mcmp>:
   110dc:	20800417 	ldw	r2,16(r4)
   110e0:	28c00417 	ldw	r3,16(r5)
   110e4:	10c5c83a 	sub	r2,r2,r3
   110e8:	1000111e 	bne	r2,zero,11130 <__mcmp+0x54>
   110ec:	18c7883a 	add	r3,r3,r3
   110f0:	18c7883a 	add	r3,r3,r3
   110f4:	21000504 	addi	r4,r4,20
   110f8:	29400504 	addi	r5,r5,20
   110fc:	20c5883a 	add	r2,r4,r3
   11100:	28cb883a 	add	r5,r5,r3
   11104:	00000106 	br	1110c <__mcmp+0x30>
   11108:	20800a2e 	bgeu	r4,r2,11134 <__mcmp+0x58>
   1110c:	10bfff04 	addi	r2,r2,-4
   11110:	297fff04 	addi	r5,r5,-4
   11114:	11800017 	ldw	r6,0(r2)
   11118:	28c00017 	ldw	r3,0(r5)
   1111c:	30fffa26 	beq	r6,r3,11108 <__alt_data_end+0xf0011108>
   11120:	30c00236 	bltu	r6,r3,1112c <__mcmp+0x50>
   11124:	00800044 	movi	r2,1
   11128:	f800283a 	ret
   1112c:	00bfffc4 	movi	r2,-1
   11130:	f800283a 	ret
   11134:	0005883a 	mov	r2,zero
   11138:	f800283a 	ret

0001113c <__mdiff>:
   1113c:	28c00417 	ldw	r3,16(r5)
   11140:	30800417 	ldw	r2,16(r6)
   11144:	defffa04 	addi	sp,sp,-24
   11148:	dcc00315 	stw	r19,12(sp)
   1114c:	dc800215 	stw	r18,8(sp)
   11150:	dfc00515 	stw	ra,20(sp)
   11154:	dd000415 	stw	r20,16(sp)
   11158:	dc400115 	stw	r17,4(sp)
   1115c:	dc000015 	stw	r16,0(sp)
   11160:	1887c83a 	sub	r3,r3,r2
   11164:	2825883a 	mov	r18,r5
   11168:	3027883a 	mov	r19,r6
   1116c:	1800141e 	bne	r3,zero,111c0 <__mdiff+0x84>
   11170:	1085883a 	add	r2,r2,r2
   11174:	1085883a 	add	r2,r2,r2
   11178:	2a000504 	addi	r8,r5,20
   1117c:	34000504 	addi	r16,r6,20
   11180:	4087883a 	add	r3,r8,r2
   11184:	8085883a 	add	r2,r16,r2
   11188:	00000106 	br	11190 <__mdiff+0x54>
   1118c:	40c0592e 	bgeu	r8,r3,112f4 <__mdiff+0x1b8>
   11190:	18ffff04 	addi	r3,r3,-4
   11194:	10bfff04 	addi	r2,r2,-4
   11198:	19c00017 	ldw	r7,0(r3)
   1119c:	11400017 	ldw	r5,0(r2)
   111a0:	397ffa26 	beq	r7,r5,1118c <__alt_data_end+0xf001118c>
   111a4:	3940592e 	bgeu	r7,r5,1130c <__mdiff+0x1d0>
   111a8:	9005883a 	mov	r2,r18
   111ac:	4023883a 	mov	r17,r8
   111b0:	9825883a 	mov	r18,r19
   111b4:	05000044 	movi	r20,1
   111b8:	1027883a 	mov	r19,r2
   111bc:	00000406 	br	111d0 <__mdiff+0x94>
   111c0:	18005616 	blt	r3,zero,1131c <__mdiff+0x1e0>
   111c4:	34400504 	addi	r17,r6,20
   111c8:	2c000504 	addi	r16,r5,20
   111cc:	0029883a 	mov	r20,zero
   111d0:	91400117 	ldw	r5,4(r18)
   111d4:	00108140 	call	10814 <_Balloc>
   111d8:	92400417 	ldw	r9,16(r18)
   111dc:	9b000417 	ldw	r12,16(r19)
   111e0:	12c00504 	addi	r11,r2,20
   111e4:	4a51883a 	add	r8,r9,r9
   111e8:	6319883a 	add	r12,r12,r12
   111ec:	4211883a 	add	r8,r8,r8
   111f0:	6319883a 	add	r12,r12,r12
   111f4:	15000315 	stw	r20,12(r2)
   111f8:	8211883a 	add	r8,r16,r8
   111fc:	8b19883a 	add	r12,r17,r12
   11200:	0007883a 	mov	r3,zero
   11204:	81400017 	ldw	r5,0(r16)
   11208:	89c00017 	ldw	r7,0(r17)
   1120c:	59800104 	addi	r6,r11,4
   11210:	293fffcc 	andi	r4,r5,65535
   11214:	20c7883a 	add	r3,r4,r3
   11218:	393fffcc 	andi	r4,r7,65535
   1121c:	1909c83a 	sub	r4,r3,r4
   11220:	280ad43a 	srli	r5,r5,16
   11224:	380ed43a 	srli	r7,r7,16
   11228:	2007d43a 	srai	r3,r4,16
   1122c:	213fffcc 	andi	r4,r4,65535
   11230:	29cbc83a 	sub	r5,r5,r7
   11234:	28c7883a 	add	r3,r5,r3
   11238:	180a943a 	slli	r5,r3,16
   1123c:	8c400104 	addi	r17,r17,4
   11240:	84000104 	addi	r16,r16,4
   11244:	2908b03a 	or	r4,r5,r4
   11248:	59000015 	stw	r4,0(r11)
   1124c:	1807d43a 	srai	r3,r3,16
   11250:	3015883a 	mov	r10,r6
   11254:	3017883a 	mov	r11,r6
   11258:	8b3fea36 	bltu	r17,r12,11204 <__alt_data_end+0xf0011204>
   1125c:	8200162e 	bgeu	r16,r8,112b8 <__mdiff+0x17c>
   11260:	8017883a 	mov	r11,r16
   11264:	59400017 	ldw	r5,0(r11)
   11268:	31800104 	addi	r6,r6,4
   1126c:	5ac00104 	addi	r11,r11,4
   11270:	293fffcc 	andi	r4,r5,65535
   11274:	20c7883a 	add	r3,r4,r3
   11278:	280ed43a 	srli	r7,r5,16
   1127c:	180bd43a 	srai	r5,r3,16
   11280:	193fffcc 	andi	r4,r3,65535
   11284:	3947883a 	add	r3,r7,r5
   11288:	180a943a 	slli	r5,r3,16
   1128c:	1807d43a 	srai	r3,r3,16
   11290:	2908b03a 	or	r4,r5,r4
   11294:	313fff15 	stw	r4,-4(r6)
   11298:	5a3ff236 	bltu	r11,r8,11264 <__alt_data_end+0xf0011264>
   1129c:	0406303a 	nor	r3,zero,r16
   112a0:	1a07883a 	add	r3,r3,r8
   112a4:	1806d0ba 	srli	r3,r3,2
   112a8:	18c00044 	addi	r3,r3,1
   112ac:	18c7883a 	add	r3,r3,r3
   112b0:	18c7883a 	add	r3,r3,r3
   112b4:	50d5883a 	add	r10,r10,r3
   112b8:	50ffff04 	addi	r3,r10,-4
   112bc:	2000041e 	bne	r4,zero,112d0 <__mdiff+0x194>
   112c0:	18ffff04 	addi	r3,r3,-4
   112c4:	19000017 	ldw	r4,0(r3)
   112c8:	4a7fffc4 	addi	r9,r9,-1
   112cc:	203ffc26 	beq	r4,zero,112c0 <__alt_data_end+0xf00112c0>
   112d0:	12400415 	stw	r9,16(r2)
   112d4:	dfc00517 	ldw	ra,20(sp)
   112d8:	dd000417 	ldw	r20,16(sp)
   112dc:	dcc00317 	ldw	r19,12(sp)
   112e0:	dc800217 	ldw	r18,8(sp)
   112e4:	dc400117 	ldw	r17,4(sp)
   112e8:	dc000017 	ldw	r16,0(sp)
   112ec:	dec00604 	addi	sp,sp,24
   112f0:	f800283a 	ret
   112f4:	000b883a 	mov	r5,zero
   112f8:	00108140 	call	10814 <_Balloc>
   112fc:	00c00044 	movi	r3,1
   11300:	10c00415 	stw	r3,16(r2)
   11304:	10000515 	stw	zero,20(r2)
   11308:	003ff206 	br	112d4 <__alt_data_end+0xf00112d4>
   1130c:	8023883a 	mov	r17,r16
   11310:	0029883a 	mov	r20,zero
   11314:	4021883a 	mov	r16,r8
   11318:	003fad06 	br	111d0 <__alt_data_end+0xf00111d0>
   1131c:	9005883a 	mov	r2,r18
   11320:	94400504 	addi	r17,r18,20
   11324:	9c000504 	addi	r16,r19,20
   11328:	9825883a 	mov	r18,r19
   1132c:	05000044 	movi	r20,1
   11330:	1027883a 	mov	r19,r2
   11334:	003fa606 	br	111d0 <__alt_data_end+0xf00111d0>

00011338 <__ulp>:
   11338:	295ffc2c 	andhi	r5,r5,32752
   1133c:	00bf3034 	movhi	r2,64704
   11340:	2887883a 	add	r3,r5,r2
   11344:	00c0020e 	bge	zero,r3,11350 <__ulp+0x18>
   11348:	0005883a 	mov	r2,zero
   1134c:	f800283a 	ret
   11350:	00c7c83a 	sub	r3,zero,r3
   11354:	1807d53a 	srai	r3,r3,20
   11358:	008004c4 	movi	r2,19
   1135c:	10c00b0e 	bge	r2,r3,1138c <__ulp+0x54>
   11360:	18bffb04 	addi	r2,r3,-20
   11364:	01000784 	movi	r4,30
   11368:	0007883a 	mov	r3,zero
   1136c:	20800516 	blt	r4,r2,11384 <__ulp+0x4c>
   11370:	010007c4 	movi	r4,31
   11374:	2089c83a 	sub	r4,r4,r2
   11378:	00800044 	movi	r2,1
   1137c:	1104983a 	sll	r2,r2,r4
   11380:	f800283a 	ret
   11384:	00800044 	movi	r2,1
   11388:	f800283a 	ret
   1138c:	01400234 	movhi	r5,8
   11390:	28c7d83a 	sra	r3,r5,r3
   11394:	0005883a 	mov	r2,zero
   11398:	f800283a 	ret

0001139c <__b2d>:
   1139c:	defffa04 	addi	sp,sp,-24
   113a0:	dc000015 	stw	r16,0(sp)
   113a4:	24000417 	ldw	r16,16(r4)
   113a8:	dc400115 	stw	r17,4(sp)
   113ac:	24400504 	addi	r17,r4,20
   113b0:	8421883a 	add	r16,r16,r16
   113b4:	8421883a 	add	r16,r16,r16
   113b8:	8c21883a 	add	r16,r17,r16
   113bc:	dc800215 	stw	r18,8(sp)
   113c0:	84bfff17 	ldw	r18,-4(r16)
   113c4:	dd000415 	stw	r20,16(sp)
   113c8:	dcc00315 	stw	r19,12(sp)
   113cc:	9009883a 	mov	r4,r18
   113d0:	2829883a 	mov	r20,r5
   113d4:	dfc00515 	stw	ra,20(sp)
   113d8:	0010b080 	call	10b08 <__hi0bits>
   113dc:	00c00804 	movi	r3,32
   113e0:	1889c83a 	sub	r4,r3,r2
   113e4:	a1000015 	stw	r4,0(r20)
   113e8:	01000284 	movi	r4,10
   113ec:	84ffff04 	addi	r19,r16,-4
   113f0:	20801216 	blt	r4,r2,1143c <__b2d+0xa0>
   113f4:	018002c4 	movi	r6,11
   113f8:	308dc83a 	sub	r6,r6,r2
   113fc:	9186d83a 	srl	r3,r18,r6
   11400:	18cffc34 	orhi	r3,r3,16368
   11404:	8cc0212e 	bgeu	r17,r19,1148c <__b2d+0xf0>
   11408:	813ffe17 	ldw	r4,-8(r16)
   1140c:	218cd83a 	srl	r6,r4,r6
   11410:	10800544 	addi	r2,r2,21
   11414:	9084983a 	sll	r2,r18,r2
   11418:	1184b03a 	or	r2,r2,r6
   1141c:	dfc00517 	ldw	ra,20(sp)
   11420:	dd000417 	ldw	r20,16(sp)
   11424:	dcc00317 	ldw	r19,12(sp)
   11428:	dc800217 	ldw	r18,8(sp)
   1142c:	dc400117 	ldw	r17,4(sp)
   11430:	dc000017 	ldw	r16,0(sp)
   11434:	dec00604 	addi	sp,sp,24
   11438:	f800283a 	ret
   1143c:	8cc00f2e 	bgeu	r17,r19,1147c <__b2d+0xe0>
   11440:	117ffd44 	addi	r5,r2,-11
   11444:	80bffe17 	ldw	r2,-8(r16)
   11448:	28000e26 	beq	r5,zero,11484 <__b2d+0xe8>
   1144c:	1949c83a 	sub	r4,r3,r5
   11450:	9164983a 	sll	r18,r18,r5
   11454:	1106d83a 	srl	r3,r2,r4
   11458:	81bffe04 	addi	r6,r16,-8
   1145c:	948ffc34 	orhi	r18,r18,16368
   11460:	90c6b03a 	or	r3,r18,r3
   11464:	89800e2e 	bgeu	r17,r6,114a0 <__b2d+0x104>
   11468:	81bffd17 	ldw	r6,-12(r16)
   1146c:	1144983a 	sll	r2,r2,r5
   11470:	310ad83a 	srl	r5,r6,r4
   11474:	2884b03a 	or	r2,r5,r2
   11478:	003fe806 	br	1141c <__alt_data_end+0xf001141c>
   1147c:	10bffd44 	addi	r2,r2,-11
   11480:	1000041e 	bne	r2,zero,11494 <__b2d+0xf8>
   11484:	90cffc34 	orhi	r3,r18,16368
   11488:	003fe406 	br	1141c <__alt_data_end+0xf001141c>
   1148c:	000d883a 	mov	r6,zero
   11490:	003fdf06 	br	11410 <__alt_data_end+0xf0011410>
   11494:	90a4983a 	sll	r18,r18,r2
   11498:	0005883a 	mov	r2,zero
   1149c:	003ff906 	br	11484 <__alt_data_end+0xf0011484>
   114a0:	1144983a 	sll	r2,r2,r5
   114a4:	003fdd06 	br	1141c <__alt_data_end+0xf001141c>

000114a8 <__d2b>:
   114a8:	defff804 	addi	sp,sp,-32
   114ac:	dc000215 	stw	r16,8(sp)
   114b0:	3021883a 	mov	r16,r6
   114b4:	dc400315 	stw	r17,12(sp)
   114b8:	8022907a 	slli	r17,r16,1
   114bc:	dd000615 	stw	r20,24(sp)
   114c0:	2829883a 	mov	r20,r5
   114c4:	01400044 	movi	r5,1
   114c8:	dcc00515 	stw	r19,20(sp)
   114cc:	dc800415 	stw	r18,16(sp)
   114d0:	dfc00715 	stw	ra,28(sp)
   114d4:	3825883a 	mov	r18,r7
   114d8:	8822d57a 	srli	r17,r17,21
   114dc:	00108140 	call	10814 <_Balloc>
   114e0:	1027883a 	mov	r19,r2
   114e4:	00800434 	movhi	r2,16
   114e8:	10bfffc4 	addi	r2,r2,-1
   114ec:	808c703a 	and	r6,r16,r2
   114f0:	88000126 	beq	r17,zero,114f8 <__d2b+0x50>
   114f4:	31800434 	orhi	r6,r6,16
   114f8:	d9800015 	stw	r6,0(sp)
   114fc:	a0002426 	beq	r20,zero,11590 <__d2b+0xe8>
   11500:	d9000104 	addi	r4,sp,4
   11504:	dd000115 	stw	r20,4(sp)
   11508:	0010b700 	call	10b70 <__lo0bits>
   1150c:	d8c00017 	ldw	r3,0(sp)
   11510:	10002f1e 	bne	r2,zero,115d0 <__d2b+0x128>
   11514:	d9000117 	ldw	r4,4(sp)
   11518:	99000515 	stw	r4,20(r19)
   1151c:	1821003a 	cmpeq	r16,r3,zero
   11520:	01000084 	movi	r4,2
   11524:	2421c83a 	sub	r16,r4,r16
   11528:	98c00615 	stw	r3,24(r19)
   1152c:	9c000415 	stw	r16,16(r19)
   11530:	88001f1e 	bne	r17,zero,115b0 <__d2b+0x108>
   11534:	10bef384 	addi	r2,r2,-1074
   11538:	90800015 	stw	r2,0(r18)
   1153c:	00900034 	movhi	r2,16384
   11540:	10bfffc4 	addi	r2,r2,-1
   11544:	8085883a 	add	r2,r16,r2
   11548:	1085883a 	add	r2,r2,r2
   1154c:	1085883a 	add	r2,r2,r2
   11550:	9885883a 	add	r2,r19,r2
   11554:	11000517 	ldw	r4,20(r2)
   11558:	8020917a 	slli	r16,r16,5
   1155c:	0010b080 	call	10b08 <__hi0bits>
   11560:	d8c00817 	ldw	r3,32(sp)
   11564:	8085c83a 	sub	r2,r16,r2
   11568:	18800015 	stw	r2,0(r3)
   1156c:	9805883a 	mov	r2,r19
   11570:	dfc00717 	ldw	ra,28(sp)
   11574:	dd000617 	ldw	r20,24(sp)
   11578:	dcc00517 	ldw	r19,20(sp)
   1157c:	dc800417 	ldw	r18,16(sp)
   11580:	dc400317 	ldw	r17,12(sp)
   11584:	dc000217 	ldw	r16,8(sp)
   11588:	dec00804 	addi	sp,sp,32
   1158c:	f800283a 	ret
   11590:	d809883a 	mov	r4,sp
   11594:	0010b700 	call	10b70 <__lo0bits>
   11598:	d8c00017 	ldw	r3,0(sp)
   1159c:	04000044 	movi	r16,1
   115a0:	9c000415 	stw	r16,16(r19)
   115a4:	98c00515 	stw	r3,20(r19)
   115a8:	10800804 	addi	r2,r2,32
   115ac:	883fe126 	beq	r17,zero,11534 <__alt_data_end+0xf0011534>
   115b0:	00c00d44 	movi	r3,53
   115b4:	8c7ef344 	addi	r17,r17,-1075
   115b8:	88a3883a 	add	r17,r17,r2
   115bc:	1885c83a 	sub	r2,r3,r2
   115c0:	d8c00817 	ldw	r3,32(sp)
   115c4:	94400015 	stw	r17,0(r18)
   115c8:	18800015 	stw	r2,0(r3)
   115cc:	003fe706 	br	1156c <__alt_data_end+0xf001156c>
   115d0:	01000804 	movi	r4,32
   115d4:	2089c83a 	sub	r4,r4,r2
   115d8:	1908983a 	sll	r4,r3,r4
   115dc:	d9400117 	ldw	r5,4(sp)
   115e0:	1886d83a 	srl	r3,r3,r2
   115e4:	2148b03a 	or	r4,r4,r5
   115e8:	99000515 	stw	r4,20(r19)
   115ec:	d8c00015 	stw	r3,0(sp)
   115f0:	003fca06 	br	1151c <__alt_data_end+0xf001151c>

000115f4 <__ratio>:
   115f4:	defff904 	addi	sp,sp,-28
   115f8:	dc400315 	stw	r17,12(sp)
   115fc:	2823883a 	mov	r17,r5
   11600:	d9400104 	addi	r5,sp,4
   11604:	dfc00615 	stw	ra,24(sp)
   11608:	dcc00515 	stw	r19,20(sp)
   1160c:	dc800415 	stw	r18,16(sp)
   11610:	2027883a 	mov	r19,r4
   11614:	dc000215 	stw	r16,8(sp)
   11618:	001139c0 	call	1139c <__b2d>
   1161c:	d80b883a 	mov	r5,sp
   11620:	8809883a 	mov	r4,r17
   11624:	1025883a 	mov	r18,r2
   11628:	1821883a 	mov	r16,r3
   1162c:	001139c0 	call	1139c <__b2d>
   11630:	8a000417 	ldw	r8,16(r17)
   11634:	99000417 	ldw	r4,16(r19)
   11638:	d9400117 	ldw	r5,4(sp)
   1163c:	2209c83a 	sub	r4,r4,r8
   11640:	2010917a 	slli	r8,r4,5
   11644:	d9000017 	ldw	r4,0(sp)
   11648:	2909c83a 	sub	r4,r5,r4
   1164c:	4109883a 	add	r4,r8,r4
   11650:	01000e0e 	bge	zero,r4,1168c <__ratio+0x98>
   11654:	2008953a 	slli	r4,r4,20
   11658:	2421883a 	add	r16,r4,r16
   1165c:	100d883a 	mov	r6,r2
   11660:	180f883a 	mov	r7,r3
   11664:	9009883a 	mov	r4,r18
   11668:	800b883a 	mov	r5,r16
   1166c:	00068240 	call	6824 <__divdf3>
   11670:	dfc00617 	ldw	ra,24(sp)
   11674:	dcc00517 	ldw	r19,20(sp)
   11678:	dc800417 	ldw	r18,16(sp)
   1167c:	dc400317 	ldw	r17,12(sp)
   11680:	dc000217 	ldw	r16,8(sp)
   11684:	dec00704 	addi	sp,sp,28
   11688:	f800283a 	ret
   1168c:	2008953a 	slli	r4,r4,20
   11690:	1907c83a 	sub	r3,r3,r4
   11694:	003ff106 	br	1165c <__alt_data_end+0xf001165c>

00011698 <_mprec_log10>:
   11698:	defffe04 	addi	sp,sp,-8
   1169c:	dc000015 	stw	r16,0(sp)
   116a0:	dfc00115 	stw	ra,4(sp)
   116a4:	008005c4 	movi	r2,23
   116a8:	2021883a 	mov	r16,r4
   116ac:	11000d0e 	bge	r2,r4,116e4 <_mprec_log10+0x4c>
   116b0:	0005883a 	mov	r2,zero
   116b4:	00cffc34 	movhi	r3,16368
   116b8:	843fffc4 	addi	r16,r16,-1
   116bc:	000d883a 	mov	r6,zero
   116c0:	01d00934 	movhi	r7,16420
   116c4:	1009883a 	mov	r4,r2
   116c8:	180b883a 	mov	r5,r3
   116cc:	00072dc0 	call	72dc <__muldf3>
   116d0:	803ff91e 	bne	r16,zero,116b8 <__alt_data_end+0xf00116b8>
   116d4:	dfc00117 	ldw	ra,4(sp)
   116d8:	dc000017 	ldw	r16,0(sp)
   116dc:	dec00204 	addi	sp,sp,8
   116e0:	f800283a 	ret
   116e4:	202090fa 	slli	r16,r4,3
   116e8:	00820034 	movhi	r2,2048
   116ec:	10813404 	addi	r2,r2,1232
   116f0:	1421883a 	add	r16,r2,r16
   116f4:	80800017 	ldw	r2,0(r16)
   116f8:	80c00117 	ldw	r3,4(r16)
   116fc:	dfc00117 	ldw	ra,4(sp)
   11700:	dc000017 	ldw	r16,0(sp)
   11704:	dec00204 	addi	sp,sp,8
   11708:	f800283a 	ret

0001170c <__copybits>:
   1170c:	297fffc4 	addi	r5,r5,-1
   11710:	280fd17a 	srai	r7,r5,5
   11714:	30c00417 	ldw	r3,16(r6)
   11718:	30800504 	addi	r2,r6,20
   1171c:	39c00044 	addi	r7,r7,1
   11720:	18c7883a 	add	r3,r3,r3
   11724:	39cf883a 	add	r7,r7,r7
   11728:	18c7883a 	add	r3,r3,r3
   1172c:	39cf883a 	add	r7,r7,r7
   11730:	10c7883a 	add	r3,r2,r3
   11734:	21cf883a 	add	r7,r4,r7
   11738:	10c00d2e 	bgeu	r2,r3,11770 <__copybits+0x64>
   1173c:	200b883a 	mov	r5,r4
   11740:	12000017 	ldw	r8,0(r2)
   11744:	29400104 	addi	r5,r5,4
   11748:	10800104 	addi	r2,r2,4
   1174c:	2a3fff15 	stw	r8,-4(r5)
   11750:	10fffb36 	bltu	r2,r3,11740 <__alt_data_end+0xf0011740>
   11754:	1985c83a 	sub	r2,r3,r6
   11758:	10bffac4 	addi	r2,r2,-21
   1175c:	1004d0ba 	srli	r2,r2,2
   11760:	10800044 	addi	r2,r2,1
   11764:	1085883a 	add	r2,r2,r2
   11768:	1085883a 	add	r2,r2,r2
   1176c:	2089883a 	add	r4,r4,r2
   11770:	21c0032e 	bgeu	r4,r7,11780 <__copybits+0x74>
   11774:	20000015 	stw	zero,0(r4)
   11778:	21000104 	addi	r4,r4,4
   1177c:	21fffd36 	bltu	r4,r7,11774 <__alt_data_end+0xf0011774>
   11780:	f800283a 	ret

00011784 <__any_on>:
   11784:	20c00417 	ldw	r3,16(r4)
   11788:	2805d17a 	srai	r2,r5,5
   1178c:	21000504 	addi	r4,r4,20
   11790:	18800d0e 	bge	r3,r2,117c8 <__any_on+0x44>
   11794:	18c7883a 	add	r3,r3,r3
   11798:	18c7883a 	add	r3,r3,r3
   1179c:	20c7883a 	add	r3,r4,r3
   117a0:	20c0192e 	bgeu	r4,r3,11808 <__any_on+0x84>
   117a4:	18bfff17 	ldw	r2,-4(r3)
   117a8:	18ffff04 	addi	r3,r3,-4
   117ac:	1000041e 	bne	r2,zero,117c0 <__any_on+0x3c>
   117b0:	20c0142e 	bgeu	r4,r3,11804 <__any_on+0x80>
   117b4:	18ffff04 	addi	r3,r3,-4
   117b8:	19400017 	ldw	r5,0(r3)
   117bc:	283ffc26 	beq	r5,zero,117b0 <__alt_data_end+0xf00117b0>
   117c0:	00800044 	movi	r2,1
   117c4:	f800283a 	ret
   117c8:	10c00a0e 	bge	r2,r3,117f4 <__any_on+0x70>
   117cc:	1085883a 	add	r2,r2,r2
   117d0:	1085883a 	add	r2,r2,r2
   117d4:	294007cc 	andi	r5,r5,31
   117d8:	2087883a 	add	r3,r4,r2
   117dc:	283ff026 	beq	r5,zero,117a0 <__alt_data_end+0xf00117a0>
   117e0:	19800017 	ldw	r6,0(r3)
   117e4:	3144d83a 	srl	r2,r6,r5
   117e8:	114a983a 	sll	r5,r2,r5
   117ec:	317ff41e 	bne	r6,r5,117c0 <__alt_data_end+0xf00117c0>
   117f0:	003feb06 	br	117a0 <__alt_data_end+0xf00117a0>
   117f4:	1085883a 	add	r2,r2,r2
   117f8:	1085883a 	add	r2,r2,r2
   117fc:	2087883a 	add	r3,r4,r2
   11800:	003fe706 	br	117a0 <__alt_data_end+0xf00117a0>
   11804:	f800283a 	ret
   11808:	0005883a 	mov	r2,zero
   1180c:	f800283a 	ret

00011810 <_realloc_r>:
   11810:	defff604 	addi	sp,sp,-40
   11814:	dc800215 	stw	r18,8(sp)
   11818:	dfc00915 	stw	ra,36(sp)
   1181c:	df000815 	stw	fp,32(sp)
   11820:	ddc00715 	stw	r23,28(sp)
   11824:	dd800615 	stw	r22,24(sp)
   11828:	dd400515 	stw	r21,20(sp)
   1182c:	dd000415 	stw	r20,16(sp)
   11830:	dcc00315 	stw	r19,12(sp)
   11834:	dc400115 	stw	r17,4(sp)
   11838:	dc000015 	stw	r16,0(sp)
   1183c:	3025883a 	mov	r18,r6
   11840:	2800b726 	beq	r5,zero,11b20 <_realloc_r+0x310>
   11844:	282b883a 	mov	r21,r5
   11848:	2029883a 	mov	r20,r4
   1184c:	0016cf80 	call	16cf8 <__malloc_lock>
   11850:	a8bfff17 	ldw	r2,-4(r21)
   11854:	043fff04 	movi	r16,-4
   11858:	90c002c4 	addi	r3,r18,11
   1185c:	01000584 	movi	r4,22
   11860:	acfffe04 	addi	r19,r21,-8
   11864:	1420703a 	and	r16,r2,r16
   11868:	20c0332e 	bgeu	r4,r3,11938 <_realloc_r+0x128>
   1186c:	047ffe04 	movi	r17,-8
   11870:	1c62703a 	and	r17,r3,r17
   11874:	8807883a 	mov	r3,r17
   11878:	88005816 	blt	r17,zero,119dc <_realloc_r+0x1cc>
   1187c:	8c805736 	bltu	r17,r18,119dc <_realloc_r+0x1cc>
   11880:	80c0300e 	bge	r16,r3,11944 <_realloc_r+0x134>
   11884:	07020034 	movhi	fp,2048
   11888:	e7037704 	addi	fp,fp,3548
   1188c:	e1c00217 	ldw	r7,8(fp)
   11890:	9c09883a 	add	r4,r19,r16
   11894:	22000117 	ldw	r8,4(r4)
   11898:	21c06326 	beq	r4,r7,11a28 <_realloc_r+0x218>
   1189c:	017fff84 	movi	r5,-2
   118a0:	414a703a 	and	r5,r8,r5
   118a4:	214b883a 	add	r5,r4,r5
   118a8:	29800117 	ldw	r6,4(r5)
   118ac:	3180004c 	andi	r6,r6,1
   118b0:	30003f26 	beq	r6,zero,119b0 <_realloc_r+0x1a0>
   118b4:	1080004c 	andi	r2,r2,1
   118b8:	10008326 	beq	r2,zero,11ac8 <_realloc_r+0x2b8>
   118bc:	900b883a 	mov	r5,r18
   118c0:	a009883a 	mov	r4,r20
   118c4:	000fdc80 	call	fdc8 <_malloc_r>
   118c8:	1025883a 	mov	r18,r2
   118cc:	10011e26 	beq	r2,zero,11d48 <_realloc_r+0x538>
   118d0:	a93fff17 	ldw	r4,-4(r21)
   118d4:	10fffe04 	addi	r3,r2,-8
   118d8:	00bfff84 	movi	r2,-2
   118dc:	2084703a 	and	r2,r4,r2
   118e0:	9885883a 	add	r2,r19,r2
   118e4:	1880ee26 	beq	r3,r2,11ca0 <_realloc_r+0x490>
   118e8:	81bfff04 	addi	r6,r16,-4
   118ec:	00800904 	movi	r2,36
   118f0:	1180b836 	bltu	r2,r6,11bd4 <_realloc_r+0x3c4>
   118f4:	00c004c4 	movi	r3,19
   118f8:	19809636 	bltu	r3,r6,11b54 <_realloc_r+0x344>
   118fc:	9005883a 	mov	r2,r18
   11900:	a807883a 	mov	r3,r21
   11904:	19000017 	ldw	r4,0(r3)
   11908:	11000015 	stw	r4,0(r2)
   1190c:	19000117 	ldw	r4,4(r3)
   11910:	11000115 	stw	r4,4(r2)
   11914:	18c00217 	ldw	r3,8(r3)
   11918:	10c00215 	stw	r3,8(r2)
   1191c:	a80b883a 	mov	r5,r21
   11920:	a009883a 	mov	r4,r20
   11924:	000f1dc0 	call	f1dc <_free_r>
   11928:	a009883a 	mov	r4,r20
   1192c:	0016d1c0 	call	16d1c <__malloc_unlock>
   11930:	9005883a 	mov	r2,r18
   11934:	00001206 	br	11980 <_realloc_r+0x170>
   11938:	00c00404 	movi	r3,16
   1193c:	1823883a 	mov	r17,r3
   11940:	003fce06 	br	1187c <__alt_data_end+0xf001187c>
   11944:	a825883a 	mov	r18,r21
   11948:	8445c83a 	sub	r2,r16,r17
   1194c:	00c003c4 	movi	r3,15
   11950:	18802636 	bltu	r3,r2,119ec <_realloc_r+0x1dc>
   11954:	99800117 	ldw	r6,4(r19)
   11958:	9c07883a 	add	r3,r19,r16
   1195c:	3180004c 	andi	r6,r6,1
   11960:	3420b03a 	or	r16,r6,r16
   11964:	9c000115 	stw	r16,4(r19)
   11968:	18800117 	ldw	r2,4(r3)
   1196c:	10800054 	ori	r2,r2,1
   11970:	18800115 	stw	r2,4(r3)
   11974:	a009883a 	mov	r4,r20
   11978:	0016d1c0 	call	16d1c <__malloc_unlock>
   1197c:	9005883a 	mov	r2,r18
   11980:	dfc00917 	ldw	ra,36(sp)
   11984:	df000817 	ldw	fp,32(sp)
   11988:	ddc00717 	ldw	r23,28(sp)
   1198c:	dd800617 	ldw	r22,24(sp)
   11990:	dd400517 	ldw	r21,20(sp)
   11994:	dd000417 	ldw	r20,16(sp)
   11998:	dcc00317 	ldw	r19,12(sp)
   1199c:	dc800217 	ldw	r18,8(sp)
   119a0:	dc400117 	ldw	r17,4(sp)
   119a4:	dc000017 	ldw	r16,0(sp)
   119a8:	dec00a04 	addi	sp,sp,40
   119ac:	f800283a 	ret
   119b0:	017fff04 	movi	r5,-4
   119b4:	414a703a 	and	r5,r8,r5
   119b8:	814d883a 	add	r6,r16,r5
   119bc:	30c01f16 	blt	r6,r3,11a3c <_realloc_r+0x22c>
   119c0:	20800317 	ldw	r2,12(r4)
   119c4:	20c00217 	ldw	r3,8(r4)
   119c8:	a825883a 	mov	r18,r21
   119cc:	3021883a 	mov	r16,r6
   119d0:	18800315 	stw	r2,12(r3)
   119d4:	10c00215 	stw	r3,8(r2)
   119d8:	003fdb06 	br	11948 <__alt_data_end+0xf0011948>
   119dc:	00800304 	movi	r2,12
   119e0:	a0800015 	stw	r2,0(r20)
   119e4:	0005883a 	mov	r2,zero
   119e8:	003fe506 	br	11980 <__alt_data_end+0xf0011980>
   119ec:	98c00117 	ldw	r3,4(r19)
   119f0:	9c4b883a 	add	r5,r19,r17
   119f4:	11000054 	ori	r4,r2,1
   119f8:	18c0004c 	andi	r3,r3,1
   119fc:	1c62b03a 	or	r17,r3,r17
   11a00:	9c400115 	stw	r17,4(r19)
   11a04:	29000115 	stw	r4,4(r5)
   11a08:	2885883a 	add	r2,r5,r2
   11a0c:	10c00117 	ldw	r3,4(r2)
   11a10:	29400204 	addi	r5,r5,8
   11a14:	a009883a 	mov	r4,r20
   11a18:	18c00054 	ori	r3,r3,1
   11a1c:	10c00115 	stw	r3,4(r2)
   11a20:	000f1dc0 	call	f1dc <_free_r>
   11a24:	003fd306 	br	11974 <__alt_data_end+0xf0011974>
   11a28:	017fff04 	movi	r5,-4
   11a2c:	414a703a 	and	r5,r8,r5
   11a30:	89800404 	addi	r6,r17,16
   11a34:	8151883a 	add	r8,r16,r5
   11a38:	4180590e 	bge	r8,r6,11ba0 <_realloc_r+0x390>
   11a3c:	1080004c 	andi	r2,r2,1
   11a40:	103f9e1e 	bne	r2,zero,118bc <__alt_data_end+0xf00118bc>
   11a44:	adbffe17 	ldw	r22,-8(r21)
   11a48:	00bfff04 	movi	r2,-4
   11a4c:	9dadc83a 	sub	r22,r19,r22
   11a50:	b1800117 	ldw	r6,4(r22)
   11a54:	3084703a 	and	r2,r6,r2
   11a58:	20002026 	beq	r4,zero,11adc <_realloc_r+0x2cc>
   11a5c:	80af883a 	add	r23,r16,r2
   11a60:	b96f883a 	add	r23,r23,r5
   11a64:	21c05f26 	beq	r4,r7,11be4 <_realloc_r+0x3d4>
   11a68:	b8c01c16 	blt	r23,r3,11adc <_realloc_r+0x2cc>
   11a6c:	20800317 	ldw	r2,12(r4)
   11a70:	20c00217 	ldw	r3,8(r4)
   11a74:	81bfff04 	addi	r6,r16,-4
   11a78:	01000904 	movi	r4,36
   11a7c:	18800315 	stw	r2,12(r3)
   11a80:	10c00215 	stw	r3,8(r2)
   11a84:	b0c00217 	ldw	r3,8(r22)
   11a88:	b0800317 	ldw	r2,12(r22)
   11a8c:	b4800204 	addi	r18,r22,8
   11a90:	18800315 	stw	r2,12(r3)
   11a94:	10c00215 	stw	r3,8(r2)
   11a98:	21801b36 	bltu	r4,r6,11b08 <_realloc_r+0x2f8>
   11a9c:	008004c4 	movi	r2,19
   11aa0:	1180352e 	bgeu	r2,r6,11b78 <_realloc_r+0x368>
   11aa4:	a8800017 	ldw	r2,0(r21)
   11aa8:	b0800215 	stw	r2,8(r22)
   11aac:	a8800117 	ldw	r2,4(r21)
   11ab0:	b0800315 	stw	r2,12(r22)
   11ab4:	008006c4 	movi	r2,27
   11ab8:	11807f36 	bltu	r2,r6,11cb8 <_realloc_r+0x4a8>
   11abc:	b0800404 	addi	r2,r22,16
   11ac0:	ad400204 	addi	r21,r21,8
   11ac4:	00002d06 	br	11b7c <_realloc_r+0x36c>
   11ac8:	adbffe17 	ldw	r22,-8(r21)
   11acc:	00bfff04 	movi	r2,-4
   11ad0:	9dadc83a 	sub	r22,r19,r22
   11ad4:	b1000117 	ldw	r4,4(r22)
   11ad8:	2084703a 	and	r2,r4,r2
   11adc:	b03f7726 	beq	r22,zero,118bc <__alt_data_end+0xf00118bc>
   11ae0:	80af883a 	add	r23,r16,r2
   11ae4:	b8ff7516 	blt	r23,r3,118bc <__alt_data_end+0xf00118bc>
   11ae8:	b0800317 	ldw	r2,12(r22)
   11aec:	b0c00217 	ldw	r3,8(r22)
   11af0:	81bfff04 	addi	r6,r16,-4
   11af4:	01000904 	movi	r4,36
   11af8:	18800315 	stw	r2,12(r3)
   11afc:	10c00215 	stw	r3,8(r2)
   11b00:	b4800204 	addi	r18,r22,8
   11b04:	21bfe52e 	bgeu	r4,r6,11a9c <__alt_data_end+0xf0011a9c>
   11b08:	a80b883a 	mov	r5,r21
   11b0c:	9009883a 	mov	r4,r18
   11b10:	00106b80 	call	106b8 <memmove>
   11b14:	b821883a 	mov	r16,r23
   11b18:	b027883a 	mov	r19,r22
   11b1c:	003f8a06 	br	11948 <__alt_data_end+0xf0011948>
   11b20:	300b883a 	mov	r5,r6
   11b24:	dfc00917 	ldw	ra,36(sp)
   11b28:	df000817 	ldw	fp,32(sp)
   11b2c:	ddc00717 	ldw	r23,28(sp)
   11b30:	dd800617 	ldw	r22,24(sp)
   11b34:	dd400517 	ldw	r21,20(sp)
   11b38:	dd000417 	ldw	r20,16(sp)
   11b3c:	dcc00317 	ldw	r19,12(sp)
   11b40:	dc800217 	ldw	r18,8(sp)
   11b44:	dc400117 	ldw	r17,4(sp)
   11b48:	dc000017 	ldw	r16,0(sp)
   11b4c:	dec00a04 	addi	sp,sp,40
   11b50:	000fdc81 	jmpi	fdc8 <_malloc_r>
   11b54:	a8c00017 	ldw	r3,0(r21)
   11b58:	90c00015 	stw	r3,0(r18)
   11b5c:	a8c00117 	ldw	r3,4(r21)
   11b60:	90c00115 	stw	r3,4(r18)
   11b64:	00c006c4 	movi	r3,27
   11b68:	19804536 	bltu	r3,r6,11c80 <_realloc_r+0x470>
   11b6c:	90800204 	addi	r2,r18,8
   11b70:	a8c00204 	addi	r3,r21,8
   11b74:	003f6306 	br	11904 <__alt_data_end+0xf0011904>
   11b78:	9005883a 	mov	r2,r18
   11b7c:	a8c00017 	ldw	r3,0(r21)
   11b80:	b821883a 	mov	r16,r23
   11b84:	b027883a 	mov	r19,r22
   11b88:	10c00015 	stw	r3,0(r2)
   11b8c:	a8c00117 	ldw	r3,4(r21)
   11b90:	10c00115 	stw	r3,4(r2)
   11b94:	a8c00217 	ldw	r3,8(r21)
   11b98:	10c00215 	stw	r3,8(r2)
   11b9c:	003f6a06 	br	11948 <__alt_data_end+0xf0011948>
   11ba0:	9c67883a 	add	r19,r19,r17
   11ba4:	4445c83a 	sub	r2,r8,r17
   11ba8:	e4c00215 	stw	r19,8(fp)
   11bac:	10800054 	ori	r2,r2,1
   11bb0:	98800115 	stw	r2,4(r19)
   11bb4:	a8bfff17 	ldw	r2,-4(r21)
   11bb8:	a009883a 	mov	r4,r20
   11bbc:	1080004c 	andi	r2,r2,1
   11bc0:	1462b03a 	or	r17,r2,r17
   11bc4:	ac7fff15 	stw	r17,-4(r21)
   11bc8:	0016d1c0 	call	16d1c <__malloc_unlock>
   11bcc:	a805883a 	mov	r2,r21
   11bd0:	003f6b06 	br	11980 <__alt_data_end+0xf0011980>
   11bd4:	a80b883a 	mov	r5,r21
   11bd8:	9009883a 	mov	r4,r18
   11bdc:	00106b80 	call	106b8 <memmove>
   11be0:	003f4e06 	br	1191c <__alt_data_end+0xf001191c>
   11be4:	89000404 	addi	r4,r17,16
   11be8:	b93fbc16 	blt	r23,r4,11adc <__alt_data_end+0xf0011adc>
   11bec:	b0800317 	ldw	r2,12(r22)
   11bf0:	b0c00217 	ldw	r3,8(r22)
   11bf4:	81bfff04 	addi	r6,r16,-4
   11bf8:	01000904 	movi	r4,36
   11bfc:	18800315 	stw	r2,12(r3)
   11c00:	10c00215 	stw	r3,8(r2)
   11c04:	b4800204 	addi	r18,r22,8
   11c08:	21804336 	bltu	r4,r6,11d18 <_realloc_r+0x508>
   11c0c:	008004c4 	movi	r2,19
   11c10:	11803f2e 	bgeu	r2,r6,11d10 <_realloc_r+0x500>
   11c14:	a8800017 	ldw	r2,0(r21)
   11c18:	b0800215 	stw	r2,8(r22)
   11c1c:	a8800117 	ldw	r2,4(r21)
   11c20:	b0800315 	stw	r2,12(r22)
   11c24:	008006c4 	movi	r2,27
   11c28:	11803f36 	bltu	r2,r6,11d28 <_realloc_r+0x518>
   11c2c:	b0800404 	addi	r2,r22,16
   11c30:	ad400204 	addi	r21,r21,8
   11c34:	a8c00017 	ldw	r3,0(r21)
   11c38:	10c00015 	stw	r3,0(r2)
   11c3c:	a8c00117 	ldw	r3,4(r21)
   11c40:	10c00115 	stw	r3,4(r2)
   11c44:	a8c00217 	ldw	r3,8(r21)
   11c48:	10c00215 	stw	r3,8(r2)
   11c4c:	b447883a 	add	r3,r22,r17
   11c50:	bc45c83a 	sub	r2,r23,r17
   11c54:	e0c00215 	stw	r3,8(fp)
   11c58:	10800054 	ori	r2,r2,1
   11c5c:	18800115 	stw	r2,4(r3)
   11c60:	b0800117 	ldw	r2,4(r22)
   11c64:	a009883a 	mov	r4,r20
   11c68:	1080004c 	andi	r2,r2,1
   11c6c:	1462b03a 	or	r17,r2,r17
   11c70:	b4400115 	stw	r17,4(r22)
   11c74:	0016d1c0 	call	16d1c <__malloc_unlock>
   11c78:	9005883a 	mov	r2,r18
   11c7c:	003f4006 	br	11980 <__alt_data_end+0xf0011980>
   11c80:	a8c00217 	ldw	r3,8(r21)
   11c84:	90c00215 	stw	r3,8(r18)
   11c88:	a8c00317 	ldw	r3,12(r21)
   11c8c:	90c00315 	stw	r3,12(r18)
   11c90:	30801126 	beq	r6,r2,11cd8 <_realloc_r+0x4c8>
   11c94:	90800404 	addi	r2,r18,16
   11c98:	a8c00404 	addi	r3,r21,16
   11c9c:	003f1906 	br	11904 <__alt_data_end+0xf0011904>
   11ca0:	90ffff17 	ldw	r3,-4(r18)
   11ca4:	00bfff04 	movi	r2,-4
   11ca8:	a825883a 	mov	r18,r21
   11cac:	1884703a 	and	r2,r3,r2
   11cb0:	80a1883a 	add	r16,r16,r2
   11cb4:	003f2406 	br	11948 <__alt_data_end+0xf0011948>
   11cb8:	a8800217 	ldw	r2,8(r21)
   11cbc:	b0800415 	stw	r2,16(r22)
   11cc0:	a8800317 	ldw	r2,12(r21)
   11cc4:	b0800515 	stw	r2,20(r22)
   11cc8:	31000a26 	beq	r6,r4,11cf4 <_realloc_r+0x4e4>
   11ccc:	b0800604 	addi	r2,r22,24
   11cd0:	ad400404 	addi	r21,r21,16
   11cd4:	003fa906 	br	11b7c <__alt_data_end+0xf0011b7c>
   11cd8:	a9000417 	ldw	r4,16(r21)
   11cdc:	90800604 	addi	r2,r18,24
   11ce0:	a8c00604 	addi	r3,r21,24
   11ce4:	91000415 	stw	r4,16(r18)
   11ce8:	a9000517 	ldw	r4,20(r21)
   11cec:	91000515 	stw	r4,20(r18)
   11cf0:	003f0406 	br	11904 <__alt_data_end+0xf0011904>
   11cf4:	a8c00417 	ldw	r3,16(r21)
   11cf8:	ad400604 	addi	r21,r21,24
   11cfc:	b0800804 	addi	r2,r22,32
   11d00:	b0c00615 	stw	r3,24(r22)
   11d04:	a8ffff17 	ldw	r3,-4(r21)
   11d08:	b0c00715 	stw	r3,28(r22)
   11d0c:	003f9b06 	br	11b7c <__alt_data_end+0xf0011b7c>
   11d10:	9005883a 	mov	r2,r18
   11d14:	003fc706 	br	11c34 <__alt_data_end+0xf0011c34>
   11d18:	a80b883a 	mov	r5,r21
   11d1c:	9009883a 	mov	r4,r18
   11d20:	00106b80 	call	106b8 <memmove>
   11d24:	003fc906 	br	11c4c <__alt_data_end+0xf0011c4c>
   11d28:	a8800217 	ldw	r2,8(r21)
   11d2c:	b0800415 	stw	r2,16(r22)
   11d30:	a8800317 	ldw	r2,12(r21)
   11d34:	b0800515 	stw	r2,20(r22)
   11d38:	31000726 	beq	r6,r4,11d58 <_realloc_r+0x548>
   11d3c:	b0800604 	addi	r2,r22,24
   11d40:	ad400404 	addi	r21,r21,16
   11d44:	003fbb06 	br	11c34 <__alt_data_end+0xf0011c34>
   11d48:	a009883a 	mov	r4,r20
   11d4c:	0016d1c0 	call	16d1c <__malloc_unlock>
   11d50:	0005883a 	mov	r2,zero
   11d54:	003f0a06 	br	11980 <__alt_data_end+0xf0011980>
   11d58:	a8c00417 	ldw	r3,16(r21)
   11d5c:	ad400604 	addi	r21,r21,24
   11d60:	b0800804 	addi	r2,r22,32
   11d64:	b0c00615 	stw	r3,24(r22)
   11d68:	a8ffff17 	ldw	r3,-4(r21)
   11d6c:	b0c00715 	stw	r3,28(r22)
   11d70:	003fb006 	br	11c34 <__alt_data_end+0xf0011c34>

00011d74 <__fpclassifyd>:
   11d74:	00a00034 	movhi	r2,32768
   11d78:	10bfffc4 	addi	r2,r2,-1
   11d7c:	2884703a 	and	r2,r5,r2
   11d80:	10000726 	beq	r2,zero,11da0 <__fpclassifyd+0x2c>
   11d84:	00fffc34 	movhi	r3,65520
   11d88:	019ff834 	movhi	r6,32736
   11d8c:	28c7883a 	add	r3,r5,r3
   11d90:	31bfffc4 	addi	r6,r6,-1
   11d94:	30c00536 	bltu	r6,r3,11dac <__fpclassifyd+0x38>
   11d98:	00800104 	movi	r2,4
   11d9c:	f800283a 	ret
   11da0:	2000021e 	bne	r4,zero,11dac <__fpclassifyd+0x38>
   11da4:	00800084 	movi	r2,2
   11da8:	f800283a 	ret
   11dac:	00dffc34 	movhi	r3,32752
   11db0:	019ff834 	movhi	r6,32736
   11db4:	28cb883a 	add	r5,r5,r3
   11db8:	31bfffc4 	addi	r6,r6,-1
   11dbc:	317ff62e 	bgeu	r6,r5,11d98 <__alt_data_end+0xf0011d98>
   11dc0:	01400434 	movhi	r5,16
   11dc4:	297fffc4 	addi	r5,r5,-1
   11dc8:	28800236 	bltu	r5,r2,11dd4 <__fpclassifyd+0x60>
   11dcc:	008000c4 	movi	r2,3
   11dd0:	f800283a 	ret
   11dd4:	10c00226 	beq	r2,r3,11de0 <__fpclassifyd+0x6c>
   11dd8:	0005883a 	mov	r2,zero
   11ddc:	f800283a 	ret
   11de0:	2005003a 	cmpeq	r2,r4,zero
   11de4:	f800283a 	ret

00011de8 <_sbrk_r>:
   11de8:	defffd04 	addi	sp,sp,-12
   11dec:	dc000015 	stw	r16,0(sp)
   11df0:	04020034 	movhi	r16,2048
   11df4:	dc400115 	stw	r17,4(sp)
   11df8:	840a2704 	addi	r16,r16,10396
   11dfc:	2023883a 	mov	r17,r4
   11e00:	2809883a 	mov	r4,r5
   11e04:	dfc00215 	stw	ra,8(sp)
   11e08:	80000015 	stw	zero,0(r16)
   11e0c:	0016edc0 	call	16edc <sbrk>
   11e10:	00ffffc4 	movi	r3,-1
   11e14:	10c00526 	beq	r2,r3,11e2c <_sbrk_r+0x44>
   11e18:	dfc00217 	ldw	ra,8(sp)
   11e1c:	dc400117 	ldw	r17,4(sp)
   11e20:	dc000017 	ldw	r16,0(sp)
   11e24:	dec00304 	addi	sp,sp,12
   11e28:	f800283a 	ret
   11e2c:	80c00017 	ldw	r3,0(r16)
   11e30:	183ff926 	beq	r3,zero,11e18 <__alt_data_end+0xf0011e18>
   11e34:	88c00015 	stw	r3,0(r17)
   11e38:	003ff706 	br	11e18 <__alt_data_end+0xf0011e18>

00011e3c <__sread>:
   11e3c:	defffe04 	addi	sp,sp,-8
   11e40:	dc000015 	stw	r16,0(sp)
   11e44:	2821883a 	mov	r16,r5
   11e48:	2940038f 	ldh	r5,14(r5)
   11e4c:	dfc00115 	stw	ra,4(sp)
   11e50:	001503c0 	call	1503c <_read_r>
   11e54:	10000716 	blt	r2,zero,11e74 <__sread+0x38>
   11e58:	80c01417 	ldw	r3,80(r16)
   11e5c:	1887883a 	add	r3,r3,r2
   11e60:	80c01415 	stw	r3,80(r16)
   11e64:	dfc00117 	ldw	ra,4(sp)
   11e68:	dc000017 	ldw	r16,0(sp)
   11e6c:	dec00204 	addi	sp,sp,8
   11e70:	f800283a 	ret
   11e74:	80c0030b 	ldhu	r3,12(r16)
   11e78:	18fbffcc 	andi	r3,r3,61439
   11e7c:	80c0030d 	sth	r3,12(r16)
   11e80:	dfc00117 	ldw	ra,4(sp)
   11e84:	dc000017 	ldw	r16,0(sp)
   11e88:	dec00204 	addi	sp,sp,8
   11e8c:	f800283a 	ret

00011e90 <__seofread>:
   11e90:	0005883a 	mov	r2,zero
   11e94:	f800283a 	ret

00011e98 <__swrite>:
   11e98:	2880030b 	ldhu	r2,12(r5)
   11e9c:	defffb04 	addi	sp,sp,-20
   11ea0:	dcc00315 	stw	r19,12(sp)
   11ea4:	dc800215 	stw	r18,8(sp)
   11ea8:	dc400115 	stw	r17,4(sp)
   11eac:	dc000015 	stw	r16,0(sp)
   11eb0:	dfc00415 	stw	ra,16(sp)
   11eb4:	10c0400c 	andi	r3,r2,256
   11eb8:	2821883a 	mov	r16,r5
   11ebc:	2023883a 	mov	r17,r4
   11ec0:	3025883a 	mov	r18,r6
   11ec4:	3827883a 	mov	r19,r7
   11ec8:	18000526 	beq	r3,zero,11ee0 <__swrite+0x48>
   11ecc:	2940038f 	ldh	r5,14(r5)
   11ed0:	01c00084 	movi	r7,2
   11ed4:	000d883a 	mov	r6,zero
   11ed8:	0014fdc0 	call	14fdc <_lseek_r>
   11edc:	8080030b 	ldhu	r2,12(r16)
   11ee0:	8140038f 	ldh	r5,14(r16)
   11ee4:	10bbffcc 	andi	r2,r2,61439
   11ee8:	980f883a 	mov	r7,r19
   11eec:	900d883a 	mov	r6,r18
   11ef0:	8809883a 	mov	r4,r17
   11ef4:	8080030d 	sth	r2,12(r16)
   11ef8:	dfc00417 	ldw	ra,16(sp)
   11efc:	dcc00317 	ldw	r19,12(sp)
   11f00:	dc800217 	ldw	r18,8(sp)
   11f04:	dc400117 	ldw	r17,4(sp)
   11f08:	dc000017 	ldw	r16,0(sp)
   11f0c:	dec00504 	addi	sp,sp,20
   11f10:	0014aa81 	jmpi	14aa8 <_write_r>

00011f14 <__sseek>:
   11f14:	defffe04 	addi	sp,sp,-8
   11f18:	dc000015 	stw	r16,0(sp)
   11f1c:	2821883a 	mov	r16,r5
   11f20:	2940038f 	ldh	r5,14(r5)
   11f24:	dfc00115 	stw	ra,4(sp)
   11f28:	0014fdc0 	call	14fdc <_lseek_r>
   11f2c:	00ffffc4 	movi	r3,-1
   11f30:	10c00826 	beq	r2,r3,11f54 <__sseek+0x40>
   11f34:	80c0030b 	ldhu	r3,12(r16)
   11f38:	80801415 	stw	r2,80(r16)
   11f3c:	18c40014 	ori	r3,r3,4096
   11f40:	80c0030d 	sth	r3,12(r16)
   11f44:	dfc00117 	ldw	ra,4(sp)
   11f48:	dc000017 	ldw	r16,0(sp)
   11f4c:	dec00204 	addi	sp,sp,8
   11f50:	f800283a 	ret
   11f54:	80c0030b 	ldhu	r3,12(r16)
   11f58:	18fbffcc 	andi	r3,r3,61439
   11f5c:	80c0030d 	sth	r3,12(r16)
   11f60:	dfc00117 	ldw	ra,4(sp)
   11f64:	dc000017 	ldw	r16,0(sp)
   11f68:	dec00204 	addi	sp,sp,8
   11f6c:	f800283a 	ret

00011f70 <__sclose>:
   11f70:	2940038f 	ldh	r5,14(r5)
   11f74:	0014b081 	jmpi	14b08 <_close_r>

00011f78 <strcmp>:
   11f78:	2144b03a 	or	r2,r4,r5
   11f7c:	108000cc 	andi	r2,r2,3
   11f80:	1000171e 	bne	r2,zero,11fe0 <strcmp+0x68>
   11f84:	20800017 	ldw	r2,0(r4)
   11f88:	28c00017 	ldw	r3,0(r5)
   11f8c:	10c0141e 	bne	r2,r3,11fe0 <strcmp+0x68>
   11f90:	027fbff4 	movhi	r9,65279
   11f94:	4a7fbfc4 	addi	r9,r9,-257
   11f98:	0086303a 	nor	r3,zero,r2
   11f9c:	02202074 	movhi	r8,32897
   11fa0:	1245883a 	add	r2,r2,r9
   11fa4:	42202004 	addi	r8,r8,-32640
   11fa8:	10c4703a 	and	r2,r2,r3
   11fac:	1204703a 	and	r2,r2,r8
   11fb0:	10000226 	beq	r2,zero,11fbc <strcmp+0x44>
   11fb4:	00002306 	br	12044 <strcmp+0xcc>
   11fb8:	1000221e 	bne	r2,zero,12044 <strcmp+0xcc>
   11fbc:	21000104 	addi	r4,r4,4
   11fc0:	20c00017 	ldw	r3,0(r4)
   11fc4:	29400104 	addi	r5,r5,4
   11fc8:	29800017 	ldw	r6,0(r5)
   11fcc:	1a4f883a 	add	r7,r3,r9
   11fd0:	00c4303a 	nor	r2,zero,r3
   11fd4:	3884703a 	and	r2,r7,r2
   11fd8:	1204703a 	and	r2,r2,r8
   11fdc:	19bff626 	beq	r3,r6,11fb8 <__alt_data_end+0xf0011fb8>
   11fe0:	20800003 	ldbu	r2,0(r4)
   11fe4:	10c03fcc 	andi	r3,r2,255
   11fe8:	18c0201c 	xori	r3,r3,128
   11fec:	18ffe004 	addi	r3,r3,-128
   11ff0:	18000c26 	beq	r3,zero,12024 <strcmp+0xac>
   11ff4:	29800007 	ldb	r6,0(r5)
   11ff8:	19800326 	beq	r3,r6,12008 <strcmp+0x90>
   11ffc:	00001306 	br	1204c <strcmp+0xd4>
   12000:	29800007 	ldb	r6,0(r5)
   12004:	11800b1e 	bne	r2,r6,12034 <strcmp+0xbc>
   12008:	21000044 	addi	r4,r4,1
   1200c:	20c00003 	ldbu	r3,0(r4)
   12010:	29400044 	addi	r5,r5,1
   12014:	18803fcc 	andi	r2,r3,255
   12018:	1080201c 	xori	r2,r2,128
   1201c:	10bfe004 	addi	r2,r2,-128
   12020:	103ff71e 	bne	r2,zero,12000 <__alt_data_end+0xf0012000>
   12024:	0007883a 	mov	r3,zero
   12028:	28800003 	ldbu	r2,0(r5)
   1202c:	1885c83a 	sub	r2,r3,r2
   12030:	f800283a 	ret
   12034:	28800003 	ldbu	r2,0(r5)
   12038:	18c03fcc 	andi	r3,r3,255
   1203c:	1885c83a 	sub	r2,r3,r2
   12040:	f800283a 	ret
   12044:	0005883a 	mov	r2,zero
   12048:	f800283a 	ret
   1204c:	10c03fcc 	andi	r3,r2,255
   12050:	003ff506 	br	12028 <__alt_data_end+0xf0012028>

00012054 <__ssprint_r>:
   12054:	30800217 	ldw	r2,8(r6)
   12058:	defff604 	addi	sp,sp,-40
   1205c:	dc800215 	stw	r18,8(sp)
   12060:	dfc00915 	stw	ra,36(sp)
   12064:	df000815 	stw	fp,32(sp)
   12068:	ddc00715 	stw	r23,28(sp)
   1206c:	dd800615 	stw	r22,24(sp)
   12070:	dd400515 	stw	r21,20(sp)
   12074:	dd000415 	stw	r20,16(sp)
   12078:	dcc00315 	stw	r19,12(sp)
   1207c:	dc400115 	stw	r17,4(sp)
   12080:	dc000015 	stw	r16,0(sp)
   12084:	3025883a 	mov	r18,r6
   12088:	10005826 	beq	r2,zero,121ec <__ssprint_r+0x198>
   1208c:	2027883a 	mov	r19,r4
   12090:	35c00017 	ldw	r23,0(r6)
   12094:	29000017 	ldw	r4,0(r5)
   12098:	28800217 	ldw	r2,8(r5)
   1209c:	2823883a 	mov	r17,r5
   120a0:	0039883a 	mov	fp,zero
   120a4:	0021883a 	mov	r16,zero
   120a8:	80003926 	beq	r16,zero,12190 <__ssprint_r+0x13c>
   120ac:	102b883a 	mov	r21,r2
   120b0:	102d883a 	mov	r22,r2
   120b4:	80803a36 	bltu	r16,r2,121a0 <__ssprint_r+0x14c>
   120b8:	88c0030b 	ldhu	r3,12(r17)
   120bc:	1881200c 	andi	r2,r3,1152
   120c0:	10002626 	beq	r2,zero,1215c <__ssprint_r+0x108>
   120c4:	88800517 	ldw	r2,20(r17)
   120c8:	89400417 	ldw	r5,16(r17)
   120cc:	81800044 	addi	r6,r16,1
   120d0:	108f883a 	add	r7,r2,r2
   120d4:	3885883a 	add	r2,r7,r2
   120d8:	100ed7fa 	srli	r7,r2,31
   120dc:	216dc83a 	sub	r22,r4,r5
   120e0:	3589883a 	add	r4,r6,r22
   120e4:	3885883a 	add	r2,r7,r2
   120e8:	102bd07a 	srai	r21,r2,1
   120ec:	a80d883a 	mov	r6,r21
   120f0:	a900022e 	bgeu	r21,r4,120fc <__ssprint_r+0xa8>
   120f4:	202b883a 	mov	r21,r4
   120f8:	200d883a 	mov	r6,r4
   120fc:	18c1000c 	andi	r3,r3,1024
   12100:	18002a26 	beq	r3,zero,121ac <__ssprint_r+0x158>
   12104:	300b883a 	mov	r5,r6
   12108:	9809883a 	mov	r4,r19
   1210c:	000fdc80 	call	fdc8 <_malloc_r>
   12110:	1029883a 	mov	r20,r2
   12114:	10002c26 	beq	r2,zero,121c8 <__ssprint_r+0x174>
   12118:	89400417 	ldw	r5,16(r17)
   1211c:	b00d883a 	mov	r6,r22
   12120:	1009883a 	mov	r4,r2
   12124:	00086e00 	call	86e0 <memcpy>
   12128:	8880030b 	ldhu	r2,12(r17)
   1212c:	00fedfc4 	movi	r3,-1153
   12130:	10c4703a 	and	r2,r2,r3
   12134:	10802014 	ori	r2,r2,128
   12138:	8880030d 	sth	r2,12(r17)
   1213c:	a589883a 	add	r4,r20,r22
   12140:	adadc83a 	sub	r22,r21,r22
   12144:	8d400515 	stw	r21,20(r17)
   12148:	8d800215 	stw	r22,8(r17)
   1214c:	8d000415 	stw	r20,16(r17)
   12150:	89000015 	stw	r4,0(r17)
   12154:	802b883a 	mov	r21,r16
   12158:	802d883a 	mov	r22,r16
   1215c:	b00d883a 	mov	r6,r22
   12160:	e00b883a 	mov	r5,fp
   12164:	00106b80 	call	106b8 <memmove>
   12168:	88800217 	ldw	r2,8(r17)
   1216c:	89000017 	ldw	r4,0(r17)
   12170:	90c00217 	ldw	r3,8(r18)
   12174:	1545c83a 	sub	r2,r2,r21
   12178:	2589883a 	add	r4,r4,r22
   1217c:	88800215 	stw	r2,8(r17)
   12180:	89000015 	stw	r4,0(r17)
   12184:	1c21c83a 	sub	r16,r3,r16
   12188:	94000215 	stw	r16,8(r18)
   1218c:	80001726 	beq	r16,zero,121ec <__ssprint_r+0x198>
   12190:	bf000017 	ldw	fp,0(r23)
   12194:	bc000117 	ldw	r16,4(r23)
   12198:	bdc00204 	addi	r23,r23,8
   1219c:	003fc206 	br	120a8 <__alt_data_end+0xf00120a8>
   121a0:	802b883a 	mov	r21,r16
   121a4:	802d883a 	mov	r22,r16
   121a8:	003fec06 	br	1215c <__alt_data_end+0xf001215c>
   121ac:	9809883a 	mov	r4,r19
   121b0:	00118100 	call	11810 <_realloc_r>
   121b4:	1029883a 	mov	r20,r2
   121b8:	103fe01e 	bne	r2,zero,1213c <__alt_data_end+0xf001213c>
   121bc:	89400417 	ldw	r5,16(r17)
   121c0:	9809883a 	mov	r4,r19
   121c4:	000f1dc0 	call	f1dc <_free_r>
   121c8:	88c0030b 	ldhu	r3,12(r17)
   121cc:	00800304 	movi	r2,12
   121d0:	98800015 	stw	r2,0(r19)
   121d4:	18c01014 	ori	r3,r3,64
   121d8:	88c0030d 	sth	r3,12(r17)
   121dc:	00bfffc4 	movi	r2,-1
   121e0:	90000215 	stw	zero,8(r18)
   121e4:	90000115 	stw	zero,4(r18)
   121e8:	00000206 	br	121f4 <__ssprint_r+0x1a0>
   121ec:	90000115 	stw	zero,4(r18)
   121f0:	0005883a 	mov	r2,zero
   121f4:	dfc00917 	ldw	ra,36(sp)
   121f8:	df000817 	ldw	fp,32(sp)
   121fc:	ddc00717 	ldw	r23,28(sp)
   12200:	dd800617 	ldw	r22,24(sp)
   12204:	dd400517 	ldw	r21,20(sp)
   12208:	dd000417 	ldw	r20,16(sp)
   1220c:	dcc00317 	ldw	r19,12(sp)
   12210:	dc800217 	ldw	r18,8(sp)
   12214:	dc400117 	ldw	r17,4(sp)
   12218:	dc000017 	ldw	r16,0(sp)
   1221c:	dec00a04 	addi	sp,sp,40
   12220:	f800283a 	ret

00012224 <___svfiprintf_internal_r>:
   12224:	2880030b 	ldhu	r2,12(r5)
   12228:	deffc804 	addi	sp,sp,-224
   1222c:	dcc03115 	stw	r19,196(sp)
   12230:	dfc03715 	stw	ra,220(sp)
   12234:	df003615 	stw	fp,216(sp)
   12238:	ddc03515 	stw	r23,212(sp)
   1223c:	dd803415 	stw	r22,208(sp)
   12240:	dd403315 	stw	r21,204(sp)
   12244:	dd003215 	stw	r20,200(sp)
   12248:	dc803015 	stw	r18,192(sp)
   1224c:	dc402f15 	stw	r17,188(sp)
   12250:	dc002e15 	stw	r16,184(sp)
   12254:	d9402715 	stw	r5,156(sp)
   12258:	d9002a15 	stw	r4,168(sp)
   1225c:	1080200c 	andi	r2,r2,128
   12260:	d9c02315 	stw	r7,140(sp)
   12264:	3027883a 	mov	r19,r6
   12268:	10000226 	beq	r2,zero,12274 <___svfiprintf_internal_r+0x50>
   1226c:	28800417 	ldw	r2,16(r5)
   12270:	10041d26 	beq	r2,zero,132e8 <___svfiprintf_internal_r+0x10c4>
   12274:	dac01a04 	addi	r11,sp,104
   12278:	dac01e15 	stw	r11,120(sp)
   1227c:	d8801e17 	ldw	r2,120(sp)
   12280:	dac019c4 	addi	r11,sp,103
   12284:	dd402a17 	ldw	r21,168(sp)
   12288:	ddc02717 	ldw	r23,156(sp)
   1228c:	05820034 	movhi	r22,2048
   12290:	05020034 	movhi	r20,2048
   12294:	dac01f15 	stw	r11,124(sp)
   12298:	12d7c83a 	sub	r11,r2,r11
   1229c:	b5816a04 	addi	r22,r22,1448
   122a0:	a5016604 	addi	r20,r20,1432
   122a4:	dec01a15 	stw	sp,104(sp)
   122a8:	d8001c15 	stw	zero,112(sp)
   122ac:	d8001b15 	stw	zero,108(sp)
   122b0:	d811883a 	mov	r8,sp
   122b4:	d8002915 	stw	zero,164(sp)
   122b8:	d8002515 	stw	zero,148(sp)
   122bc:	dac02b15 	stw	r11,172(sp)
   122c0:	98800007 	ldb	r2,0(r19)
   122c4:	1002dd26 	beq	r2,zero,12e3c <___svfiprintf_internal_r+0xc18>
   122c8:	00c00944 	movi	r3,37
   122cc:	9823883a 	mov	r17,r19
   122d0:	10c0021e 	bne	r2,r3,122dc <___svfiprintf_internal_r+0xb8>
   122d4:	00001406 	br	12328 <___svfiprintf_internal_r+0x104>
   122d8:	10c00326 	beq	r2,r3,122e8 <___svfiprintf_internal_r+0xc4>
   122dc:	8c400044 	addi	r17,r17,1
   122e0:	88800007 	ldb	r2,0(r17)
   122e4:	103ffc1e 	bne	r2,zero,122d8 <__alt_data_end+0xf00122d8>
   122e8:	8ce1c83a 	sub	r16,r17,r19
   122ec:	80000e26 	beq	r16,zero,12328 <___svfiprintf_internal_r+0x104>
   122f0:	d8c01c17 	ldw	r3,112(sp)
   122f4:	d8801b17 	ldw	r2,108(sp)
   122f8:	44c00015 	stw	r19,0(r8)
   122fc:	1c07883a 	add	r3,r3,r16
   12300:	10800044 	addi	r2,r2,1
   12304:	d8c01c15 	stw	r3,112(sp)
   12308:	44000115 	stw	r16,4(r8)
   1230c:	d8801b15 	stw	r2,108(sp)
   12310:	00c001c4 	movi	r3,7
   12314:	18831e16 	blt	r3,r2,12f90 <___svfiprintf_internal_r+0xd6c>
   12318:	42000204 	addi	r8,r8,8
   1231c:	dac02517 	ldw	r11,148(sp)
   12320:	5c17883a 	add	r11,r11,r16
   12324:	dac02515 	stw	r11,148(sp)
   12328:	88800007 	ldb	r2,0(r17)
   1232c:	1002c526 	beq	r2,zero,12e44 <___svfiprintf_internal_r+0xc20>
   12330:	88c00047 	ldb	r3,1(r17)
   12334:	8cc00044 	addi	r19,r17,1
   12338:	d8001d85 	stb	zero,118(sp)
   1233c:	0009883a 	mov	r4,zero
   12340:	000f883a 	mov	r7,zero
   12344:	043fffc4 	movi	r16,-1
   12348:	d8002415 	stw	zero,144(sp)
   1234c:	0025883a 	mov	r18,zero
   12350:	01401604 	movi	r5,88
   12354:	01800244 	movi	r6,9
   12358:	02800a84 	movi	r10,42
   1235c:	02401b04 	movi	r9,108
   12360:	9cc00044 	addi	r19,r19,1
   12364:	18bff804 	addi	r2,r3,-32
   12368:	2881dd36 	bltu	r5,r2,12ae0 <___svfiprintf_internal_r+0x8bc>
   1236c:	100490ba 	slli	r2,r2,2
   12370:	02c00074 	movhi	r11,1
   12374:	5ac8e104 	addi	r11,r11,9092
   12378:	12c5883a 	add	r2,r2,r11
   1237c:	10800017 	ldw	r2,0(r2)
   12380:	1000683a 	jmp	r2
   12384:	00012580 	call	1258 <prvHeapInit+0x48>
   12388:	00012ae0 	cmpeqi	zero,zero,1195
   1238c:	00012ae0 	cmpeqi	zero,zero,1195
   12390:	00012574 	movhi	zero,1173
   12394:	00012ae0 	cmpeqi	zero,zero,1195
   12398:	00012ae0 	cmpeqi	zero,zero,1195
   1239c:	00012ae0 	cmpeqi	zero,zero,1195
   123a0:	00012ae0 	cmpeqi	zero,zero,1195
   123a4:	00012ae0 	cmpeqi	zero,zero,1195
   123a8:	00012ae0 	cmpeqi	zero,zero,1195
   123ac:	000124e8 	cmpgeui	zero,zero,1171
   123b0:	000126c4 	movi	zero,1179
   123b4:	00012ae0 	cmpeqi	zero,zero,1195
   123b8:	00012514 	movui	zero,1172
   123bc:	00012b14 	movui	zero,1196
   123c0:	00012ae0 	cmpeqi	zero,zero,1195
   123c4:	00012b08 	cmpgei	zero,zero,1196
   123c8:	00012aa8 	cmpgeui	zero,zero,1194
   123cc:	00012aa8 	cmpgeui	zero,zero,1194
   123d0:	00012aa8 	cmpgeui	zero,zero,1194
   123d4:	00012aa8 	cmpgeui	zero,zero,1194
   123d8:	00012aa8 	cmpgeui	zero,zero,1194
   123dc:	00012aa8 	cmpgeui	zero,zero,1194
   123e0:	00012aa8 	cmpgeui	zero,zero,1194
   123e4:	00012aa8 	cmpgeui	zero,zero,1194
   123e8:	00012aa8 	cmpgeui	zero,zero,1194
   123ec:	00012ae0 	cmpeqi	zero,zero,1195
   123f0:	00012ae0 	cmpeqi	zero,zero,1195
   123f4:	00012ae0 	cmpeqi	zero,zero,1195
   123f8:	00012ae0 	cmpeqi	zero,zero,1195
   123fc:	00012ae0 	cmpeqi	zero,zero,1195
   12400:	00012ae0 	cmpeqi	zero,zero,1195
   12404:	00012ae0 	cmpeqi	zero,zero,1195
   12408:	00012ae0 	cmpeqi	zero,zero,1195
   1240c:	00012ae0 	cmpeqi	zero,zero,1195
   12410:	00012ae0 	cmpeqi	zero,zero,1195
   12414:	00012a44 	movi	zero,1193
   12418:	00012ae0 	cmpeqi	zero,zero,1195
   1241c:	00012ae0 	cmpeqi	zero,zero,1195
   12420:	00012ae0 	cmpeqi	zero,zero,1195
   12424:	00012ae0 	cmpeqi	zero,zero,1195
   12428:	00012ae0 	cmpeqi	zero,zero,1195
   1242c:	00012ae0 	cmpeqi	zero,zero,1195
   12430:	00012ae0 	cmpeqi	zero,zero,1195
   12434:	00012ae0 	cmpeqi	zero,zero,1195
   12438:	00012ae0 	cmpeqi	zero,zero,1195
   1243c:	00012ae0 	cmpeqi	zero,zero,1195
   12440:	00012bbc 	xorhi	zero,zero,1198
   12444:	00012ae0 	cmpeqi	zero,zero,1195
   12448:	00012ae0 	cmpeqi	zero,zero,1195
   1244c:	00012ae0 	cmpeqi	zero,zero,1195
   12450:	00012ae0 	cmpeqi	zero,zero,1195
   12454:	00012ae0 	cmpeqi	zero,zero,1195
   12458:	00012b54 	movui	zero,1197
   1245c:	00012ae0 	cmpeqi	zero,zero,1195
   12460:	00012ae0 	cmpeqi	zero,zero,1195
   12464:	00012888 	cmpgei	zero,zero,1186
   12468:	00012ae0 	cmpeqi	zero,zero,1195
   1246c:	00012ae0 	cmpeqi	zero,zero,1195
   12470:	00012ae0 	cmpeqi	zero,zero,1195
   12474:	00012ae0 	cmpeqi	zero,zero,1195
   12478:	00012ae0 	cmpeqi	zero,zero,1195
   1247c:	00012ae0 	cmpeqi	zero,zero,1195
   12480:	00012ae0 	cmpeqi	zero,zero,1195
   12484:	00012ae0 	cmpeqi	zero,zero,1195
   12488:	00012ae0 	cmpeqi	zero,zero,1195
   1248c:	00012ae0 	cmpeqi	zero,zero,1195
   12490:	00012778 	rdprs	zero,zero,1181
   12494:	00012924 	muli	zero,zero,1188
   12498:	00012ae0 	cmpeqi	zero,zero,1195
   1249c:	00012ae0 	cmpeqi	zero,zero,1195
   124a0:	00012ae0 	cmpeqi	zero,zero,1195
   124a4:	00012918 	cmpnei	zero,zero,1188
   124a8:	00012924 	muli	zero,zero,1188
   124ac:	00012ae0 	cmpeqi	zero,zero,1195
   124b0:	00012ae0 	cmpeqi	zero,zero,1195
   124b4:	00012908 	cmpgei	zero,zero,1188
   124b8:	00012ae0 	cmpeqi	zero,zero,1195
   124bc:	000128cc 	andi	zero,zero,1187
   124c0:	000126d4 	movui	zero,1179
   124c4:	00012520 	cmpeqi	zero,zero,1172
   124c8:	00012a38 	rdprs	zero,zero,1192
   124cc:	00012ae0 	cmpeqi	zero,zero,1195
   124d0:	000129ec 	andhi	zero,zero,1191
   124d4:	00012ae0 	cmpeqi	zero,zero,1195
   124d8:	00012644 	movi	zero,1177
   124dc:	00012ae0 	cmpeqi	zero,zero,1195
   124e0:	00012ae0 	cmpeqi	zero,zero,1195
   124e4:	000125a0 	cmpeqi	zero,zero,1174
   124e8:	dac02317 	ldw	r11,140(sp)
   124ec:	5ac00017 	ldw	r11,0(r11)
   124f0:	dac02415 	stw	r11,144(sp)
   124f4:	dac02317 	ldw	r11,140(sp)
   124f8:	58800104 	addi	r2,r11,4
   124fc:	dac02417 	ldw	r11,144(sp)
   12500:	5802e90e 	bge	r11,zero,130a8 <___svfiprintf_internal_r+0xe84>
   12504:	dac02417 	ldw	r11,144(sp)
   12508:	d8802315 	stw	r2,140(sp)
   1250c:	02d7c83a 	sub	r11,zero,r11
   12510:	dac02415 	stw	r11,144(sp)
   12514:	94800114 	ori	r18,r18,4
   12518:	98c00007 	ldb	r3,0(r19)
   1251c:	003f9006 	br	12360 <__alt_data_end+0xf0012360>
   12520:	00800c04 	movi	r2,48
   12524:	dac02317 	ldw	r11,140(sp)
   12528:	d8801d05 	stb	r2,116(sp)
   1252c:	00801e04 	movi	r2,120
   12530:	d8801d45 	stb	r2,117(sp)
   12534:	d8001d85 	stb	zero,118(sp)
   12538:	58c00104 	addi	r3,r11,4
   1253c:	5f000017 	ldw	fp,0(r11)
   12540:	0013883a 	mov	r9,zero
   12544:	90800094 	ori	r2,r18,2
   12548:	80032b16 	blt	r16,zero,131f8 <___svfiprintf_internal_r+0xfd4>
   1254c:	00bfdfc4 	movi	r2,-129
   12550:	90a4703a 	and	r18,r18,r2
   12554:	d8c02315 	stw	r3,140(sp)
   12558:	94800094 	ori	r18,r18,2
   1255c:	e002dc26 	beq	fp,zero,130d0 <___svfiprintf_internal_r+0xeac>
   12560:	01020034 	movhi	r4,2048
   12564:	2100fd04 	addi	r4,r4,1012
   12568:	0015883a 	mov	r10,zero
   1256c:	d9002915 	stw	r4,164(sp)
   12570:	00002306 	br	12600 <___svfiprintf_internal_r+0x3dc>
   12574:	94800054 	ori	r18,r18,1
   12578:	98c00007 	ldb	r3,0(r19)
   1257c:	003f7806 	br	12360 <__alt_data_end+0xf0012360>
   12580:	38803fcc 	andi	r2,r7,255
   12584:	1080201c 	xori	r2,r2,128
   12588:	10bfe004 	addi	r2,r2,-128
   1258c:	1002f31e 	bne	r2,zero,1315c <___svfiprintf_internal_r+0xf38>
   12590:	01000044 	movi	r4,1
   12594:	01c00804 	movi	r7,32
   12598:	98c00007 	ldb	r3,0(r19)
   1259c:	003f7006 	br	12360 <__alt_data_end+0xf0012360>
   125a0:	21003fcc 	andi	r4,r4,255
   125a4:	2003aa1e 	bne	r4,zero,13450 <___svfiprintf_internal_r+0x122c>
   125a8:	00820034 	movhi	r2,2048
   125ac:	1080fd04 	addi	r2,r2,1012
   125b0:	d8802915 	stw	r2,164(sp)
   125b4:	9080080c 	andi	r2,r18,32
   125b8:	1000ba26 	beq	r2,zero,128a4 <___svfiprintf_internal_r+0x680>
   125bc:	dac02317 	ldw	r11,140(sp)
   125c0:	5f000017 	ldw	fp,0(r11)
   125c4:	5a400117 	ldw	r9,4(r11)
   125c8:	5ac00204 	addi	r11,r11,8
   125cc:	dac02315 	stw	r11,140(sp)
   125d0:	9080004c 	andi	r2,r18,1
   125d4:	10029026 	beq	r2,zero,13018 <___svfiprintf_internal_r+0xdf4>
   125d8:	e244b03a 	or	r2,fp,r9
   125dc:	1002d41e 	bne	r2,zero,13130 <___svfiprintf_internal_r+0xf0c>
   125e0:	d8001d85 	stb	zero,118(sp)
   125e4:	80030b16 	blt	r16,zero,13214 <___svfiprintf_internal_r+0xff0>
   125e8:	00bfdfc4 	movi	r2,-129
   125ec:	90a4703a 	and	r18,r18,r2
   125f0:	0015883a 	mov	r10,zero
   125f4:	80002426 	beq	r16,zero,12688 <___svfiprintf_internal_r+0x464>
   125f8:	0039883a 	mov	fp,zero
   125fc:	0013883a 	mov	r9,zero
   12600:	d9002917 	ldw	r4,164(sp)
   12604:	dc401a04 	addi	r17,sp,104
   12608:	e08003cc 	andi	r2,fp,15
   1260c:	4806973a 	slli	r3,r9,28
   12610:	2085883a 	add	r2,r4,r2
   12614:	e038d13a 	srli	fp,fp,4
   12618:	10800003 	ldbu	r2,0(r2)
   1261c:	4812d13a 	srli	r9,r9,4
   12620:	8c7fffc4 	addi	r17,r17,-1
   12624:	1f38b03a 	or	fp,r3,fp
   12628:	88800005 	stb	r2,0(r17)
   1262c:	e244b03a 	or	r2,fp,r9
   12630:	103ff51e 	bne	r2,zero,12608 <__alt_data_end+0xf0012608>
   12634:	dac01e17 	ldw	r11,120(sp)
   12638:	5c57c83a 	sub	r11,r11,r17
   1263c:	dac02115 	stw	r11,132(sp)
   12640:	00001406 	br	12694 <___svfiprintf_internal_r+0x470>
   12644:	21003fcc 	andi	r4,r4,255
   12648:	2003741e 	bne	r4,zero,1341c <___svfiprintf_internal_r+0x11f8>
   1264c:	9080080c 	andi	r2,r18,32
   12650:	10014526 	beq	r2,zero,12b68 <___svfiprintf_internal_r+0x944>
   12654:	dac02317 	ldw	r11,140(sp)
   12658:	d8001d85 	stb	zero,118(sp)
   1265c:	58c00204 	addi	r3,r11,8
   12660:	5f000017 	ldw	fp,0(r11)
   12664:	5a400117 	ldw	r9,4(r11)
   12668:	8002d916 	blt	r16,zero,131d0 <___svfiprintf_internal_r+0xfac>
   1266c:	013fdfc4 	movi	r4,-129
   12670:	e244b03a 	or	r2,fp,r9
   12674:	d8c02315 	stw	r3,140(sp)
   12678:	9124703a 	and	r18,r18,r4
   1267c:	0015883a 	mov	r10,zero
   12680:	1000b91e 	bne	r2,zero,12968 <___svfiprintf_internal_r+0x744>
   12684:	8002e61e 	bne	r16,zero,13220 <___svfiprintf_internal_r+0xffc>
   12688:	0021883a 	mov	r16,zero
   1268c:	d8002115 	stw	zero,132(sp)
   12690:	dc401a04 	addi	r17,sp,104
   12694:	d8c02117 	ldw	r3,132(sp)
   12698:	dc002015 	stw	r16,128(sp)
   1269c:	80c0010e 	bge	r16,r3,126a4 <___svfiprintf_internal_r+0x480>
   126a0:	d8c02015 	stw	r3,128(sp)
   126a4:	52803fcc 	andi	r10,r10,255
   126a8:	5280201c 	xori	r10,r10,128
   126ac:	52bfe004 	addi	r10,r10,-128
   126b0:	50003c26 	beq	r10,zero,127a4 <___svfiprintf_internal_r+0x580>
   126b4:	dac02017 	ldw	r11,128(sp)
   126b8:	5ac00044 	addi	r11,r11,1
   126bc:	dac02015 	stw	r11,128(sp)
   126c0:	00003806 	br	127a4 <___svfiprintf_internal_r+0x580>
   126c4:	01000044 	movi	r4,1
   126c8:	01c00ac4 	movi	r7,43
   126cc:	98c00007 	ldb	r3,0(r19)
   126d0:	003f2306 	br	12360 <__alt_data_end+0xf0012360>
   126d4:	21003fcc 	andi	r4,r4,255
   126d8:	2003481e 	bne	r4,zero,133fc <___svfiprintf_internal_r+0x11d8>
   126dc:	9080080c 	andi	r2,r18,32
   126e0:	10013b26 	beq	r2,zero,12bd0 <___svfiprintf_internal_r+0x9ac>
   126e4:	dac02317 	ldw	r11,140(sp)
   126e8:	d8001d85 	stb	zero,118(sp)
   126ec:	58800204 	addi	r2,r11,8
   126f0:	5f000017 	ldw	fp,0(r11)
   126f4:	5a400117 	ldw	r9,4(r11)
   126f8:	8002a816 	blt	r16,zero,1319c <___svfiprintf_internal_r+0xf78>
   126fc:	013fdfc4 	movi	r4,-129
   12700:	e246b03a 	or	r3,fp,r9
   12704:	d8802315 	stw	r2,140(sp)
   12708:	9124703a 	and	r18,r18,r4
   1270c:	18013c26 	beq	r3,zero,12c00 <___svfiprintf_internal_r+0x9dc>
   12710:	0015883a 	mov	r10,zero
   12714:	dc401a04 	addi	r17,sp,104
   12718:	e006d0fa 	srli	r3,fp,3
   1271c:	4808977a 	slli	r4,r9,29
   12720:	4812d0fa 	srli	r9,r9,3
   12724:	e70001cc 	andi	fp,fp,7
   12728:	e0800c04 	addi	r2,fp,48
   1272c:	8c7fffc4 	addi	r17,r17,-1
   12730:	20f8b03a 	or	fp,r4,r3
   12734:	88800005 	stb	r2,0(r17)
   12738:	e246b03a 	or	r3,fp,r9
   1273c:	183ff61e 	bne	r3,zero,12718 <__alt_data_end+0xf0012718>
   12740:	90c0004c 	andi	r3,r18,1
   12744:	1800a526 	beq	r3,zero,129dc <___svfiprintf_internal_r+0x7b8>
   12748:	10803fcc 	andi	r2,r2,255
   1274c:	1080201c 	xori	r2,r2,128
   12750:	10bfe004 	addi	r2,r2,-128
   12754:	00c00c04 	movi	r3,48
   12758:	10ffb626 	beq	r2,r3,12634 <__alt_data_end+0xf0012634>
   1275c:	88ffffc5 	stb	r3,-1(r17)
   12760:	d8c01e17 	ldw	r3,120(sp)
   12764:	88bfffc4 	addi	r2,r17,-1
   12768:	1023883a 	mov	r17,r2
   1276c:	1887c83a 	sub	r3,r3,r2
   12770:	d8c02115 	stw	r3,132(sp)
   12774:	003fc706 	br	12694 <__alt_data_end+0xf0012694>
   12778:	dac02317 	ldw	r11,140(sp)
   1277c:	00c00044 	movi	r3,1
   12780:	d8c02015 	stw	r3,128(sp)
   12784:	58800017 	ldw	r2,0(r11)
   12788:	5ac00104 	addi	r11,r11,4
   1278c:	d8001d85 	stb	zero,118(sp)
   12790:	d8801005 	stb	r2,64(sp)
   12794:	dac02315 	stw	r11,140(sp)
   12798:	d8c02115 	stw	r3,132(sp)
   1279c:	dc401004 	addi	r17,sp,64
   127a0:	0021883a 	mov	r16,zero
   127a4:	90c0008c 	andi	r3,r18,2
   127a8:	d8c02215 	stw	r3,136(sp)
   127ac:	18000326 	beq	r3,zero,127bc <___svfiprintf_internal_r+0x598>
   127b0:	dac02017 	ldw	r11,128(sp)
   127b4:	5ac00084 	addi	r11,r11,2
   127b8:	dac02015 	stw	r11,128(sp)
   127bc:	90c0210c 	andi	r3,r18,132
   127c0:	d8c02615 	stw	r3,152(sp)
   127c4:	1801131e 	bne	r3,zero,12c14 <___svfiprintf_internal_r+0x9f0>
   127c8:	dac02417 	ldw	r11,144(sp)
   127cc:	d8c02017 	ldw	r3,128(sp)
   127d0:	58f9c83a 	sub	fp,r11,r3
   127d4:	07010f0e 	bge	zero,fp,12c14 <___svfiprintf_internal_r+0x9f0>
   127d8:	02400404 	movi	r9,16
   127dc:	d8c01c17 	ldw	r3,112(sp)
   127e0:	d8801b17 	ldw	r2,108(sp)
   127e4:	4f02d60e 	bge	r9,fp,13340 <___svfiprintf_internal_r+0x111c>
   127e8:	01420034 	movhi	r5,2048
   127ec:	29416a04 	addi	r5,r5,1448
   127f0:	d9402815 	stw	r5,160(sp)
   127f4:	028001c4 	movi	r10,7
   127f8:	00000306 	br	12808 <___svfiprintf_internal_r+0x5e4>
   127fc:	e73ffc04 	addi	fp,fp,-16
   12800:	42000204 	addi	r8,r8,8
   12804:	4f00150e 	bge	r9,fp,1285c <___svfiprintf_internal_r+0x638>
   12808:	18c00404 	addi	r3,r3,16
   1280c:	10800044 	addi	r2,r2,1
   12810:	45800015 	stw	r22,0(r8)
   12814:	42400115 	stw	r9,4(r8)
   12818:	d8c01c15 	stw	r3,112(sp)
   1281c:	d8801b15 	stw	r2,108(sp)
   12820:	50bff60e 	bge	r10,r2,127fc <__alt_data_end+0xf00127fc>
   12824:	d9801a04 	addi	r6,sp,104
   12828:	b80b883a 	mov	r5,r23
   1282c:	a809883a 	mov	r4,r21
   12830:	da402c15 	stw	r9,176(sp)
   12834:	da802d15 	stw	r10,180(sp)
   12838:	00120540 	call	12054 <__ssprint_r>
   1283c:	da402c17 	ldw	r9,176(sp)
   12840:	da802d17 	ldw	r10,180(sp)
   12844:	1001851e 	bne	r2,zero,12e5c <___svfiprintf_internal_r+0xc38>
   12848:	e73ffc04 	addi	fp,fp,-16
   1284c:	d8c01c17 	ldw	r3,112(sp)
   12850:	d8801b17 	ldw	r2,108(sp)
   12854:	d811883a 	mov	r8,sp
   12858:	4f3feb16 	blt	r9,fp,12808 <__alt_data_end+0xf0012808>
   1285c:	dac02817 	ldw	r11,160(sp)
   12860:	e0c7883a 	add	r3,fp,r3
   12864:	10800044 	addi	r2,r2,1
   12868:	42c00015 	stw	r11,0(r8)
   1286c:	47000115 	stw	fp,4(r8)
   12870:	d8c01c15 	stw	r3,112(sp)
   12874:	d8801b15 	stw	r2,108(sp)
   12878:	010001c4 	movi	r4,7
   1287c:	2081ee16 	blt	r4,r2,13038 <___svfiprintf_internal_r+0xe14>
   12880:	42000204 	addi	r8,r8,8
   12884:	0000e506 	br	12c1c <___svfiprintf_internal_r+0x9f8>
   12888:	21003fcc 	andi	r4,r4,255
   1288c:	2002dd1e 	bne	r4,zero,13404 <___svfiprintf_internal_r+0x11e0>
   12890:	00820034 	movhi	r2,2048
   12894:	1080f804 	addi	r2,r2,992
   12898:	d8802915 	stw	r2,164(sp)
   1289c:	9080080c 	andi	r2,r18,32
   128a0:	103f461e 	bne	r2,zero,125bc <__alt_data_end+0xf00125bc>
   128a4:	9080040c 	andi	r2,r18,16
   128a8:	10022e1e 	bne	r2,zero,13164 <___svfiprintf_internal_r+0xf40>
   128ac:	9080100c 	andi	r2,r18,64
   128b0:	dac02317 	ldw	r11,140(sp)
   128b4:	10027326 	beq	r2,zero,13284 <___svfiprintf_internal_r+0x1060>
   128b8:	5f00000b 	ldhu	fp,0(r11)
   128bc:	5ac00104 	addi	r11,r11,4
   128c0:	0013883a 	mov	r9,zero
   128c4:	dac02315 	stw	r11,140(sp)
   128c8:	003f4106 	br	125d0 <__alt_data_end+0xf00125d0>
   128cc:	21003fcc 	andi	r4,r4,255
   128d0:	2002e11e 	bne	r4,zero,13458 <___svfiprintf_internal_r+0x1234>
   128d4:	9080080c 	andi	r2,r18,32
   128d8:	1002011e 	bne	r2,zero,130e0 <___svfiprintf_internal_r+0xebc>
   128dc:	9080040c 	andi	r2,r18,16
   128e0:	10023e1e 	bne	r2,zero,131dc <___svfiprintf_internal_r+0xfb8>
   128e4:	9480100c 	andi	r18,r18,64
   128e8:	90023c26 	beq	r18,zero,131dc <___svfiprintf_internal_r+0xfb8>
   128ec:	dac02317 	ldw	r11,140(sp)
   128f0:	58800017 	ldw	r2,0(r11)
   128f4:	5ac00104 	addi	r11,r11,4
   128f8:	dac02315 	stw	r11,140(sp)
   128fc:	dac02517 	ldw	r11,148(sp)
   12900:	12c0000d 	sth	r11,0(r2)
   12904:	003e6e06 	br	122c0 <__alt_data_end+0xf00122c0>
   12908:	98c00007 	ldb	r3,0(r19)
   1290c:	1a422926 	beq	r3,r9,131b4 <___svfiprintf_internal_r+0xf90>
   12910:	94800414 	ori	r18,r18,16
   12914:	003e9206 	br	12360 <__alt_data_end+0xf0012360>
   12918:	94801014 	ori	r18,r18,64
   1291c:	98c00007 	ldb	r3,0(r19)
   12920:	003e8f06 	br	12360 <__alt_data_end+0xf0012360>
   12924:	21003fcc 	andi	r4,r4,255
   12928:	2002c71e 	bne	r4,zero,13448 <___svfiprintf_internal_r+0x1224>
   1292c:	9080080c 	andi	r2,r18,32
   12930:	10004926 	beq	r2,zero,12a58 <___svfiprintf_internal_r+0x834>
   12934:	dac02317 	ldw	r11,140(sp)
   12938:	58800117 	ldw	r2,4(r11)
   1293c:	5f000017 	ldw	fp,0(r11)
   12940:	5ac00204 	addi	r11,r11,8
   12944:	dac02315 	stw	r11,140(sp)
   12948:	1013883a 	mov	r9,r2
   1294c:	10004b16 	blt	r2,zero,12a7c <___svfiprintf_internal_r+0x858>
   12950:	da801d83 	ldbu	r10,118(sp)
   12954:	8001cb16 	blt	r16,zero,13084 <___svfiprintf_internal_r+0xe60>
   12958:	00ffdfc4 	movi	r3,-129
   1295c:	e244b03a 	or	r2,fp,r9
   12960:	90e4703a 	and	r18,r18,r3
   12964:	103f4726 	beq	r2,zero,12684 <__alt_data_end+0xf0012684>
   12968:	48008c26 	beq	r9,zero,12b9c <___svfiprintf_internal_r+0x978>
   1296c:	dc802015 	stw	r18,128(sp)
   12970:	dc002115 	stw	r16,132(sp)
   12974:	dc401a04 	addi	r17,sp,104
   12978:	e021883a 	mov	r16,fp
   1297c:	da002215 	stw	r8,136(sp)
   12980:	5039883a 	mov	fp,r10
   12984:	4825883a 	mov	r18,r9
   12988:	8009883a 	mov	r4,r16
   1298c:	900b883a 	mov	r5,r18
   12990:	01800284 	movi	r6,10
   12994:	000f883a 	mov	r7,zero
   12998:	00159540 	call	15954 <__umoddi3>
   1299c:	10800c04 	addi	r2,r2,48
   129a0:	8c7fffc4 	addi	r17,r17,-1
   129a4:	8009883a 	mov	r4,r16
   129a8:	900b883a 	mov	r5,r18
   129ac:	88800005 	stb	r2,0(r17)
   129b0:	01800284 	movi	r6,10
   129b4:	000f883a 	mov	r7,zero
   129b8:	00153dc0 	call	153dc <__udivdi3>
   129bc:	1021883a 	mov	r16,r2
   129c0:	10c4b03a 	or	r2,r2,r3
   129c4:	1825883a 	mov	r18,r3
   129c8:	103fef1e 	bne	r2,zero,12988 <__alt_data_end+0xf0012988>
   129cc:	dc802017 	ldw	r18,128(sp)
   129d0:	dc002117 	ldw	r16,132(sp)
   129d4:	da002217 	ldw	r8,136(sp)
   129d8:	e015883a 	mov	r10,fp
   129dc:	d8c01e17 	ldw	r3,120(sp)
   129e0:	1c47c83a 	sub	r3,r3,r17
   129e4:	d8c02115 	stw	r3,132(sp)
   129e8:	003f2a06 	br	12694 <__alt_data_end+0xf0012694>
   129ec:	dac02317 	ldw	r11,140(sp)
   129f0:	d8001d85 	stb	zero,118(sp)
   129f4:	5c400017 	ldw	r17,0(r11)
   129f8:	5f000104 	addi	fp,r11,4
   129fc:	88022f26 	beq	r17,zero,132bc <___svfiprintf_internal_r+0x1098>
   12a00:	80022516 	blt	r16,zero,13298 <___svfiprintf_internal_r+0x1074>
   12a04:	800d883a 	mov	r6,r16
   12a08:	000b883a 	mov	r5,zero
   12a0c:	8809883a 	mov	r4,r17
   12a10:	da002c15 	stw	r8,176(sp)
   12a14:	00105d40 	call	105d4 <memchr>
   12a18:	da002c17 	ldw	r8,176(sp)
   12a1c:	10026426 	beq	r2,zero,133b0 <___svfiprintf_internal_r+0x118c>
   12a20:	1445c83a 	sub	r2,r2,r17
   12a24:	d8802115 	stw	r2,132(sp)
   12a28:	da801d83 	ldbu	r10,118(sp)
   12a2c:	df002315 	stw	fp,140(sp)
   12a30:	0021883a 	mov	r16,zero
   12a34:	003f1706 	br	12694 <__alt_data_end+0xf0012694>
   12a38:	94800814 	ori	r18,r18,32
   12a3c:	98c00007 	ldb	r3,0(r19)
   12a40:	003e4706 	br	12360 <__alt_data_end+0xf0012360>
   12a44:	21003fcc 	andi	r4,r4,255
   12a48:	2002701e 	bne	r4,zero,1340c <___svfiprintf_internal_r+0x11e8>
   12a4c:	94800414 	ori	r18,r18,16
   12a50:	9080080c 	andi	r2,r18,32
   12a54:	103fb71e 	bne	r2,zero,12934 <__alt_data_end+0xf0012934>
   12a58:	9080040c 	andi	r2,r18,16
   12a5c:	1001ab26 	beq	r2,zero,1310c <___svfiprintf_internal_r+0xee8>
   12a60:	dac02317 	ldw	r11,140(sp)
   12a64:	5f000017 	ldw	fp,0(r11)
   12a68:	5ac00104 	addi	r11,r11,4
   12a6c:	dac02315 	stw	r11,140(sp)
   12a70:	e013d7fa 	srai	r9,fp,31
   12a74:	4805883a 	mov	r2,r9
   12a78:	103fb50e 	bge	r2,zero,12950 <__alt_data_end+0xf0012950>
   12a7c:	0739c83a 	sub	fp,zero,fp
   12a80:	02800b44 	movi	r10,45
   12a84:	e004c03a 	cmpne	r2,fp,zero
   12a88:	0253c83a 	sub	r9,zero,r9
   12a8c:	da801d85 	stb	r10,118(sp)
   12a90:	4893c83a 	sub	r9,r9,r2
   12a94:	80023016 	blt	r16,zero,13358 <___svfiprintf_internal_r+0x1134>
   12a98:	00bfdfc4 	movi	r2,-129
   12a9c:	90a4703a 	and	r18,r18,r2
   12aa0:	483fb21e 	bne	r9,zero,1296c <__alt_data_end+0xf001296c>
   12aa4:	00003d06 	br	12b9c <___svfiprintf_internal_r+0x978>
   12aa8:	9817883a 	mov	r11,r19
   12aac:	d8002415 	stw	zero,144(sp)
   12ab0:	18bff404 	addi	r2,r3,-48
   12ab4:	0019883a 	mov	r12,zero
   12ab8:	58c00007 	ldb	r3,0(r11)
   12abc:	630002a4 	muli	r12,r12,10
   12ac0:	9cc00044 	addi	r19,r19,1
   12ac4:	9817883a 	mov	r11,r19
   12ac8:	1319883a 	add	r12,r2,r12
   12acc:	18bff404 	addi	r2,r3,-48
   12ad0:	30bff92e 	bgeu	r6,r2,12ab8 <__alt_data_end+0xf0012ab8>
   12ad4:	db002415 	stw	r12,144(sp)
   12ad8:	18bff804 	addi	r2,r3,-32
   12adc:	28be232e 	bgeu	r5,r2,1236c <__alt_data_end+0xf001236c>
   12ae0:	21003fcc 	andi	r4,r4,255
   12ae4:	20024b1e 	bne	r4,zero,13414 <___svfiprintf_internal_r+0x11f0>
   12ae8:	1800d626 	beq	r3,zero,12e44 <___svfiprintf_internal_r+0xc20>
   12aec:	02c00044 	movi	r11,1
   12af0:	dac02015 	stw	r11,128(sp)
   12af4:	d8c01005 	stb	r3,64(sp)
   12af8:	d8001d85 	stb	zero,118(sp)
   12afc:	dac02115 	stw	r11,132(sp)
   12b00:	dc401004 	addi	r17,sp,64
   12b04:	003f2606 	br	127a0 <__alt_data_end+0xf00127a0>
   12b08:	94802014 	ori	r18,r18,128
   12b0c:	98c00007 	ldb	r3,0(r19)
   12b10:	003e1306 	br	12360 <__alt_data_end+0xf0012360>
   12b14:	98c00007 	ldb	r3,0(r19)
   12b18:	9ac00044 	addi	r11,r19,1
   12b1c:	1a822b26 	beq	r3,r10,133cc <___svfiprintf_internal_r+0x11a8>
   12b20:	18bff404 	addi	r2,r3,-48
   12b24:	0021883a 	mov	r16,zero
   12b28:	30821e36 	bltu	r6,r2,133a4 <___svfiprintf_internal_r+0x1180>
   12b2c:	58c00007 	ldb	r3,0(r11)
   12b30:	840002a4 	muli	r16,r16,10
   12b34:	5cc00044 	addi	r19,r11,1
   12b38:	9817883a 	mov	r11,r19
   12b3c:	80a1883a 	add	r16,r16,r2
   12b40:	18bff404 	addi	r2,r3,-48
   12b44:	30bff92e 	bgeu	r6,r2,12b2c <__alt_data_end+0xf0012b2c>
   12b48:	803e060e 	bge	r16,zero,12364 <__alt_data_end+0xf0012364>
   12b4c:	043fffc4 	movi	r16,-1
   12b50:	003e0406 	br	12364 <__alt_data_end+0xf0012364>
   12b54:	21003fcc 	andi	r4,r4,255
   12b58:	2002371e 	bne	r4,zero,13438 <___svfiprintf_internal_r+0x1214>
   12b5c:	94800414 	ori	r18,r18,16
   12b60:	9080080c 	andi	r2,r18,32
   12b64:	103ebb1e 	bne	r2,zero,12654 <__alt_data_end+0xf0012654>
   12b68:	9080040c 	andi	r2,r18,16
   12b6c:	10013b26 	beq	r2,zero,1305c <___svfiprintf_internal_r+0xe38>
   12b70:	dac02317 	ldw	r11,140(sp)
   12b74:	d8001d85 	stb	zero,118(sp)
   12b78:	0013883a 	mov	r9,zero
   12b7c:	58800104 	addi	r2,r11,4
   12b80:	5f000017 	ldw	fp,0(r11)
   12b84:	80013d16 	blt	r16,zero,1307c <___svfiprintf_internal_r+0xe58>
   12b88:	00ffdfc4 	movi	r3,-129
   12b8c:	d8802315 	stw	r2,140(sp)
   12b90:	90e4703a 	and	r18,r18,r3
   12b94:	0015883a 	mov	r10,zero
   12b98:	e03eba26 	beq	fp,zero,12684 <__alt_data_end+0xf0012684>
   12b9c:	00800244 	movi	r2,9
   12ba0:	173f7236 	bltu	r2,fp,1296c <__alt_data_end+0xf001296c>
   12ba4:	dac02b17 	ldw	r11,172(sp)
   12ba8:	e7000c04 	addi	fp,fp,48
   12bac:	df0019c5 	stb	fp,103(sp)
   12bb0:	dac02115 	stw	r11,132(sp)
   12bb4:	dc4019c4 	addi	r17,sp,103
   12bb8:	003eb606 	br	12694 <__alt_data_end+0xf0012694>
   12bbc:	21003fcc 	andi	r4,r4,255
   12bc0:	20021f1e 	bne	r4,zero,13440 <___svfiprintf_internal_r+0x121c>
   12bc4:	94800414 	ori	r18,r18,16
   12bc8:	9080080c 	andi	r2,r18,32
   12bcc:	103ec51e 	bne	r2,zero,126e4 <__alt_data_end+0xf00126e4>
   12bd0:	9080040c 	andi	r2,r18,16
   12bd4:	10016926 	beq	r2,zero,1317c <___svfiprintf_internal_r+0xf58>
   12bd8:	dac02317 	ldw	r11,140(sp)
   12bdc:	d8001d85 	stb	zero,118(sp)
   12be0:	0013883a 	mov	r9,zero
   12be4:	58800104 	addi	r2,r11,4
   12be8:	5f000017 	ldw	fp,0(r11)
   12bec:	80016b16 	blt	r16,zero,1319c <___svfiprintf_internal_r+0xf78>
   12bf0:	00ffdfc4 	movi	r3,-129
   12bf4:	d8802315 	stw	r2,140(sp)
   12bf8:	90e4703a 	and	r18,r18,r3
   12bfc:	e03ec41e 	bne	fp,zero,12710 <__alt_data_end+0xf0012710>
   12c00:	0015883a 	mov	r10,zero
   12c04:	8001c226 	beq	r16,zero,13310 <___svfiprintf_internal_r+0x10ec>
   12c08:	0039883a 	mov	fp,zero
   12c0c:	0013883a 	mov	r9,zero
   12c10:	003ec006 	br	12714 <__alt_data_end+0xf0012714>
   12c14:	d8c01c17 	ldw	r3,112(sp)
   12c18:	d8801b17 	ldw	r2,108(sp)
   12c1c:	d9001d87 	ldb	r4,118(sp)
   12c20:	20000b26 	beq	r4,zero,12c50 <___svfiprintf_internal_r+0xa2c>
   12c24:	d9001d84 	addi	r4,sp,118
   12c28:	18c00044 	addi	r3,r3,1
   12c2c:	10800044 	addi	r2,r2,1
   12c30:	41000015 	stw	r4,0(r8)
   12c34:	01000044 	movi	r4,1
   12c38:	41000115 	stw	r4,4(r8)
   12c3c:	d8c01c15 	stw	r3,112(sp)
   12c40:	d8801b15 	stw	r2,108(sp)
   12c44:	010001c4 	movi	r4,7
   12c48:	2080e116 	blt	r4,r2,12fd0 <___svfiprintf_internal_r+0xdac>
   12c4c:	42000204 	addi	r8,r8,8
   12c50:	dac02217 	ldw	r11,136(sp)
   12c54:	58000b26 	beq	r11,zero,12c84 <___svfiprintf_internal_r+0xa60>
   12c58:	d9001d04 	addi	r4,sp,116
   12c5c:	18c00084 	addi	r3,r3,2
   12c60:	10800044 	addi	r2,r2,1
   12c64:	41000015 	stw	r4,0(r8)
   12c68:	01000084 	movi	r4,2
   12c6c:	41000115 	stw	r4,4(r8)
   12c70:	d8c01c15 	stw	r3,112(sp)
   12c74:	d8801b15 	stw	r2,108(sp)
   12c78:	010001c4 	movi	r4,7
   12c7c:	2080dd16 	blt	r4,r2,12ff4 <___svfiprintf_internal_r+0xdd0>
   12c80:	42000204 	addi	r8,r8,8
   12c84:	dac02617 	ldw	r11,152(sp)
   12c88:	01002004 	movi	r4,128
   12c8c:	59008426 	beq	r11,r4,12ea0 <___svfiprintf_internal_r+0xc7c>
   12c90:	dac02117 	ldw	r11,132(sp)
   12c94:	82e1c83a 	sub	r16,r16,r11
   12c98:	0400270e 	bge	zero,r16,12d38 <___svfiprintf_internal_r+0xb14>
   12c9c:	01c00404 	movi	r7,16
   12ca0:	3c016a0e 	bge	r7,r16,1324c <___svfiprintf_internal_r+0x1028>
   12ca4:	01420034 	movhi	r5,2048
   12ca8:	29416604 	addi	r5,r5,1432
   12cac:	d9402215 	stw	r5,136(sp)
   12cb0:	070001c4 	movi	fp,7
   12cb4:	00000306 	br	12cc4 <___svfiprintf_internal_r+0xaa0>
   12cb8:	843ffc04 	addi	r16,r16,-16
   12cbc:	42000204 	addi	r8,r8,8
   12cc0:	3c00130e 	bge	r7,r16,12d10 <___svfiprintf_internal_r+0xaec>
   12cc4:	18c00404 	addi	r3,r3,16
   12cc8:	10800044 	addi	r2,r2,1
   12ccc:	45000015 	stw	r20,0(r8)
   12cd0:	41c00115 	stw	r7,4(r8)
   12cd4:	d8c01c15 	stw	r3,112(sp)
   12cd8:	d8801b15 	stw	r2,108(sp)
   12cdc:	e0bff60e 	bge	fp,r2,12cb8 <__alt_data_end+0xf0012cb8>
   12ce0:	d9801a04 	addi	r6,sp,104
   12ce4:	b80b883a 	mov	r5,r23
   12ce8:	a809883a 	mov	r4,r21
   12cec:	d9c02c15 	stw	r7,176(sp)
   12cf0:	00120540 	call	12054 <__ssprint_r>
   12cf4:	d9c02c17 	ldw	r7,176(sp)
   12cf8:	1000581e 	bne	r2,zero,12e5c <___svfiprintf_internal_r+0xc38>
   12cfc:	843ffc04 	addi	r16,r16,-16
   12d00:	d8c01c17 	ldw	r3,112(sp)
   12d04:	d8801b17 	ldw	r2,108(sp)
   12d08:	d811883a 	mov	r8,sp
   12d0c:	3c3fed16 	blt	r7,r16,12cc4 <__alt_data_end+0xf0012cc4>
   12d10:	dac02217 	ldw	r11,136(sp)
   12d14:	1c07883a 	add	r3,r3,r16
   12d18:	10800044 	addi	r2,r2,1
   12d1c:	42c00015 	stw	r11,0(r8)
   12d20:	44000115 	stw	r16,4(r8)
   12d24:	d8c01c15 	stw	r3,112(sp)
   12d28:	d8801b15 	stw	r2,108(sp)
   12d2c:	010001c4 	movi	r4,7
   12d30:	20809e16 	blt	r4,r2,12fac <___svfiprintf_internal_r+0xd88>
   12d34:	42000204 	addi	r8,r8,8
   12d38:	dac02117 	ldw	r11,132(sp)
   12d3c:	10800044 	addi	r2,r2,1
   12d40:	44400015 	stw	r17,0(r8)
   12d44:	58c7883a 	add	r3,r11,r3
   12d48:	42c00115 	stw	r11,4(r8)
   12d4c:	d8c01c15 	stw	r3,112(sp)
   12d50:	d8801b15 	stw	r2,108(sp)
   12d54:	010001c4 	movi	r4,7
   12d58:	20807f16 	blt	r4,r2,12f58 <___svfiprintf_internal_r+0xd34>
   12d5c:	42000204 	addi	r8,r8,8
   12d60:	9480010c 	andi	r18,r18,4
   12d64:	90002926 	beq	r18,zero,12e0c <___svfiprintf_internal_r+0xbe8>
   12d68:	dac02417 	ldw	r11,144(sp)
   12d6c:	d8802017 	ldw	r2,128(sp)
   12d70:	58a1c83a 	sub	r16,r11,r2
   12d74:	0400250e 	bge	zero,r16,12e0c <___svfiprintf_internal_r+0xbe8>
   12d78:	04400404 	movi	r17,16
   12d7c:	d8801b17 	ldw	r2,108(sp)
   12d80:	8c017c0e 	bge	r17,r16,13374 <___svfiprintf_internal_r+0x1150>
   12d84:	01420034 	movhi	r5,2048
   12d88:	29416a04 	addi	r5,r5,1448
   12d8c:	d9402815 	stw	r5,160(sp)
   12d90:	048001c4 	movi	r18,7
   12d94:	00000306 	br	12da4 <___svfiprintf_internal_r+0xb80>
   12d98:	843ffc04 	addi	r16,r16,-16
   12d9c:	42000204 	addi	r8,r8,8
   12da0:	8c00110e 	bge	r17,r16,12de8 <___svfiprintf_internal_r+0xbc4>
   12da4:	18c00404 	addi	r3,r3,16
   12da8:	10800044 	addi	r2,r2,1
   12dac:	45800015 	stw	r22,0(r8)
   12db0:	44400115 	stw	r17,4(r8)
   12db4:	d8c01c15 	stw	r3,112(sp)
   12db8:	d8801b15 	stw	r2,108(sp)
   12dbc:	90bff60e 	bge	r18,r2,12d98 <__alt_data_end+0xf0012d98>
   12dc0:	d9801a04 	addi	r6,sp,104
   12dc4:	b80b883a 	mov	r5,r23
   12dc8:	a809883a 	mov	r4,r21
   12dcc:	00120540 	call	12054 <__ssprint_r>
   12dd0:	1000221e 	bne	r2,zero,12e5c <___svfiprintf_internal_r+0xc38>
   12dd4:	843ffc04 	addi	r16,r16,-16
   12dd8:	d8c01c17 	ldw	r3,112(sp)
   12ddc:	d8801b17 	ldw	r2,108(sp)
   12de0:	d811883a 	mov	r8,sp
   12de4:	8c3fef16 	blt	r17,r16,12da4 <__alt_data_end+0xf0012da4>
   12de8:	dac02817 	ldw	r11,160(sp)
   12dec:	1c07883a 	add	r3,r3,r16
   12df0:	10800044 	addi	r2,r2,1
   12df4:	42c00015 	stw	r11,0(r8)
   12df8:	44000115 	stw	r16,4(r8)
   12dfc:	d8c01c15 	stw	r3,112(sp)
   12e00:	d8801b15 	stw	r2,108(sp)
   12e04:	010001c4 	movi	r4,7
   12e08:	2080aa16 	blt	r4,r2,130b4 <___svfiprintf_internal_r+0xe90>
   12e0c:	d8802417 	ldw	r2,144(sp)
   12e10:	dac02017 	ldw	r11,128(sp)
   12e14:	12c0010e 	bge	r2,r11,12e1c <___svfiprintf_internal_r+0xbf8>
   12e18:	5805883a 	mov	r2,r11
   12e1c:	dac02517 	ldw	r11,148(sp)
   12e20:	5897883a 	add	r11,r11,r2
   12e24:	dac02515 	stw	r11,148(sp)
   12e28:	1800531e 	bne	r3,zero,12f78 <___svfiprintf_internal_r+0xd54>
   12e2c:	98800007 	ldb	r2,0(r19)
   12e30:	d8001b15 	stw	zero,108(sp)
   12e34:	d811883a 	mov	r8,sp
   12e38:	103d231e 	bne	r2,zero,122c8 <__alt_data_end+0xf00122c8>
   12e3c:	9823883a 	mov	r17,r19
   12e40:	003d3906 	br	12328 <__alt_data_end+0xf0012328>
   12e44:	d8801c17 	ldw	r2,112(sp)
   12e48:	10000426 	beq	r2,zero,12e5c <___svfiprintf_internal_r+0xc38>
   12e4c:	d9402717 	ldw	r5,156(sp)
   12e50:	d9002a17 	ldw	r4,168(sp)
   12e54:	d9801a04 	addi	r6,sp,104
   12e58:	00120540 	call	12054 <__ssprint_r>
   12e5c:	dac02717 	ldw	r11,156(sp)
   12e60:	d8802517 	ldw	r2,148(sp)
   12e64:	58c0030b 	ldhu	r3,12(r11)
   12e68:	18c0100c 	andi	r3,r3,64
   12e6c:	1801381e 	bne	r3,zero,13350 <___svfiprintf_internal_r+0x112c>
   12e70:	dfc03717 	ldw	ra,220(sp)
   12e74:	df003617 	ldw	fp,216(sp)
   12e78:	ddc03517 	ldw	r23,212(sp)
   12e7c:	dd803417 	ldw	r22,208(sp)
   12e80:	dd403317 	ldw	r21,204(sp)
   12e84:	dd003217 	ldw	r20,200(sp)
   12e88:	dcc03117 	ldw	r19,196(sp)
   12e8c:	dc803017 	ldw	r18,192(sp)
   12e90:	dc402f17 	ldw	r17,188(sp)
   12e94:	dc002e17 	ldw	r16,184(sp)
   12e98:	dec03804 	addi	sp,sp,224
   12e9c:	f800283a 	ret
   12ea0:	dac02417 	ldw	r11,144(sp)
   12ea4:	d9002017 	ldw	r4,128(sp)
   12ea8:	5939c83a 	sub	fp,r11,r4
   12eac:	073f780e 	bge	zero,fp,12c90 <__alt_data_end+0xf0012c90>
   12eb0:	02400404 	movi	r9,16
   12eb4:	4f01370e 	bge	r9,fp,13394 <___svfiprintf_internal_r+0x1170>
   12eb8:	02c20034 	movhi	r11,2048
   12ebc:	5ac16604 	addi	r11,r11,1432
   12ec0:	dac02215 	stw	r11,136(sp)
   12ec4:	028001c4 	movi	r10,7
   12ec8:	00000306 	br	12ed8 <___svfiprintf_internal_r+0xcb4>
   12ecc:	e73ffc04 	addi	fp,fp,-16
   12ed0:	42000204 	addi	r8,r8,8
   12ed4:	4f00150e 	bge	r9,fp,12f2c <___svfiprintf_internal_r+0xd08>
   12ed8:	18c00404 	addi	r3,r3,16
   12edc:	10800044 	addi	r2,r2,1
   12ee0:	45000015 	stw	r20,0(r8)
   12ee4:	42400115 	stw	r9,4(r8)
   12ee8:	d8c01c15 	stw	r3,112(sp)
   12eec:	d8801b15 	stw	r2,108(sp)
   12ef0:	50bff60e 	bge	r10,r2,12ecc <__alt_data_end+0xf0012ecc>
   12ef4:	d9801a04 	addi	r6,sp,104
   12ef8:	b80b883a 	mov	r5,r23
   12efc:	a809883a 	mov	r4,r21
   12f00:	da402c15 	stw	r9,176(sp)
   12f04:	da802d15 	stw	r10,180(sp)
   12f08:	00120540 	call	12054 <__ssprint_r>
   12f0c:	da402c17 	ldw	r9,176(sp)
   12f10:	da802d17 	ldw	r10,180(sp)
   12f14:	103fd11e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   12f18:	e73ffc04 	addi	fp,fp,-16
   12f1c:	d8c01c17 	ldw	r3,112(sp)
   12f20:	d8801b17 	ldw	r2,108(sp)
   12f24:	d811883a 	mov	r8,sp
   12f28:	4f3feb16 	blt	r9,fp,12ed8 <__alt_data_end+0xf0012ed8>
   12f2c:	dac02217 	ldw	r11,136(sp)
   12f30:	1f07883a 	add	r3,r3,fp
   12f34:	10800044 	addi	r2,r2,1
   12f38:	42c00015 	stw	r11,0(r8)
   12f3c:	47000115 	stw	fp,4(r8)
   12f40:	d8c01c15 	stw	r3,112(sp)
   12f44:	d8801b15 	stw	r2,108(sp)
   12f48:	010001c4 	movi	r4,7
   12f4c:	2080b616 	blt	r4,r2,13228 <___svfiprintf_internal_r+0x1004>
   12f50:	42000204 	addi	r8,r8,8
   12f54:	003f4e06 	br	12c90 <__alt_data_end+0xf0012c90>
   12f58:	d9801a04 	addi	r6,sp,104
   12f5c:	b80b883a 	mov	r5,r23
   12f60:	a809883a 	mov	r4,r21
   12f64:	00120540 	call	12054 <__ssprint_r>
   12f68:	103fbc1e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   12f6c:	d8c01c17 	ldw	r3,112(sp)
   12f70:	d811883a 	mov	r8,sp
   12f74:	003f7a06 	br	12d60 <__alt_data_end+0xf0012d60>
   12f78:	d9801a04 	addi	r6,sp,104
   12f7c:	b80b883a 	mov	r5,r23
   12f80:	a809883a 	mov	r4,r21
   12f84:	00120540 	call	12054 <__ssprint_r>
   12f88:	103fa826 	beq	r2,zero,12e2c <__alt_data_end+0xf0012e2c>
   12f8c:	003fb306 	br	12e5c <__alt_data_end+0xf0012e5c>
   12f90:	d9801a04 	addi	r6,sp,104
   12f94:	b80b883a 	mov	r5,r23
   12f98:	a809883a 	mov	r4,r21
   12f9c:	00120540 	call	12054 <__ssprint_r>
   12fa0:	103fae1e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   12fa4:	d811883a 	mov	r8,sp
   12fa8:	003cdc06 	br	1231c <__alt_data_end+0xf001231c>
   12fac:	d9801a04 	addi	r6,sp,104
   12fb0:	b80b883a 	mov	r5,r23
   12fb4:	a809883a 	mov	r4,r21
   12fb8:	00120540 	call	12054 <__ssprint_r>
   12fbc:	103fa71e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   12fc0:	d8c01c17 	ldw	r3,112(sp)
   12fc4:	d8801b17 	ldw	r2,108(sp)
   12fc8:	d811883a 	mov	r8,sp
   12fcc:	003f5a06 	br	12d38 <__alt_data_end+0xf0012d38>
   12fd0:	d9801a04 	addi	r6,sp,104
   12fd4:	b80b883a 	mov	r5,r23
   12fd8:	a809883a 	mov	r4,r21
   12fdc:	00120540 	call	12054 <__ssprint_r>
   12fe0:	103f9e1e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   12fe4:	d8c01c17 	ldw	r3,112(sp)
   12fe8:	d8801b17 	ldw	r2,108(sp)
   12fec:	d811883a 	mov	r8,sp
   12ff0:	003f1706 	br	12c50 <__alt_data_end+0xf0012c50>
   12ff4:	d9801a04 	addi	r6,sp,104
   12ff8:	b80b883a 	mov	r5,r23
   12ffc:	a809883a 	mov	r4,r21
   13000:	00120540 	call	12054 <__ssprint_r>
   13004:	103f951e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   13008:	d8c01c17 	ldw	r3,112(sp)
   1300c:	d8801b17 	ldw	r2,108(sp)
   13010:	d811883a 	mov	r8,sp
   13014:	003f1b06 	br	12c84 <__alt_data_end+0xf0012c84>
   13018:	d8001d85 	stb	zero,118(sp)
   1301c:	80007b16 	blt	r16,zero,1320c <___svfiprintf_internal_r+0xfe8>
   13020:	00ffdfc4 	movi	r3,-129
   13024:	e244b03a 	or	r2,fp,r9
   13028:	90e4703a 	and	r18,r18,r3
   1302c:	103d7026 	beq	r2,zero,125f0 <__alt_data_end+0xf00125f0>
   13030:	0015883a 	mov	r10,zero
   13034:	003d7206 	br	12600 <__alt_data_end+0xf0012600>
   13038:	d9801a04 	addi	r6,sp,104
   1303c:	b80b883a 	mov	r5,r23
   13040:	a809883a 	mov	r4,r21
   13044:	00120540 	call	12054 <__ssprint_r>
   13048:	103f841e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   1304c:	d8c01c17 	ldw	r3,112(sp)
   13050:	d8801b17 	ldw	r2,108(sp)
   13054:	d811883a 	mov	r8,sp
   13058:	003ef006 	br	12c1c <__alt_data_end+0xf0012c1c>
   1305c:	9080100c 	andi	r2,r18,64
   13060:	d8001d85 	stb	zero,118(sp)
   13064:	dac02317 	ldw	r11,140(sp)
   13068:	10008126 	beq	r2,zero,13270 <___svfiprintf_internal_r+0x104c>
   1306c:	58800104 	addi	r2,r11,4
   13070:	5f00000b 	ldhu	fp,0(r11)
   13074:	0013883a 	mov	r9,zero
   13078:	803ec30e 	bge	r16,zero,12b88 <__alt_data_end+0xf0012b88>
   1307c:	d8802315 	stw	r2,140(sp)
   13080:	0015883a 	mov	r10,zero
   13084:	e244b03a 	or	r2,fp,r9
   13088:	103e371e 	bne	r2,zero,12968 <__alt_data_end+0xf0012968>
   1308c:	00800044 	movi	r2,1
   13090:	10803fcc 	andi	r2,r2,255
   13094:	00c00044 	movi	r3,1
   13098:	10c06126 	beq	r2,r3,13220 <___svfiprintf_internal_r+0xffc>
   1309c:	00c00084 	movi	r3,2
   130a0:	10fd5526 	beq	r2,r3,125f8 <__alt_data_end+0xf00125f8>
   130a4:	003ed806 	br	12c08 <__alt_data_end+0xf0012c08>
   130a8:	d8802315 	stw	r2,140(sp)
   130ac:	98c00007 	ldb	r3,0(r19)
   130b0:	003cab06 	br	12360 <__alt_data_end+0xf0012360>
   130b4:	d9801a04 	addi	r6,sp,104
   130b8:	b80b883a 	mov	r5,r23
   130bc:	a809883a 	mov	r4,r21
   130c0:	00120540 	call	12054 <__ssprint_r>
   130c4:	103f651e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   130c8:	d8c01c17 	ldw	r3,112(sp)
   130cc:	003f4f06 	br	12e0c <__alt_data_end+0xf0012e0c>
   130d0:	00820034 	movhi	r2,2048
   130d4:	1080fd04 	addi	r2,r2,1012
   130d8:	d8802915 	stw	r2,164(sp)
   130dc:	003d4406 	br	125f0 <__alt_data_end+0xf00125f0>
   130e0:	dac02317 	ldw	r11,140(sp)
   130e4:	58800017 	ldw	r2,0(r11)
   130e8:	dac02517 	ldw	r11,148(sp)
   130ec:	5807d7fa 	srai	r3,r11,31
   130f0:	dac02317 	ldw	r11,140(sp)
   130f4:	10c00115 	stw	r3,4(r2)
   130f8:	5ac00104 	addi	r11,r11,4
   130fc:	dac02315 	stw	r11,140(sp)
   13100:	dac02517 	ldw	r11,148(sp)
   13104:	12c00015 	stw	r11,0(r2)
   13108:	003c6d06 	br	122c0 <__alt_data_end+0xf00122c0>
   1310c:	9080100c 	andi	r2,r18,64
   13110:	dac02317 	ldw	r11,140(sp)
   13114:	103e5326 	beq	r2,zero,12a64 <__alt_data_end+0xf0012a64>
   13118:	5f00000f 	ldh	fp,0(r11)
   1311c:	5ac00104 	addi	r11,r11,4
   13120:	dac02315 	stw	r11,140(sp)
   13124:	e013d7fa 	srai	r9,fp,31
   13128:	4805883a 	mov	r2,r9
   1312c:	003e0706 	br	1294c <__alt_data_end+0xf001294c>
   13130:	00800c04 	movi	r2,48
   13134:	d8801d05 	stb	r2,116(sp)
   13138:	d8c01d45 	stb	r3,117(sp)
   1313c:	d8001d85 	stb	zero,118(sp)
   13140:	90800094 	ori	r2,r18,2
   13144:	80008f16 	blt	r16,zero,13384 <___svfiprintf_internal_r+0x1160>
   13148:	00bfdfc4 	movi	r2,-129
   1314c:	90a4703a 	and	r18,r18,r2
   13150:	94800094 	ori	r18,r18,2
   13154:	0015883a 	mov	r10,zero
   13158:	003d2906 	br	12600 <__alt_data_end+0xf0012600>
   1315c:	98c00007 	ldb	r3,0(r19)
   13160:	003c7f06 	br	12360 <__alt_data_end+0xf0012360>
   13164:	dac02317 	ldw	r11,140(sp)
   13168:	0013883a 	mov	r9,zero
   1316c:	5f000017 	ldw	fp,0(r11)
   13170:	5ac00104 	addi	r11,r11,4
   13174:	dac02315 	stw	r11,140(sp)
   13178:	003d1506 	br	125d0 <__alt_data_end+0xf00125d0>
   1317c:	9080100c 	andi	r2,r18,64
   13180:	d8001d85 	stb	zero,118(sp)
   13184:	dac02317 	ldw	r11,140(sp)
   13188:	10003426 	beq	r2,zero,1325c <___svfiprintf_internal_r+0x1038>
   1318c:	58800104 	addi	r2,r11,4
   13190:	5f00000b 	ldhu	fp,0(r11)
   13194:	0013883a 	mov	r9,zero
   13198:	803e950e 	bge	r16,zero,12bf0 <__alt_data_end+0xf0012bf0>
   1319c:	e246b03a 	or	r3,fp,r9
   131a0:	d8802315 	stw	r2,140(sp)
   131a4:	183d5a1e 	bne	r3,zero,12710 <__alt_data_end+0xf0012710>
   131a8:	0015883a 	mov	r10,zero
   131ac:	0005883a 	mov	r2,zero
   131b0:	003fb706 	br	13090 <__alt_data_end+0xf0013090>
   131b4:	98c00043 	ldbu	r3,1(r19)
   131b8:	94800814 	ori	r18,r18,32
   131bc:	9cc00044 	addi	r19,r19,1
   131c0:	18c03fcc 	andi	r3,r3,255
   131c4:	18c0201c 	xori	r3,r3,128
   131c8:	18ffe004 	addi	r3,r3,-128
   131cc:	003c6406 	br	12360 <__alt_data_end+0xf0012360>
   131d0:	d8c02315 	stw	r3,140(sp)
   131d4:	0015883a 	mov	r10,zero
   131d8:	003faa06 	br	13084 <__alt_data_end+0xf0013084>
   131dc:	dac02317 	ldw	r11,140(sp)
   131e0:	58800017 	ldw	r2,0(r11)
   131e4:	5ac00104 	addi	r11,r11,4
   131e8:	dac02315 	stw	r11,140(sp)
   131ec:	dac02517 	ldw	r11,148(sp)
   131f0:	12c00015 	stw	r11,0(r2)
   131f4:	003c3206 	br	122c0 <__alt_data_end+0xf00122c0>
   131f8:	01020034 	movhi	r4,2048
   131fc:	2100fd04 	addi	r4,r4,1012
   13200:	d9002915 	stw	r4,164(sp)
   13204:	d8c02315 	stw	r3,140(sp)
   13208:	1025883a 	mov	r18,r2
   1320c:	e244b03a 	or	r2,fp,r9
   13210:	103f871e 	bne	r2,zero,13030 <__alt_data_end+0xf0013030>
   13214:	0015883a 	mov	r10,zero
   13218:	00800084 	movi	r2,2
   1321c:	003f9c06 	br	13090 <__alt_data_end+0xf0013090>
   13220:	0039883a 	mov	fp,zero
   13224:	003e5f06 	br	12ba4 <__alt_data_end+0xf0012ba4>
   13228:	d9801a04 	addi	r6,sp,104
   1322c:	b80b883a 	mov	r5,r23
   13230:	a809883a 	mov	r4,r21
   13234:	00120540 	call	12054 <__ssprint_r>
   13238:	103f081e 	bne	r2,zero,12e5c <__alt_data_end+0xf0012e5c>
   1323c:	d8c01c17 	ldw	r3,112(sp)
   13240:	d8801b17 	ldw	r2,108(sp)
   13244:	d811883a 	mov	r8,sp
   13248:	003e9106 	br	12c90 <__alt_data_end+0xf0012c90>
   1324c:	01020034 	movhi	r4,2048
   13250:	21016604 	addi	r4,r4,1432
   13254:	d9002215 	stw	r4,136(sp)
   13258:	003ead06 	br	12d10 <__alt_data_end+0xf0012d10>
   1325c:	58800104 	addi	r2,r11,4
   13260:	5f000017 	ldw	fp,0(r11)
   13264:	0013883a 	mov	r9,zero
   13268:	803e610e 	bge	r16,zero,12bf0 <__alt_data_end+0xf0012bf0>
   1326c:	003fcb06 	br	1319c <__alt_data_end+0xf001319c>
   13270:	58800104 	addi	r2,r11,4
   13274:	5f000017 	ldw	fp,0(r11)
   13278:	0013883a 	mov	r9,zero
   1327c:	803e420e 	bge	r16,zero,12b88 <__alt_data_end+0xf0012b88>
   13280:	003f7e06 	br	1307c <__alt_data_end+0xf001307c>
   13284:	5f000017 	ldw	fp,0(r11)
   13288:	5ac00104 	addi	r11,r11,4
   1328c:	0013883a 	mov	r9,zero
   13290:	dac02315 	stw	r11,140(sp)
   13294:	003cce06 	br	125d0 <__alt_data_end+0xf00125d0>
   13298:	8809883a 	mov	r4,r17
   1329c:	da002c15 	stw	r8,176(sp)
   132a0:	0008b540 	call	8b54 <strlen>
   132a4:	d8802115 	stw	r2,132(sp)
   132a8:	da801d83 	ldbu	r10,118(sp)
   132ac:	df002315 	stw	fp,140(sp)
   132b0:	0021883a 	mov	r16,zero
   132b4:	da002c17 	ldw	r8,176(sp)
   132b8:	003cf606 	br	12694 <__alt_data_end+0xf0012694>
   132bc:	00800184 	movi	r2,6
   132c0:	1400012e 	bgeu	r2,r16,132c8 <___svfiprintf_internal_r+0x10a4>
   132c4:	1021883a 	mov	r16,r2
   132c8:	dc002115 	stw	r16,132(sp)
   132cc:	8005883a 	mov	r2,r16
   132d0:	80003c16 	blt	r16,zero,133c4 <___svfiprintf_internal_r+0x11a0>
   132d4:	04420034 	movhi	r17,2048
   132d8:	d8802015 	stw	r2,128(sp)
   132dc:	df002315 	stw	fp,140(sp)
   132e0:	8c410204 	addi	r17,r17,1032
   132e4:	003d2e06 	br	127a0 <__alt_data_end+0xf00127a0>
   132e8:	04001004 	movi	r16,64
   132ec:	800b883a 	mov	r5,r16
   132f0:	000fdc80 	call	fdc8 <_malloc_r>
   132f4:	dac02717 	ldw	r11,156(sp)
   132f8:	58800015 	stw	r2,0(r11)
   132fc:	58800415 	stw	r2,16(r11)
   13300:	10004826 	beq	r2,zero,13424 <___svfiprintf_internal_r+0x1200>
   13304:	dac02717 	ldw	r11,156(sp)
   13308:	5c000515 	stw	r16,20(r11)
   1330c:	003bd906 	br	12274 <__alt_data_end+0xf0012274>
   13310:	9080004c 	andi	r2,r18,1
   13314:	0015883a 	mov	r10,zero
   13318:	10000626 	beq	r2,zero,13334 <___svfiprintf_internal_r+0x1110>
   1331c:	dac02b17 	ldw	r11,172(sp)
   13320:	00800c04 	movi	r2,48
   13324:	d88019c5 	stb	r2,103(sp)
   13328:	dac02115 	stw	r11,132(sp)
   1332c:	dc4019c4 	addi	r17,sp,103
   13330:	003cd806 	br	12694 <__alt_data_end+0xf0012694>
   13334:	d8002115 	stw	zero,132(sp)
   13338:	dc401a04 	addi	r17,sp,104
   1333c:	003cd506 	br	12694 <__alt_data_end+0xf0012694>
   13340:	01020034 	movhi	r4,2048
   13344:	21016a04 	addi	r4,r4,1448
   13348:	d9002815 	stw	r4,160(sp)
   1334c:	003d4306 	br	1285c <__alt_data_end+0xf001285c>
   13350:	00bfffc4 	movi	r2,-1
   13354:	003ec606 	br	12e70 <__alt_data_end+0xf0012e70>
   13358:	00800044 	movi	r2,1
   1335c:	10803fcc 	andi	r2,r2,255
   13360:	00c00044 	movi	r3,1
   13364:	10fd8026 	beq	r2,r3,12968 <__alt_data_end+0xf0012968>
   13368:	00c00084 	movi	r3,2
   1336c:	10fca426 	beq	r2,r3,12600 <__alt_data_end+0xf0012600>
   13370:	003ce806 	br	12714 <__alt_data_end+0xf0012714>
   13374:	01020034 	movhi	r4,2048
   13378:	21016a04 	addi	r4,r4,1448
   1337c:	d9002815 	stw	r4,160(sp)
   13380:	003e9906 	br	12de8 <__alt_data_end+0xf0012de8>
   13384:	1025883a 	mov	r18,r2
   13388:	0015883a 	mov	r10,zero
   1338c:	00800084 	movi	r2,2
   13390:	003ff206 	br	1335c <__alt_data_end+0xf001335c>
   13394:	01420034 	movhi	r5,2048
   13398:	29416604 	addi	r5,r5,1432
   1339c:	d9402215 	stw	r5,136(sp)
   133a0:	003ee206 	br	12f2c <__alt_data_end+0xf0012f2c>
   133a4:	5827883a 	mov	r19,r11
   133a8:	0021883a 	mov	r16,zero
   133ac:	003bed06 	br	12364 <__alt_data_end+0xf0012364>
   133b0:	dc002115 	stw	r16,132(sp)
   133b4:	da801d83 	ldbu	r10,118(sp)
   133b8:	df002315 	stw	fp,140(sp)
   133bc:	0021883a 	mov	r16,zero
   133c0:	003cb406 	br	12694 <__alt_data_end+0xf0012694>
   133c4:	0005883a 	mov	r2,zero
   133c8:	003fc206 	br	132d4 <__alt_data_end+0xf00132d4>
   133cc:	d8802317 	ldw	r2,140(sp)
   133d0:	98c00043 	ldbu	r3,1(r19)
   133d4:	5827883a 	mov	r19,r11
   133d8:	14000017 	ldw	r16,0(r2)
   133dc:	10800104 	addi	r2,r2,4
   133e0:	d8802315 	stw	r2,140(sp)
   133e4:	803f760e 	bge	r16,zero,131c0 <__alt_data_end+0xf00131c0>
   133e8:	18c03fcc 	andi	r3,r3,255
   133ec:	18c0201c 	xori	r3,r3,128
   133f0:	043fffc4 	movi	r16,-1
   133f4:	18ffe004 	addi	r3,r3,-128
   133f8:	003bd906 	br	12360 <__alt_data_end+0xf0012360>
   133fc:	d9c01d85 	stb	r7,118(sp)
   13400:	003cb606 	br	126dc <__alt_data_end+0xf00126dc>
   13404:	d9c01d85 	stb	r7,118(sp)
   13408:	003d2106 	br	12890 <__alt_data_end+0xf0012890>
   1340c:	d9c01d85 	stb	r7,118(sp)
   13410:	003d8e06 	br	12a4c <__alt_data_end+0xf0012a4c>
   13414:	d9c01d85 	stb	r7,118(sp)
   13418:	003db306 	br	12ae8 <__alt_data_end+0xf0012ae8>
   1341c:	d9c01d85 	stb	r7,118(sp)
   13420:	003c8a06 	br	1264c <__alt_data_end+0xf001264c>
   13424:	dac02a17 	ldw	r11,168(sp)
   13428:	00800304 	movi	r2,12
   1342c:	58800015 	stw	r2,0(r11)
   13430:	00bfffc4 	movi	r2,-1
   13434:	003e8e06 	br	12e70 <__alt_data_end+0xf0012e70>
   13438:	d9c01d85 	stb	r7,118(sp)
   1343c:	003dc706 	br	12b5c <__alt_data_end+0xf0012b5c>
   13440:	d9c01d85 	stb	r7,118(sp)
   13444:	003ddf06 	br	12bc4 <__alt_data_end+0xf0012bc4>
   13448:	d9c01d85 	stb	r7,118(sp)
   1344c:	003d3706 	br	1292c <__alt_data_end+0xf001292c>
   13450:	d9c01d85 	stb	r7,118(sp)
   13454:	003c5406 	br	125a8 <__alt_data_end+0xf00125a8>
   13458:	d9c01d85 	stb	r7,118(sp)
   1345c:	003d1d06 	br	128d4 <__alt_data_end+0xf00128d4>

00013460 <__sprint_r.part.0>:
   13460:	28801917 	ldw	r2,100(r5)
   13464:	defff604 	addi	sp,sp,-40
   13468:	dd400515 	stw	r21,20(sp)
   1346c:	dfc00915 	stw	ra,36(sp)
   13470:	df000815 	stw	fp,32(sp)
   13474:	ddc00715 	stw	r23,28(sp)
   13478:	dd800615 	stw	r22,24(sp)
   1347c:	dd000415 	stw	r20,16(sp)
   13480:	dcc00315 	stw	r19,12(sp)
   13484:	dc800215 	stw	r18,8(sp)
   13488:	dc400115 	stw	r17,4(sp)
   1348c:	dc000015 	stw	r16,0(sp)
   13490:	1088000c 	andi	r2,r2,8192
   13494:	302b883a 	mov	r21,r6
   13498:	10002e26 	beq	r2,zero,13554 <__sprint_r.part.0+0xf4>
   1349c:	30800217 	ldw	r2,8(r6)
   134a0:	35800017 	ldw	r22,0(r6)
   134a4:	10002926 	beq	r2,zero,1354c <__sprint_r.part.0+0xec>
   134a8:	2827883a 	mov	r19,r5
   134ac:	2029883a 	mov	r20,r4
   134b0:	b5c00104 	addi	r23,r22,4
   134b4:	04bfffc4 	movi	r18,-1
   134b8:	bc400017 	ldw	r17,0(r23)
   134bc:	b4000017 	ldw	r16,0(r22)
   134c0:	0039883a 	mov	fp,zero
   134c4:	8822d0ba 	srli	r17,r17,2
   134c8:	8800031e 	bne	r17,zero,134d8 <__sprint_r.part.0+0x78>
   134cc:	00001806 	br	13530 <__sprint_r.part.0+0xd0>
   134d0:	84000104 	addi	r16,r16,4
   134d4:	8f001526 	beq	r17,fp,1352c <__sprint_r.part.0+0xcc>
   134d8:	81400017 	ldw	r5,0(r16)
   134dc:	980d883a 	mov	r6,r19
   134e0:	a009883a 	mov	r4,r20
   134e4:	0014e880 	call	14e88 <_fputwc_r>
   134e8:	e7000044 	addi	fp,fp,1
   134ec:	14bff81e 	bne	r2,r18,134d0 <__alt_data_end+0xf00134d0>
   134f0:	9005883a 	mov	r2,r18
   134f4:	a8000215 	stw	zero,8(r21)
   134f8:	a8000115 	stw	zero,4(r21)
   134fc:	dfc00917 	ldw	ra,36(sp)
   13500:	df000817 	ldw	fp,32(sp)
   13504:	ddc00717 	ldw	r23,28(sp)
   13508:	dd800617 	ldw	r22,24(sp)
   1350c:	dd400517 	ldw	r21,20(sp)
   13510:	dd000417 	ldw	r20,16(sp)
   13514:	dcc00317 	ldw	r19,12(sp)
   13518:	dc800217 	ldw	r18,8(sp)
   1351c:	dc400117 	ldw	r17,4(sp)
   13520:	dc000017 	ldw	r16,0(sp)
   13524:	dec00a04 	addi	sp,sp,40
   13528:	f800283a 	ret
   1352c:	a8800217 	ldw	r2,8(r21)
   13530:	8c63883a 	add	r17,r17,r17
   13534:	8c63883a 	add	r17,r17,r17
   13538:	1445c83a 	sub	r2,r2,r17
   1353c:	a8800215 	stw	r2,8(r21)
   13540:	b5800204 	addi	r22,r22,8
   13544:	bdc00204 	addi	r23,r23,8
   13548:	103fdb1e 	bne	r2,zero,134b8 <__alt_data_end+0xf00134b8>
   1354c:	0005883a 	mov	r2,zero
   13550:	003fe806 	br	134f4 <__alt_data_end+0xf00134f4>
   13554:	000f4ec0 	call	f4ec <__sfvwrite_r>
   13558:	003fe606 	br	134f4 <__alt_data_end+0xf00134f4>

0001355c <__sprint_r>:
   1355c:	30c00217 	ldw	r3,8(r6)
   13560:	18000126 	beq	r3,zero,13568 <__sprint_r+0xc>
   13564:	00134601 	jmpi	13460 <__sprint_r.part.0>
   13568:	30000115 	stw	zero,4(r6)
   1356c:	0005883a 	mov	r2,zero
   13570:	f800283a 	ret

00013574 <___vfiprintf_internal_r>:
   13574:	deffc904 	addi	sp,sp,-220
   13578:	df003515 	stw	fp,212(sp)
   1357c:	dd003115 	stw	r20,196(sp)
   13580:	dfc03615 	stw	ra,216(sp)
   13584:	ddc03415 	stw	r23,208(sp)
   13588:	dd803315 	stw	r22,204(sp)
   1358c:	dd403215 	stw	r21,200(sp)
   13590:	dcc03015 	stw	r19,192(sp)
   13594:	dc802f15 	stw	r18,188(sp)
   13598:	dc402e15 	stw	r17,184(sp)
   1359c:	dc002d15 	stw	r16,180(sp)
   135a0:	d9002015 	stw	r4,128(sp)
   135a4:	d9c02215 	stw	r7,136(sp)
   135a8:	2829883a 	mov	r20,r5
   135ac:	3039883a 	mov	fp,r6
   135b0:	20000226 	beq	r4,zero,135bc <___vfiprintf_internal_r+0x48>
   135b4:	20800e17 	ldw	r2,56(r4)
   135b8:	1000cf26 	beq	r2,zero,138f8 <___vfiprintf_internal_r+0x384>
   135bc:	a080030b 	ldhu	r2,12(r20)
   135c0:	10c8000c 	andi	r3,r2,8192
   135c4:	1800061e 	bne	r3,zero,135e0 <___vfiprintf_internal_r+0x6c>
   135c8:	a1001917 	ldw	r4,100(r20)
   135cc:	00f7ffc4 	movi	r3,-8193
   135d0:	10880014 	ori	r2,r2,8192
   135d4:	20c6703a 	and	r3,r4,r3
   135d8:	a080030d 	sth	r2,12(r20)
   135dc:	a0c01915 	stw	r3,100(r20)
   135e0:	10c0020c 	andi	r3,r2,8
   135e4:	1800a926 	beq	r3,zero,1388c <___vfiprintf_internal_r+0x318>
   135e8:	a0c00417 	ldw	r3,16(r20)
   135ec:	1800a726 	beq	r3,zero,1388c <___vfiprintf_internal_r+0x318>
   135f0:	1080068c 	andi	r2,r2,26
   135f4:	00c00284 	movi	r3,10
   135f8:	10c0ac26 	beq	r2,r3,138ac <___vfiprintf_internal_r+0x338>
   135fc:	da801a04 	addi	r10,sp,104
   13600:	da801e15 	stw	r10,120(sp)
   13604:	d8801e17 	ldw	r2,120(sp)
   13608:	da8019c4 	addi	r10,sp,103
   1360c:	05820034 	movhi	r22,2048
   13610:	05c20034 	movhi	r23,2048
   13614:	da801f15 	stw	r10,124(sp)
   13618:	1295c83a 	sub	r10,r2,r10
   1361c:	b5817204 	addi	r22,r22,1480
   13620:	bdc16e04 	addi	r23,r23,1464
   13624:	dec01a15 	stw	sp,104(sp)
   13628:	d8001c15 	stw	zero,112(sp)
   1362c:	d8001b15 	stw	zero,108(sp)
   13630:	d8002615 	stw	zero,152(sp)
   13634:	d8002315 	stw	zero,140(sp)
   13638:	da802715 	stw	r10,156(sp)
   1363c:	d811883a 	mov	r8,sp
   13640:	dd002115 	stw	r20,132(sp)
   13644:	e021883a 	mov	r16,fp
   13648:	80800007 	ldb	r2,0(r16)
   1364c:	1003ea26 	beq	r2,zero,145f8 <___vfiprintf_internal_r+0x1084>
   13650:	00c00944 	movi	r3,37
   13654:	8025883a 	mov	r18,r16
   13658:	10c0021e 	bne	r2,r3,13664 <___vfiprintf_internal_r+0xf0>
   1365c:	00001606 	br	136b8 <___vfiprintf_internal_r+0x144>
   13660:	10c00326 	beq	r2,r3,13670 <___vfiprintf_internal_r+0xfc>
   13664:	94800044 	addi	r18,r18,1
   13668:	90800007 	ldb	r2,0(r18)
   1366c:	103ffc1e 	bne	r2,zero,13660 <__alt_data_end+0xf0013660>
   13670:	9423c83a 	sub	r17,r18,r16
   13674:	88001026 	beq	r17,zero,136b8 <___vfiprintf_internal_r+0x144>
   13678:	d8c01c17 	ldw	r3,112(sp)
   1367c:	d8801b17 	ldw	r2,108(sp)
   13680:	44000015 	stw	r16,0(r8)
   13684:	88c7883a 	add	r3,r17,r3
   13688:	10800044 	addi	r2,r2,1
   1368c:	44400115 	stw	r17,4(r8)
   13690:	d8c01c15 	stw	r3,112(sp)
   13694:	d8801b15 	stw	r2,108(sp)
   13698:	010001c4 	movi	r4,7
   1369c:	2080760e 	bge	r4,r2,13878 <___vfiprintf_internal_r+0x304>
   136a0:	1803821e 	bne	r3,zero,144ac <___vfiprintf_internal_r+0xf38>
   136a4:	da802317 	ldw	r10,140(sp)
   136a8:	d8001b15 	stw	zero,108(sp)
   136ac:	d811883a 	mov	r8,sp
   136b0:	5455883a 	add	r10,r10,r17
   136b4:	da802315 	stw	r10,140(sp)
   136b8:	90800007 	ldb	r2,0(r18)
   136bc:	10044626 	beq	r2,zero,147d8 <___vfiprintf_internal_r+0x1264>
   136c0:	90c00047 	ldb	r3,1(r18)
   136c4:	94000044 	addi	r16,r18,1
   136c8:	d8001d85 	stb	zero,118(sp)
   136cc:	0009883a 	mov	r4,zero
   136d0:	000f883a 	mov	r7,zero
   136d4:	027fffc4 	movi	r9,-1
   136d8:	0023883a 	mov	r17,zero
   136dc:	0029883a 	mov	r20,zero
   136e0:	01401604 	movi	r5,88
   136e4:	01800244 	movi	r6,9
   136e8:	03400a84 	movi	r13,42
   136ec:	03001b04 	movi	r12,108
   136f0:	84000044 	addi	r16,r16,1
   136f4:	18bff804 	addi	r2,r3,-32
   136f8:	28827336 	bltu	r5,r2,140c8 <___vfiprintf_internal_r+0xb54>
   136fc:	100490ba 	slli	r2,r2,2
   13700:	02800074 	movhi	r10,1
   13704:	528dc504 	addi	r10,r10,14100
   13708:	1285883a 	add	r2,r2,r10
   1370c:	10800017 	ldw	r2,0(r2)
   13710:	1000683a 	jmp	r2
   13714:	00013dfc 	xorhi	zero,zero,1271
   13718:	000140c8 	cmpgei	zero,zero,1283
   1371c:	000140c8 	cmpgei	zero,zero,1283
   13720:	00013e1c 	xori	zero,zero,1272
   13724:	000140c8 	cmpgei	zero,zero,1283
   13728:	000140c8 	cmpgei	zero,zero,1283
   1372c:	000140c8 	cmpgei	zero,zero,1283
   13730:	000140c8 	cmpgei	zero,zero,1283
   13734:	000140c8 	cmpgei	zero,zero,1283
   13738:	000140c8 	cmpgei	zero,zero,1283
   1373c:	00014004 	movi	zero,1280
   13740:	00014020 	cmpeqi	zero,zero,1280
   13744:	000140c8 	cmpgei	zero,zero,1283
   13748:	00013908 	cmpgei	zero,zero,1252
   1374c:	00014030 	cmpltui	zero,zero,1280
   13750:	000140c8 	cmpgei	zero,zero,1283
   13754:	00013e28 	cmpgeui	zero,zero,1272
   13758:	00013e34 	movhi	zero,1272
   1375c:	00013e34 	movhi	zero,1272
   13760:	00013e34 	movhi	zero,1272
   13764:	00013e34 	movhi	zero,1272
   13768:	00013e34 	movhi	zero,1272
   1376c:	00013e34 	movhi	zero,1272
   13770:	00013e34 	movhi	zero,1272
   13774:	00013e34 	movhi	zero,1272
   13778:	00013e34 	movhi	zero,1272
   1377c:	000140c8 	cmpgei	zero,zero,1283
   13780:	000140c8 	cmpgei	zero,zero,1283
   13784:	000140c8 	cmpgei	zero,zero,1283
   13788:	000140c8 	cmpgei	zero,zero,1283
   1378c:	000140c8 	cmpgei	zero,zero,1283
   13790:	000140c8 	cmpgei	zero,zero,1283
   13794:	000140c8 	cmpgei	zero,zero,1283
   13798:	000140c8 	cmpgei	zero,zero,1283
   1379c:	000140c8 	cmpgei	zero,zero,1283
   137a0:	000140c8 	cmpgei	zero,zero,1283
   137a4:	00013e60 	cmpeqi	zero,zero,1273
   137a8:	000140c8 	cmpgei	zero,zero,1283
   137ac:	000140c8 	cmpgei	zero,zero,1283
   137b0:	000140c8 	cmpgei	zero,zero,1283
   137b4:	000140c8 	cmpgei	zero,zero,1283
   137b8:	000140c8 	cmpgei	zero,zero,1283
   137bc:	000140c8 	cmpgei	zero,zero,1283
   137c0:	000140c8 	cmpgei	zero,zero,1283
   137c4:	000140c8 	cmpgei	zero,zero,1283
   137c8:	000140c8 	cmpgei	zero,zero,1283
   137cc:	000140c8 	cmpgei	zero,zero,1283
   137d0:	00013e98 	cmpnei	zero,zero,1274
   137d4:	000140c8 	cmpgei	zero,zero,1283
   137d8:	000140c8 	cmpgei	zero,zero,1283
   137dc:	000140c8 	cmpgei	zero,zero,1283
   137e0:	000140c8 	cmpgei	zero,zero,1283
   137e4:	000140c8 	cmpgei	zero,zero,1283
   137e8:	00013ef0 	cmpltui	zero,zero,1275
   137ec:	000140c8 	cmpgei	zero,zero,1283
   137f0:	000140c8 	cmpgei	zero,zero,1283
   137f4:	00013f60 	cmpeqi	zero,zero,1277
   137f8:	000140c8 	cmpgei	zero,zero,1283
   137fc:	000140c8 	cmpgei	zero,zero,1283
   13800:	000140c8 	cmpgei	zero,zero,1283
   13804:	000140c8 	cmpgei	zero,zero,1283
   13808:	000140c8 	cmpgei	zero,zero,1283
   1380c:	000140c8 	cmpgei	zero,zero,1283
   13810:	000140c8 	cmpgei	zero,zero,1283
   13814:	000140c8 	cmpgei	zero,zero,1283
   13818:	000140c8 	cmpgei	zero,zero,1283
   1381c:	000140c8 	cmpgei	zero,zero,1283
   13820:	00013d0c 	andi	zero,zero,1268
   13824:	00013d38 	rdprs	zero,zero,1268
   13828:	000140c8 	cmpgei	zero,zero,1283
   1382c:	000140c8 	cmpgei	zero,zero,1283
   13830:	000140c8 	cmpgei	zero,zero,1283
   13834:	00014070 	cmpltui	zero,zero,1281
   13838:	00013d38 	rdprs	zero,zero,1268
   1383c:	000140c8 	cmpgei	zero,zero,1283
   13840:	000140c8 	cmpgei	zero,zero,1283
   13844:	00013bcc 	andi	zero,zero,1263
   13848:	000140c8 	cmpgei	zero,zero,1283
   1384c:	00013bdc 	xori	zero,zero,1263
   13850:	00013c18 	cmpnei	zero,zero,1264
   13854:	00013914 	movui	zero,1252
   13858:	00013bc0 	call	13bc <prvInsertBlockIntoFreeList+0xec>
   1385c:	000140c8 	cmpgei	zero,zero,1283
   13860:	00013f9c 	xori	zero,zero,1278
   13864:	000140c8 	cmpgei	zero,zero,1283
   13868:	00013ff4 	movhi	zero,1279
   1386c:	000140c8 	cmpgei	zero,zero,1283
   13870:	000140c8 	cmpgei	zero,zero,1283
   13874:	00013cb8 	rdprs	zero,zero,1266
   13878:	42000204 	addi	r8,r8,8
   1387c:	da802317 	ldw	r10,140(sp)
   13880:	5455883a 	add	r10,r10,r17
   13884:	da802315 	stw	r10,140(sp)
   13888:	003f8b06 	br	136b8 <__alt_data_end+0xf00136b8>
   1388c:	d9002017 	ldw	r4,128(sp)
   13890:	a00b883a 	mov	r5,r20
   13894:	000d0940 	call	d094 <__swsetup_r>
   13898:	1003b11e 	bne	r2,zero,14760 <___vfiprintf_internal_r+0x11ec>
   1389c:	a080030b 	ldhu	r2,12(r20)
   138a0:	00c00284 	movi	r3,10
   138a4:	1080068c 	andi	r2,r2,26
   138a8:	10ff541e 	bne	r2,r3,135fc <__alt_data_end+0xf00135fc>
   138ac:	a080038f 	ldh	r2,14(r20)
   138b0:	103f5216 	blt	r2,zero,135fc <__alt_data_end+0xf00135fc>
   138b4:	d9c02217 	ldw	r7,136(sp)
   138b8:	d9002017 	ldw	r4,128(sp)
   138bc:	e00d883a 	mov	r6,fp
   138c0:	a00b883a 	mov	r5,r20
   138c4:	00149ec0 	call	149ec <__sbprintf>
   138c8:	dfc03617 	ldw	ra,216(sp)
   138cc:	df003517 	ldw	fp,212(sp)
   138d0:	ddc03417 	ldw	r23,208(sp)
   138d4:	dd803317 	ldw	r22,204(sp)
   138d8:	dd403217 	ldw	r21,200(sp)
   138dc:	dd003117 	ldw	r20,196(sp)
   138e0:	dcc03017 	ldw	r19,192(sp)
   138e4:	dc802f17 	ldw	r18,188(sp)
   138e8:	dc402e17 	ldw	r17,184(sp)
   138ec:	dc002d17 	ldw	r16,180(sp)
   138f0:	dec03704 	addi	sp,sp,220
   138f4:	f800283a 	ret
   138f8:	000f0680 	call	f068 <__sinit>
   138fc:	003f2f06 	br	135bc <__alt_data_end+0xf00135bc>
   13900:	0463c83a 	sub	r17,zero,r17
   13904:	d8802215 	stw	r2,136(sp)
   13908:	a5000114 	ori	r20,r20,4
   1390c:	80c00007 	ldb	r3,0(r16)
   13910:	003f7706 	br	136f0 <__alt_data_end+0xf00136f0>
   13914:	00800c04 	movi	r2,48
   13918:	da802217 	ldw	r10,136(sp)
   1391c:	d8801d05 	stb	r2,116(sp)
   13920:	00801e04 	movi	r2,120
   13924:	d8801d45 	stb	r2,117(sp)
   13928:	d8001d85 	stb	zero,118(sp)
   1392c:	50c00104 	addi	r3,r10,4
   13930:	54800017 	ldw	r18,0(r10)
   13934:	0027883a 	mov	r19,zero
   13938:	a0800094 	ori	r2,r20,2
   1393c:	48030b16 	blt	r9,zero,1456c <___vfiprintf_internal_r+0xff8>
   13940:	00bfdfc4 	movi	r2,-129
   13944:	a096703a 	and	r11,r20,r2
   13948:	d8c02215 	stw	r3,136(sp)
   1394c:	5d000094 	ori	r20,r11,2
   13950:	90032b1e 	bne	r18,zero,14600 <___vfiprintf_internal_r+0x108c>
   13954:	00820034 	movhi	r2,2048
   13958:	1080fd04 	addi	r2,r2,1012
   1395c:	d8802615 	stw	r2,152(sp)
   13960:	0039883a 	mov	fp,zero
   13964:	48017b1e 	bne	r9,zero,13f54 <___vfiprintf_internal_r+0x9e0>
   13968:	0013883a 	mov	r9,zero
   1396c:	0027883a 	mov	r19,zero
   13970:	dd401a04 	addi	r21,sp,104
   13974:	4825883a 	mov	r18,r9
   13978:	4cc0010e 	bge	r9,r19,13980 <___vfiprintf_internal_r+0x40c>
   1397c:	9825883a 	mov	r18,r19
   13980:	e7003fcc 	andi	fp,fp,255
   13984:	e700201c 	xori	fp,fp,128
   13988:	e73fe004 	addi	fp,fp,-128
   1398c:	e0000126 	beq	fp,zero,13994 <___vfiprintf_internal_r+0x420>
   13990:	94800044 	addi	r18,r18,1
   13994:	a380008c 	andi	r14,r20,2
   13998:	70000126 	beq	r14,zero,139a0 <___vfiprintf_internal_r+0x42c>
   1399c:	94800084 	addi	r18,r18,2
   139a0:	a700210c 	andi	fp,r20,132
   139a4:	e001df1e 	bne	fp,zero,14124 <___vfiprintf_internal_r+0xbb0>
   139a8:	8c87c83a 	sub	r3,r17,r18
   139ac:	00c1dd0e 	bge	zero,r3,14124 <___vfiprintf_internal_r+0xbb0>
   139b0:	01c00404 	movi	r7,16
   139b4:	d8801c17 	ldw	r2,112(sp)
   139b8:	38c3ad0e 	bge	r7,r3,14870 <___vfiprintf_internal_r+0x12fc>
   139bc:	02820034 	movhi	r10,2048
   139c0:	52817204 	addi	r10,r10,1480
   139c4:	dc002915 	stw	r16,164(sp)
   139c8:	d9801b17 	ldw	r6,108(sp)
   139cc:	da802415 	stw	r10,144(sp)
   139d0:	03c001c4 	movi	r15,7
   139d4:	da402515 	stw	r9,148(sp)
   139d8:	db802815 	stw	r14,160(sp)
   139dc:	1821883a 	mov	r16,r3
   139e0:	00000506 	br	139f8 <___vfiprintf_internal_r+0x484>
   139e4:	31400084 	addi	r5,r6,2
   139e8:	42000204 	addi	r8,r8,8
   139ec:	200d883a 	mov	r6,r4
   139f0:	843ffc04 	addi	r16,r16,-16
   139f4:	3c000d0e 	bge	r7,r16,13a2c <___vfiprintf_internal_r+0x4b8>
   139f8:	10800404 	addi	r2,r2,16
   139fc:	31000044 	addi	r4,r6,1
   13a00:	45800015 	stw	r22,0(r8)
   13a04:	41c00115 	stw	r7,4(r8)
   13a08:	d8801c15 	stw	r2,112(sp)
   13a0c:	d9001b15 	stw	r4,108(sp)
   13a10:	793ff40e 	bge	r15,r4,139e4 <__alt_data_end+0xf00139e4>
   13a14:	1001b51e 	bne	r2,zero,140ec <___vfiprintf_internal_r+0xb78>
   13a18:	843ffc04 	addi	r16,r16,-16
   13a1c:	000d883a 	mov	r6,zero
   13a20:	01400044 	movi	r5,1
   13a24:	d811883a 	mov	r8,sp
   13a28:	3c3ff316 	blt	r7,r16,139f8 <__alt_data_end+0xf00139f8>
   13a2c:	8007883a 	mov	r3,r16
   13a30:	da402517 	ldw	r9,148(sp)
   13a34:	db802817 	ldw	r14,160(sp)
   13a38:	dc002917 	ldw	r16,164(sp)
   13a3c:	da802417 	ldw	r10,144(sp)
   13a40:	1885883a 	add	r2,r3,r2
   13a44:	40c00115 	stw	r3,4(r8)
   13a48:	42800015 	stw	r10,0(r8)
   13a4c:	d8801c15 	stw	r2,112(sp)
   13a50:	d9401b15 	stw	r5,108(sp)
   13a54:	00c001c4 	movi	r3,7
   13a58:	19426016 	blt	r3,r5,143dc <___vfiprintf_internal_r+0xe68>
   13a5c:	d8c01d87 	ldb	r3,118(sp)
   13a60:	42000204 	addi	r8,r8,8
   13a64:	29000044 	addi	r4,r5,1
   13a68:	1801b31e 	bne	r3,zero,14138 <___vfiprintf_internal_r+0xbc4>
   13a6c:	7001c026 	beq	r14,zero,14170 <___vfiprintf_internal_r+0xbfc>
   13a70:	d8c01d04 	addi	r3,sp,116
   13a74:	10800084 	addi	r2,r2,2
   13a78:	40c00015 	stw	r3,0(r8)
   13a7c:	00c00084 	movi	r3,2
   13a80:	40c00115 	stw	r3,4(r8)
   13a84:	d8801c15 	stw	r2,112(sp)
   13a88:	d9001b15 	stw	r4,108(sp)
   13a8c:	00c001c4 	movi	r3,7
   13a90:	1902650e 	bge	r3,r4,14428 <___vfiprintf_internal_r+0xeb4>
   13a94:	10029a1e 	bne	r2,zero,14500 <___vfiprintf_internal_r+0xf8c>
   13a98:	00c02004 	movi	r3,128
   13a9c:	01000044 	movi	r4,1
   13aa0:	000b883a 	mov	r5,zero
   13aa4:	d811883a 	mov	r8,sp
   13aa8:	e0c1b31e 	bne	fp,r3,14178 <___vfiprintf_internal_r+0xc04>
   13aac:	8cb9c83a 	sub	fp,r17,r18
   13ab0:	0701b10e 	bge	zero,fp,14178 <___vfiprintf_internal_r+0xc04>
   13ab4:	01c00404 	movi	r7,16
   13ab8:	3f03890e 	bge	r7,fp,148e0 <___vfiprintf_internal_r+0x136c>
   13abc:	00c20034 	movhi	r3,2048
   13ac0:	18c16e04 	addi	r3,r3,1464
   13ac4:	d8c02415 	stw	r3,144(sp)
   13ac8:	8007883a 	mov	r3,r16
   13acc:	034001c4 	movi	r13,7
   13ad0:	e021883a 	mov	r16,fp
   13ad4:	da402515 	stw	r9,148(sp)
   13ad8:	1839883a 	mov	fp,r3
   13adc:	00000506 	br	13af4 <___vfiprintf_internal_r+0x580>
   13ae0:	29800084 	addi	r6,r5,2
   13ae4:	42000204 	addi	r8,r8,8
   13ae8:	180b883a 	mov	r5,r3
   13aec:	843ffc04 	addi	r16,r16,-16
   13af0:	3c000d0e 	bge	r7,r16,13b28 <___vfiprintf_internal_r+0x5b4>
   13af4:	10800404 	addi	r2,r2,16
   13af8:	28c00044 	addi	r3,r5,1
   13afc:	45c00015 	stw	r23,0(r8)
   13b00:	41c00115 	stw	r7,4(r8)
   13b04:	d8801c15 	stw	r2,112(sp)
   13b08:	d8c01b15 	stw	r3,108(sp)
   13b0c:	68fff40e 	bge	r13,r3,13ae0 <__alt_data_end+0xf0013ae0>
   13b10:	1002241e 	bne	r2,zero,143a4 <___vfiprintf_internal_r+0xe30>
   13b14:	843ffc04 	addi	r16,r16,-16
   13b18:	01800044 	movi	r6,1
   13b1c:	000b883a 	mov	r5,zero
   13b20:	d811883a 	mov	r8,sp
   13b24:	3c3ff316 	blt	r7,r16,13af4 <__alt_data_end+0xf0013af4>
   13b28:	da402517 	ldw	r9,148(sp)
   13b2c:	e007883a 	mov	r3,fp
   13b30:	8039883a 	mov	fp,r16
   13b34:	1821883a 	mov	r16,r3
   13b38:	d8c02417 	ldw	r3,144(sp)
   13b3c:	1705883a 	add	r2,r2,fp
   13b40:	47000115 	stw	fp,4(r8)
   13b44:	40c00015 	stw	r3,0(r8)
   13b48:	d8801c15 	stw	r2,112(sp)
   13b4c:	d9801b15 	stw	r6,108(sp)
   13b50:	00c001c4 	movi	r3,7
   13b54:	19827616 	blt	r3,r6,14530 <___vfiprintf_internal_r+0xfbc>
   13b58:	4cf9c83a 	sub	fp,r9,r19
   13b5c:	42000204 	addi	r8,r8,8
   13b60:	31000044 	addi	r4,r6,1
   13b64:	300b883a 	mov	r5,r6
   13b68:	07018516 	blt	zero,fp,14180 <___vfiprintf_internal_r+0xc0c>
   13b6c:	9885883a 	add	r2,r19,r2
   13b70:	45400015 	stw	r21,0(r8)
   13b74:	44c00115 	stw	r19,4(r8)
   13b78:	d8801c15 	stw	r2,112(sp)
   13b7c:	d9001b15 	stw	r4,108(sp)
   13b80:	00c001c4 	movi	r3,7
   13b84:	1901dd0e 	bge	r3,r4,142fc <___vfiprintf_internal_r+0xd88>
   13b88:	1002401e 	bne	r2,zero,1448c <___vfiprintf_internal_r+0xf18>
   13b8c:	d8001b15 	stw	zero,108(sp)
   13b90:	a2c0010c 	andi	r11,r20,4
   13b94:	58000226 	beq	r11,zero,13ba0 <___vfiprintf_internal_r+0x62c>
   13b98:	8ca7c83a 	sub	r19,r17,r18
   13b9c:	04c2f216 	blt	zero,r19,14768 <___vfiprintf_internal_r+0x11f4>
   13ba0:	8c80010e 	bge	r17,r18,13ba8 <___vfiprintf_internal_r+0x634>
   13ba4:	9023883a 	mov	r17,r18
   13ba8:	da802317 	ldw	r10,140(sp)
   13bac:	5455883a 	add	r10,r10,r17
   13bb0:	da802315 	stw	r10,140(sp)
   13bb4:	d8001b15 	stw	zero,108(sp)
   13bb8:	d811883a 	mov	r8,sp
   13bbc:	003ea206 	br	13648 <__alt_data_end+0xf0013648>
   13bc0:	a5000814 	ori	r20,r20,32
   13bc4:	80c00007 	ldb	r3,0(r16)
   13bc8:	003ec906 	br	136f0 <__alt_data_end+0xf00136f0>
   13bcc:	80c00007 	ldb	r3,0(r16)
   13bd0:	1b030926 	beq	r3,r12,147f8 <___vfiprintf_internal_r+0x1284>
   13bd4:	a5000414 	ori	r20,r20,16
   13bd8:	003ec506 	br	136f0 <__alt_data_end+0xf00136f0>
   13bdc:	21003fcc 	andi	r4,r4,255
   13be0:	20035e1e 	bne	r4,zero,1495c <___vfiprintf_internal_r+0x13e8>
   13be4:	a080080c 	andi	r2,r20,32
   13be8:	1002a526 	beq	r2,zero,14680 <___vfiprintf_internal_r+0x110c>
   13bec:	da802217 	ldw	r10,136(sp)
   13bf0:	50800017 	ldw	r2,0(r10)
   13bf4:	da802317 	ldw	r10,140(sp)
   13bf8:	5007d7fa 	srai	r3,r10,31
   13bfc:	da802217 	ldw	r10,136(sp)
   13c00:	10c00115 	stw	r3,4(r2)
   13c04:	52800104 	addi	r10,r10,4
   13c08:	da802215 	stw	r10,136(sp)
   13c0c:	da802317 	ldw	r10,140(sp)
   13c10:	12800015 	stw	r10,0(r2)
   13c14:	003e8c06 	br	13648 <__alt_data_end+0xf0013648>
   13c18:	21003fcc 	andi	r4,r4,255
   13c1c:	2003511e 	bne	r4,zero,14964 <___vfiprintf_internal_r+0x13f0>
   13c20:	a080080c 	andi	r2,r20,32
   13c24:	1000a126 	beq	r2,zero,13eac <___vfiprintf_internal_r+0x938>
   13c28:	da802217 	ldw	r10,136(sp)
   13c2c:	d8001d85 	stb	zero,118(sp)
   13c30:	50800204 	addi	r2,r10,8
   13c34:	54800017 	ldw	r18,0(r10)
   13c38:	54c00117 	ldw	r19,4(r10)
   13c3c:	4802b416 	blt	r9,zero,14710 <___vfiprintf_internal_r+0x119c>
   13c40:	013fdfc4 	movi	r4,-129
   13c44:	94c6b03a 	or	r3,r18,r19
   13c48:	d8802215 	stw	r2,136(sp)
   13c4c:	a128703a 	and	r20,r20,r4
   13c50:	1800a226 	beq	r3,zero,13edc <___vfiprintf_internal_r+0x968>
   13c54:	0039883a 	mov	fp,zero
   13c58:	dd401a04 	addi	r21,sp,104
   13c5c:	9006d0fa 	srli	r3,r18,3
   13c60:	9808977a 	slli	r4,r19,29
   13c64:	9826d0fa 	srli	r19,r19,3
   13c68:	948001cc 	andi	r18,r18,7
   13c6c:	90800c04 	addi	r2,r18,48
   13c70:	ad7fffc4 	addi	r21,r21,-1
   13c74:	20e4b03a 	or	r18,r4,r3
   13c78:	a8800005 	stb	r2,0(r21)
   13c7c:	94c6b03a 	or	r3,r18,r19
   13c80:	183ff61e 	bne	r3,zero,13c5c <__alt_data_end+0xf0013c5c>
   13c84:	a0c0004c 	andi	r3,r20,1
   13c88:	18005926 	beq	r3,zero,13df0 <___vfiprintf_internal_r+0x87c>
   13c8c:	10803fcc 	andi	r2,r2,255
   13c90:	1080201c 	xori	r2,r2,128
   13c94:	10bfe004 	addi	r2,r2,-128
   13c98:	00c00c04 	movi	r3,48
   13c9c:	10c05426 	beq	r2,r3,13df0 <___vfiprintf_internal_r+0x87c>
   13ca0:	da801e17 	ldw	r10,120(sp)
   13ca4:	a8bfffc4 	addi	r2,r21,-1
   13ca8:	a8ffffc5 	stb	r3,-1(r21)
   13cac:	50a7c83a 	sub	r19,r10,r2
   13cb0:	102b883a 	mov	r21,r2
   13cb4:	003f2f06 	br	13974 <__alt_data_end+0xf0013974>
   13cb8:	21003fcc 	andi	r4,r4,255
   13cbc:	2003421e 	bne	r4,zero,149c8 <___vfiprintf_internal_r+0x1454>
   13cc0:	00820034 	movhi	r2,2048
   13cc4:	1080fd04 	addi	r2,r2,1012
   13cc8:	d8802615 	stw	r2,152(sp)
   13ccc:	a080080c 	andi	r2,r20,32
   13cd0:	1000aa26 	beq	r2,zero,13f7c <___vfiprintf_internal_r+0xa08>
   13cd4:	da802217 	ldw	r10,136(sp)
   13cd8:	54800017 	ldw	r18,0(r10)
   13cdc:	54c00117 	ldw	r19,4(r10)
   13ce0:	52800204 	addi	r10,r10,8
   13ce4:	da802215 	stw	r10,136(sp)
   13ce8:	a080004c 	andi	r2,r20,1
   13cec:	1001d226 	beq	r2,zero,14438 <___vfiprintf_internal_r+0xec4>
   13cf0:	94c4b03a 	or	r2,r18,r19
   13cf4:	1002351e 	bne	r2,zero,145cc <___vfiprintf_internal_r+0x1058>
   13cf8:	d8001d85 	stb	zero,118(sp)
   13cfc:	48022216 	blt	r9,zero,14588 <___vfiprintf_internal_r+0x1014>
   13d00:	00bfdfc4 	movi	r2,-129
   13d04:	a0a8703a 	and	r20,r20,r2
   13d08:	003f1506 	br	13960 <__alt_data_end+0xf0013960>
   13d0c:	da802217 	ldw	r10,136(sp)
   13d10:	04800044 	movi	r18,1
   13d14:	d8001d85 	stb	zero,118(sp)
   13d18:	50800017 	ldw	r2,0(r10)
   13d1c:	52800104 	addi	r10,r10,4
   13d20:	da802215 	stw	r10,136(sp)
   13d24:	d8801005 	stb	r2,64(sp)
   13d28:	9027883a 	mov	r19,r18
   13d2c:	dd401004 	addi	r21,sp,64
   13d30:	0013883a 	mov	r9,zero
   13d34:	003f1706 	br	13994 <__alt_data_end+0xf0013994>
   13d38:	21003fcc 	andi	r4,r4,255
   13d3c:	2003201e 	bne	r4,zero,149c0 <___vfiprintf_internal_r+0x144c>
   13d40:	a080080c 	andi	r2,r20,32
   13d44:	10004b26 	beq	r2,zero,13e74 <___vfiprintf_internal_r+0x900>
   13d48:	da802217 	ldw	r10,136(sp)
   13d4c:	50800117 	ldw	r2,4(r10)
   13d50:	54800017 	ldw	r18,0(r10)
   13d54:	52800204 	addi	r10,r10,8
   13d58:	da802215 	stw	r10,136(sp)
   13d5c:	1027883a 	mov	r19,r2
   13d60:	10022c16 	blt	r2,zero,14614 <___vfiprintf_internal_r+0x10a0>
   13d64:	df001d83 	ldbu	fp,118(sp)
   13d68:	48007216 	blt	r9,zero,13f34 <___vfiprintf_internal_r+0x9c0>
   13d6c:	00ffdfc4 	movi	r3,-129
   13d70:	94c4b03a 	or	r2,r18,r19
   13d74:	a0e8703a 	and	r20,r20,r3
   13d78:	1000cc26 	beq	r2,zero,140ac <___vfiprintf_internal_r+0xb38>
   13d7c:	98021026 	beq	r19,zero,145c0 <___vfiprintf_internal_r+0x104c>
   13d80:	dc402415 	stw	r17,144(sp)
   13d84:	dc002515 	stw	r16,148(sp)
   13d88:	9823883a 	mov	r17,r19
   13d8c:	9021883a 	mov	r16,r18
   13d90:	dd401a04 	addi	r21,sp,104
   13d94:	4825883a 	mov	r18,r9
   13d98:	4027883a 	mov	r19,r8
   13d9c:	8009883a 	mov	r4,r16
   13da0:	880b883a 	mov	r5,r17
   13da4:	01800284 	movi	r6,10
   13da8:	000f883a 	mov	r7,zero
   13dac:	00159540 	call	15954 <__umoddi3>
   13db0:	10800c04 	addi	r2,r2,48
   13db4:	ad7fffc4 	addi	r21,r21,-1
   13db8:	8009883a 	mov	r4,r16
   13dbc:	880b883a 	mov	r5,r17
   13dc0:	a8800005 	stb	r2,0(r21)
   13dc4:	01800284 	movi	r6,10
   13dc8:	000f883a 	mov	r7,zero
   13dcc:	00153dc0 	call	153dc <__udivdi3>
   13dd0:	1021883a 	mov	r16,r2
   13dd4:	10c4b03a 	or	r2,r2,r3
   13dd8:	1823883a 	mov	r17,r3
   13ddc:	103fef1e 	bne	r2,zero,13d9c <__alt_data_end+0xf0013d9c>
   13de0:	dc402417 	ldw	r17,144(sp)
   13de4:	dc002517 	ldw	r16,148(sp)
   13de8:	9013883a 	mov	r9,r18
   13dec:	9811883a 	mov	r8,r19
   13df0:	da801e17 	ldw	r10,120(sp)
   13df4:	5567c83a 	sub	r19,r10,r21
   13df8:	003ede06 	br	13974 <__alt_data_end+0xf0013974>
   13dfc:	38803fcc 	andi	r2,r7,255
   13e00:	1080201c 	xori	r2,r2,128
   13e04:	10bfe004 	addi	r2,r2,-128
   13e08:	1002371e 	bne	r2,zero,146e8 <___vfiprintf_internal_r+0x1174>
   13e0c:	01000044 	movi	r4,1
   13e10:	01c00804 	movi	r7,32
   13e14:	80c00007 	ldb	r3,0(r16)
   13e18:	003e3506 	br	136f0 <__alt_data_end+0xf00136f0>
   13e1c:	a5000054 	ori	r20,r20,1
   13e20:	80c00007 	ldb	r3,0(r16)
   13e24:	003e3206 	br	136f0 <__alt_data_end+0xf00136f0>
   13e28:	a5002014 	ori	r20,r20,128
   13e2c:	80c00007 	ldb	r3,0(r16)
   13e30:	003e2f06 	br	136f0 <__alt_data_end+0xf00136f0>
   13e34:	8015883a 	mov	r10,r16
   13e38:	0023883a 	mov	r17,zero
   13e3c:	18bff404 	addi	r2,r3,-48
   13e40:	50c00007 	ldb	r3,0(r10)
   13e44:	8c4002a4 	muli	r17,r17,10
   13e48:	84000044 	addi	r16,r16,1
   13e4c:	8015883a 	mov	r10,r16
   13e50:	1463883a 	add	r17,r2,r17
   13e54:	18bff404 	addi	r2,r3,-48
   13e58:	30bff92e 	bgeu	r6,r2,13e40 <__alt_data_end+0xf0013e40>
   13e5c:	003e2506 	br	136f4 <__alt_data_end+0xf00136f4>
   13e60:	21003fcc 	andi	r4,r4,255
   13e64:	2002d41e 	bne	r4,zero,149b8 <___vfiprintf_internal_r+0x1444>
   13e68:	a5000414 	ori	r20,r20,16
   13e6c:	a080080c 	andi	r2,r20,32
   13e70:	103fb51e 	bne	r2,zero,13d48 <__alt_data_end+0xf0013d48>
   13e74:	a080040c 	andi	r2,r20,16
   13e78:	1001f826 	beq	r2,zero,1465c <___vfiprintf_internal_r+0x10e8>
   13e7c:	da802217 	ldw	r10,136(sp)
   13e80:	54800017 	ldw	r18,0(r10)
   13e84:	52800104 	addi	r10,r10,4
   13e88:	da802215 	stw	r10,136(sp)
   13e8c:	9027d7fa 	srai	r19,r18,31
   13e90:	9805883a 	mov	r2,r19
   13e94:	003fb206 	br	13d60 <__alt_data_end+0xf0013d60>
   13e98:	21003fcc 	andi	r4,r4,255
   13e9c:	2002c41e 	bne	r4,zero,149b0 <___vfiprintf_internal_r+0x143c>
   13ea0:	a5000414 	ori	r20,r20,16
   13ea4:	a080080c 	andi	r2,r20,32
   13ea8:	103f5f1e 	bne	r2,zero,13c28 <__alt_data_end+0xf0013c28>
   13eac:	a080040c 	andi	r2,r20,16
   13eb0:	10020f26 	beq	r2,zero,146f0 <___vfiprintf_internal_r+0x117c>
   13eb4:	da802217 	ldw	r10,136(sp)
   13eb8:	d8001d85 	stb	zero,118(sp)
   13ebc:	0027883a 	mov	r19,zero
   13ec0:	50800104 	addi	r2,r10,4
   13ec4:	54800017 	ldw	r18,0(r10)
   13ec8:	48021116 	blt	r9,zero,14710 <___vfiprintf_internal_r+0x119c>
   13ecc:	00ffdfc4 	movi	r3,-129
   13ed0:	d8802215 	stw	r2,136(sp)
   13ed4:	a0e8703a 	and	r20,r20,r3
   13ed8:	903f5e1e 	bne	r18,zero,13c54 <__alt_data_end+0xf0013c54>
   13edc:	0039883a 	mov	fp,zero
   13ee0:	4802a626 	beq	r9,zero,1497c <___vfiprintf_internal_r+0x1408>
   13ee4:	0025883a 	mov	r18,zero
   13ee8:	0027883a 	mov	r19,zero
   13eec:	003f5a06 	br	13c58 <__alt_data_end+0xf0013c58>
   13ef0:	21003fcc 	andi	r4,r4,255
   13ef4:	20029f1e 	bne	r4,zero,14974 <___vfiprintf_internal_r+0x1400>
   13ef8:	a5000414 	ori	r20,r20,16
   13efc:	a080080c 	andi	r2,r20,32
   13f00:	10005e1e 	bne	r2,zero,1407c <___vfiprintf_internal_r+0xb08>
   13f04:	a080040c 	andi	r2,r20,16
   13f08:	1001a21e 	bne	r2,zero,14594 <___vfiprintf_internal_r+0x1020>
   13f0c:	a080100c 	andi	r2,r20,64
   13f10:	d8001d85 	stb	zero,118(sp)
   13f14:	da802217 	ldw	r10,136(sp)
   13f18:	1002231e 	bne	r2,zero,147a8 <___vfiprintf_internal_r+0x1234>
   13f1c:	50800104 	addi	r2,r10,4
   13f20:	54800017 	ldw	r18,0(r10)
   13f24:	0027883a 	mov	r19,zero
   13f28:	4801a00e 	bge	r9,zero,145ac <___vfiprintf_internal_r+0x1038>
   13f2c:	d8802215 	stw	r2,136(sp)
   13f30:	0039883a 	mov	fp,zero
   13f34:	94c4b03a 	or	r2,r18,r19
   13f38:	103f901e 	bne	r2,zero,13d7c <__alt_data_end+0xf0013d7c>
   13f3c:	00800044 	movi	r2,1
   13f40:	10803fcc 	andi	r2,r2,255
   13f44:	00c00044 	movi	r3,1
   13f48:	10c05926 	beq	r2,r3,140b0 <___vfiprintf_internal_r+0xb3c>
   13f4c:	00c00084 	movi	r3,2
   13f50:	10ffe41e 	bne	r2,r3,13ee4 <__alt_data_end+0xf0013ee4>
   13f54:	0025883a 	mov	r18,zero
   13f58:	0027883a 	mov	r19,zero
   13f5c:	00013d06 	br	14454 <___vfiprintf_internal_r+0xee0>
   13f60:	21003fcc 	andi	r4,r4,255
   13f64:	2002811e 	bne	r4,zero,1496c <___vfiprintf_internal_r+0x13f8>
   13f68:	00820034 	movhi	r2,2048
   13f6c:	1080f804 	addi	r2,r2,992
   13f70:	d8802615 	stw	r2,152(sp)
   13f74:	a080080c 	andi	r2,r20,32
   13f78:	103f561e 	bne	r2,zero,13cd4 <__alt_data_end+0xf0013cd4>
   13f7c:	a080040c 	andi	r2,r20,16
   13f80:	1001d126 	beq	r2,zero,146c8 <___vfiprintf_internal_r+0x1154>
   13f84:	da802217 	ldw	r10,136(sp)
   13f88:	0027883a 	mov	r19,zero
   13f8c:	54800017 	ldw	r18,0(r10)
   13f90:	52800104 	addi	r10,r10,4
   13f94:	da802215 	stw	r10,136(sp)
   13f98:	003f5306 	br	13ce8 <__alt_data_end+0xf0013ce8>
   13f9c:	da802217 	ldw	r10,136(sp)
   13fa0:	d8001d85 	stb	zero,118(sp)
   13fa4:	55400017 	ldw	r21,0(r10)
   13fa8:	50c00104 	addi	r3,r10,4
   13fac:	a8024226 	beq	r21,zero,148b8 <___vfiprintf_internal_r+0x1344>
   13fb0:	48021816 	blt	r9,zero,14814 <___vfiprintf_internal_r+0x12a0>
   13fb4:	480d883a 	mov	r6,r9
   13fb8:	000b883a 	mov	r5,zero
   13fbc:	a809883a 	mov	r4,r21
   13fc0:	d8c02a15 	stw	r3,168(sp)
   13fc4:	da002b15 	stw	r8,172(sp)
   13fc8:	da402c15 	stw	r9,176(sp)
   13fcc:	00105d40 	call	105d4 <memchr>
   13fd0:	d8c02a17 	ldw	r3,168(sp)
   13fd4:	da002b17 	ldw	r8,172(sp)
   13fd8:	da402c17 	ldw	r9,176(sp)
   13fdc:	10024826 	beq	r2,zero,14900 <___vfiprintf_internal_r+0x138c>
   13fe0:	1567c83a 	sub	r19,r2,r21
   13fe4:	df001d83 	ldbu	fp,118(sp)
   13fe8:	d8c02215 	stw	r3,136(sp)
   13fec:	0013883a 	mov	r9,zero
   13ff0:	003e6006 	br	13974 <__alt_data_end+0xf0013974>
   13ff4:	21003fcc 	andi	r4,r4,255
   13ff8:	203fc026 	beq	r4,zero,13efc <__alt_data_end+0xf0013efc>
   13ffc:	d9c01d85 	stb	r7,118(sp)
   14000:	003fbe06 	br	13efc <__alt_data_end+0xf0013efc>
   14004:	da802217 	ldw	r10,136(sp)
   14008:	54400017 	ldw	r17,0(r10)
   1400c:	50800104 	addi	r2,r10,4
   14010:	883e3b16 	blt	r17,zero,13900 <__alt_data_end+0xf0013900>
   14014:	d8802215 	stw	r2,136(sp)
   14018:	80c00007 	ldb	r3,0(r16)
   1401c:	003db406 	br	136f0 <__alt_data_end+0xf00136f0>
   14020:	01000044 	movi	r4,1
   14024:	01c00ac4 	movi	r7,43
   14028:	80c00007 	ldb	r3,0(r16)
   1402c:	003db006 	br	136f0 <__alt_data_end+0xf00136f0>
   14030:	80c00007 	ldb	r3,0(r16)
   14034:	82800044 	addi	r10,r16,1
   14038:	1b423c26 	beq	r3,r13,1492c <___vfiprintf_internal_r+0x13b8>
   1403c:	18bff404 	addi	r2,r3,-48
   14040:	0013883a 	mov	r9,zero
   14044:	30822b36 	bltu	r6,r2,148f4 <___vfiprintf_internal_r+0x1380>
   14048:	50c00007 	ldb	r3,0(r10)
   1404c:	4a4002a4 	muli	r9,r9,10
   14050:	54000044 	addi	r16,r10,1
   14054:	8015883a 	mov	r10,r16
   14058:	4893883a 	add	r9,r9,r2
   1405c:	18bff404 	addi	r2,r3,-48
   14060:	30bff92e 	bgeu	r6,r2,14048 <__alt_data_end+0xf0014048>
   14064:	483da30e 	bge	r9,zero,136f4 <__alt_data_end+0xf00136f4>
   14068:	027fffc4 	movi	r9,-1
   1406c:	003da106 	br	136f4 <__alt_data_end+0xf00136f4>
   14070:	a5001014 	ori	r20,r20,64
   14074:	80c00007 	ldb	r3,0(r16)
   14078:	003d9d06 	br	136f0 <__alt_data_end+0xf00136f0>
   1407c:	da802217 	ldw	r10,136(sp)
   14080:	d8001d85 	stb	zero,118(sp)
   14084:	50c00204 	addi	r3,r10,8
   14088:	54800017 	ldw	r18,0(r10)
   1408c:	54c00117 	ldw	r19,4(r10)
   14090:	4801ca16 	blt	r9,zero,147bc <___vfiprintf_internal_r+0x1248>
   14094:	013fdfc4 	movi	r4,-129
   14098:	94c4b03a 	or	r2,r18,r19
   1409c:	d8c02215 	stw	r3,136(sp)
   140a0:	a128703a 	and	r20,r20,r4
   140a4:	0039883a 	mov	fp,zero
   140a8:	103f341e 	bne	r2,zero,13d7c <__alt_data_end+0xf0013d7c>
   140ac:	483e2e26 	beq	r9,zero,13968 <__alt_data_end+0xf0013968>
   140b0:	0025883a 	mov	r18,zero
   140b4:	94800c04 	addi	r18,r18,48
   140b8:	dc8019c5 	stb	r18,103(sp)
   140bc:	dcc02717 	ldw	r19,156(sp)
   140c0:	dd4019c4 	addi	r21,sp,103
   140c4:	003e2b06 	br	13974 <__alt_data_end+0xf0013974>
   140c8:	21003fcc 	andi	r4,r4,255
   140cc:	2002361e 	bne	r4,zero,149a8 <___vfiprintf_internal_r+0x1434>
   140d0:	1801c126 	beq	r3,zero,147d8 <___vfiprintf_internal_r+0x1264>
   140d4:	04800044 	movi	r18,1
   140d8:	d8c01005 	stb	r3,64(sp)
   140dc:	d8001d85 	stb	zero,118(sp)
   140e0:	9027883a 	mov	r19,r18
   140e4:	dd401004 	addi	r21,sp,64
   140e8:	003f1106 	br	13d30 <__alt_data_end+0xf0013d30>
   140ec:	d9402117 	ldw	r5,132(sp)
   140f0:	d9002017 	ldw	r4,128(sp)
   140f4:	d9801a04 	addi	r6,sp,104
   140f8:	d9c02b15 	stw	r7,172(sp)
   140fc:	dbc02a15 	stw	r15,168(sp)
   14100:	00134600 	call	13460 <__sprint_r.part.0>
   14104:	d9c02b17 	ldw	r7,172(sp)
   14108:	dbc02a17 	ldw	r15,168(sp)
   1410c:	10006d1e 	bne	r2,zero,142c4 <___vfiprintf_internal_r+0xd50>
   14110:	d9801b17 	ldw	r6,108(sp)
   14114:	d8801c17 	ldw	r2,112(sp)
   14118:	d811883a 	mov	r8,sp
   1411c:	31400044 	addi	r5,r6,1
   14120:	003e3306 	br	139f0 <__alt_data_end+0xf00139f0>
   14124:	d9401b17 	ldw	r5,108(sp)
   14128:	d8801c17 	ldw	r2,112(sp)
   1412c:	29000044 	addi	r4,r5,1
   14130:	d8c01d87 	ldb	r3,118(sp)
   14134:	183e4d26 	beq	r3,zero,13a6c <__alt_data_end+0xf0013a6c>
   14138:	00c00044 	movi	r3,1
   1413c:	d9401d84 	addi	r5,sp,118
   14140:	10c5883a 	add	r2,r2,r3
   14144:	41400015 	stw	r5,0(r8)
   14148:	40c00115 	stw	r3,4(r8)
   1414c:	d8801c15 	stw	r2,112(sp)
   14150:	d9001b15 	stw	r4,108(sp)
   14154:	014001c4 	movi	r5,7
   14158:	2900a90e 	bge	r5,r4,14400 <___vfiprintf_internal_r+0xe8c>
   1415c:	1000da1e 	bne	r2,zero,144c8 <___vfiprintf_internal_r+0xf54>
   14160:	7000ab1e 	bne	r14,zero,14410 <___vfiprintf_internal_r+0xe9c>
   14164:	000b883a 	mov	r5,zero
   14168:	1809883a 	mov	r4,r3
   1416c:	d811883a 	mov	r8,sp
   14170:	00c02004 	movi	r3,128
   14174:	e0fe4d26 	beq	fp,r3,13aac <__alt_data_end+0xf0013aac>
   14178:	4cf9c83a 	sub	fp,r9,r19
   1417c:	073e7b0e 	bge	zero,fp,13b6c <__alt_data_end+0xf0013b6c>
   14180:	01c00404 	movi	r7,16
   14184:	3f01900e 	bge	r7,fp,147c8 <___vfiprintf_internal_r+0x1254>
   14188:	00c20034 	movhi	r3,2048
   1418c:	18c16e04 	addi	r3,r3,1464
   14190:	d8c02415 	stw	r3,144(sp)
   14194:	034001c4 	movi	r13,7
   14198:	00000506 	br	141b0 <___vfiprintf_internal_r+0xc3c>
   1419c:	29000084 	addi	r4,r5,2
   141a0:	42000204 	addi	r8,r8,8
   141a4:	180b883a 	mov	r5,r3
   141a8:	e73ffc04 	addi	fp,fp,-16
   141ac:	3f000d0e 	bge	r7,fp,141e4 <___vfiprintf_internal_r+0xc70>
   141b0:	10800404 	addi	r2,r2,16
   141b4:	28c00044 	addi	r3,r5,1
   141b8:	45c00015 	stw	r23,0(r8)
   141bc:	41c00115 	stw	r7,4(r8)
   141c0:	d8801c15 	stw	r2,112(sp)
   141c4:	d8c01b15 	stw	r3,108(sp)
   141c8:	68fff40e 	bge	r13,r3,1419c <__alt_data_end+0xf001419c>
   141cc:	1000101e 	bne	r2,zero,14210 <___vfiprintf_internal_r+0xc9c>
   141d0:	e73ffc04 	addi	fp,fp,-16
   141d4:	01000044 	movi	r4,1
   141d8:	000b883a 	mov	r5,zero
   141dc:	d811883a 	mov	r8,sp
   141e0:	3f3ff316 	blt	r7,fp,141b0 <__alt_data_end+0xf00141b0>
   141e4:	da802417 	ldw	r10,144(sp)
   141e8:	1705883a 	add	r2,r2,fp
   141ec:	47000115 	stw	fp,4(r8)
   141f0:	42800015 	stw	r10,0(r8)
   141f4:	d8801c15 	stw	r2,112(sp)
   141f8:	d9001b15 	stw	r4,108(sp)
   141fc:	00c001c4 	movi	r3,7
   14200:	19003616 	blt	r3,r4,142dc <___vfiprintf_internal_r+0xd68>
   14204:	42000204 	addi	r8,r8,8
   14208:	21000044 	addi	r4,r4,1
   1420c:	003e5706 	br	13b6c <__alt_data_end+0xf0013b6c>
   14210:	d9402117 	ldw	r5,132(sp)
   14214:	d9002017 	ldw	r4,128(sp)
   14218:	d9801a04 	addi	r6,sp,104
   1421c:	d9c02b15 	stw	r7,172(sp)
   14220:	db402a15 	stw	r13,168(sp)
   14224:	00134600 	call	13460 <__sprint_r.part.0>
   14228:	d9c02b17 	ldw	r7,172(sp)
   1422c:	db402a17 	ldw	r13,168(sp)
   14230:	1000241e 	bne	r2,zero,142c4 <___vfiprintf_internal_r+0xd50>
   14234:	d9401b17 	ldw	r5,108(sp)
   14238:	d8801c17 	ldw	r2,112(sp)
   1423c:	d811883a 	mov	r8,sp
   14240:	29000044 	addi	r4,r5,1
   14244:	003fd806 	br	141a8 <__alt_data_end+0xf00141a8>
   14248:	d9401b17 	ldw	r5,108(sp)
   1424c:	00c20034 	movhi	r3,2048
   14250:	18c17204 	addi	r3,r3,1480
   14254:	d8c02415 	stw	r3,144(sp)
   14258:	29400044 	addi	r5,r5,1
   1425c:	d8c02417 	ldw	r3,144(sp)
   14260:	14c5883a 	add	r2,r2,r19
   14264:	44c00115 	stw	r19,4(r8)
   14268:	40c00015 	stw	r3,0(r8)
   1426c:	d8801c15 	stw	r2,112(sp)
   14270:	d9401b15 	stw	r5,108(sp)
   14274:	00c001c4 	movi	r3,7
   14278:	1940070e 	bge	r3,r5,14298 <___vfiprintf_internal_r+0xd24>
   1427c:	103e4826 	beq	r2,zero,13ba0 <__alt_data_end+0xf0013ba0>
   14280:	d9402117 	ldw	r5,132(sp)
   14284:	d9002017 	ldw	r4,128(sp)
   14288:	d9801a04 	addi	r6,sp,104
   1428c:	00134600 	call	13460 <__sprint_r.part.0>
   14290:	10000c1e 	bne	r2,zero,142c4 <___vfiprintf_internal_r+0xd50>
   14294:	d8801c17 	ldw	r2,112(sp)
   14298:	8c80010e 	bge	r17,r18,142a0 <___vfiprintf_internal_r+0xd2c>
   1429c:	9023883a 	mov	r17,r18
   142a0:	da802317 	ldw	r10,140(sp)
   142a4:	5455883a 	add	r10,r10,r17
   142a8:	da802315 	stw	r10,140(sp)
   142ac:	103e4126 	beq	r2,zero,13bb4 <__alt_data_end+0xf0013bb4>
   142b0:	d9402117 	ldw	r5,132(sp)
   142b4:	d9002017 	ldw	r4,128(sp)
   142b8:	d9801a04 	addi	r6,sp,104
   142bc:	00134600 	call	13460 <__sprint_r.part.0>
   142c0:	103e3c26 	beq	r2,zero,13bb4 <__alt_data_end+0xf0013bb4>
   142c4:	dd002117 	ldw	r20,132(sp)
   142c8:	a080030b 	ldhu	r2,12(r20)
   142cc:	1080100c 	andi	r2,r2,64
   142d0:	1001231e 	bne	r2,zero,14760 <___vfiprintf_internal_r+0x11ec>
   142d4:	d8802317 	ldw	r2,140(sp)
   142d8:	003d7b06 	br	138c8 <__alt_data_end+0xf00138c8>
   142dc:	1000991e 	bne	r2,zero,14544 <___vfiprintf_internal_r+0xfd0>
   142e0:	00c00044 	movi	r3,1
   142e4:	9805883a 	mov	r2,r19
   142e8:	dd400015 	stw	r21,0(sp)
   142ec:	dcc00115 	stw	r19,4(sp)
   142f0:	dcc01c15 	stw	r19,112(sp)
   142f4:	d8c01b15 	stw	r3,108(sp)
   142f8:	d811883a 	mov	r8,sp
   142fc:	42000204 	addi	r8,r8,8
   14300:	a2c0010c 	andi	r11,r20,4
   14304:	583fe426 	beq	r11,zero,14298 <__alt_data_end+0xf0014298>
   14308:	8ca7c83a 	sub	r19,r17,r18
   1430c:	04ffe20e 	bge	zero,r19,14298 <__alt_data_end+0xf0014298>
   14310:	01c00404 	movi	r7,16
   14314:	3cffcc0e 	bge	r7,r19,14248 <__alt_data_end+0xf0014248>
   14318:	02820034 	movhi	r10,2048
   1431c:	52817204 	addi	r10,r10,1480
   14320:	d9001b17 	ldw	r4,108(sp)
   14324:	da802415 	stw	r10,144(sp)
   14328:	382b883a 	mov	r21,r7
   1432c:	050001c4 	movi	r20,7
   14330:	df002017 	ldw	fp,128(sp)
   14334:	00000506 	br	1434c <___vfiprintf_internal_r+0xdd8>
   14338:	21400084 	addi	r5,r4,2
   1433c:	42000204 	addi	r8,r8,8
   14340:	1809883a 	mov	r4,r3
   14344:	9cfffc04 	addi	r19,r19,-16
   14348:	acffc40e 	bge	r21,r19,1425c <__alt_data_end+0xf001425c>
   1434c:	10800404 	addi	r2,r2,16
   14350:	20c00044 	addi	r3,r4,1
   14354:	45800015 	stw	r22,0(r8)
   14358:	45400115 	stw	r21,4(r8)
   1435c:	d8801c15 	stw	r2,112(sp)
   14360:	d8c01b15 	stw	r3,108(sp)
   14364:	a0fff40e 	bge	r20,r3,14338 <__alt_data_end+0xf0014338>
   14368:	1000041e 	bne	r2,zero,1437c <___vfiprintf_internal_r+0xe08>
   1436c:	01400044 	movi	r5,1
   14370:	0009883a 	mov	r4,zero
   14374:	d811883a 	mov	r8,sp
   14378:	003ff206 	br	14344 <__alt_data_end+0xf0014344>
   1437c:	d9402117 	ldw	r5,132(sp)
   14380:	d9801a04 	addi	r6,sp,104
   14384:	e009883a 	mov	r4,fp
   14388:	00134600 	call	13460 <__sprint_r.part.0>
   1438c:	103fcd1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   14390:	d9001b17 	ldw	r4,108(sp)
   14394:	d8801c17 	ldw	r2,112(sp)
   14398:	d811883a 	mov	r8,sp
   1439c:	21400044 	addi	r5,r4,1
   143a0:	003fe806 	br	14344 <__alt_data_end+0xf0014344>
   143a4:	d9402117 	ldw	r5,132(sp)
   143a8:	d9002017 	ldw	r4,128(sp)
   143ac:	d9801a04 	addi	r6,sp,104
   143b0:	d9c02b15 	stw	r7,172(sp)
   143b4:	db402a15 	stw	r13,168(sp)
   143b8:	00134600 	call	13460 <__sprint_r.part.0>
   143bc:	d9c02b17 	ldw	r7,172(sp)
   143c0:	db402a17 	ldw	r13,168(sp)
   143c4:	103fbf1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   143c8:	d9401b17 	ldw	r5,108(sp)
   143cc:	d8801c17 	ldw	r2,112(sp)
   143d0:	d811883a 	mov	r8,sp
   143d4:	29800044 	addi	r6,r5,1
   143d8:	003dc406 	br	13aec <__alt_data_end+0xf0013aec>
   143dc:	1000d21e 	bne	r2,zero,14728 <___vfiprintf_internal_r+0x11b4>
   143e0:	d8c01d87 	ldb	r3,118(sp)
   143e4:	18009526 	beq	r3,zero,1463c <___vfiprintf_internal_r+0x10c8>
   143e8:	00800044 	movi	r2,1
   143ec:	d8c01d84 	addi	r3,sp,118
   143f0:	1009883a 	mov	r4,r2
   143f4:	d8c00015 	stw	r3,0(sp)
   143f8:	d8800115 	stw	r2,4(sp)
   143fc:	d811883a 	mov	r8,sp
   14400:	200b883a 	mov	r5,r4
   14404:	42000204 	addi	r8,r8,8
   14408:	21000044 	addi	r4,r4,1
   1440c:	003d9706 	br	13a6c <__alt_data_end+0xf0013a6c>
   14410:	d9001d04 	addi	r4,sp,116
   14414:	00800084 	movi	r2,2
   14418:	d9000015 	stw	r4,0(sp)
   1441c:	d8800115 	stw	r2,4(sp)
   14420:	1809883a 	mov	r4,r3
   14424:	d811883a 	mov	r8,sp
   14428:	200b883a 	mov	r5,r4
   1442c:	42000204 	addi	r8,r8,8
   14430:	21000044 	addi	r4,r4,1
   14434:	003f4e06 	br	14170 <__alt_data_end+0xf0014170>
   14438:	d8001d85 	stb	zero,118(sp)
   1443c:	48005016 	blt	r9,zero,14580 <___vfiprintf_internal_r+0x100c>
   14440:	00ffdfc4 	movi	r3,-129
   14444:	94c4b03a 	or	r2,r18,r19
   14448:	a0e8703a 	and	r20,r20,r3
   1444c:	103d4426 	beq	r2,zero,13960 <__alt_data_end+0xf0013960>
   14450:	0039883a 	mov	fp,zero
   14454:	d9002617 	ldw	r4,152(sp)
   14458:	dd401a04 	addi	r21,sp,104
   1445c:	908003cc 	andi	r2,r18,15
   14460:	9806973a 	slli	r3,r19,28
   14464:	2085883a 	add	r2,r4,r2
   14468:	9024d13a 	srli	r18,r18,4
   1446c:	10800003 	ldbu	r2,0(r2)
   14470:	9826d13a 	srli	r19,r19,4
   14474:	ad7fffc4 	addi	r21,r21,-1
   14478:	1ca4b03a 	or	r18,r3,r18
   1447c:	a8800005 	stb	r2,0(r21)
   14480:	94c4b03a 	or	r2,r18,r19
   14484:	103ff51e 	bne	r2,zero,1445c <__alt_data_end+0xf001445c>
   14488:	003e5906 	br	13df0 <__alt_data_end+0xf0013df0>
   1448c:	d9402117 	ldw	r5,132(sp)
   14490:	d9002017 	ldw	r4,128(sp)
   14494:	d9801a04 	addi	r6,sp,104
   14498:	00134600 	call	13460 <__sprint_r.part.0>
   1449c:	103f891e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   144a0:	d8801c17 	ldw	r2,112(sp)
   144a4:	d811883a 	mov	r8,sp
   144a8:	003f9506 	br	14300 <__alt_data_end+0xf0014300>
   144ac:	d9402117 	ldw	r5,132(sp)
   144b0:	d9002017 	ldw	r4,128(sp)
   144b4:	d9801a04 	addi	r6,sp,104
   144b8:	00134600 	call	13460 <__sprint_r.part.0>
   144bc:	103f811e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   144c0:	d811883a 	mov	r8,sp
   144c4:	003ced06 	br	1387c <__alt_data_end+0xf001387c>
   144c8:	d9402117 	ldw	r5,132(sp)
   144cc:	d9002017 	ldw	r4,128(sp)
   144d0:	d9801a04 	addi	r6,sp,104
   144d4:	da402c15 	stw	r9,176(sp)
   144d8:	db802a15 	stw	r14,168(sp)
   144dc:	00134600 	call	13460 <__sprint_r.part.0>
   144e0:	da402c17 	ldw	r9,176(sp)
   144e4:	db802a17 	ldw	r14,168(sp)
   144e8:	103f761e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   144ec:	d9401b17 	ldw	r5,108(sp)
   144f0:	d8801c17 	ldw	r2,112(sp)
   144f4:	d811883a 	mov	r8,sp
   144f8:	29000044 	addi	r4,r5,1
   144fc:	003d5b06 	br	13a6c <__alt_data_end+0xf0013a6c>
   14500:	d9402117 	ldw	r5,132(sp)
   14504:	d9002017 	ldw	r4,128(sp)
   14508:	d9801a04 	addi	r6,sp,104
   1450c:	da402c15 	stw	r9,176(sp)
   14510:	00134600 	call	13460 <__sprint_r.part.0>
   14514:	da402c17 	ldw	r9,176(sp)
   14518:	103f6a1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   1451c:	d9401b17 	ldw	r5,108(sp)
   14520:	d8801c17 	ldw	r2,112(sp)
   14524:	d811883a 	mov	r8,sp
   14528:	29000044 	addi	r4,r5,1
   1452c:	003f1006 	br	14170 <__alt_data_end+0xf0014170>
   14530:	1000c31e 	bne	r2,zero,14840 <___vfiprintf_internal_r+0x12cc>
   14534:	01000044 	movi	r4,1
   14538:	000b883a 	mov	r5,zero
   1453c:	d811883a 	mov	r8,sp
   14540:	003f0d06 	br	14178 <__alt_data_end+0xf0014178>
   14544:	d9402117 	ldw	r5,132(sp)
   14548:	d9002017 	ldw	r4,128(sp)
   1454c:	d9801a04 	addi	r6,sp,104
   14550:	00134600 	call	13460 <__sprint_r.part.0>
   14554:	103f5b1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   14558:	d9001b17 	ldw	r4,108(sp)
   1455c:	d8801c17 	ldw	r2,112(sp)
   14560:	d811883a 	mov	r8,sp
   14564:	21000044 	addi	r4,r4,1
   14568:	003d8006 	br	13b6c <__alt_data_end+0xf0013b6c>
   1456c:	01020034 	movhi	r4,2048
   14570:	2100fd04 	addi	r4,r4,1012
   14574:	d9002615 	stw	r4,152(sp)
   14578:	d8c02215 	stw	r3,136(sp)
   1457c:	1029883a 	mov	r20,r2
   14580:	94c4b03a 	or	r2,r18,r19
   14584:	103fb21e 	bne	r2,zero,14450 <__alt_data_end+0xf0014450>
   14588:	0039883a 	mov	fp,zero
   1458c:	00800084 	movi	r2,2
   14590:	003e6b06 	br	13f40 <__alt_data_end+0xf0013f40>
   14594:	da802217 	ldw	r10,136(sp)
   14598:	d8001d85 	stb	zero,118(sp)
   1459c:	0027883a 	mov	r19,zero
   145a0:	50800104 	addi	r2,r10,4
   145a4:	54800017 	ldw	r18,0(r10)
   145a8:	483e6016 	blt	r9,zero,13f2c <__alt_data_end+0xf0013f2c>
   145ac:	00ffdfc4 	movi	r3,-129
   145b0:	d8802215 	stw	r2,136(sp)
   145b4:	a0e8703a 	and	r20,r20,r3
   145b8:	0039883a 	mov	fp,zero
   145bc:	903ebb26 	beq	r18,zero,140ac <__alt_data_end+0xf00140ac>
   145c0:	00800244 	movi	r2,9
   145c4:	14bdee36 	bltu	r2,r18,13d80 <__alt_data_end+0xf0013d80>
   145c8:	003eba06 	br	140b4 <__alt_data_end+0xf00140b4>
   145cc:	00800c04 	movi	r2,48
   145d0:	d8c01d45 	stb	r3,117(sp)
   145d4:	d8801d05 	stb	r2,116(sp)
   145d8:	d8001d85 	stb	zero,118(sp)
   145dc:	a0c00094 	ori	r3,r20,2
   145e0:	4800a916 	blt	r9,zero,14888 <___vfiprintf_internal_r+0x1314>
   145e4:	00bfdfc4 	movi	r2,-129
   145e8:	a096703a 	and	r11,r20,r2
   145ec:	5d000094 	ori	r20,r11,2
   145f0:	0039883a 	mov	fp,zero
   145f4:	003f9706 	br	14454 <__alt_data_end+0xf0014454>
   145f8:	8025883a 	mov	r18,r16
   145fc:	003c2e06 	br	136b8 <__alt_data_end+0xf00136b8>
   14600:	00820034 	movhi	r2,2048
   14604:	1080fd04 	addi	r2,r2,1012
   14608:	0039883a 	mov	fp,zero
   1460c:	d8802615 	stw	r2,152(sp)
   14610:	003f9006 	br	14454 <__alt_data_end+0xf0014454>
   14614:	04a5c83a 	sub	r18,zero,r18
   14618:	07000b44 	movi	fp,45
   1461c:	9004c03a 	cmpne	r2,r18,zero
   14620:	04e7c83a 	sub	r19,zero,r19
   14624:	df001d85 	stb	fp,118(sp)
   14628:	98a7c83a 	sub	r19,r19,r2
   1462c:	48009f16 	blt	r9,zero,148ac <___vfiprintf_internal_r+0x1338>
   14630:	00bfdfc4 	movi	r2,-129
   14634:	a0a8703a 	and	r20,r20,r2
   14638:	003dd006 	br	13d7c <__alt_data_end+0xf0013d7c>
   1463c:	70004c26 	beq	r14,zero,14770 <___vfiprintf_internal_r+0x11fc>
   14640:	00800084 	movi	r2,2
   14644:	d8c01d04 	addi	r3,sp,116
   14648:	d8c00015 	stw	r3,0(sp)
   1464c:	d8800115 	stw	r2,4(sp)
   14650:	01000044 	movi	r4,1
   14654:	d811883a 	mov	r8,sp
   14658:	003f7306 	br	14428 <__alt_data_end+0xf0014428>
   1465c:	a080100c 	andi	r2,r20,64
   14660:	da802217 	ldw	r10,136(sp)
   14664:	103e0626 	beq	r2,zero,13e80 <__alt_data_end+0xf0013e80>
   14668:	5480000f 	ldh	r18,0(r10)
   1466c:	52800104 	addi	r10,r10,4
   14670:	da802215 	stw	r10,136(sp)
   14674:	9027d7fa 	srai	r19,r18,31
   14678:	9805883a 	mov	r2,r19
   1467c:	003db806 	br	13d60 <__alt_data_end+0xf0013d60>
   14680:	a080040c 	andi	r2,r20,16
   14684:	1000091e 	bne	r2,zero,146ac <___vfiprintf_internal_r+0x1138>
   14688:	a2c0100c 	andi	r11,r20,64
   1468c:	58000726 	beq	r11,zero,146ac <___vfiprintf_internal_r+0x1138>
   14690:	da802217 	ldw	r10,136(sp)
   14694:	50800017 	ldw	r2,0(r10)
   14698:	52800104 	addi	r10,r10,4
   1469c:	da802215 	stw	r10,136(sp)
   146a0:	da802317 	ldw	r10,140(sp)
   146a4:	1280000d 	sth	r10,0(r2)
   146a8:	003be706 	br	13648 <__alt_data_end+0xf0013648>
   146ac:	da802217 	ldw	r10,136(sp)
   146b0:	50800017 	ldw	r2,0(r10)
   146b4:	52800104 	addi	r10,r10,4
   146b8:	da802215 	stw	r10,136(sp)
   146bc:	da802317 	ldw	r10,140(sp)
   146c0:	12800015 	stw	r10,0(r2)
   146c4:	003be006 	br	13648 <__alt_data_end+0xf0013648>
   146c8:	a080100c 	andi	r2,r20,64
   146cc:	da802217 	ldw	r10,136(sp)
   146d0:	10003026 	beq	r2,zero,14794 <___vfiprintf_internal_r+0x1220>
   146d4:	5480000b 	ldhu	r18,0(r10)
   146d8:	52800104 	addi	r10,r10,4
   146dc:	0027883a 	mov	r19,zero
   146e0:	da802215 	stw	r10,136(sp)
   146e4:	003d8006 	br	13ce8 <__alt_data_end+0xf0013ce8>
   146e8:	80c00007 	ldb	r3,0(r16)
   146ec:	003c0006 	br	136f0 <__alt_data_end+0xf00136f0>
   146f0:	a080100c 	andi	r2,r20,64
   146f4:	d8001d85 	stb	zero,118(sp)
   146f8:	da802217 	ldw	r10,136(sp)
   146fc:	1000201e 	bne	r2,zero,14780 <___vfiprintf_internal_r+0x120c>
   14700:	50800104 	addi	r2,r10,4
   14704:	54800017 	ldw	r18,0(r10)
   14708:	0027883a 	mov	r19,zero
   1470c:	483def0e 	bge	r9,zero,13ecc <__alt_data_end+0xf0013ecc>
   14710:	94c6b03a 	or	r3,r18,r19
   14714:	d8802215 	stw	r2,136(sp)
   14718:	183d4e1e 	bne	r3,zero,13c54 <__alt_data_end+0xf0013c54>
   1471c:	0039883a 	mov	fp,zero
   14720:	0005883a 	mov	r2,zero
   14724:	003e0606 	br	13f40 <__alt_data_end+0xf0013f40>
   14728:	d9402117 	ldw	r5,132(sp)
   1472c:	d9002017 	ldw	r4,128(sp)
   14730:	d9801a04 	addi	r6,sp,104
   14734:	da402c15 	stw	r9,176(sp)
   14738:	db802a15 	stw	r14,168(sp)
   1473c:	00134600 	call	13460 <__sprint_r.part.0>
   14740:	da402c17 	ldw	r9,176(sp)
   14744:	db802a17 	ldw	r14,168(sp)
   14748:	103ede1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   1474c:	d9401b17 	ldw	r5,108(sp)
   14750:	d8801c17 	ldw	r2,112(sp)
   14754:	d811883a 	mov	r8,sp
   14758:	29000044 	addi	r4,r5,1
   1475c:	003e7406 	br	14130 <__alt_data_end+0xf0014130>
   14760:	00bfffc4 	movi	r2,-1
   14764:	003c5806 	br	138c8 <__alt_data_end+0xf00138c8>
   14768:	d811883a 	mov	r8,sp
   1476c:	003ee806 	br	14310 <__alt_data_end+0xf0014310>
   14770:	000b883a 	mov	r5,zero
   14774:	01000044 	movi	r4,1
   14778:	d811883a 	mov	r8,sp
   1477c:	003e7c06 	br	14170 <__alt_data_end+0xf0014170>
   14780:	50800104 	addi	r2,r10,4
   14784:	5480000b 	ldhu	r18,0(r10)
   14788:	0027883a 	mov	r19,zero
   1478c:	483dcf0e 	bge	r9,zero,13ecc <__alt_data_end+0xf0013ecc>
   14790:	003fdf06 	br	14710 <__alt_data_end+0xf0014710>
   14794:	54800017 	ldw	r18,0(r10)
   14798:	52800104 	addi	r10,r10,4
   1479c:	0027883a 	mov	r19,zero
   147a0:	da802215 	stw	r10,136(sp)
   147a4:	003d5006 	br	13ce8 <__alt_data_end+0xf0013ce8>
   147a8:	50800104 	addi	r2,r10,4
   147ac:	5480000b 	ldhu	r18,0(r10)
   147b0:	0027883a 	mov	r19,zero
   147b4:	483f7d0e 	bge	r9,zero,145ac <__alt_data_end+0xf00145ac>
   147b8:	003ddc06 	br	13f2c <__alt_data_end+0xf0013f2c>
   147bc:	d8c02215 	stw	r3,136(sp)
   147c0:	0039883a 	mov	fp,zero
   147c4:	003ddb06 	br	13f34 <__alt_data_end+0xf0013f34>
   147c8:	02820034 	movhi	r10,2048
   147cc:	52816e04 	addi	r10,r10,1464
   147d0:	da802415 	stw	r10,144(sp)
   147d4:	003e8306 	br	141e4 <__alt_data_end+0xf00141e4>
   147d8:	d8801c17 	ldw	r2,112(sp)
   147dc:	dd002117 	ldw	r20,132(sp)
   147e0:	103eb926 	beq	r2,zero,142c8 <__alt_data_end+0xf00142c8>
   147e4:	d9002017 	ldw	r4,128(sp)
   147e8:	d9801a04 	addi	r6,sp,104
   147ec:	a00b883a 	mov	r5,r20
   147f0:	00134600 	call	13460 <__sprint_r.part.0>
   147f4:	003eb406 	br	142c8 <__alt_data_end+0xf00142c8>
   147f8:	80c00043 	ldbu	r3,1(r16)
   147fc:	a5000814 	ori	r20,r20,32
   14800:	84000044 	addi	r16,r16,1
   14804:	18c03fcc 	andi	r3,r3,255
   14808:	18c0201c 	xori	r3,r3,128
   1480c:	18ffe004 	addi	r3,r3,-128
   14810:	003bb706 	br	136f0 <__alt_data_end+0xf00136f0>
   14814:	a809883a 	mov	r4,r21
   14818:	d8c02a15 	stw	r3,168(sp)
   1481c:	da002b15 	stw	r8,172(sp)
   14820:	0008b540 	call	8b54 <strlen>
   14824:	d8c02a17 	ldw	r3,168(sp)
   14828:	1027883a 	mov	r19,r2
   1482c:	df001d83 	ldbu	fp,118(sp)
   14830:	d8c02215 	stw	r3,136(sp)
   14834:	0013883a 	mov	r9,zero
   14838:	da002b17 	ldw	r8,172(sp)
   1483c:	003c4d06 	br	13974 <__alt_data_end+0xf0013974>
   14840:	d9402117 	ldw	r5,132(sp)
   14844:	d9002017 	ldw	r4,128(sp)
   14848:	d9801a04 	addi	r6,sp,104
   1484c:	da402c15 	stw	r9,176(sp)
   14850:	00134600 	call	13460 <__sprint_r.part.0>
   14854:	da402c17 	ldw	r9,176(sp)
   14858:	103e9a1e 	bne	r2,zero,142c4 <__alt_data_end+0xf00142c4>
   1485c:	d9401b17 	ldw	r5,108(sp)
   14860:	d8801c17 	ldw	r2,112(sp)
   14864:	d811883a 	mov	r8,sp
   14868:	29000044 	addi	r4,r5,1
   1486c:	003e4206 	br	14178 <__alt_data_end+0xf0014178>
   14870:	d9401b17 	ldw	r5,108(sp)
   14874:	01020034 	movhi	r4,2048
   14878:	21017204 	addi	r4,r4,1480
   1487c:	d9002415 	stw	r4,144(sp)
   14880:	29400044 	addi	r5,r5,1
   14884:	003c6d06 	br	13a3c <__alt_data_end+0xf0013a3c>
   14888:	0039883a 	mov	fp,zero
   1488c:	00800084 	movi	r2,2
   14890:	10803fcc 	andi	r2,r2,255
   14894:	01000044 	movi	r4,1
   14898:	11001e26 	beq	r2,r4,14914 <___vfiprintf_internal_r+0x13a0>
   1489c:	01000084 	movi	r4,2
   148a0:	11001e1e 	bne	r2,r4,1491c <___vfiprintf_internal_r+0x13a8>
   148a4:	1829883a 	mov	r20,r3
   148a8:	003eea06 	br	14454 <__alt_data_end+0xf0014454>
   148ac:	a007883a 	mov	r3,r20
   148b0:	00800044 	movi	r2,1
   148b4:	003ff606 	br	14890 <__alt_data_end+0xf0014890>
   148b8:	00800184 	movi	r2,6
   148bc:	1240012e 	bgeu	r2,r9,148c4 <___vfiprintf_internal_r+0x1350>
   148c0:	1013883a 	mov	r9,r2
   148c4:	4827883a 	mov	r19,r9
   148c8:	4825883a 	mov	r18,r9
   148cc:	48001516 	blt	r9,zero,14924 <___vfiprintf_internal_r+0x13b0>
   148d0:	05420034 	movhi	r21,2048
   148d4:	d8c02215 	stw	r3,136(sp)
   148d8:	ad410204 	addi	r21,r21,1032
   148dc:	003d1406 	br	13d30 <__alt_data_end+0xf0013d30>
   148e0:	02820034 	movhi	r10,2048
   148e4:	52816e04 	addi	r10,r10,1464
   148e8:	da802415 	stw	r10,144(sp)
   148ec:	200d883a 	mov	r6,r4
   148f0:	003c9106 	br	13b38 <__alt_data_end+0xf0013b38>
   148f4:	5021883a 	mov	r16,r10
   148f8:	0013883a 	mov	r9,zero
   148fc:	003b7d06 	br	136f4 <__alt_data_end+0xf00136f4>
   14900:	4827883a 	mov	r19,r9
   14904:	df001d83 	ldbu	fp,118(sp)
   14908:	d8c02215 	stw	r3,136(sp)
   1490c:	0013883a 	mov	r9,zero
   14910:	003c1806 	br	13974 <__alt_data_end+0xf0013974>
   14914:	1829883a 	mov	r20,r3
   14918:	003d1806 	br	13d7c <__alt_data_end+0xf0013d7c>
   1491c:	1829883a 	mov	r20,r3
   14920:	003ccd06 	br	13c58 <__alt_data_end+0xf0013c58>
   14924:	0025883a 	mov	r18,zero
   14928:	003fe906 	br	148d0 <__alt_data_end+0xf00148d0>
   1492c:	d8802217 	ldw	r2,136(sp)
   14930:	80c00043 	ldbu	r3,1(r16)
   14934:	5021883a 	mov	r16,r10
   14938:	12400017 	ldw	r9,0(r2)
   1493c:	10800104 	addi	r2,r2,4
   14940:	d8802215 	stw	r2,136(sp)
   14944:	483faf0e 	bge	r9,zero,14804 <__alt_data_end+0xf0014804>
   14948:	18c03fcc 	andi	r3,r3,255
   1494c:	18c0201c 	xori	r3,r3,128
   14950:	027fffc4 	movi	r9,-1
   14954:	18ffe004 	addi	r3,r3,-128
   14958:	003b6506 	br	136f0 <__alt_data_end+0xf00136f0>
   1495c:	d9c01d85 	stb	r7,118(sp)
   14960:	003ca006 	br	13be4 <__alt_data_end+0xf0013be4>
   14964:	d9c01d85 	stb	r7,118(sp)
   14968:	003cad06 	br	13c20 <__alt_data_end+0xf0013c20>
   1496c:	d9c01d85 	stb	r7,118(sp)
   14970:	003d7d06 	br	13f68 <__alt_data_end+0xf0013f68>
   14974:	d9c01d85 	stb	r7,118(sp)
   14978:	003d5f06 	br	13ef8 <__alt_data_end+0xf0013ef8>
   1497c:	a080004c 	andi	r2,r20,1
   14980:	0039883a 	mov	fp,zero
   14984:	10000526 	beq	r2,zero,1499c <___vfiprintf_internal_r+0x1428>
   14988:	00800c04 	movi	r2,48
   1498c:	d88019c5 	stb	r2,103(sp)
   14990:	dcc02717 	ldw	r19,156(sp)
   14994:	dd4019c4 	addi	r21,sp,103
   14998:	003bf606 	br	13974 <__alt_data_end+0xf0013974>
   1499c:	0027883a 	mov	r19,zero
   149a0:	dd401a04 	addi	r21,sp,104
   149a4:	003bf306 	br	13974 <__alt_data_end+0xf0013974>
   149a8:	d9c01d85 	stb	r7,118(sp)
   149ac:	003dc806 	br	140d0 <__alt_data_end+0xf00140d0>
   149b0:	d9c01d85 	stb	r7,118(sp)
   149b4:	003d3a06 	br	13ea0 <__alt_data_end+0xf0013ea0>
   149b8:	d9c01d85 	stb	r7,118(sp)
   149bc:	003d2a06 	br	13e68 <__alt_data_end+0xf0013e68>
   149c0:	d9c01d85 	stb	r7,118(sp)
   149c4:	003cde06 	br	13d40 <__alt_data_end+0xf0013d40>
   149c8:	d9c01d85 	stb	r7,118(sp)
   149cc:	003cbc06 	br	13cc0 <__alt_data_end+0xf0013cc0>

000149d0 <__vfiprintf_internal>:
   149d0:	00820034 	movhi	r2,2048
   149d4:	1089e504 	addi	r2,r2,10132
   149d8:	300f883a 	mov	r7,r6
   149dc:	280d883a 	mov	r6,r5
   149e0:	200b883a 	mov	r5,r4
   149e4:	11000017 	ldw	r4,0(r2)
   149e8:	00135741 	jmpi	13574 <___vfiprintf_internal_r>

000149ec <__sbprintf>:
   149ec:	2880030b 	ldhu	r2,12(r5)
   149f0:	2ac01917 	ldw	r11,100(r5)
   149f4:	2a80038b 	ldhu	r10,14(r5)
   149f8:	2a400717 	ldw	r9,28(r5)
   149fc:	2a000917 	ldw	r8,36(r5)
   14a00:	defee204 	addi	sp,sp,-1144
   14a04:	00c10004 	movi	r3,1024
   14a08:	dc011a15 	stw	r16,1128(sp)
   14a0c:	10bfff4c 	andi	r2,r2,65533
   14a10:	2821883a 	mov	r16,r5
   14a14:	d8cb883a 	add	r5,sp,r3
   14a18:	dc811c15 	stw	r18,1136(sp)
   14a1c:	dc411b15 	stw	r17,1132(sp)
   14a20:	dfc11d15 	stw	ra,1140(sp)
   14a24:	2025883a 	mov	r18,r4
   14a28:	d881030d 	sth	r2,1036(sp)
   14a2c:	dac11915 	stw	r11,1124(sp)
   14a30:	da81038d 	sth	r10,1038(sp)
   14a34:	da410715 	stw	r9,1052(sp)
   14a38:	da010915 	stw	r8,1060(sp)
   14a3c:	dec10015 	stw	sp,1024(sp)
   14a40:	dec10415 	stw	sp,1040(sp)
   14a44:	d8c10215 	stw	r3,1032(sp)
   14a48:	d8c10515 	stw	r3,1044(sp)
   14a4c:	d8010615 	stw	zero,1048(sp)
   14a50:	00135740 	call	13574 <___vfiprintf_internal_r>
   14a54:	1023883a 	mov	r17,r2
   14a58:	10000416 	blt	r2,zero,14a6c <__sbprintf+0x80>
   14a5c:	d9410004 	addi	r5,sp,1024
   14a60:	9009883a 	mov	r4,r18
   14a64:	000ec8c0 	call	ec8c <_fflush_r>
   14a68:	10000d1e 	bne	r2,zero,14aa0 <__sbprintf+0xb4>
   14a6c:	d881030b 	ldhu	r2,1036(sp)
   14a70:	1080100c 	andi	r2,r2,64
   14a74:	10000326 	beq	r2,zero,14a84 <__sbprintf+0x98>
   14a78:	8080030b 	ldhu	r2,12(r16)
   14a7c:	10801014 	ori	r2,r2,64
   14a80:	8080030d 	sth	r2,12(r16)
   14a84:	8805883a 	mov	r2,r17
   14a88:	dfc11d17 	ldw	ra,1140(sp)
   14a8c:	dc811c17 	ldw	r18,1136(sp)
   14a90:	dc411b17 	ldw	r17,1132(sp)
   14a94:	dc011a17 	ldw	r16,1128(sp)
   14a98:	dec11e04 	addi	sp,sp,1144
   14a9c:	f800283a 	ret
   14aa0:	047fffc4 	movi	r17,-1
   14aa4:	003ff106 	br	14a6c <__alt_data_end+0xf0014a6c>

00014aa8 <_write_r>:
   14aa8:	defffd04 	addi	sp,sp,-12
   14aac:	2805883a 	mov	r2,r5
   14ab0:	dc000015 	stw	r16,0(sp)
   14ab4:	04020034 	movhi	r16,2048
   14ab8:	dc400115 	stw	r17,4(sp)
   14abc:	300b883a 	mov	r5,r6
   14ac0:	840a2704 	addi	r16,r16,10396
   14ac4:	2023883a 	mov	r17,r4
   14ac8:	380d883a 	mov	r6,r7
   14acc:	1009883a 	mov	r4,r2
   14ad0:	dfc00215 	stw	ra,8(sp)
   14ad4:	80000015 	stw	zero,0(r16)
   14ad8:	0016fc80 	call	16fc8 <write>
   14adc:	00ffffc4 	movi	r3,-1
   14ae0:	10c00526 	beq	r2,r3,14af8 <_write_r+0x50>
   14ae4:	dfc00217 	ldw	ra,8(sp)
   14ae8:	dc400117 	ldw	r17,4(sp)
   14aec:	dc000017 	ldw	r16,0(sp)
   14af0:	dec00304 	addi	sp,sp,12
   14af4:	f800283a 	ret
   14af8:	80c00017 	ldw	r3,0(r16)
   14afc:	183ff926 	beq	r3,zero,14ae4 <__alt_data_end+0xf0014ae4>
   14b00:	88c00015 	stw	r3,0(r17)
   14b04:	003ff706 	br	14ae4 <__alt_data_end+0xf0014ae4>

00014b08 <_close_r>:
   14b08:	defffd04 	addi	sp,sp,-12
   14b0c:	dc000015 	stw	r16,0(sp)
   14b10:	04020034 	movhi	r16,2048
   14b14:	dc400115 	stw	r17,4(sp)
   14b18:	840a2704 	addi	r16,r16,10396
   14b1c:	2023883a 	mov	r17,r4
   14b20:	2809883a 	mov	r4,r5
   14b24:	dfc00215 	stw	ra,8(sp)
   14b28:	80000015 	stw	zero,0(r16)
   14b2c:	00168a40 	call	168a4 <close>
   14b30:	00ffffc4 	movi	r3,-1
   14b34:	10c00526 	beq	r2,r3,14b4c <_close_r+0x44>
   14b38:	dfc00217 	ldw	ra,8(sp)
   14b3c:	dc400117 	ldw	r17,4(sp)
   14b40:	dc000017 	ldw	r16,0(sp)
   14b44:	dec00304 	addi	sp,sp,12
   14b48:	f800283a 	ret
   14b4c:	80c00017 	ldw	r3,0(r16)
   14b50:	183ff926 	beq	r3,zero,14b38 <__alt_data_end+0xf0014b38>
   14b54:	88c00015 	stw	r3,0(r17)
   14b58:	003ff706 	br	14b38 <__alt_data_end+0xf0014b38>

00014b5c <_calloc_r>:
   14b5c:	298b383a 	mul	r5,r5,r6
   14b60:	defffe04 	addi	sp,sp,-8
   14b64:	dfc00115 	stw	ra,4(sp)
   14b68:	dc000015 	stw	r16,0(sp)
   14b6c:	000fdc80 	call	fdc8 <_malloc_r>
   14b70:	10002926 	beq	r2,zero,14c18 <_calloc_r+0xbc>
   14b74:	11bfff17 	ldw	r6,-4(r2)
   14b78:	1021883a 	mov	r16,r2
   14b7c:	00bfff04 	movi	r2,-4
   14b80:	308c703a 	and	r6,r6,r2
   14b84:	00c00904 	movi	r3,36
   14b88:	308d883a 	add	r6,r6,r2
   14b8c:	19801636 	bltu	r3,r6,14be8 <_calloc_r+0x8c>
   14b90:	008004c4 	movi	r2,19
   14b94:	11800b2e 	bgeu	r2,r6,14bc4 <_calloc_r+0x68>
   14b98:	80000015 	stw	zero,0(r16)
   14b9c:	80000115 	stw	zero,4(r16)
   14ba0:	008006c4 	movi	r2,27
   14ba4:	11801a2e 	bgeu	r2,r6,14c10 <_calloc_r+0xb4>
   14ba8:	80000215 	stw	zero,8(r16)
   14bac:	80000315 	stw	zero,12(r16)
   14bb0:	30c0151e 	bne	r6,r3,14c08 <_calloc_r+0xac>
   14bb4:	80000415 	stw	zero,16(r16)
   14bb8:	80800604 	addi	r2,r16,24
   14bbc:	80000515 	stw	zero,20(r16)
   14bc0:	00000106 	br	14bc8 <_calloc_r+0x6c>
   14bc4:	8005883a 	mov	r2,r16
   14bc8:	10000015 	stw	zero,0(r2)
   14bcc:	10000115 	stw	zero,4(r2)
   14bd0:	10000215 	stw	zero,8(r2)
   14bd4:	8005883a 	mov	r2,r16
   14bd8:	dfc00117 	ldw	ra,4(sp)
   14bdc:	dc000017 	ldw	r16,0(sp)
   14be0:	dec00204 	addi	sp,sp,8
   14be4:	f800283a 	ret
   14be8:	000b883a 	mov	r5,zero
   14bec:	8009883a 	mov	r4,r16
   14bf0:	00088280 	call	8828 <memset>
   14bf4:	8005883a 	mov	r2,r16
   14bf8:	dfc00117 	ldw	ra,4(sp)
   14bfc:	dc000017 	ldw	r16,0(sp)
   14c00:	dec00204 	addi	sp,sp,8
   14c04:	f800283a 	ret
   14c08:	80800404 	addi	r2,r16,16
   14c0c:	003fee06 	br	14bc8 <__alt_data_end+0xf0014bc8>
   14c10:	80800204 	addi	r2,r16,8
   14c14:	003fec06 	br	14bc8 <__alt_data_end+0xf0014bc8>
   14c18:	0005883a 	mov	r2,zero
   14c1c:	003fee06 	br	14bd8 <__alt_data_end+0xf0014bd8>

00014c20 <_fclose_r>:
   14c20:	28003926 	beq	r5,zero,14d08 <_fclose_r+0xe8>
   14c24:	defffc04 	addi	sp,sp,-16
   14c28:	dc400115 	stw	r17,4(sp)
   14c2c:	dc000015 	stw	r16,0(sp)
   14c30:	dfc00315 	stw	ra,12(sp)
   14c34:	dc800215 	stw	r18,8(sp)
   14c38:	2023883a 	mov	r17,r4
   14c3c:	2821883a 	mov	r16,r5
   14c40:	20000226 	beq	r4,zero,14c4c <_fclose_r+0x2c>
   14c44:	20800e17 	ldw	r2,56(r4)
   14c48:	10002726 	beq	r2,zero,14ce8 <_fclose_r+0xc8>
   14c4c:	8080030f 	ldh	r2,12(r16)
   14c50:	1000071e 	bne	r2,zero,14c70 <_fclose_r+0x50>
   14c54:	0005883a 	mov	r2,zero
   14c58:	dfc00317 	ldw	ra,12(sp)
   14c5c:	dc800217 	ldw	r18,8(sp)
   14c60:	dc400117 	ldw	r17,4(sp)
   14c64:	dc000017 	ldw	r16,0(sp)
   14c68:	dec00404 	addi	sp,sp,16
   14c6c:	f800283a 	ret
   14c70:	800b883a 	mov	r5,r16
   14c74:	8809883a 	mov	r4,r17
   14c78:	000ea700 	call	ea70 <__sflush_r>
   14c7c:	1025883a 	mov	r18,r2
   14c80:	80800b17 	ldw	r2,44(r16)
   14c84:	10000426 	beq	r2,zero,14c98 <_fclose_r+0x78>
   14c88:	81400717 	ldw	r5,28(r16)
   14c8c:	8809883a 	mov	r4,r17
   14c90:	103ee83a 	callr	r2
   14c94:	10001616 	blt	r2,zero,14cf0 <_fclose_r+0xd0>
   14c98:	8080030b 	ldhu	r2,12(r16)
   14c9c:	1080200c 	andi	r2,r2,128
   14ca0:	1000151e 	bne	r2,zero,14cf8 <_fclose_r+0xd8>
   14ca4:	81400c17 	ldw	r5,48(r16)
   14ca8:	28000526 	beq	r5,zero,14cc0 <_fclose_r+0xa0>
   14cac:	80801004 	addi	r2,r16,64
   14cb0:	28800226 	beq	r5,r2,14cbc <_fclose_r+0x9c>
   14cb4:	8809883a 	mov	r4,r17
   14cb8:	000f1dc0 	call	f1dc <_free_r>
   14cbc:	80000c15 	stw	zero,48(r16)
   14cc0:	81401117 	ldw	r5,68(r16)
   14cc4:	28000326 	beq	r5,zero,14cd4 <_fclose_r+0xb4>
   14cc8:	8809883a 	mov	r4,r17
   14ccc:	000f1dc0 	call	f1dc <_free_r>
   14cd0:	80001115 	stw	zero,68(r16)
   14cd4:	000f0780 	call	f078 <__sfp_lock_acquire>
   14cd8:	8000030d 	sth	zero,12(r16)
   14cdc:	000f07c0 	call	f07c <__sfp_lock_release>
   14ce0:	9005883a 	mov	r2,r18
   14ce4:	003fdc06 	br	14c58 <__alt_data_end+0xf0014c58>
   14ce8:	000f0680 	call	f068 <__sinit>
   14cec:	003fd706 	br	14c4c <__alt_data_end+0xf0014c4c>
   14cf0:	04bfffc4 	movi	r18,-1
   14cf4:	003fe806 	br	14c98 <__alt_data_end+0xf0014c98>
   14cf8:	81400417 	ldw	r5,16(r16)
   14cfc:	8809883a 	mov	r4,r17
   14d00:	000f1dc0 	call	f1dc <_free_r>
   14d04:	003fe706 	br	14ca4 <__alt_data_end+0xf0014ca4>
   14d08:	0005883a 	mov	r2,zero
   14d0c:	f800283a 	ret

00014d10 <fclose>:
   14d10:	00820034 	movhi	r2,2048
   14d14:	1089e504 	addi	r2,r2,10132
   14d18:	200b883a 	mov	r5,r4
   14d1c:	11000017 	ldw	r4,0(r2)
   14d20:	0014c201 	jmpi	14c20 <_fclose_r>

00014d24 <__fputwc>:
   14d24:	defff804 	addi	sp,sp,-32
   14d28:	dcc00415 	stw	r19,16(sp)
   14d2c:	dc800315 	stw	r18,12(sp)
   14d30:	dc000115 	stw	r16,4(sp)
   14d34:	dfc00715 	stw	ra,28(sp)
   14d38:	dd400615 	stw	r21,24(sp)
   14d3c:	dd000515 	stw	r20,20(sp)
   14d40:	dc400215 	stw	r17,8(sp)
   14d44:	2027883a 	mov	r19,r4
   14d48:	2825883a 	mov	r18,r5
   14d4c:	3021883a 	mov	r16,r6
   14d50:	000fbb80 	call	fbb8 <__locale_mb_cur_max>
   14d54:	00c00044 	movi	r3,1
   14d58:	10c03e26 	beq	r2,r3,14e54 <__fputwc+0x130>
   14d5c:	81c01704 	addi	r7,r16,92
   14d60:	900d883a 	mov	r6,r18
   14d64:	d80b883a 	mov	r5,sp
   14d68:	9809883a 	mov	r4,r19
   14d6c:	00151f40 	call	151f4 <_wcrtomb_r>
   14d70:	1029883a 	mov	r20,r2
   14d74:	00bfffc4 	movi	r2,-1
   14d78:	a0802026 	beq	r20,r2,14dfc <__fputwc+0xd8>
   14d7c:	d9400003 	ldbu	r5,0(sp)
   14d80:	a0001c26 	beq	r20,zero,14df4 <__fputwc+0xd0>
   14d84:	0023883a 	mov	r17,zero
   14d88:	05400284 	movi	r21,10
   14d8c:	00000906 	br	14db4 <__fputwc+0x90>
   14d90:	80800017 	ldw	r2,0(r16)
   14d94:	11400005 	stb	r5,0(r2)
   14d98:	80c00017 	ldw	r3,0(r16)
   14d9c:	18c00044 	addi	r3,r3,1
   14da0:	80c00015 	stw	r3,0(r16)
   14da4:	8c400044 	addi	r17,r17,1
   14da8:	dc45883a 	add	r2,sp,r17
   14dac:	8d00112e 	bgeu	r17,r20,14df4 <__fputwc+0xd0>
   14db0:	11400003 	ldbu	r5,0(r2)
   14db4:	80c00217 	ldw	r3,8(r16)
   14db8:	18ffffc4 	addi	r3,r3,-1
   14dbc:	80c00215 	stw	r3,8(r16)
   14dc0:	183ff30e 	bge	r3,zero,14d90 <__alt_data_end+0xf0014d90>
   14dc4:	80800617 	ldw	r2,24(r16)
   14dc8:	18801916 	blt	r3,r2,14e30 <__fputwc+0x10c>
   14dcc:	80800017 	ldw	r2,0(r16)
   14dd0:	11400005 	stb	r5,0(r2)
   14dd4:	80800017 	ldw	r2,0(r16)
   14dd8:	10c00003 	ldbu	r3,0(r2)
   14ddc:	10800044 	addi	r2,r2,1
   14de0:	1d402326 	beq	r3,r21,14e70 <__fputwc+0x14c>
   14de4:	80800015 	stw	r2,0(r16)
   14de8:	8c400044 	addi	r17,r17,1
   14dec:	dc45883a 	add	r2,sp,r17
   14df0:	8d3fef36 	bltu	r17,r20,14db0 <__alt_data_end+0xf0014db0>
   14df4:	9005883a 	mov	r2,r18
   14df8:	00000406 	br	14e0c <__fputwc+0xe8>
   14dfc:	80c0030b 	ldhu	r3,12(r16)
   14e00:	a005883a 	mov	r2,r20
   14e04:	18c01014 	ori	r3,r3,64
   14e08:	80c0030d 	sth	r3,12(r16)
   14e0c:	dfc00717 	ldw	ra,28(sp)
   14e10:	dd400617 	ldw	r21,24(sp)
   14e14:	dd000517 	ldw	r20,20(sp)
   14e18:	dcc00417 	ldw	r19,16(sp)
   14e1c:	dc800317 	ldw	r18,12(sp)
   14e20:	dc400217 	ldw	r17,8(sp)
   14e24:	dc000117 	ldw	r16,4(sp)
   14e28:	dec00804 	addi	sp,sp,32
   14e2c:	f800283a 	ret
   14e30:	800d883a 	mov	r6,r16
   14e34:	29403fcc 	andi	r5,r5,255
   14e38:	9809883a 	mov	r4,r19
   14e3c:	001509c0 	call	1509c <__swbuf_r>
   14e40:	10bfffe0 	cmpeqi	r2,r2,-1
   14e44:	10803fcc 	andi	r2,r2,255
   14e48:	103fd626 	beq	r2,zero,14da4 <__alt_data_end+0xf0014da4>
   14e4c:	00bfffc4 	movi	r2,-1
   14e50:	003fee06 	br	14e0c <__alt_data_end+0xf0014e0c>
   14e54:	90ffffc4 	addi	r3,r18,-1
   14e58:	01003f84 	movi	r4,254
   14e5c:	20ffbf36 	bltu	r4,r3,14d5c <__alt_data_end+0xf0014d5c>
   14e60:	900b883a 	mov	r5,r18
   14e64:	dc800005 	stb	r18,0(sp)
   14e68:	1029883a 	mov	r20,r2
   14e6c:	003fc506 	br	14d84 <__alt_data_end+0xf0014d84>
   14e70:	800d883a 	mov	r6,r16
   14e74:	a80b883a 	mov	r5,r21
   14e78:	9809883a 	mov	r4,r19
   14e7c:	001509c0 	call	1509c <__swbuf_r>
   14e80:	10bfffe0 	cmpeqi	r2,r2,-1
   14e84:	003fef06 	br	14e44 <__alt_data_end+0xf0014e44>

00014e88 <_fputwc_r>:
   14e88:	3080030b 	ldhu	r2,12(r6)
   14e8c:	10c8000c 	andi	r3,r2,8192
   14e90:	1800051e 	bne	r3,zero,14ea8 <_fputwc_r+0x20>
   14e94:	30c01917 	ldw	r3,100(r6)
   14e98:	10880014 	ori	r2,r2,8192
   14e9c:	3080030d 	sth	r2,12(r6)
   14ea0:	18880014 	ori	r2,r3,8192
   14ea4:	30801915 	stw	r2,100(r6)
   14ea8:	0014d241 	jmpi	14d24 <__fputwc>

00014eac <fputwc>:
   14eac:	00820034 	movhi	r2,2048
   14eb0:	defffc04 	addi	sp,sp,-16
   14eb4:	1089e504 	addi	r2,r2,10132
   14eb8:	dc000115 	stw	r16,4(sp)
   14ebc:	14000017 	ldw	r16,0(r2)
   14ec0:	dc400215 	stw	r17,8(sp)
   14ec4:	dfc00315 	stw	ra,12(sp)
   14ec8:	2023883a 	mov	r17,r4
   14ecc:	80000226 	beq	r16,zero,14ed8 <fputwc+0x2c>
   14ed0:	80800e17 	ldw	r2,56(r16)
   14ed4:	10001026 	beq	r2,zero,14f18 <fputwc+0x6c>
   14ed8:	2880030b 	ldhu	r2,12(r5)
   14edc:	10c8000c 	andi	r3,r2,8192
   14ee0:	1800051e 	bne	r3,zero,14ef8 <fputwc+0x4c>
   14ee4:	28c01917 	ldw	r3,100(r5)
   14ee8:	10880014 	ori	r2,r2,8192
   14eec:	2880030d 	sth	r2,12(r5)
   14ef0:	18880014 	ori	r2,r3,8192
   14ef4:	28801915 	stw	r2,100(r5)
   14ef8:	280d883a 	mov	r6,r5
   14efc:	8009883a 	mov	r4,r16
   14f00:	880b883a 	mov	r5,r17
   14f04:	dfc00317 	ldw	ra,12(sp)
   14f08:	dc400217 	ldw	r17,8(sp)
   14f0c:	dc000117 	ldw	r16,4(sp)
   14f10:	dec00404 	addi	sp,sp,16
   14f14:	0014d241 	jmpi	14d24 <__fputwc>
   14f18:	8009883a 	mov	r4,r16
   14f1c:	d9400015 	stw	r5,0(sp)
   14f20:	000f0680 	call	f068 <__sinit>
   14f24:	d9400017 	ldw	r5,0(sp)
   14f28:	003feb06 	br	14ed8 <__alt_data_end+0xf0014ed8>

00014f2c <_fstat_r>:
   14f2c:	defffd04 	addi	sp,sp,-12
   14f30:	2805883a 	mov	r2,r5
   14f34:	dc000015 	stw	r16,0(sp)
   14f38:	04020034 	movhi	r16,2048
   14f3c:	dc400115 	stw	r17,4(sp)
   14f40:	840a2704 	addi	r16,r16,10396
   14f44:	2023883a 	mov	r17,r4
   14f48:	300b883a 	mov	r5,r6
   14f4c:	1009883a 	mov	r4,r2
   14f50:	dfc00215 	stw	ra,8(sp)
   14f54:	80000015 	stw	zero,0(r16)
   14f58:	00169dc0 	call	169dc <fstat>
   14f5c:	00ffffc4 	movi	r3,-1
   14f60:	10c00526 	beq	r2,r3,14f78 <_fstat_r+0x4c>
   14f64:	dfc00217 	ldw	ra,8(sp)
   14f68:	dc400117 	ldw	r17,4(sp)
   14f6c:	dc000017 	ldw	r16,0(sp)
   14f70:	dec00304 	addi	sp,sp,12
   14f74:	f800283a 	ret
   14f78:	80c00017 	ldw	r3,0(r16)
   14f7c:	183ff926 	beq	r3,zero,14f64 <__alt_data_end+0xf0014f64>
   14f80:	88c00015 	stw	r3,0(r17)
   14f84:	003ff706 	br	14f64 <__alt_data_end+0xf0014f64>

00014f88 <_isatty_r>:
   14f88:	defffd04 	addi	sp,sp,-12
   14f8c:	dc000015 	stw	r16,0(sp)
   14f90:	04020034 	movhi	r16,2048
   14f94:	dc400115 	stw	r17,4(sp)
   14f98:	840a2704 	addi	r16,r16,10396
   14f9c:	2023883a 	mov	r17,r4
   14fa0:	2809883a 	mov	r4,r5
   14fa4:	dfc00215 	stw	ra,8(sp)
   14fa8:	80000015 	stw	zero,0(r16)
   14fac:	0016ac80 	call	16ac8 <isatty>
   14fb0:	00ffffc4 	movi	r3,-1
   14fb4:	10c00526 	beq	r2,r3,14fcc <_isatty_r+0x44>
   14fb8:	dfc00217 	ldw	ra,8(sp)
   14fbc:	dc400117 	ldw	r17,4(sp)
   14fc0:	dc000017 	ldw	r16,0(sp)
   14fc4:	dec00304 	addi	sp,sp,12
   14fc8:	f800283a 	ret
   14fcc:	80c00017 	ldw	r3,0(r16)
   14fd0:	183ff926 	beq	r3,zero,14fb8 <__alt_data_end+0xf0014fb8>
   14fd4:	88c00015 	stw	r3,0(r17)
   14fd8:	003ff706 	br	14fb8 <__alt_data_end+0xf0014fb8>

00014fdc <_lseek_r>:
   14fdc:	defffd04 	addi	sp,sp,-12
   14fe0:	2805883a 	mov	r2,r5
   14fe4:	dc000015 	stw	r16,0(sp)
   14fe8:	04020034 	movhi	r16,2048
   14fec:	dc400115 	stw	r17,4(sp)
   14ff0:	300b883a 	mov	r5,r6
   14ff4:	840a2704 	addi	r16,r16,10396
   14ff8:	2023883a 	mov	r17,r4
   14ffc:	380d883a 	mov	r6,r7
   15000:	1009883a 	mov	r4,r2
   15004:	dfc00215 	stw	ra,8(sp)
   15008:	80000015 	stw	zero,0(r16)
   1500c:	0016ba80 	call	16ba8 <lseek>
   15010:	00ffffc4 	movi	r3,-1
   15014:	10c00526 	beq	r2,r3,1502c <_lseek_r+0x50>
   15018:	dfc00217 	ldw	ra,8(sp)
   1501c:	dc400117 	ldw	r17,4(sp)
   15020:	dc000017 	ldw	r16,0(sp)
   15024:	dec00304 	addi	sp,sp,12
   15028:	f800283a 	ret
   1502c:	80c00017 	ldw	r3,0(r16)
   15030:	183ff926 	beq	r3,zero,15018 <__alt_data_end+0xf0015018>
   15034:	88c00015 	stw	r3,0(r17)
   15038:	003ff706 	br	15018 <__alt_data_end+0xf0015018>

0001503c <_read_r>:
   1503c:	defffd04 	addi	sp,sp,-12
   15040:	2805883a 	mov	r2,r5
   15044:	dc000015 	stw	r16,0(sp)
   15048:	04020034 	movhi	r16,2048
   1504c:	dc400115 	stw	r17,4(sp)
   15050:	300b883a 	mov	r5,r6
   15054:	840a2704 	addi	r16,r16,10396
   15058:	2023883a 	mov	r17,r4
   1505c:	380d883a 	mov	r6,r7
   15060:	1009883a 	mov	r4,r2
   15064:	dfc00215 	stw	ra,8(sp)
   15068:	80000015 	stw	zero,0(r16)
   1506c:	0016d7c0 	call	16d7c <read>
   15070:	00ffffc4 	movi	r3,-1
   15074:	10c00526 	beq	r2,r3,1508c <_read_r+0x50>
   15078:	dfc00217 	ldw	ra,8(sp)
   1507c:	dc400117 	ldw	r17,4(sp)
   15080:	dc000017 	ldw	r16,0(sp)
   15084:	dec00304 	addi	sp,sp,12
   15088:	f800283a 	ret
   1508c:	80c00017 	ldw	r3,0(r16)
   15090:	183ff926 	beq	r3,zero,15078 <__alt_data_end+0xf0015078>
   15094:	88c00015 	stw	r3,0(r17)
   15098:	003ff706 	br	15078 <__alt_data_end+0xf0015078>

0001509c <__swbuf_r>:
   1509c:	defffb04 	addi	sp,sp,-20
   150a0:	dcc00315 	stw	r19,12(sp)
   150a4:	dc800215 	stw	r18,8(sp)
   150a8:	dc000015 	stw	r16,0(sp)
   150ac:	dfc00415 	stw	ra,16(sp)
   150b0:	dc400115 	stw	r17,4(sp)
   150b4:	2025883a 	mov	r18,r4
   150b8:	2827883a 	mov	r19,r5
   150bc:	3021883a 	mov	r16,r6
   150c0:	20000226 	beq	r4,zero,150cc <__swbuf_r+0x30>
   150c4:	20800e17 	ldw	r2,56(r4)
   150c8:	10004226 	beq	r2,zero,151d4 <__swbuf_r+0x138>
   150cc:	80800617 	ldw	r2,24(r16)
   150d0:	8100030b 	ldhu	r4,12(r16)
   150d4:	80800215 	stw	r2,8(r16)
   150d8:	2080020c 	andi	r2,r4,8
   150dc:	10003626 	beq	r2,zero,151b8 <__swbuf_r+0x11c>
   150e0:	80c00417 	ldw	r3,16(r16)
   150e4:	18003426 	beq	r3,zero,151b8 <__swbuf_r+0x11c>
   150e8:	2088000c 	andi	r2,r4,8192
   150ec:	9c403fcc 	andi	r17,r19,255
   150f0:	10001a26 	beq	r2,zero,1515c <__swbuf_r+0xc0>
   150f4:	80800017 	ldw	r2,0(r16)
   150f8:	81000517 	ldw	r4,20(r16)
   150fc:	10c7c83a 	sub	r3,r2,r3
   15100:	1900200e 	bge	r3,r4,15184 <__swbuf_r+0xe8>
   15104:	18c00044 	addi	r3,r3,1
   15108:	81000217 	ldw	r4,8(r16)
   1510c:	11400044 	addi	r5,r2,1
   15110:	81400015 	stw	r5,0(r16)
   15114:	213fffc4 	addi	r4,r4,-1
   15118:	81000215 	stw	r4,8(r16)
   1511c:	14c00005 	stb	r19,0(r2)
   15120:	80800517 	ldw	r2,20(r16)
   15124:	10c01e26 	beq	r2,r3,151a0 <__swbuf_r+0x104>
   15128:	8080030b 	ldhu	r2,12(r16)
   1512c:	1080004c 	andi	r2,r2,1
   15130:	10000226 	beq	r2,zero,1513c <__swbuf_r+0xa0>
   15134:	00800284 	movi	r2,10
   15138:	88801926 	beq	r17,r2,151a0 <__swbuf_r+0x104>
   1513c:	8805883a 	mov	r2,r17
   15140:	dfc00417 	ldw	ra,16(sp)
   15144:	dcc00317 	ldw	r19,12(sp)
   15148:	dc800217 	ldw	r18,8(sp)
   1514c:	dc400117 	ldw	r17,4(sp)
   15150:	dc000017 	ldw	r16,0(sp)
   15154:	dec00504 	addi	sp,sp,20
   15158:	f800283a 	ret
   1515c:	81401917 	ldw	r5,100(r16)
   15160:	00b7ffc4 	movi	r2,-8193
   15164:	21080014 	ori	r4,r4,8192
   15168:	2884703a 	and	r2,r5,r2
   1516c:	80801915 	stw	r2,100(r16)
   15170:	80800017 	ldw	r2,0(r16)
   15174:	8100030d 	sth	r4,12(r16)
   15178:	81000517 	ldw	r4,20(r16)
   1517c:	10c7c83a 	sub	r3,r2,r3
   15180:	193fe016 	blt	r3,r4,15104 <__alt_data_end+0xf0015104>
   15184:	800b883a 	mov	r5,r16
   15188:	9009883a 	mov	r4,r18
   1518c:	000ec8c0 	call	ec8c <_fflush_r>
   15190:	1000071e 	bne	r2,zero,151b0 <__swbuf_r+0x114>
   15194:	80800017 	ldw	r2,0(r16)
   15198:	00c00044 	movi	r3,1
   1519c:	003fda06 	br	15108 <__alt_data_end+0xf0015108>
   151a0:	800b883a 	mov	r5,r16
   151a4:	9009883a 	mov	r4,r18
   151a8:	000ec8c0 	call	ec8c <_fflush_r>
   151ac:	103fe326 	beq	r2,zero,1513c <__alt_data_end+0xf001513c>
   151b0:	00bfffc4 	movi	r2,-1
   151b4:	003fe206 	br	15140 <__alt_data_end+0xf0015140>
   151b8:	800b883a 	mov	r5,r16
   151bc:	9009883a 	mov	r4,r18
   151c0:	000d0940 	call	d094 <__swsetup_r>
   151c4:	103ffa1e 	bne	r2,zero,151b0 <__alt_data_end+0xf00151b0>
   151c8:	8100030b 	ldhu	r4,12(r16)
   151cc:	80c00417 	ldw	r3,16(r16)
   151d0:	003fc506 	br	150e8 <__alt_data_end+0xf00150e8>
   151d4:	000f0680 	call	f068 <__sinit>
   151d8:	003fbc06 	br	150cc <__alt_data_end+0xf00150cc>

000151dc <__swbuf>:
   151dc:	00820034 	movhi	r2,2048
   151e0:	1089e504 	addi	r2,r2,10132
   151e4:	280d883a 	mov	r6,r5
   151e8:	200b883a 	mov	r5,r4
   151ec:	11000017 	ldw	r4,0(r2)
   151f0:	001509c1 	jmpi	1509c <__swbuf_r>

000151f4 <_wcrtomb_r>:
   151f4:	defff604 	addi	sp,sp,-40
   151f8:	00820034 	movhi	r2,2048
   151fc:	dc800815 	stw	r18,32(sp)
   15200:	dc400715 	stw	r17,28(sp)
   15204:	dc000615 	stw	r16,24(sp)
   15208:	1089e904 	addi	r2,r2,10148
   1520c:	dfc00915 	stw	ra,36(sp)
   15210:	2021883a 	mov	r16,r4
   15214:	3823883a 	mov	r17,r7
   15218:	14800017 	ldw	r18,0(r2)
   1521c:	28001426 	beq	r5,zero,15270 <_wcrtomb_r+0x7c>
   15220:	d9400415 	stw	r5,16(sp)
   15224:	d9800515 	stw	r6,20(sp)
   15228:	000fbac0 	call	fbac <__locale_charset>
   1522c:	d9800517 	ldw	r6,20(sp)
   15230:	d9400417 	ldw	r5,16(sp)
   15234:	100f883a 	mov	r7,r2
   15238:	dc400015 	stw	r17,0(sp)
   1523c:	8009883a 	mov	r4,r16
   15240:	903ee83a 	callr	r18
   15244:	00ffffc4 	movi	r3,-1
   15248:	10c0031e 	bne	r2,r3,15258 <_wcrtomb_r+0x64>
   1524c:	88000015 	stw	zero,0(r17)
   15250:	00c02284 	movi	r3,138
   15254:	80c00015 	stw	r3,0(r16)
   15258:	dfc00917 	ldw	ra,36(sp)
   1525c:	dc800817 	ldw	r18,32(sp)
   15260:	dc400717 	ldw	r17,28(sp)
   15264:	dc000617 	ldw	r16,24(sp)
   15268:	dec00a04 	addi	sp,sp,40
   1526c:	f800283a 	ret
   15270:	000fbac0 	call	fbac <__locale_charset>
   15274:	100f883a 	mov	r7,r2
   15278:	dc400015 	stw	r17,0(sp)
   1527c:	000d883a 	mov	r6,zero
   15280:	d9400104 	addi	r5,sp,4
   15284:	8009883a 	mov	r4,r16
   15288:	903ee83a 	callr	r18
   1528c:	003fed06 	br	15244 <__alt_data_end+0xf0015244>

00015290 <wcrtomb>:
   15290:	defff604 	addi	sp,sp,-40
   15294:	00820034 	movhi	r2,2048
   15298:	dc800615 	stw	r18,24(sp)
   1529c:	dc400515 	stw	r17,20(sp)
   152a0:	1089e504 	addi	r2,r2,10132
   152a4:	dfc00915 	stw	ra,36(sp)
   152a8:	dd000815 	stw	r20,32(sp)
   152ac:	dcc00715 	stw	r19,28(sp)
   152b0:	dc000415 	stw	r16,16(sp)
   152b4:	3025883a 	mov	r18,r6
   152b8:	14400017 	ldw	r17,0(r2)
   152bc:	20001926 	beq	r4,zero,15324 <wcrtomb+0x94>
   152c0:	00820034 	movhi	r2,2048
   152c4:	1089e904 	addi	r2,r2,10148
   152c8:	15000017 	ldw	r20,0(r2)
   152cc:	2021883a 	mov	r16,r4
   152d0:	2827883a 	mov	r19,r5
   152d4:	000fbac0 	call	fbac <__locale_charset>
   152d8:	100f883a 	mov	r7,r2
   152dc:	dc800015 	stw	r18,0(sp)
   152e0:	980d883a 	mov	r6,r19
   152e4:	800b883a 	mov	r5,r16
   152e8:	8809883a 	mov	r4,r17
   152ec:	a03ee83a 	callr	r20
   152f0:	00ffffc4 	movi	r3,-1
   152f4:	10c0031e 	bne	r2,r3,15304 <wcrtomb+0x74>
   152f8:	90000015 	stw	zero,0(r18)
   152fc:	00c02284 	movi	r3,138
   15300:	88c00015 	stw	r3,0(r17)
   15304:	dfc00917 	ldw	ra,36(sp)
   15308:	dd000817 	ldw	r20,32(sp)
   1530c:	dcc00717 	ldw	r19,28(sp)
   15310:	dc800617 	ldw	r18,24(sp)
   15314:	dc400517 	ldw	r17,20(sp)
   15318:	dc000417 	ldw	r16,16(sp)
   1531c:	dec00a04 	addi	sp,sp,40
   15320:	f800283a 	ret
   15324:	00820034 	movhi	r2,2048
   15328:	1089e904 	addi	r2,r2,10148
   1532c:	14000017 	ldw	r16,0(r2)
   15330:	000fbac0 	call	fbac <__locale_charset>
   15334:	100f883a 	mov	r7,r2
   15338:	dc800015 	stw	r18,0(sp)
   1533c:	000d883a 	mov	r6,zero
   15340:	d9400104 	addi	r5,sp,4
   15344:	8809883a 	mov	r4,r17
   15348:	803ee83a 	callr	r16
   1534c:	003fe806 	br	152f0 <__alt_data_end+0xf00152f0>

00015350 <__ascii_wctomb>:
   15350:	28000526 	beq	r5,zero,15368 <__ascii_wctomb+0x18>
   15354:	00803fc4 	movi	r2,255
   15358:	11800536 	bltu	r2,r6,15370 <__ascii_wctomb+0x20>
   1535c:	29800005 	stb	r6,0(r5)
   15360:	00800044 	movi	r2,1
   15364:	f800283a 	ret
   15368:	0005883a 	mov	r2,zero
   1536c:	f800283a 	ret
   15370:	00802284 	movi	r2,138
   15374:	20800015 	stw	r2,0(r4)
   15378:	00bfffc4 	movi	r2,-1
   1537c:	f800283a 	ret

00015380 <_wctomb_r>:
   15380:	00820034 	movhi	r2,2048
   15384:	defff904 	addi	sp,sp,-28
   15388:	1089e904 	addi	r2,r2,10148
   1538c:	dfc00615 	stw	ra,24(sp)
   15390:	dc400515 	stw	r17,20(sp)
   15394:	dc000415 	stw	r16,16(sp)
   15398:	3823883a 	mov	r17,r7
   1539c:	14000017 	ldw	r16,0(r2)
   153a0:	d9000115 	stw	r4,4(sp)
   153a4:	d9400215 	stw	r5,8(sp)
   153a8:	d9800315 	stw	r6,12(sp)
   153ac:	000fbac0 	call	fbac <__locale_charset>
   153b0:	d9800317 	ldw	r6,12(sp)
   153b4:	d9400217 	ldw	r5,8(sp)
   153b8:	d9000117 	ldw	r4,4(sp)
   153bc:	100f883a 	mov	r7,r2
   153c0:	dc400015 	stw	r17,0(sp)
   153c4:	803ee83a 	callr	r16
   153c8:	dfc00617 	ldw	ra,24(sp)
   153cc:	dc400517 	ldw	r17,20(sp)
   153d0:	dc000417 	ldw	r16,16(sp)
   153d4:	dec00704 	addi	sp,sp,28
   153d8:	f800283a 	ret

000153dc <__udivdi3>:
   153dc:	defff504 	addi	sp,sp,-44
   153e0:	dcc00415 	stw	r19,16(sp)
   153e4:	dc000115 	stw	r16,4(sp)
   153e8:	dfc00a15 	stw	ra,40(sp)
   153ec:	df000915 	stw	fp,36(sp)
   153f0:	ddc00815 	stw	r23,32(sp)
   153f4:	dd800715 	stw	r22,28(sp)
   153f8:	dd400615 	stw	r21,24(sp)
   153fc:	dd000515 	stw	r20,20(sp)
   15400:	dc800315 	stw	r18,12(sp)
   15404:	dc400215 	stw	r17,8(sp)
   15408:	2027883a 	mov	r19,r4
   1540c:	2821883a 	mov	r16,r5
   15410:	3800411e 	bne	r7,zero,15518 <__udivdi3+0x13c>
   15414:	3023883a 	mov	r17,r6
   15418:	2025883a 	mov	r18,r4
   1541c:	2980522e 	bgeu	r5,r6,15568 <__udivdi3+0x18c>
   15420:	00bfffd4 	movui	r2,65535
   15424:	282d883a 	mov	r22,r5
   15428:	1180a836 	bltu	r2,r6,156cc <__udivdi3+0x2f0>
   1542c:	00803fc4 	movi	r2,255
   15430:	1185803a 	cmpltu	r2,r2,r6
   15434:	100490fa 	slli	r2,r2,3
   15438:	3086d83a 	srl	r3,r6,r2
   1543c:	01020034 	movhi	r4,2048
   15440:	2100b304 	addi	r4,r4,716
   15444:	20c7883a 	add	r3,r4,r3
   15448:	18c00003 	ldbu	r3,0(r3)
   1544c:	1885883a 	add	r2,r3,r2
   15450:	00c00804 	movi	r3,32
   15454:	1887c83a 	sub	r3,r3,r2
   15458:	18000526 	beq	r3,zero,15470 <__udivdi3+0x94>
   1545c:	80e0983a 	sll	r16,r16,r3
   15460:	9884d83a 	srl	r2,r19,r2
   15464:	30e2983a 	sll	r17,r6,r3
   15468:	98e4983a 	sll	r18,r19,r3
   1546c:	142cb03a 	or	r22,r2,r16
   15470:	882ad43a 	srli	r21,r17,16
   15474:	b009883a 	mov	r4,r22
   15478:	8d3fffcc 	andi	r20,r17,65535
   1547c:	a80b883a 	mov	r5,r21
   15480:	000860c0 	call	860c <__umodsi3>
   15484:	b009883a 	mov	r4,r22
   15488:	a80b883a 	mov	r5,r21
   1548c:	1027883a 	mov	r19,r2
   15490:	00085a80 	call	85a8 <__udivsi3>
   15494:	102d883a 	mov	r22,r2
   15498:	9826943a 	slli	r19,r19,16
   1549c:	9004d43a 	srli	r2,r18,16
   154a0:	a5a1383a 	mul	r16,r20,r22
   154a4:	14c4b03a 	or	r2,r2,r19
   154a8:	1400052e 	bgeu	r2,r16,154c0 <__udivdi3+0xe4>
   154ac:	1445883a 	add	r2,r2,r17
   154b0:	b0ffffc4 	addi	r3,r22,-1
   154b4:	14400136 	bltu	r2,r17,154bc <__udivdi3+0xe0>
   154b8:	14012336 	bltu	r2,r16,15948 <__udivdi3+0x56c>
   154bc:	182d883a 	mov	r22,r3
   154c0:	1421c83a 	sub	r16,r2,r16
   154c4:	a80b883a 	mov	r5,r21
   154c8:	8009883a 	mov	r4,r16
   154cc:	000860c0 	call	860c <__umodsi3>
   154d0:	1027883a 	mov	r19,r2
   154d4:	a80b883a 	mov	r5,r21
   154d8:	8009883a 	mov	r4,r16
   154dc:	00085a80 	call	85a8 <__udivsi3>
   154e0:	9826943a 	slli	r19,r19,16
   154e4:	a0a9383a 	mul	r20,r20,r2
   154e8:	94bfffcc 	andi	r18,r18,65535
   154ec:	94e4b03a 	or	r18,r18,r19
   154f0:	9500052e 	bgeu	r18,r20,15508 <__udivdi3+0x12c>
   154f4:	8ca5883a 	add	r18,r17,r18
   154f8:	10ffffc4 	addi	r3,r2,-1
   154fc:	9440f136 	bltu	r18,r17,158c4 <__udivdi3+0x4e8>
   15500:	9500f02e 	bgeu	r18,r20,158c4 <__udivdi3+0x4e8>
   15504:	10bfff84 	addi	r2,r2,-2
   15508:	b00c943a 	slli	r6,r22,16
   1550c:	0007883a 	mov	r3,zero
   15510:	3084b03a 	or	r2,r6,r2
   15514:	00005906 	br	1567c <__udivdi3+0x2a0>
   15518:	29c05636 	bltu	r5,r7,15674 <__udivdi3+0x298>
   1551c:	00bfffd4 	movui	r2,65535
   15520:	11c0622e 	bgeu	r2,r7,156ac <__udivdi3+0x2d0>
   15524:	00804034 	movhi	r2,256
   15528:	10bfffc4 	addi	r2,r2,-1
   1552c:	11c0ee36 	bltu	r2,r7,158e8 <__udivdi3+0x50c>
   15530:	00800404 	movi	r2,16
   15534:	3886d83a 	srl	r3,r7,r2
   15538:	01020034 	movhi	r4,2048
   1553c:	2100b304 	addi	r4,r4,716
   15540:	20c7883a 	add	r3,r4,r3
   15544:	18c00003 	ldbu	r3,0(r3)
   15548:	05400804 	movi	r21,32
   1554c:	1885883a 	add	r2,r3,r2
   15550:	a8abc83a 	sub	r21,r21,r2
   15554:	a800621e 	bne	r21,zero,156e0 <__udivdi3+0x304>
   15558:	3c00e936 	bltu	r7,r16,15900 <__udivdi3+0x524>
   1555c:	9985403a 	cmpgeu	r2,r19,r6
   15560:	0007883a 	mov	r3,zero
   15564:	00004506 	br	1567c <__udivdi3+0x2a0>
   15568:	3000041e 	bne	r6,zero,1557c <__udivdi3+0x1a0>
   1556c:	000b883a 	mov	r5,zero
   15570:	01000044 	movi	r4,1
   15574:	00085a80 	call	85a8 <__udivsi3>
   15578:	1023883a 	mov	r17,r2
   1557c:	00bfffd4 	movui	r2,65535
   15580:	14404e2e 	bgeu	r2,r17,156bc <__udivdi3+0x2e0>
   15584:	00804034 	movhi	r2,256
   15588:	10bfffc4 	addi	r2,r2,-1
   1558c:	1440d836 	bltu	r2,r17,158f0 <__udivdi3+0x514>
   15590:	00800404 	movi	r2,16
   15594:	8886d83a 	srl	r3,r17,r2
   15598:	01020034 	movhi	r4,2048
   1559c:	2100b304 	addi	r4,r4,716
   155a0:	20c7883a 	add	r3,r4,r3
   155a4:	18c00003 	ldbu	r3,0(r3)
   155a8:	1885883a 	add	r2,r3,r2
   155ac:	00c00804 	movi	r3,32
   155b0:	1887c83a 	sub	r3,r3,r2
   155b4:	18008f1e 	bne	r3,zero,157f4 <__udivdi3+0x418>
   155b8:	882ad43a 	srli	r21,r17,16
   155bc:	8461c83a 	sub	r16,r16,r17
   155c0:	8d3fffcc 	andi	r20,r17,65535
   155c4:	00c00044 	movi	r3,1
   155c8:	8009883a 	mov	r4,r16
   155cc:	a80b883a 	mov	r5,r21
   155d0:	d8c00015 	stw	r3,0(sp)
   155d4:	000860c0 	call	860c <__umodsi3>
   155d8:	8009883a 	mov	r4,r16
   155dc:	a80b883a 	mov	r5,r21
   155e0:	1027883a 	mov	r19,r2
   155e4:	00085a80 	call	85a8 <__udivsi3>
   155e8:	9826943a 	slli	r19,r19,16
   155ec:	9008d43a 	srli	r4,r18,16
   155f0:	1521383a 	mul	r16,r2,r20
   155f4:	102d883a 	mov	r22,r2
   155f8:	24c8b03a 	or	r4,r4,r19
   155fc:	d8c00017 	ldw	r3,0(sp)
   15600:	2400052e 	bgeu	r4,r16,15618 <__udivdi3+0x23c>
   15604:	2449883a 	add	r4,r4,r17
   15608:	b0bfffc4 	addi	r2,r22,-1
   1560c:	24400136 	bltu	r4,r17,15614 <__udivdi3+0x238>
   15610:	2400ca36 	bltu	r4,r16,1593c <__udivdi3+0x560>
   15614:	102d883a 	mov	r22,r2
   15618:	2421c83a 	sub	r16,r4,r16
   1561c:	a80b883a 	mov	r5,r21
   15620:	8009883a 	mov	r4,r16
   15624:	d8c00015 	stw	r3,0(sp)
   15628:	000860c0 	call	860c <__umodsi3>
   1562c:	1027883a 	mov	r19,r2
   15630:	a80b883a 	mov	r5,r21
   15634:	8009883a 	mov	r4,r16
   15638:	00085a80 	call	85a8 <__udivsi3>
   1563c:	9826943a 	slli	r19,r19,16
   15640:	1529383a 	mul	r20,r2,r20
   15644:	94bfffcc 	andi	r18,r18,65535
   15648:	94e4b03a 	or	r18,r18,r19
   1564c:	d8c00017 	ldw	r3,0(sp)
   15650:	9500052e 	bgeu	r18,r20,15668 <__udivdi3+0x28c>
   15654:	8ca5883a 	add	r18,r17,r18
   15658:	113fffc4 	addi	r4,r2,-1
   1565c:	94409736 	bltu	r18,r17,158bc <__udivdi3+0x4e0>
   15660:	9500962e 	bgeu	r18,r20,158bc <__udivdi3+0x4e0>
   15664:	10bfff84 	addi	r2,r2,-2
   15668:	b00c943a 	slli	r6,r22,16
   1566c:	3084b03a 	or	r2,r6,r2
   15670:	00000206 	br	1567c <__udivdi3+0x2a0>
   15674:	0007883a 	mov	r3,zero
   15678:	0005883a 	mov	r2,zero
   1567c:	dfc00a17 	ldw	ra,40(sp)
   15680:	df000917 	ldw	fp,36(sp)
   15684:	ddc00817 	ldw	r23,32(sp)
   15688:	dd800717 	ldw	r22,28(sp)
   1568c:	dd400617 	ldw	r21,24(sp)
   15690:	dd000517 	ldw	r20,20(sp)
   15694:	dcc00417 	ldw	r19,16(sp)
   15698:	dc800317 	ldw	r18,12(sp)
   1569c:	dc400217 	ldw	r17,8(sp)
   156a0:	dc000117 	ldw	r16,4(sp)
   156a4:	dec00b04 	addi	sp,sp,44
   156a8:	f800283a 	ret
   156ac:	00803fc4 	movi	r2,255
   156b0:	11c5803a 	cmpltu	r2,r2,r7
   156b4:	100490fa 	slli	r2,r2,3
   156b8:	003f9e06 	br	15534 <__alt_data_end+0xf0015534>
   156bc:	00803fc4 	movi	r2,255
   156c0:	1445803a 	cmpltu	r2,r2,r17
   156c4:	100490fa 	slli	r2,r2,3
   156c8:	003fb206 	br	15594 <__alt_data_end+0xf0015594>
   156cc:	00804034 	movhi	r2,256
   156d0:	10bfffc4 	addi	r2,r2,-1
   156d4:	11808836 	bltu	r2,r6,158f8 <__udivdi3+0x51c>
   156d8:	00800404 	movi	r2,16
   156dc:	003f5606 	br	15438 <__alt_data_end+0xf0015438>
   156e0:	30aed83a 	srl	r23,r6,r2
   156e4:	3d4e983a 	sll	r7,r7,r21
   156e8:	80acd83a 	srl	r22,r16,r2
   156ec:	9884d83a 	srl	r2,r19,r2
   156f0:	3deeb03a 	or	r23,r7,r23
   156f4:	b824d43a 	srli	r18,r23,16
   156f8:	8560983a 	sll	r16,r16,r21
   156fc:	b009883a 	mov	r4,r22
   15700:	900b883a 	mov	r5,r18
   15704:	3568983a 	sll	r20,r6,r21
   15708:	1420b03a 	or	r16,r2,r16
   1570c:	000860c0 	call	860c <__umodsi3>
   15710:	b009883a 	mov	r4,r22
   15714:	900b883a 	mov	r5,r18
   15718:	1023883a 	mov	r17,r2
   1571c:	00085a80 	call	85a8 <__udivsi3>
   15720:	8808943a 	slli	r4,r17,16
   15724:	bf3fffcc 	andi	fp,r23,65535
   15728:	8006d43a 	srli	r3,r16,16
   1572c:	e0a3383a 	mul	r17,fp,r2
   15730:	100d883a 	mov	r6,r2
   15734:	1906b03a 	or	r3,r3,r4
   15738:	1c40042e 	bgeu	r3,r17,1574c <__udivdi3+0x370>
   1573c:	1dc7883a 	add	r3,r3,r23
   15740:	10bfffc4 	addi	r2,r2,-1
   15744:	1dc0752e 	bgeu	r3,r23,1591c <__udivdi3+0x540>
   15748:	100d883a 	mov	r6,r2
   1574c:	1c63c83a 	sub	r17,r3,r17
   15750:	900b883a 	mov	r5,r18
   15754:	8809883a 	mov	r4,r17
   15758:	d9800015 	stw	r6,0(sp)
   1575c:	000860c0 	call	860c <__umodsi3>
   15760:	102d883a 	mov	r22,r2
   15764:	8809883a 	mov	r4,r17
   15768:	900b883a 	mov	r5,r18
   1576c:	00085a80 	call	85a8 <__udivsi3>
   15770:	b02c943a 	slli	r22,r22,16
   15774:	e089383a 	mul	r4,fp,r2
   15778:	843fffcc 	andi	r16,r16,65535
   1577c:	85a0b03a 	or	r16,r16,r22
   15780:	d9800017 	ldw	r6,0(sp)
   15784:	8100042e 	bgeu	r16,r4,15798 <__udivdi3+0x3bc>
   15788:	85e1883a 	add	r16,r16,r23
   1578c:	10ffffc4 	addi	r3,r2,-1
   15790:	85c05e2e 	bgeu	r16,r23,1590c <__udivdi3+0x530>
   15794:	1805883a 	mov	r2,r3
   15798:	300c943a 	slli	r6,r6,16
   1579c:	a17fffcc 	andi	r5,r20,65535
   157a0:	a028d43a 	srli	r20,r20,16
   157a4:	3084b03a 	or	r2,r6,r2
   157a8:	10ffffcc 	andi	r3,r2,65535
   157ac:	100cd43a 	srli	r6,r2,16
   157b0:	194f383a 	mul	r7,r3,r5
   157b4:	1d07383a 	mul	r3,r3,r20
   157b8:	314b383a 	mul	r5,r6,r5
   157bc:	3810d43a 	srli	r8,r7,16
   157c0:	8121c83a 	sub	r16,r16,r4
   157c4:	1947883a 	add	r3,r3,r5
   157c8:	40c7883a 	add	r3,r8,r3
   157cc:	350d383a 	mul	r6,r6,r20
   157d0:	1940022e 	bgeu	r3,r5,157dc <__udivdi3+0x400>
   157d4:	01000074 	movhi	r4,1
   157d8:	310d883a 	add	r6,r6,r4
   157dc:	1828d43a 	srli	r20,r3,16
   157e0:	a18d883a 	add	r6,r20,r6
   157e4:	81803e36 	bltu	r16,r6,158e0 <__udivdi3+0x504>
   157e8:	81803826 	beq	r16,r6,158cc <__udivdi3+0x4f0>
   157ec:	0007883a 	mov	r3,zero
   157f0:	003fa206 	br	1567c <__alt_data_end+0xf001567c>
   157f4:	88e2983a 	sll	r17,r17,r3
   157f8:	80a8d83a 	srl	r20,r16,r2
   157fc:	80e0983a 	sll	r16,r16,r3
   15800:	882ad43a 	srli	r21,r17,16
   15804:	9884d83a 	srl	r2,r19,r2
   15808:	a009883a 	mov	r4,r20
   1580c:	a80b883a 	mov	r5,r21
   15810:	142eb03a 	or	r23,r2,r16
   15814:	98e4983a 	sll	r18,r19,r3
   15818:	000860c0 	call	860c <__umodsi3>
   1581c:	a009883a 	mov	r4,r20
   15820:	a80b883a 	mov	r5,r21
   15824:	1021883a 	mov	r16,r2
   15828:	00085a80 	call	85a8 <__udivsi3>
   1582c:	1039883a 	mov	fp,r2
   15830:	8d3fffcc 	andi	r20,r17,65535
   15834:	8020943a 	slli	r16,r16,16
   15838:	b804d43a 	srli	r2,r23,16
   1583c:	a72d383a 	mul	r22,r20,fp
   15840:	1404b03a 	or	r2,r2,r16
   15844:	1580062e 	bgeu	r2,r22,15860 <__udivdi3+0x484>
   15848:	1445883a 	add	r2,r2,r17
   1584c:	e0ffffc4 	addi	r3,fp,-1
   15850:	14403836 	bltu	r2,r17,15934 <__udivdi3+0x558>
   15854:	1580372e 	bgeu	r2,r22,15934 <__udivdi3+0x558>
   15858:	e73fff84 	addi	fp,fp,-2
   1585c:	1445883a 	add	r2,r2,r17
   15860:	15adc83a 	sub	r22,r2,r22
   15864:	a80b883a 	mov	r5,r21
   15868:	b009883a 	mov	r4,r22
   1586c:	000860c0 	call	860c <__umodsi3>
   15870:	1027883a 	mov	r19,r2
   15874:	b009883a 	mov	r4,r22
   15878:	a80b883a 	mov	r5,r21
   1587c:	00085a80 	call	85a8 <__udivsi3>
   15880:	9826943a 	slli	r19,r19,16
   15884:	a0a1383a 	mul	r16,r20,r2
   15888:	b93fffcc 	andi	r4,r23,65535
   1588c:	24c8b03a 	or	r4,r4,r19
   15890:	2400062e 	bgeu	r4,r16,158ac <__udivdi3+0x4d0>
   15894:	2449883a 	add	r4,r4,r17
   15898:	10ffffc4 	addi	r3,r2,-1
   1589c:	24402336 	bltu	r4,r17,1592c <__udivdi3+0x550>
   158a0:	2400222e 	bgeu	r4,r16,1592c <__udivdi3+0x550>
   158a4:	10bfff84 	addi	r2,r2,-2
   158a8:	2449883a 	add	r4,r4,r17
   158ac:	e038943a 	slli	fp,fp,16
   158b0:	2421c83a 	sub	r16,r4,r16
   158b4:	e086b03a 	or	r3,fp,r2
   158b8:	003f4306 	br	155c8 <__alt_data_end+0xf00155c8>
   158bc:	2005883a 	mov	r2,r4
   158c0:	003f6906 	br	15668 <__alt_data_end+0xf0015668>
   158c4:	1805883a 	mov	r2,r3
   158c8:	003f0f06 	br	15508 <__alt_data_end+0xf0015508>
   158cc:	1806943a 	slli	r3,r3,16
   158d0:	9d66983a 	sll	r19,r19,r21
   158d4:	39ffffcc 	andi	r7,r7,65535
   158d8:	19c7883a 	add	r3,r3,r7
   158dc:	98ffc32e 	bgeu	r19,r3,157ec <__alt_data_end+0xf00157ec>
   158e0:	10bfffc4 	addi	r2,r2,-1
   158e4:	003fc106 	br	157ec <__alt_data_end+0xf00157ec>
   158e8:	00800604 	movi	r2,24
   158ec:	003f1106 	br	15534 <__alt_data_end+0xf0015534>
   158f0:	00800604 	movi	r2,24
   158f4:	003f2706 	br	15594 <__alt_data_end+0xf0015594>
   158f8:	00800604 	movi	r2,24
   158fc:	003ece06 	br	15438 <__alt_data_end+0xf0015438>
   15900:	0007883a 	mov	r3,zero
   15904:	00800044 	movi	r2,1
   15908:	003f5c06 	br	1567c <__alt_data_end+0xf001567c>
   1590c:	813fa12e 	bgeu	r16,r4,15794 <__alt_data_end+0xf0015794>
   15910:	10bfff84 	addi	r2,r2,-2
   15914:	85e1883a 	add	r16,r16,r23
   15918:	003f9f06 	br	15798 <__alt_data_end+0xf0015798>
   1591c:	1c7f8a2e 	bgeu	r3,r17,15748 <__alt_data_end+0xf0015748>
   15920:	31bfff84 	addi	r6,r6,-2
   15924:	1dc7883a 	add	r3,r3,r23
   15928:	003f8806 	br	1574c <__alt_data_end+0xf001574c>
   1592c:	1805883a 	mov	r2,r3
   15930:	003fde06 	br	158ac <__alt_data_end+0xf00158ac>
   15934:	1839883a 	mov	fp,r3
   15938:	003fc906 	br	15860 <__alt_data_end+0xf0015860>
   1593c:	b5bfff84 	addi	r22,r22,-2
   15940:	2449883a 	add	r4,r4,r17
   15944:	003f3406 	br	15618 <__alt_data_end+0xf0015618>
   15948:	b5bfff84 	addi	r22,r22,-2
   1594c:	1445883a 	add	r2,r2,r17
   15950:	003edb06 	br	154c0 <__alt_data_end+0xf00154c0>

00015954 <__umoddi3>:
   15954:	defff404 	addi	sp,sp,-48
   15958:	df000a15 	stw	fp,40(sp)
   1595c:	dc400315 	stw	r17,12(sp)
   15960:	dc000215 	stw	r16,8(sp)
   15964:	dfc00b15 	stw	ra,44(sp)
   15968:	ddc00915 	stw	r23,36(sp)
   1596c:	dd800815 	stw	r22,32(sp)
   15970:	dd400715 	stw	r21,28(sp)
   15974:	dd000615 	stw	r20,24(sp)
   15978:	dcc00515 	stw	r19,20(sp)
   1597c:	dc800415 	stw	r18,16(sp)
   15980:	2021883a 	mov	r16,r4
   15984:	2823883a 	mov	r17,r5
   15988:	2839883a 	mov	fp,r5
   1598c:	38003c1e 	bne	r7,zero,15a80 <__umoddi3+0x12c>
   15990:	3027883a 	mov	r19,r6
   15994:	2029883a 	mov	r20,r4
   15998:	2980512e 	bgeu	r5,r6,15ae0 <__umoddi3+0x18c>
   1599c:	00bfffd4 	movui	r2,65535
   159a0:	11809a36 	bltu	r2,r6,15c0c <__umoddi3+0x2b8>
   159a4:	01003fc4 	movi	r4,255
   159a8:	2189803a 	cmpltu	r4,r4,r6
   159ac:	200890fa 	slli	r4,r4,3
   159b0:	3104d83a 	srl	r2,r6,r4
   159b4:	00c20034 	movhi	r3,2048
   159b8:	18c0b304 	addi	r3,r3,716
   159bc:	1885883a 	add	r2,r3,r2
   159c0:	10c00003 	ldbu	r3,0(r2)
   159c4:	00800804 	movi	r2,32
   159c8:	1909883a 	add	r4,r3,r4
   159cc:	1125c83a 	sub	r18,r2,r4
   159d0:	90000526 	beq	r18,zero,159e8 <__umoddi3+0x94>
   159d4:	8ca2983a 	sll	r17,r17,r18
   159d8:	8108d83a 	srl	r4,r16,r4
   159dc:	34a6983a 	sll	r19,r6,r18
   159e0:	84a8983a 	sll	r20,r16,r18
   159e4:	2478b03a 	or	fp,r4,r17
   159e8:	982ed43a 	srli	r23,r19,16
   159ec:	e009883a 	mov	r4,fp
   159f0:	9dbfffcc 	andi	r22,r19,65535
   159f4:	b80b883a 	mov	r5,r23
   159f8:	000860c0 	call	860c <__umodsi3>
   159fc:	e009883a 	mov	r4,fp
   15a00:	b80b883a 	mov	r5,r23
   15a04:	102b883a 	mov	r21,r2
   15a08:	00085a80 	call	85a8 <__udivsi3>
   15a0c:	a806943a 	slli	r3,r21,16
   15a10:	a008d43a 	srli	r4,r20,16
   15a14:	b085383a 	mul	r2,r22,r2
   15a18:	20c8b03a 	or	r4,r4,r3
   15a1c:	2080032e 	bgeu	r4,r2,15a2c <__umoddi3+0xd8>
   15a20:	24c9883a 	add	r4,r4,r19
   15a24:	24c00136 	bltu	r4,r19,15a2c <__umoddi3+0xd8>
   15a28:	20811036 	bltu	r4,r2,15e6c <__umoddi3+0x518>
   15a2c:	20abc83a 	sub	r21,r4,r2
   15a30:	b80b883a 	mov	r5,r23
   15a34:	a809883a 	mov	r4,r21
   15a38:	000860c0 	call	860c <__umodsi3>
   15a3c:	1023883a 	mov	r17,r2
   15a40:	b80b883a 	mov	r5,r23
   15a44:	a809883a 	mov	r4,r21
   15a48:	00085a80 	call	85a8 <__udivsi3>
   15a4c:	8822943a 	slli	r17,r17,16
   15a50:	b085383a 	mul	r2,r22,r2
   15a54:	a0ffffcc 	andi	r3,r20,65535
   15a58:	1c46b03a 	or	r3,r3,r17
   15a5c:	1880042e 	bgeu	r3,r2,15a70 <__umoddi3+0x11c>
   15a60:	1cc7883a 	add	r3,r3,r19
   15a64:	1cc00236 	bltu	r3,r19,15a70 <__umoddi3+0x11c>
   15a68:	1880012e 	bgeu	r3,r2,15a70 <__umoddi3+0x11c>
   15a6c:	1cc7883a 	add	r3,r3,r19
   15a70:	1885c83a 	sub	r2,r3,r2
   15a74:	1484d83a 	srl	r2,r2,r18
   15a78:	0007883a 	mov	r3,zero
   15a7c:	00004f06 	br	15bbc <__umoddi3+0x268>
   15a80:	29c04c36 	bltu	r5,r7,15bb4 <__umoddi3+0x260>
   15a84:	00bfffd4 	movui	r2,65535
   15a88:	11c0582e 	bgeu	r2,r7,15bec <__umoddi3+0x298>
   15a8c:	00804034 	movhi	r2,256
   15a90:	10bfffc4 	addi	r2,r2,-1
   15a94:	11c0e736 	bltu	r2,r7,15e34 <__umoddi3+0x4e0>
   15a98:	01000404 	movi	r4,16
   15a9c:	3904d83a 	srl	r2,r7,r4
   15aa0:	00c20034 	movhi	r3,2048
   15aa4:	18c0b304 	addi	r3,r3,716
   15aa8:	1885883a 	add	r2,r3,r2
   15aac:	14c00003 	ldbu	r19,0(r2)
   15ab0:	00c00804 	movi	r3,32
   15ab4:	9927883a 	add	r19,r19,r4
   15ab8:	1ce9c83a 	sub	r20,r3,r19
   15abc:	a000581e 	bne	r20,zero,15c20 <__umoddi3+0x2cc>
   15ac0:	3c400136 	bltu	r7,r17,15ac8 <__umoddi3+0x174>
   15ac4:	8180eb36 	bltu	r16,r6,15e74 <__umoddi3+0x520>
   15ac8:	8185c83a 	sub	r2,r16,r6
   15acc:	89e3c83a 	sub	r17,r17,r7
   15ad0:	8089803a 	cmpltu	r4,r16,r2
   15ad4:	8939c83a 	sub	fp,r17,r4
   15ad8:	e007883a 	mov	r3,fp
   15adc:	00003706 	br	15bbc <__umoddi3+0x268>
   15ae0:	3000041e 	bne	r6,zero,15af4 <__umoddi3+0x1a0>
   15ae4:	000b883a 	mov	r5,zero
   15ae8:	01000044 	movi	r4,1
   15aec:	00085a80 	call	85a8 <__udivsi3>
   15af0:	1027883a 	mov	r19,r2
   15af4:	00bfffd4 	movui	r2,65535
   15af8:	14c0402e 	bgeu	r2,r19,15bfc <__umoddi3+0x2a8>
   15afc:	00804034 	movhi	r2,256
   15b00:	10bfffc4 	addi	r2,r2,-1
   15b04:	14c0cd36 	bltu	r2,r19,15e3c <__umoddi3+0x4e8>
   15b08:	00800404 	movi	r2,16
   15b0c:	9886d83a 	srl	r3,r19,r2
   15b10:	01020034 	movhi	r4,2048
   15b14:	2100b304 	addi	r4,r4,716
   15b18:	20c7883a 	add	r3,r4,r3
   15b1c:	18c00003 	ldbu	r3,0(r3)
   15b20:	1887883a 	add	r3,r3,r2
   15b24:	00800804 	movi	r2,32
   15b28:	10e5c83a 	sub	r18,r2,r3
   15b2c:	9000901e 	bne	r18,zero,15d70 <__umoddi3+0x41c>
   15b30:	982cd43a 	srli	r22,r19,16
   15b34:	8ce3c83a 	sub	r17,r17,r19
   15b38:	9d7fffcc 	andi	r21,r19,65535
   15b3c:	b00b883a 	mov	r5,r22
   15b40:	8809883a 	mov	r4,r17
   15b44:	000860c0 	call	860c <__umodsi3>
   15b48:	8809883a 	mov	r4,r17
   15b4c:	b00b883a 	mov	r5,r22
   15b50:	1021883a 	mov	r16,r2
   15b54:	00085a80 	call	85a8 <__udivsi3>
   15b58:	8006943a 	slli	r3,r16,16
   15b5c:	a008d43a 	srli	r4,r20,16
   15b60:	1545383a 	mul	r2,r2,r21
   15b64:	20c8b03a 	or	r4,r4,r3
   15b68:	2080042e 	bgeu	r4,r2,15b7c <__umoddi3+0x228>
   15b6c:	24c9883a 	add	r4,r4,r19
   15b70:	24c00236 	bltu	r4,r19,15b7c <__umoddi3+0x228>
   15b74:	2080012e 	bgeu	r4,r2,15b7c <__umoddi3+0x228>
   15b78:	24c9883a 	add	r4,r4,r19
   15b7c:	20a1c83a 	sub	r16,r4,r2
   15b80:	b00b883a 	mov	r5,r22
   15b84:	8009883a 	mov	r4,r16
   15b88:	000860c0 	call	860c <__umodsi3>
   15b8c:	1023883a 	mov	r17,r2
   15b90:	b00b883a 	mov	r5,r22
   15b94:	8009883a 	mov	r4,r16
   15b98:	00085a80 	call	85a8 <__udivsi3>
   15b9c:	8822943a 	slli	r17,r17,16
   15ba0:	1545383a 	mul	r2,r2,r21
   15ba4:	a53fffcc 	andi	r20,r20,65535
   15ba8:	a446b03a 	or	r3,r20,r17
   15bac:	18bfb02e 	bgeu	r3,r2,15a70 <__alt_data_end+0xf0015a70>
   15bb0:	003fab06 	br	15a60 <__alt_data_end+0xf0015a60>
   15bb4:	2005883a 	mov	r2,r4
   15bb8:	2807883a 	mov	r3,r5
   15bbc:	dfc00b17 	ldw	ra,44(sp)
   15bc0:	df000a17 	ldw	fp,40(sp)
   15bc4:	ddc00917 	ldw	r23,36(sp)
   15bc8:	dd800817 	ldw	r22,32(sp)
   15bcc:	dd400717 	ldw	r21,28(sp)
   15bd0:	dd000617 	ldw	r20,24(sp)
   15bd4:	dcc00517 	ldw	r19,20(sp)
   15bd8:	dc800417 	ldw	r18,16(sp)
   15bdc:	dc400317 	ldw	r17,12(sp)
   15be0:	dc000217 	ldw	r16,8(sp)
   15be4:	dec00c04 	addi	sp,sp,48
   15be8:	f800283a 	ret
   15bec:	04c03fc4 	movi	r19,255
   15bf0:	99c9803a 	cmpltu	r4,r19,r7
   15bf4:	200890fa 	slli	r4,r4,3
   15bf8:	003fa806 	br	15a9c <__alt_data_end+0xf0015a9c>
   15bfc:	00803fc4 	movi	r2,255
   15c00:	14c5803a 	cmpltu	r2,r2,r19
   15c04:	100490fa 	slli	r2,r2,3
   15c08:	003fc006 	br	15b0c <__alt_data_end+0xf0015b0c>
   15c0c:	00804034 	movhi	r2,256
   15c10:	10bfffc4 	addi	r2,r2,-1
   15c14:	11808b36 	bltu	r2,r6,15e44 <__umoddi3+0x4f0>
   15c18:	01000404 	movi	r4,16
   15c1c:	003f6406 	br	159b0 <__alt_data_end+0xf00159b0>
   15c20:	34c4d83a 	srl	r2,r6,r19
   15c24:	3d0e983a 	sll	r7,r7,r20
   15c28:	8cf8d83a 	srl	fp,r17,r19
   15c2c:	8d10983a 	sll	r8,r17,r20
   15c30:	38aab03a 	or	r21,r7,r2
   15c34:	a82cd43a 	srli	r22,r21,16
   15c38:	84e2d83a 	srl	r17,r16,r19
   15c3c:	e009883a 	mov	r4,fp
   15c40:	b00b883a 	mov	r5,r22
   15c44:	8a22b03a 	or	r17,r17,r8
   15c48:	3524983a 	sll	r18,r6,r20
   15c4c:	000860c0 	call	860c <__umodsi3>
   15c50:	e009883a 	mov	r4,fp
   15c54:	b00b883a 	mov	r5,r22
   15c58:	102f883a 	mov	r23,r2
   15c5c:	00085a80 	call	85a8 <__udivsi3>
   15c60:	100d883a 	mov	r6,r2
   15c64:	b808943a 	slli	r4,r23,16
   15c68:	aa3fffcc 	andi	r8,r21,65535
   15c6c:	8804d43a 	srli	r2,r17,16
   15c70:	41af383a 	mul	r23,r8,r6
   15c74:	8520983a 	sll	r16,r16,r20
   15c78:	1104b03a 	or	r2,r2,r4
   15c7c:	15c0042e 	bgeu	r2,r23,15c90 <__umoddi3+0x33c>
   15c80:	1545883a 	add	r2,r2,r21
   15c84:	30ffffc4 	addi	r3,r6,-1
   15c88:	1540742e 	bgeu	r2,r21,15e5c <__umoddi3+0x508>
   15c8c:	180d883a 	mov	r6,r3
   15c90:	15efc83a 	sub	r23,r2,r23
   15c94:	b00b883a 	mov	r5,r22
   15c98:	b809883a 	mov	r4,r23
   15c9c:	d9800115 	stw	r6,4(sp)
   15ca0:	da000015 	stw	r8,0(sp)
   15ca4:	000860c0 	call	860c <__umodsi3>
   15ca8:	b00b883a 	mov	r5,r22
   15cac:	b809883a 	mov	r4,r23
   15cb0:	1039883a 	mov	fp,r2
   15cb4:	00085a80 	call	85a8 <__udivsi3>
   15cb8:	da000017 	ldw	r8,0(sp)
   15cbc:	e038943a 	slli	fp,fp,16
   15cc0:	100b883a 	mov	r5,r2
   15cc4:	4089383a 	mul	r4,r8,r2
   15cc8:	8a3fffcc 	andi	r8,r17,65535
   15ccc:	4710b03a 	or	r8,r8,fp
   15cd0:	d9800117 	ldw	r6,4(sp)
   15cd4:	4100042e 	bgeu	r8,r4,15ce8 <__umoddi3+0x394>
   15cd8:	4551883a 	add	r8,r8,r21
   15cdc:	10bfffc4 	addi	r2,r2,-1
   15ce0:	45405a2e 	bgeu	r8,r21,15e4c <__umoddi3+0x4f8>
   15ce4:	100b883a 	mov	r5,r2
   15ce8:	300c943a 	slli	r6,r6,16
   15cec:	91ffffcc 	andi	r7,r18,65535
   15cf0:	9004d43a 	srli	r2,r18,16
   15cf4:	314cb03a 	or	r6,r6,r5
   15cf8:	317fffcc 	andi	r5,r6,65535
   15cfc:	300cd43a 	srli	r6,r6,16
   15d00:	29d3383a 	mul	r9,r5,r7
   15d04:	288b383a 	mul	r5,r5,r2
   15d08:	31cf383a 	mul	r7,r6,r7
   15d0c:	4806d43a 	srli	r3,r9,16
   15d10:	4111c83a 	sub	r8,r8,r4
   15d14:	29cb883a 	add	r5,r5,r7
   15d18:	194b883a 	add	r5,r3,r5
   15d1c:	3085383a 	mul	r2,r6,r2
   15d20:	29c0022e 	bgeu	r5,r7,15d2c <__umoddi3+0x3d8>
   15d24:	00c00074 	movhi	r3,1
   15d28:	10c5883a 	add	r2,r2,r3
   15d2c:	2808d43a 	srli	r4,r5,16
   15d30:	280a943a 	slli	r5,r5,16
   15d34:	4a7fffcc 	andi	r9,r9,65535
   15d38:	2085883a 	add	r2,r4,r2
   15d3c:	2a4b883a 	add	r5,r5,r9
   15d40:	40803636 	bltu	r8,r2,15e1c <__umoddi3+0x4c8>
   15d44:	40804d26 	beq	r8,r2,15e7c <__umoddi3+0x528>
   15d48:	4089c83a 	sub	r4,r8,r2
   15d4c:	280f883a 	mov	r7,r5
   15d50:	81cfc83a 	sub	r7,r16,r7
   15d54:	81c7803a 	cmpltu	r3,r16,r7
   15d58:	20c7c83a 	sub	r3,r4,r3
   15d5c:	1cc4983a 	sll	r2,r3,r19
   15d60:	3d0ed83a 	srl	r7,r7,r20
   15d64:	1d06d83a 	srl	r3,r3,r20
   15d68:	11c4b03a 	or	r2,r2,r7
   15d6c:	003f9306 	br	15bbc <__alt_data_end+0xf0015bbc>
   15d70:	9ca6983a 	sll	r19,r19,r18
   15d74:	88e8d83a 	srl	r20,r17,r3
   15d78:	80c4d83a 	srl	r2,r16,r3
   15d7c:	982cd43a 	srli	r22,r19,16
   15d80:	8ca2983a 	sll	r17,r17,r18
   15d84:	a009883a 	mov	r4,r20
   15d88:	b00b883a 	mov	r5,r22
   15d8c:	1478b03a 	or	fp,r2,r17
   15d90:	000860c0 	call	860c <__umodsi3>
   15d94:	a009883a 	mov	r4,r20
   15d98:	b00b883a 	mov	r5,r22
   15d9c:	1023883a 	mov	r17,r2
   15da0:	00085a80 	call	85a8 <__udivsi3>
   15da4:	9d7fffcc 	andi	r21,r19,65535
   15da8:	880a943a 	slli	r5,r17,16
   15dac:	e008d43a 	srli	r4,fp,16
   15db0:	a885383a 	mul	r2,r21,r2
   15db4:	84a8983a 	sll	r20,r16,r18
   15db8:	2148b03a 	or	r4,r4,r5
   15dbc:	2080042e 	bgeu	r4,r2,15dd0 <__umoddi3+0x47c>
   15dc0:	24c9883a 	add	r4,r4,r19
   15dc4:	24c00236 	bltu	r4,r19,15dd0 <__umoddi3+0x47c>
   15dc8:	2080012e 	bgeu	r4,r2,15dd0 <__umoddi3+0x47c>
   15dcc:	24c9883a 	add	r4,r4,r19
   15dd0:	20a3c83a 	sub	r17,r4,r2
   15dd4:	b00b883a 	mov	r5,r22
   15dd8:	8809883a 	mov	r4,r17
   15ddc:	000860c0 	call	860c <__umodsi3>
   15de0:	102f883a 	mov	r23,r2
   15de4:	8809883a 	mov	r4,r17
   15de8:	b00b883a 	mov	r5,r22
   15dec:	00085a80 	call	85a8 <__udivsi3>
   15df0:	b82e943a 	slli	r23,r23,16
   15df4:	a885383a 	mul	r2,r21,r2
   15df8:	e13fffcc 	andi	r4,fp,65535
   15dfc:	25c8b03a 	or	r4,r4,r23
   15e00:	2080042e 	bgeu	r4,r2,15e14 <__umoddi3+0x4c0>
   15e04:	24c9883a 	add	r4,r4,r19
   15e08:	24c00236 	bltu	r4,r19,15e14 <__umoddi3+0x4c0>
   15e0c:	2080012e 	bgeu	r4,r2,15e14 <__umoddi3+0x4c0>
   15e10:	24c9883a 	add	r4,r4,r19
   15e14:	20a3c83a 	sub	r17,r4,r2
   15e18:	003f4806 	br	15b3c <__alt_data_end+0xf0015b3c>
   15e1c:	2c8fc83a 	sub	r7,r5,r18
   15e20:	1545c83a 	sub	r2,r2,r21
   15e24:	29cb803a 	cmpltu	r5,r5,r7
   15e28:	1145c83a 	sub	r2,r2,r5
   15e2c:	4089c83a 	sub	r4,r8,r2
   15e30:	003fc706 	br	15d50 <__alt_data_end+0xf0015d50>
   15e34:	01000604 	movi	r4,24
   15e38:	003f1806 	br	15a9c <__alt_data_end+0xf0015a9c>
   15e3c:	00800604 	movi	r2,24
   15e40:	003f3206 	br	15b0c <__alt_data_end+0xf0015b0c>
   15e44:	01000604 	movi	r4,24
   15e48:	003ed906 	br	159b0 <__alt_data_end+0xf00159b0>
   15e4c:	413fa52e 	bgeu	r8,r4,15ce4 <__alt_data_end+0xf0015ce4>
   15e50:	297fff84 	addi	r5,r5,-2
   15e54:	4551883a 	add	r8,r8,r21
   15e58:	003fa306 	br	15ce8 <__alt_data_end+0xf0015ce8>
   15e5c:	15ff8b2e 	bgeu	r2,r23,15c8c <__alt_data_end+0xf0015c8c>
   15e60:	31bfff84 	addi	r6,r6,-2
   15e64:	1545883a 	add	r2,r2,r21
   15e68:	003f8906 	br	15c90 <__alt_data_end+0xf0015c90>
   15e6c:	24c9883a 	add	r4,r4,r19
   15e70:	003eee06 	br	15a2c <__alt_data_end+0xf0015a2c>
   15e74:	8005883a 	mov	r2,r16
   15e78:	003f1706 	br	15ad8 <__alt_data_end+0xf0015ad8>
   15e7c:	817fe736 	bltu	r16,r5,15e1c <__alt_data_end+0xf0015e1c>
   15e80:	280f883a 	mov	r7,r5
   15e84:	0009883a 	mov	r4,zero
   15e88:	003fb106 	br	15d50 <__alt_data_end+0xf0015d50>

00015e8c <__adddf3>:
   15e8c:	02c00434 	movhi	r11,16
   15e90:	5affffc4 	addi	r11,r11,-1
   15e94:	2806d7fa 	srli	r3,r5,31
   15e98:	2ad4703a 	and	r10,r5,r11
   15e9c:	3ad2703a 	and	r9,r7,r11
   15ea0:	3804d53a 	srli	r2,r7,20
   15ea4:	3018d77a 	srli	r12,r6,29
   15ea8:	280ad53a 	srli	r5,r5,20
   15eac:	501490fa 	slli	r10,r10,3
   15eb0:	2010d77a 	srli	r8,r4,29
   15eb4:	481290fa 	slli	r9,r9,3
   15eb8:	380ed7fa 	srli	r7,r7,31
   15ebc:	defffb04 	addi	sp,sp,-20
   15ec0:	dc800215 	stw	r18,8(sp)
   15ec4:	dc400115 	stw	r17,4(sp)
   15ec8:	dc000015 	stw	r16,0(sp)
   15ecc:	dfc00415 	stw	ra,16(sp)
   15ed0:	dcc00315 	stw	r19,12(sp)
   15ed4:	1c803fcc 	andi	r18,r3,255
   15ed8:	2c01ffcc 	andi	r16,r5,2047
   15edc:	5210b03a 	or	r8,r10,r8
   15ee0:	202290fa 	slli	r17,r4,3
   15ee4:	1081ffcc 	andi	r2,r2,2047
   15ee8:	4b12b03a 	or	r9,r9,r12
   15eec:	300c90fa 	slli	r6,r6,3
   15ef0:	91c07526 	beq	r18,r7,160c8 <__adddf3+0x23c>
   15ef4:	8087c83a 	sub	r3,r16,r2
   15ef8:	00c0ab0e 	bge	zero,r3,161a8 <__adddf3+0x31c>
   15efc:	10002a1e 	bne	r2,zero,15fa8 <__adddf3+0x11c>
   15f00:	4984b03a 	or	r2,r9,r6
   15f04:	1000961e 	bne	r2,zero,16160 <__adddf3+0x2d4>
   15f08:	888001cc 	andi	r2,r17,7
   15f0c:	10000726 	beq	r2,zero,15f2c <__adddf3+0xa0>
   15f10:	888003cc 	andi	r2,r17,15
   15f14:	00c00104 	movi	r3,4
   15f18:	10c00426 	beq	r2,r3,15f2c <__adddf3+0xa0>
   15f1c:	88c7883a 	add	r3,r17,r3
   15f20:	1c63803a 	cmpltu	r17,r3,r17
   15f24:	4451883a 	add	r8,r8,r17
   15f28:	1823883a 	mov	r17,r3
   15f2c:	4080202c 	andhi	r2,r8,128
   15f30:	10005926 	beq	r2,zero,16098 <__adddf3+0x20c>
   15f34:	84000044 	addi	r16,r16,1
   15f38:	0081ffc4 	movi	r2,2047
   15f3c:	8080ba26 	beq	r16,r2,16228 <__adddf3+0x39c>
   15f40:	00bfe034 	movhi	r2,65408
   15f44:	10bfffc4 	addi	r2,r2,-1
   15f48:	4090703a 	and	r8,r8,r2
   15f4c:	4004977a 	slli	r2,r8,29
   15f50:	4010927a 	slli	r8,r8,9
   15f54:	8822d0fa 	srli	r17,r17,3
   15f58:	8401ffcc 	andi	r16,r16,2047
   15f5c:	4010d33a 	srli	r8,r8,12
   15f60:	9007883a 	mov	r3,r18
   15f64:	1444b03a 	or	r2,r2,r17
   15f68:	8401ffcc 	andi	r16,r16,2047
   15f6c:	8020953a 	slli	r16,r16,20
   15f70:	18c03fcc 	andi	r3,r3,255
   15f74:	01000434 	movhi	r4,16
   15f78:	213fffc4 	addi	r4,r4,-1
   15f7c:	180697fa 	slli	r3,r3,31
   15f80:	4110703a 	and	r8,r8,r4
   15f84:	4410b03a 	or	r8,r8,r16
   15f88:	40c6b03a 	or	r3,r8,r3
   15f8c:	dfc00417 	ldw	ra,16(sp)
   15f90:	dcc00317 	ldw	r19,12(sp)
   15f94:	dc800217 	ldw	r18,8(sp)
   15f98:	dc400117 	ldw	r17,4(sp)
   15f9c:	dc000017 	ldw	r16,0(sp)
   15fa0:	dec00504 	addi	sp,sp,20
   15fa4:	f800283a 	ret
   15fa8:	0081ffc4 	movi	r2,2047
   15fac:	80bfd626 	beq	r16,r2,15f08 <__alt_data_end+0xf0015f08>
   15fb0:	4a402034 	orhi	r9,r9,128
   15fb4:	00800e04 	movi	r2,56
   15fb8:	10c09f16 	blt	r2,r3,16238 <__adddf3+0x3ac>
   15fbc:	008007c4 	movi	r2,31
   15fc0:	10c0c216 	blt	r2,r3,162cc <__adddf3+0x440>
   15fc4:	00800804 	movi	r2,32
   15fc8:	10c5c83a 	sub	r2,r2,r3
   15fcc:	488a983a 	sll	r5,r9,r2
   15fd0:	30c8d83a 	srl	r4,r6,r3
   15fd4:	3084983a 	sll	r2,r6,r2
   15fd8:	48c6d83a 	srl	r3,r9,r3
   15fdc:	290cb03a 	or	r6,r5,r4
   15fe0:	1004c03a 	cmpne	r2,r2,zero
   15fe4:	308cb03a 	or	r6,r6,r2
   15fe8:	898dc83a 	sub	r6,r17,r6
   15fec:	89a3803a 	cmpltu	r17,r17,r6
   15ff0:	40d1c83a 	sub	r8,r8,r3
   15ff4:	4451c83a 	sub	r8,r8,r17
   15ff8:	3023883a 	mov	r17,r6
   15ffc:	4080202c 	andhi	r2,r8,128
   16000:	10002326 	beq	r2,zero,16090 <__adddf3+0x204>
   16004:	04c02034 	movhi	r19,128
   16008:	9cffffc4 	addi	r19,r19,-1
   1600c:	44e6703a 	and	r19,r8,r19
   16010:	98007626 	beq	r19,zero,161ec <__adddf3+0x360>
   16014:	9809883a 	mov	r4,r19
   16018:	000844c0 	call	844c <__clzsi2>
   1601c:	10fffe04 	addi	r3,r2,-8
   16020:	010007c4 	movi	r4,31
   16024:	20c07716 	blt	r4,r3,16204 <__adddf3+0x378>
   16028:	00800804 	movi	r2,32
   1602c:	10c5c83a 	sub	r2,r2,r3
   16030:	8884d83a 	srl	r2,r17,r2
   16034:	98d0983a 	sll	r8,r19,r3
   16038:	88e2983a 	sll	r17,r17,r3
   1603c:	1204b03a 	or	r2,r2,r8
   16040:	1c007416 	blt	r3,r16,16214 <__adddf3+0x388>
   16044:	1c21c83a 	sub	r16,r3,r16
   16048:	82000044 	addi	r8,r16,1
   1604c:	00c007c4 	movi	r3,31
   16050:	1a009116 	blt	r3,r8,16298 <__adddf3+0x40c>
   16054:	00c00804 	movi	r3,32
   16058:	1a07c83a 	sub	r3,r3,r8
   1605c:	8a08d83a 	srl	r4,r17,r8
   16060:	88e2983a 	sll	r17,r17,r3
   16064:	10c6983a 	sll	r3,r2,r3
   16068:	1210d83a 	srl	r8,r2,r8
   1606c:	8804c03a 	cmpne	r2,r17,zero
   16070:	1906b03a 	or	r3,r3,r4
   16074:	18a2b03a 	or	r17,r3,r2
   16078:	0021883a 	mov	r16,zero
   1607c:	003fa206 	br	15f08 <__alt_data_end+0xf0015f08>
   16080:	1890b03a 	or	r8,r3,r2
   16084:	40017d26 	beq	r8,zero,1667c <__adddf3+0x7f0>
   16088:	1011883a 	mov	r8,r2
   1608c:	1823883a 	mov	r17,r3
   16090:	888001cc 	andi	r2,r17,7
   16094:	103f9e1e 	bne	r2,zero,15f10 <__alt_data_end+0xf0015f10>
   16098:	4004977a 	slli	r2,r8,29
   1609c:	8822d0fa 	srli	r17,r17,3
   160a0:	4010d0fa 	srli	r8,r8,3
   160a4:	9007883a 	mov	r3,r18
   160a8:	1444b03a 	or	r2,r2,r17
   160ac:	0101ffc4 	movi	r4,2047
   160b0:	81002426 	beq	r16,r4,16144 <__adddf3+0x2b8>
   160b4:	8120703a 	and	r16,r16,r4
   160b8:	01000434 	movhi	r4,16
   160bc:	213fffc4 	addi	r4,r4,-1
   160c0:	4110703a 	and	r8,r8,r4
   160c4:	003fa806 	br	15f68 <__alt_data_end+0xf0015f68>
   160c8:	8089c83a 	sub	r4,r16,r2
   160cc:	01005e0e 	bge	zero,r4,16248 <__adddf3+0x3bc>
   160d0:	10002b26 	beq	r2,zero,16180 <__adddf3+0x2f4>
   160d4:	0081ffc4 	movi	r2,2047
   160d8:	80bf8b26 	beq	r16,r2,15f08 <__alt_data_end+0xf0015f08>
   160dc:	4a402034 	orhi	r9,r9,128
   160e0:	00800e04 	movi	r2,56
   160e4:	1100a40e 	bge	r2,r4,16378 <__adddf3+0x4ec>
   160e8:	498cb03a 	or	r6,r9,r6
   160ec:	300ac03a 	cmpne	r5,r6,zero
   160f0:	0013883a 	mov	r9,zero
   160f4:	2c4b883a 	add	r5,r5,r17
   160f8:	2c63803a 	cmpltu	r17,r5,r17
   160fc:	4a11883a 	add	r8,r9,r8
   16100:	8a11883a 	add	r8,r17,r8
   16104:	2823883a 	mov	r17,r5
   16108:	4080202c 	andhi	r2,r8,128
   1610c:	103fe026 	beq	r2,zero,16090 <__alt_data_end+0xf0016090>
   16110:	84000044 	addi	r16,r16,1
   16114:	0081ffc4 	movi	r2,2047
   16118:	8080d226 	beq	r16,r2,16464 <__adddf3+0x5d8>
   1611c:	00bfe034 	movhi	r2,65408
   16120:	10bfffc4 	addi	r2,r2,-1
   16124:	4090703a 	and	r8,r8,r2
   16128:	880ad07a 	srli	r5,r17,1
   1612c:	400897fa 	slli	r4,r8,31
   16130:	88c0004c 	andi	r3,r17,1
   16134:	28e2b03a 	or	r17,r5,r3
   16138:	4010d07a 	srli	r8,r8,1
   1613c:	2462b03a 	or	r17,r4,r17
   16140:	003f7106 	br	15f08 <__alt_data_end+0xf0015f08>
   16144:	4088b03a 	or	r4,r8,r2
   16148:	20014526 	beq	r4,zero,16660 <__adddf3+0x7d4>
   1614c:	01000434 	movhi	r4,16
   16150:	42000234 	orhi	r8,r8,8
   16154:	213fffc4 	addi	r4,r4,-1
   16158:	4110703a 	and	r8,r8,r4
   1615c:	003f8206 	br	15f68 <__alt_data_end+0xf0015f68>
   16160:	18ffffc4 	addi	r3,r3,-1
   16164:	1800491e 	bne	r3,zero,1628c <__adddf3+0x400>
   16168:	898bc83a 	sub	r5,r17,r6
   1616c:	8963803a 	cmpltu	r17,r17,r5
   16170:	4251c83a 	sub	r8,r8,r9
   16174:	4451c83a 	sub	r8,r8,r17
   16178:	2823883a 	mov	r17,r5
   1617c:	003f9f06 	br	15ffc <__alt_data_end+0xf0015ffc>
   16180:	4984b03a 	or	r2,r9,r6
   16184:	103f6026 	beq	r2,zero,15f08 <__alt_data_end+0xf0015f08>
   16188:	213fffc4 	addi	r4,r4,-1
   1618c:	2000931e 	bne	r4,zero,163dc <__adddf3+0x550>
   16190:	898d883a 	add	r6,r17,r6
   16194:	3463803a 	cmpltu	r17,r6,r17
   16198:	4251883a 	add	r8,r8,r9
   1619c:	8a11883a 	add	r8,r17,r8
   161a0:	3023883a 	mov	r17,r6
   161a4:	003fd806 	br	16108 <__alt_data_end+0xf0016108>
   161a8:	1800541e 	bne	r3,zero,162fc <__adddf3+0x470>
   161ac:	80800044 	addi	r2,r16,1
   161b0:	1081ffcc 	andi	r2,r2,2047
   161b4:	00c00044 	movi	r3,1
   161b8:	1880a00e 	bge	r3,r2,1643c <__adddf3+0x5b0>
   161bc:	8989c83a 	sub	r4,r17,r6
   161c0:	8905803a 	cmpltu	r2,r17,r4
   161c4:	4267c83a 	sub	r19,r8,r9
   161c8:	98a7c83a 	sub	r19,r19,r2
   161cc:	9880202c 	andhi	r2,r19,128
   161d0:	10006326 	beq	r2,zero,16360 <__adddf3+0x4d4>
   161d4:	3463c83a 	sub	r17,r6,r17
   161d8:	4a07c83a 	sub	r3,r9,r8
   161dc:	344d803a 	cmpltu	r6,r6,r17
   161e0:	19a7c83a 	sub	r19,r3,r6
   161e4:	3825883a 	mov	r18,r7
   161e8:	983f8a1e 	bne	r19,zero,16014 <__alt_data_end+0xf0016014>
   161ec:	8809883a 	mov	r4,r17
   161f0:	000844c0 	call	844c <__clzsi2>
   161f4:	10800804 	addi	r2,r2,32
   161f8:	10fffe04 	addi	r3,r2,-8
   161fc:	010007c4 	movi	r4,31
   16200:	20ff890e 	bge	r4,r3,16028 <__alt_data_end+0xf0016028>
   16204:	10bff604 	addi	r2,r2,-40
   16208:	8884983a 	sll	r2,r17,r2
   1620c:	0023883a 	mov	r17,zero
   16210:	1c3f8c0e 	bge	r3,r16,16044 <__alt_data_end+0xf0016044>
   16214:	023fe034 	movhi	r8,65408
   16218:	423fffc4 	addi	r8,r8,-1
   1621c:	80e1c83a 	sub	r16,r16,r3
   16220:	1210703a 	and	r8,r2,r8
   16224:	003f3806 	br	15f08 <__alt_data_end+0xf0015f08>
   16228:	9007883a 	mov	r3,r18
   1622c:	0011883a 	mov	r8,zero
   16230:	0005883a 	mov	r2,zero
   16234:	003f4c06 	br	15f68 <__alt_data_end+0xf0015f68>
   16238:	498cb03a 	or	r6,r9,r6
   1623c:	300cc03a 	cmpne	r6,r6,zero
   16240:	0007883a 	mov	r3,zero
   16244:	003f6806 	br	15fe8 <__alt_data_end+0xf0015fe8>
   16248:	20009c1e 	bne	r4,zero,164bc <__adddf3+0x630>
   1624c:	80800044 	addi	r2,r16,1
   16250:	1141ffcc 	andi	r5,r2,2047
   16254:	01000044 	movi	r4,1
   16258:	2140670e 	bge	r4,r5,163f8 <__adddf3+0x56c>
   1625c:	0101ffc4 	movi	r4,2047
   16260:	11007f26 	beq	r2,r4,16460 <__adddf3+0x5d4>
   16264:	898d883a 	add	r6,r17,r6
   16268:	4247883a 	add	r3,r8,r9
   1626c:	3451803a 	cmpltu	r8,r6,r17
   16270:	40d1883a 	add	r8,r8,r3
   16274:	402297fa 	slli	r17,r8,31
   16278:	300cd07a 	srli	r6,r6,1
   1627c:	4010d07a 	srli	r8,r8,1
   16280:	1021883a 	mov	r16,r2
   16284:	89a2b03a 	or	r17,r17,r6
   16288:	003f1f06 	br	15f08 <__alt_data_end+0xf0015f08>
   1628c:	0081ffc4 	movi	r2,2047
   16290:	80bf481e 	bne	r16,r2,15fb4 <__alt_data_end+0xf0015fb4>
   16294:	003f1c06 	br	15f08 <__alt_data_end+0xf0015f08>
   16298:	843ff844 	addi	r16,r16,-31
   1629c:	01000804 	movi	r4,32
   162a0:	1406d83a 	srl	r3,r2,r16
   162a4:	41005026 	beq	r8,r4,163e8 <__adddf3+0x55c>
   162a8:	01001004 	movi	r4,64
   162ac:	2211c83a 	sub	r8,r4,r8
   162b0:	1204983a 	sll	r2,r2,r8
   162b4:	88a2b03a 	or	r17,r17,r2
   162b8:	8822c03a 	cmpne	r17,r17,zero
   162bc:	1c62b03a 	or	r17,r3,r17
   162c0:	0011883a 	mov	r8,zero
   162c4:	0021883a 	mov	r16,zero
   162c8:	003f7106 	br	16090 <__alt_data_end+0xf0016090>
   162cc:	193ff804 	addi	r4,r3,-32
   162d0:	00800804 	movi	r2,32
   162d4:	4908d83a 	srl	r4,r9,r4
   162d8:	18804526 	beq	r3,r2,163f0 <__adddf3+0x564>
   162dc:	00801004 	movi	r2,64
   162e0:	10c5c83a 	sub	r2,r2,r3
   162e4:	4886983a 	sll	r3,r9,r2
   162e8:	198cb03a 	or	r6,r3,r6
   162ec:	300cc03a 	cmpne	r6,r6,zero
   162f0:	218cb03a 	or	r6,r4,r6
   162f4:	0007883a 	mov	r3,zero
   162f8:	003f3b06 	br	15fe8 <__alt_data_end+0xf0015fe8>
   162fc:	80002a26 	beq	r16,zero,163a8 <__adddf3+0x51c>
   16300:	0101ffc4 	movi	r4,2047
   16304:	11006826 	beq	r2,r4,164a8 <__adddf3+0x61c>
   16308:	00c7c83a 	sub	r3,zero,r3
   1630c:	42002034 	orhi	r8,r8,128
   16310:	01000e04 	movi	r4,56
   16314:	20c07c16 	blt	r4,r3,16508 <__adddf3+0x67c>
   16318:	010007c4 	movi	r4,31
   1631c:	20c0da16 	blt	r4,r3,16688 <__adddf3+0x7fc>
   16320:	01000804 	movi	r4,32
   16324:	20c9c83a 	sub	r4,r4,r3
   16328:	4114983a 	sll	r10,r8,r4
   1632c:	88cad83a 	srl	r5,r17,r3
   16330:	8908983a 	sll	r4,r17,r4
   16334:	40c6d83a 	srl	r3,r8,r3
   16338:	5162b03a 	or	r17,r10,r5
   1633c:	2008c03a 	cmpne	r4,r4,zero
   16340:	8922b03a 	or	r17,r17,r4
   16344:	3463c83a 	sub	r17,r6,r17
   16348:	48c7c83a 	sub	r3,r9,r3
   1634c:	344d803a 	cmpltu	r6,r6,r17
   16350:	1991c83a 	sub	r8,r3,r6
   16354:	1021883a 	mov	r16,r2
   16358:	3825883a 	mov	r18,r7
   1635c:	003f2706 	br	15ffc <__alt_data_end+0xf0015ffc>
   16360:	24d0b03a 	or	r8,r4,r19
   16364:	40001b1e 	bne	r8,zero,163d4 <__adddf3+0x548>
   16368:	0005883a 	mov	r2,zero
   1636c:	0007883a 	mov	r3,zero
   16370:	0021883a 	mov	r16,zero
   16374:	003f4d06 	br	160ac <__alt_data_end+0xf00160ac>
   16378:	008007c4 	movi	r2,31
   1637c:	11003c16 	blt	r2,r4,16470 <__adddf3+0x5e4>
   16380:	00800804 	movi	r2,32
   16384:	1105c83a 	sub	r2,r2,r4
   16388:	488e983a 	sll	r7,r9,r2
   1638c:	310ad83a 	srl	r5,r6,r4
   16390:	3084983a 	sll	r2,r6,r2
   16394:	4912d83a 	srl	r9,r9,r4
   16398:	394ab03a 	or	r5,r7,r5
   1639c:	1004c03a 	cmpne	r2,r2,zero
   163a0:	288ab03a 	or	r5,r5,r2
   163a4:	003f5306 	br	160f4 <__alt_data_end+0xf00160f4>
   163a8:	4448b03a 	or	r4,r8,r17
   163ac:	20003e26 	beq	r4,zero,164a8 <__adddf3+0x61c>
   163b0:	00c6303a 	nor	r3,zero,r3
   163b4:	18003a1e 	bne	r3,zero,164a0 <__adddf3+0x614>
   163b8:	3463c83a 	sub	r17,r6,r17
   163bc:	4a07c83a 	sub	r3,r9,r8
   163c0:	344d803a 	cmpltu	r6,r6,r17
   163c4:	1991c83a 	sub	r8,r3,r6
   163c8:	1021883a 	mov	r16,r2
   163cc:	3825883a 	mov	r18,r7
   163d0:	003f0a06 	br	15ffc <__alt_data_end+0xf0015ffc>
   163d4:	2023883a 	mov	r17,r4
   163d8:	003f0d06 	br	16010 <__alt_data_end+0xf0016010>
   163dc:	0081ffc4 	movi	r2,2047
   163e0:	80bf3f1e 	bne	r16,r2,160e0 <__alt_data_end+0xf00160e0>
   163e4:	003ec806 	br	15f08 <__alt_data_end+0xf0015f08>
   163e8:	0005883a 	mov	r2,zero
   163ec:	003fb106 	br	162b4 <__alt_data_end+0xf00162b4>
   163f0:	0007883a 	mov	r3,zero
   163f4:	003fbc06 	br	162e8 <__alt_data_end+0xf00162e8>
   163f8:	4444b03a 	or	r2,r8,r17
   163fc:	8000871e 	bne	r16,zero,1661c <__adddf3+0x790>
   16400:	1000ba26 	beq	r2,zero,166ec <__adddf3+0x860>
   16404:	4984b03a 	or	r2,r9,r6
   16408:	103ebf26 	beq	r2,zero,15f08 <__alt_data_end+0xf0015f08>
   1640c:	8985883a 	add	r2,r17,r6
   16410:	4247883a 	add	r3,r8,r9
   16414:	1451803a 	cmpltu	r8,r2,r17
   16418:	40d1883a 	add	r8,r8,r3
   1641c:	40c0202c 	andhi	r3,r8,128
   16420:	1023883a 	mov	r17,r2
   16424:	183f1a26 	beq	r3,zero,16090 <__alt_data_end+0xf0016090>
   16428:	00bfe034 	movhi	r2,65408
   1642c:	10bfffc4 	addi	r2,r2,-1
   16430:	2021883a 	mov	r16,r4
   16434:	4090703a 	and	r8,r8,r2
   16438:	003eb306 	br	15f08 <__alt_data_end+0xf0015f08>
   1643c:	4444b03a 	or	r2,r8,r17
   16440:	8000291e 	bne	r16,zero,164e8 <__adddf3+0x65c>
   16444:	10004b1e 	bne	r2,zero,16574 <__adddf3+0x6e8>
   16448:	4990b03a 	or	r8,r9,r6
   1644c:	40008b26 	beq	r8,zero,1667c <__adddf3+0x7f0>
   16450:	4811883a 	mov	r8,r9
   16454:	3023883a 	mov	r17,r6
   16458:	3825883a 	mov	r18,r7
   1645c:	003eaa06 	br	15f08 <__alt_data_end+0xf0015f08>
   16460:	1021883a 	mov	r16,r2
   16464:	0011883a 	mov	r8,zero
   16468:	0005883a 	mov	r2,zero
   1646c:	003f0f06 	br	160ac <__alt_data_end+0xf00160ac>
   16470:	217ff804 	addi	r5,r4,-32
   16474:	00800804 	movi	r2,32
   16478:	494ad83a 	srl	r5,r9,r5
   1647c:	20807d26 	beq	r4,r2,16674 <__adddf3+0x7e8>
   16480:	00801004 	movi	r2,64
   16484:	1109c83a 	sub	r4,r2,r4
   16488:	4912983a 	sll	r9,r9,r4
   1648c:	498cb03a 	or	r6,r9,r6
   16490:	300cc03a 	cmpne	r6,r6,zero
   16494:	298ab03a 	or	r5,r5,r6
   16498:	0013883a 	mov	r9,zero
   1649c:	003f1506 	br	160f4 <__alt_data_end+0xf00160f4>
   164a0:	0101ffc4 	movi	r4,2047
   164a4:	113f9a1e 	bne	r2,r4,16310 <__alt_data_end+0xf0016310>
   164a8:	4811883a 	mov	r8,r9
   164ac:	3023883a 	mov	r17,r6
   164b0:	1021883a 	mov	r16,r2
   164b4:	3825883a 	mov	r18,r7
   164b8:	003e9306 	br	15f08 <__alt_data_end+0xf0015f08>
   164bc:	8000161e 	bne	r16,zero,16518 <__adddf3+0x68c>
   164c0:	444ab03a 	or	r5,r8,r17
   164c4:	28005126 	beq	r5,zero,1660c <__adddf3+0x780>
   164c8:	0108303a 	nor	r4,zero,r4
   164cc:	20004d1e 	bne	r4,zero,16604 <__adddf3+0x778>
   164d0:	89a3883a 	add	r17,r17,r6
   164d4:	4253883a 	add	r9,r8,r9
   164d8:	898d803a 	cmpltu	r6,r17,r6
   164dc:	3251883a 	add	r8,r6,r9
   164e0:	1021883a 	mov	r16,r2
   164e4:	003f0806 	br	16108 <__alt_data_end+0xf0016108>
   164e8:	1000301e 	bne	r2,zero,165ac <__adddf3+0x720>
   164ec:	4984b03a 	or	r2,r9,r6
   164f0:	10007126 	beq	r2,zero,166b8 <__adddf3+0x82c>
   164f4:	4811883a 	mov	r8,r9
   164f8:	3023883a 	mov	r17,r6
   164fc:	3825883a 	mov	r18,r7
   16500:	0401ffc4 	movi	r16,2047
   16504:	003e8006 	br	15f08 <__alt_data_end+0xf0015f08>
   16508:	4462b03a 	or	r17,r8,r17
   1650c:	8822c03a 	cmpne	r17,r17,zero
   16510:	0007883a 	mov	r3,zero
   16514:	003f8b06 	br	16344 <__alt_data_end+0xf0016344>
   16518:	0141ffc4 	movi	r5,2047
   1651c:	11403b26 	beq	r2,r5,1660c <__adddf3+0x780>
   16520:	0109c83a 	sub	r4,zero,r4
   16524:	42002034 	orhi	r8,r8,128
   16528:	01400e04 	movi	r5,56
   1652c:	29006716 	blt	r5,r4,166cc <__adddf3+0x840>
   16530:	014007c4 	movi	r5,31
   16534:	29007016 	blt	r5,r4,166f8 <__adddf3+0x86c>
   16538:	01400804 	movi	r5,32
   1653c:	290bc83a 	sub	r5,r5,r4
   16540:	4154983a 	sll	r10,r8,r5
   16544:	890ed83a 	srl	r7,r17,r4
   16548:	894a983a 	sll	r5,r17,r5
   1654c:	4108d83a 	srl	r4,r8,r4
   16550:	51e2b03a 	or	r17,r10,r7
   16554:	280ac03a 	cmpne	r5,r5,zero
   16558:	8962b03a 	or	r17,r17,r5
   1655c:	89a3883a 	add	r17,r17,r6
   16560:	2253883a 	add	r9,r4,r9
   16564:	898d803a 	cmpltu	r6,r17,r6
   16568:	3251883a 	add	r8,r6,r9
   1656c:	1021883a 	mov	r16,r2
   16570:	003ee506 	br	16108 <__alt_data_end+0xf0016108>
   16574:	4984b03a 	or	r2,r9,r6
   16578:	103e6326 	beq	r2,zero,15f08 <__alt_data_end+0xf0015f08>
   1657c:	8987c83a 	sub	r3,r17,r6
   16580:	88c9803a 	cmpltu	r4,r17,r3
   16584:	4245c83a 	sub	r2,r8,r9
   16588:	1105c83a 	sub	r2,r2,r4
   1658c:	1100202c 	andhi	r4,r2,128
   16590:	203ebb26 	beq	r4,zero,16080 <__alt_data_end+0xf0016080>
   16594:	3463c83a 	sub	r17,r6,r17
   16598:	4a07c83a 	sub	r3,r9,r8
   1659c:	344d803a 	cmpltu	r6,r6,r17
   165a0:	1991c83a 	sub	r8,r3,r6
   165a4:	3825883a 	mov	r18,r7
   165a8:	003e5706 	br	15f08 <__alt_data_end+0xf0015f08>
   165ac:	4984b03a 	or	r2,r9,r6
   165b0:	10002e26 	beq	r2,zero,1666c <__adddf3+0x7e0>
   165b4:	4004d0fa 	srli	r2,r8,3
   165b8:	8822d0fa 	srli	r17,r17,3
   165bc:	4010977a 	slli	r8,r8,29
   165c0:	10c0022c 	andhi	r3,r2,8
   165c4:	4462b03a 	or	r17,r8,r17
   165c8:	18000826 	beq	r3,zero,165ec <__adddf3+0x760>
   165cc:	4808d0fa 	srli	r4,r9,3
   165d0:	20c0022c 	andhi	r3,r4,8
   165d4:	1800051e 	bne	r3,zero,165ec <__adddf3+0x760>
   165d8:	300cd0fa 	srli	r6,r6,3
   165dc:	4806977a 	slli	r3,r9,29
   165e0:	2005883a 	mov	r2,r4
   165e4:	3825883a 	mov	r18,r7
   165e8:	19a2b03a 	or	r17,r3,r6
   165ec:	8810d77a 	srli	r8,r17,29
   165f0:	100490fa 	slli	r2,r2,3
   165f4:	882290fa 	slli	r17,r17,3
   165f8:	0401ffc4 	movi	r16,2047
   165fc:	4090b03a 	or	r8,r8,r2
   16600:	003e4106 	br	15f08 <__alt_data_end+0xf0015f08>
   16604:	0141ffc4 	movi	r5,2047
   16608:	117fc71e 	bne	r2,r5,16528 <__alt_data_end+0xf0016528>
   1660c:	4811883a 	mov	r8,r9
   16610:	3023883a 	mov	r17,r6
   16614:	1021883a 	mov	r16,r2
   16618:	003e3b06 	br	15f08 <__alt_data_end+0xf0015f08>
   1661c:	10002f26 	beq	r2,zero,166dc <__adddf3+0x850>
   16620:	4984b03a 	or	r2,r9,r6
   16624:	10001126 	beq	r2,zero,1666c <__adddf3+0x7e0>
   16628:	4004d0fa 	srli	r2,r8,3
   1662c:	8822d0fa 	srli	r17,r17,3
   16630:	4010977a 	slli	r8,r8,29
   16634:	10c0022c 	andhi	r3,r2,8
   16638:	4462b03a 	or	r17,r8,r17
   1663c:	183feb26 	beq	r3,zero,165ec <__alt_data_end+0xf00165ec>
   16640:	4808d0fa 	srli	r4,r9,3
   16644:	20c0022c 	andhi	r3,r4,8
   16648:	183fe81e 	bne	r3,zero,165ec <__alt_data_end+0xf00165ec>
   1664c:	300cd0fa 	srli	r6,r6,3
   16650:	4806977a 	slli	r3,r9,29
   16654:	2005883a 	mov	r2,r4
   16658:	19a2b03a 	or	r17,r3,r6
   1665c:	003fe306 	br	165ec <__alt_data_end+0xf00165ec>
   16660:	0011883a 	mov	r8,zero
   16664:	0005883a 	mov	r2,zero
   16668:	003e3f06 	br	15f68 <__alt_data_end+0xf0015f68>
   1666c:	0401ffc4 	movi	r16,2047
   16670:	003e2506 	br	15f08 <__alt_data_end+0xf0015f08>
   16674:	0013883a 	mov	r9,zero
   16678:	003f8406 	br	1648c <__alt_data_end+0xf001648c>
   1667c:	0005883a 	mov	r2,zero
   16680:	0007883a 	mov	r3,zero
   16684:	003e8906 	br	160ac <__alt_data_end+0xf00160ac>
   16688:	197ff804 	addi	r5,r3,-32
   1668c:	01000804 	movi	r4,32
   16690:	414ad83a 	srl	r5,r8,r5
   16694:	19002426 	beq	r3,r4,16728 <__adddf3+0x89c>
   16698:	01001004 	movi	r4,64
   1669c:	20c7c83a 	sub	r3,r4,r3
   166a0:	40c6983a 	sll	r3,r8,r3
   166a4:	1c46b03a 	or	r3,r3,r17
   166a8:	1806c03a 	cmpne	r3,r3,zero
   166ac:	28e2b03a 	or	r17,r5,r3
   166b0:	0007883a 	mov	r3,zero
   166b4:	003f2306 	br	16344 <__alt_data_end+0xf0016344>
   166b8:	0007883a 	mov	r3,zero
   166bc:	5811883a 	mov	r8,r11
   166c0:	00bfffc4 	movi	r2,-1
   166c4:	0401ffc4 	movi	r16,2047
   166c8:	003e7806 	br	160ac <__alt_data_end+0xf00160ac>
   166cc:	4462b03a 	or	r17,r8,r17
   166d0:	8822c03a 	cmpne	r17,r17,zero
   166d4:	0009883a 	mov	r4,zero
   166d8:	003fa006 	br	1655c <__alt_data_end+0xf001655c>
   166dc:	4811883a 	mov	r8,r9
   166e0:	3023883a 	mov	r17,r6
   166e4:	0401ffc4 	movi	r16,2047
   166e8:	003e0706 	br	15f08 <__alt_data_end+0xf0015f08>
   166ec:	4811883a 	mov	r8,r9
   166f0:	3023883a 	mov	r17,r6
   166f4:	003e0406 	br	15f08 <__alt_data_end+0xf0015f08>
   166f8:	21fff804 	addi	r7,r4,-32
   166fc:	01400804 	movi	r5,32
   16700:	41ced83a 	srl	r7,r8,r7
   16704:	21400a26 	beq	r4,r5,16730 <__adddf3+0x8a4>
   16708:	01401004 	movi	r5,64
   1670c:	2909c83a 	sub	r4,r5,r4
   16710:	4108983a 	sll	r4,r8,r4
   16714:	2448b03a 	or	r4,r4,r17
   16718:	2008c03a 	cmpne	r4,r4,zero
   1671c:	3922b03a 	or	r17,r7,r4
   16720:	0009883a 	mov	r4,zero
   16724:	003f8d06 	br	1655c <__alt_data_end+0xf001655c>
   16728:	0007883a 	mov	r3,zero
   1672c:	003fdd06 	br	166a4 <__alt_data_end+0xf00166a4>
   16730:	0009883a 	mov	r4,zero
   16734:	003ff706 	br	16714 <__alt_data_end+0xf0016714>

00016738 <__eqdf2>:
   16738:	2804d53a 	srli	r2,r5,20
   1673c:	3806d53a 	srli	r3,r7,20
   16740:	02000434 	movhi	r8,16
   16744:	423fffc4 	addi	r8,r8,-1
   16748:	1081ffcc 	andi	r2,r2,2047
   1674c:	0281ffc4 	movi	r10,2047
   16750:	2a12703a 	and	r9,r5,r8
   16754:	18c1ffcc 	andi	r3,r3,2047
   16758:	3a10703a 	and	r8,r7,r8
   1675c:	280ad7fa 	srli	r5,r5,31
   16760:	380ed7fa 	srli	r7,r7,31
   16764:	12801026 	beq	r2,r10,167a8 <__eqdf2+0x70>
   16768:	0281ffc4 	movi	r10,2047
   1676c:	1a800a26 	beq	r3,r10,16798 <__eqdf2+0x60>
   16770:	10c00226 	beq	r2,r3,1677c <__eqdf2+0x44>
   16774:	00800044 	movi	r2,1
   16778:	f800283a 	ret
   1677c:	4a3ffd1e 	bne	r9,r8,16774 <__alt_data_end+0xf0016774>
   16780:	21bffc1e 	bne	r4,r6,16774 <__alt_data_end+0xf0016774>
   16784:	29c00c26 	beq	r5,r7,167b8 <__eqdf2+0x80>
   16788:	103ffa1e 	bne	r2,zero,16774 <__alt_data_end+0xf0016774>
   1678c:	2244b03a 	or	r2,r4,r9
   16790:	1004c03a 	cmpne	r2,r2,zero
   16794:	f800283a 	ret
   16798:	3214b03a 	or	r10,r6,r8
   1679c:	503ff426 	beq	r10,zero,16770 <__alt_data_end+0xf0016770>
   167a0:	00800044 	movi	r2,1
   167a4:	f800283a 	ret
   167a8:	2254b03a 	or	r10,r4,r9
   167ac:	503fee26 	beq	r10,zero,16768 <__alt_data_end+0xf0016768>
   167b0:	00800044 	movi	r2,1
   167b4:	f800283a 	ret
   167b8:	0005883a 	mov	r2,zero
   167bc:	f800283a 	ret

000167c0 <__floatunsidf>:
   167c0:	defffe04 	addi	sp,sp,-8
   167c4:	dc000015 	stw	r16,0(sp)
   167c8:	dfc00115 	stw	ra,4(sp)
   167cc:	2021883a 	mov	r16,r4
   167d0:	20002226 	beq	r4,zero,1685c <__floatunsidf+0x9c>
   167d4:	000844c0 	call	844c <__clzsi2>
   167d8:	01010784 	movi	r4,1054
   167dc:	2089c83a 	sub	r4,r4,r2
   167e0:	01810cc4 	movi	r6,1075
   167e4:	310dc83a 	sub	r6,r6,r4
   167e8:	00c007c4 	movi	r3,31
   167ec:	1980120e 	bge	r3,r6,16838 <__floatunsidf+0x78>
   167f0:	00c104c4 	movi	r3,1043
   167f4:	1907c83a 	sub	r3,r3,r4
   167f8:	80ca983a 	sll	r5,r16,r3
   167fc:	00800434 	movhi	r2,16
   16800:	10bfffc4 	addi	r2,r2,-1
   16804:	2101ffcc 	andi	r4,r4,2047
   16808:	0021883a 	mov	r16,zero
   1680c:	288a703a 	and	r5,r5,r2
   16810:	2008953a 	slli	r4,r4,20
   16814:	00c00434 	movhi	r3,16
   16818:	18ffffc4 	addi	r3,r3,-1
   1681c:	28c6703a 	and	r3,r5,r3
   16820:	8005883a 	mov	r2,r16
   16824:	1906b03a 	or	r3,r3,r4
   16828:	dfc00117 	ldw	ra,4(sp)
   1682c:	dc000017 	ldw	r16,0(sp)
   16830:	dec00204 	addi	sp,sp,8
   16834:	f800283a 	ret
   16838:	00c002c4 	movi	r3,11
   1683c:	188bc83a 	sub	r5,r3,r2
   16840:	814ad83a 	srl	r5,r16,r5
   16844:	00c00434 	movhi	r3,16
   16848:	18ffffc4 	addi	r3,r3,-1
   1684c:	81a0983a 	sll	r16,r16,r6
   16850:	2101ffcc 	andi	r4,r4,2047
   16854:	28ca703a 	and	r5,r5,r3
   16858:	003fed06 	br	16810 <__alt_data_end+0xf0016810>
   1685c:	0009883a 	mov	r4,zero
   16860:	000b883a 	mov	r5,zero
   16864:	003fea06 	br	16810 <__alt_data_end+0xf0016810>

00016868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16868:	defffe04 	addi	sp,sp,-8
   1686c:	dfc00115 	stw	ra,4(sp)
   16870:	df000015 	stw	fp,0(sp)
   16874:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16878:	d0a00f17 	ldw	r2,-32708(gp)
   1687c:	10000326 	beq	r2,zero,1688c <alt_get_errno+0x24>
   16880:	d0a00f17 	ldw	r2,-32708(gp)
   16884:	103ee83a 	callr	r2
   16888:	00000106 	br	16890 <alt_get_errno+0x28>
   1688c:	d0a04704 	addi	r2,gp,-32484
}
   16890:	e037883a 	mov	sp,fp
   16894:	dfc00117 	ldw	ra,4(sp)
   16898:	df000017 	ldw	fp,0(sp)
   1689c:	dec00204 	addi	sp,sp,8
   168a0:	f800283a 	ret

000168a4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   168a4:	defffb04 	addi	sp,sp,-20
   168a8:	dfc00415 	stw	ra,16(sp)
   168ac:	df000315 	stw	fp,12(sp)
   168b0:	df000304 	addi	fp,sp,12
   168b4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   168b8:	e0bfff17 	ldw	r2,-4(fp)
   168bc:	10000616 	blt	r2,zero,168d8 <close+0x34>
   168c0:	e0bfff17 	ldw	r2,-4(fp)
   168c4:	10c00324 	muli	r3,r2,12
   168c8:	00820034 	movhi	r2,2048
   168cc:	10848304 	addi	r2,r2,4620
   168d0:	1885883a 	add	r2,r3,r2
   168d4:	00000106 	br	168dc <close+0x38>
   168d8:	0005883a 	mov	r2,zero
   168dc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   168e0:	e0bffd17 	ldw	r2,-12(fp)
   168e4:	10001926 	beq	r2,zero,1694c <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   168e8:	e0bffd17 	ldw	r2,-12(fp)
   168ec:	10800017 	ldw	r2,0(r2)
   168f0:	10800417 	ldw	r2,16(r2)
   168f4:	10000626 	beq	r2,zero,16910 <close+0x6c>
   168f8:	e0bffd17 	ldw	r2,-12(fp)
   168fc:	10800017 	ldw	r2,0(r2)
   16900:	10800417 	ldw	r2,16(r2)
   16904:	e13ffd17 	ldw	r4,-12(fp)
   16908:	103ee83a 	callr	r2
   1690c:	00000106 	br	16914 <close+0x70>
   16910:	0005883a 	mov	r2,zero
   16914:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   16918:	e13fff17 	ldw	r4,-4(fp)
   1691c:	0016e780 	call	16e78 <alt_release_fd>
    if (rval < 0)
   16920:	e0bffe17 	ldw	r2,-8(fp)
   16924:	1000070e 	bge	r2,zero,16944 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   16928:	00168680 	call	16868 <alt_get_errno>
   1692c:	1007883a 	mov	r3,r2
   16930:	e0bffe17 	ldw	r2,-8(fp)
   16934:	0085c83a 	sub	r2,zero,r2
   16938:	18800015 	stw	r2,0(r3)
      return -1;
   1693c:	00bfffc4 	movi	r2,-1
   16940:	00000706 	br	16960 <close+0xbc>
    }
    return 0;
   16944:	0005883a 	mov	r2,zero
   16948:	00000506 	br	16960 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1694c:	00168680 	call	16868 <alt_get_errno>
   16950:	1007883a 	mov	r3,r2
   16954:	00801444 	movi	r2,81
   16958:	18800015 	stw	r2,0(r3)
    return -1;
   1695c:	00bfffc4 	movi	r2,-1
  }
}
   16960:	e037883a 	mov	sp,fp
   16964:	dfc00117 	ldw	ra,4(sp)
   16968:	df000017 	ldw	fp,0(sp)
   1696c:	dec00204 	addi	sp,sp,8
   16970:	f800283a 	ret

00016974 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   16974:	defffc04 	addi	sp,sp,-16
   16978:	df000315 	stw	fp,12(sp)
   1697c:	df000304 	addi	fp,sp,12
   16980:	e13ffd15 	stw	r4,-12(fp)
   16984:	e17ffe15 	stw	r5,-8(fp)
   16988:	e1bfff15 	stw	r6,-4(fp)
  return len;
   1698c:	e0bfff17 	ldw	r2,-4(fp)
}
   16990:	e037883a 	mov	sp,fp
   16994:	df000017 	ldw	fp,0(sp)
   16998:	dec00104 	addi	sp,sp,4
   1699c:	f800283a 	ret

000169a0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   169a0:	defffe04 	addi	sp,sp,-8
   169a4:	dfc00115 	stw	ra,4(sp)
   169a8:	df000015 	stw	fp,0(sp)
   169ac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   169b0:	d0a00f17 	ldw	r2,-32708(gp)
   169b4:	10000326 	beq	r2,zero,169c4 <alt_get_errno+0x24>
   169b8:	d0a00f17 	ldw	r2,-32708(gp)
   169bc:	103ee83a 	callr	r2
   169c0:	00000106 	br	169c8 <alt_get_errno+0x28>
   169c4:	d0a04704 	addi	r2,gp,-32484
}
   169c8:	e037883a 	mov	sp,fp
   169cc:	dfc00117 	ldw	ra,4(sp)
   169d0:	df000017 	ldw	fp,0(sp)
   169d4:	dec00204 	addi	sp,sp,8
   169d8:	f800283a 	ret

000169dc <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   169dc:	defffb04 	addi	sp,sp,-20
   169e0:	dfc00415 	stw	ra,16(sp)
   169e4:	df000315 	stw	fp,12(sp)
   169e8:	df000304 	addi	fp,sp,12
   169ec:	e13ffe15 	stw	r4,-8(fp)
   169f0:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   169f4:	e0bffe17 	ldw	r2,-8(fp)
   169f8:	10000616 	blt	r2,zero,16a14 <fstat+0x38>
   169fc:	e0bffe17 	ldw	r2,-8(fp)
   16a00:	10c00324 	muli	r3,r2,12
   16a04:	00820034 	movhi	r2,2048
   16a08:	10848304 	addi	r2,r2,4620
   16a0c:	1885883a 	add	r2,r3,r2
   16a10:	00000106 	br	16a18 <fstat+0x3c>
   16a14:	0005883a 	mov	r2,zero
   16a18:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   16a1c:	e0bffd17 	ldw	r2,-12(fp)
   16a20:	10001026 	beq	r2,zero,16a64 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   16a24:	e0bffd17 	ldw	r2,-12(fp)
   16a28:	10800017 	ldw	r2,0(r2)
   16a2c:	10800817 	ldw	r2,32(r2)
   16a30:	10000726 	beq	r2,zero,16a50 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   16a34:	e0bffd17 	ldw	r2,-12(fp)
   16a38:	10800017 	ldw	r2,0(r2)
   16a3c:	10800817 	ldw	r2,32(r2)
   16a40:	e17fff17 	ldw	r5,-4(fp)
   16a44:	e13ffd17 	ldw	r4,-12(fp)
   16a48:	103ee83a 	callr	r2
   16a4c:	00000a06 	br	16a78 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   16a50:	e0bfff17 	ldw	r2,-4(fp)
   16a54:	00c80004 	movi	r3,8192
   16a58:	10c00115 	stw	r3,4(r2)
      return 0;
   16a5c:	0005883a 	mov	r2,zero
   16a60:	00000506 	br	16a78 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16a64:	00169a00 	call	169a0 <alt_get_errno>
   16a68:	1007883a 	mov	r3,r2
   16a6c:	00801444 	movi	r2,81
   16a70:	18800015 	stw	r2,0(r3)
    return -1;
   16a74:	00bfffc4 	movi	r2,-1
  }
}
   16a78:	e037883a 	mov	sp,fp
   16a7c:	dfc00117 	ldw	ra,4(sp)
   16a80:	df000017 	ldw	fp,0(sp)
   16a84:	dec00204 	addi	sp,sp,8
   16a88:	f800283a 	ret

00016a8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16a8c:	defffe04 	addi	sp,sp,-8
   16a90:	dfc00115 	stw	ra,4(sp)
   16a94:	df000015 	stw	fp,0(sp)
   16a98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16a9c:	d0a00f17 	ldw	r2,-32708(gp)
   16aa0:	10000326 	beq	r2,zero,16ab0 <alt_get_errno+0x24>
   16aa4:	d0a00f17 	ldw	r2,-32708(gp)
   16aa8:	103ee83a 	callr	r2
   16aac:	00000106 	br	16ab4 <alt_get_errno+0x28>
   16ab0:	d0a04704 	addi	r2,gp,-32484
}
   16ab4:	e037883a 	mov	sp,fp
   16ab8:	dfc00117 	ldw	ra,4(sp)
   16abc:	df000017 	ldw	fp,0(sp)
   16ac0:	dec00204 	addi	sp,sp,8
   16ac4:	f800283a 	ret

00016ac8 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   16ac8:	deffed04 	addi	sp,sp,-76
   16acc:	dfc01215 	stw	ra,72(sp)
   16ad0:	df001115 	stw	fp,68(sp)
   16ad4:	df001104 	addi	fp,sp,68
   16ad8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16adc:	e0bfff17 	ldw	r2,-4(fp)
   16ae0:	10000616 	blt	r2,zero,16afc <isatty+0x34>
   16ae4:	e0bfff17 	ldw	r2,-4(fp)
   16ae8:	10c00324 	muli	r3,r2,12
   16aec:	00820034 	movhi	r2,2048
   16af0:	10848304 	addi	r2,r2,4620
   16af4:	1885883a 	add	r2,r3,r2
   16af8:	00000106 	br	16b00 <isatty+0x38>
   16afc:	0005883a 	mov	r2,zero
   16b00:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   16b04:	e0bfef17 	ldw	r2,-68(fp)
   16b08:	10000e26 	beq	r2,zero,16b44 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   16b0c:	e0bfef17 	ldw	r2,-68(fp)
   16b10:	10800017 	ldw	r2,0(r2)
   16b14:	10800817 	ldw	r2,32(r2)
   16b18:	1000021e 	bne	r2,zero,16b24 <isatty+0x5c>
    {
      return 1;
   16b1c:	00800044 	movi	r2,1
   16b20:	00000d06 	br	16b58 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   16b24:	e0bff004 	addi	r2,fp,-64
   16b28:	100b883a 	mov	r5,r2
   16b2c:	e13fff17 	ldw	r4,-4(fp)
   16b30:	00169dc0 	call	169dc <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   16b34:	e0bff117 	ldw	r2,-60(fp)
   16b38:	10880020 	cmpeqi	r2,r2,8192
   16b3c:	10803fcc 	andi	r2,r2,255
   16b40:	00000506 	br	16b58 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16b44:	0016a8c0 	call	16a8c <alt_get_errno>
   16b48:	1007883a 	mov	r3,r2
   16b4c:	00801444 	movi	r2,81
   16b50:	18800015 	stw	r2,0(r3)
    return 0;
   16b54:	0005883a 	mov	r2,zero
  }
}
   16b58:	e037883a 	mov	sp,fp
   16b5c:	dfc00117 	ldw	ra,4(sp)
   16b60:	df000017 	ldw	fp,0(sp)
   16b64:	dec00204 	addi	sp,sp,8
   16b68:	f800283a 	ret

00016b6c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16b6c:	defffe04 	addi	sp,sp,-8
   16b70:	dfc00115 	stw	ra,4(sp)
   16b74:	df000015 	stw	fp,0(sp)
   16b78:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16b7c:	d0a00f17 	ldw	r2,-32708(gp)
   16b80:	10000326 	beq	r2,zero,16b90 <alt_get_errno+0x24>
   16b84:	d0a00f17 	ldw	r2,-32708(gp)
   16b88:	103ee83a 	callr	r2
   16b8c:	00000106 	br	16b94 <alt_get_errno+0x28>
   16b90:	d0a04704 	addi	r2,gp,-32484
}
   16b94:	e037883a 	mov	sp,fp
   16b98:	dfc00117 	ldw	ra,4(sp)
   16b9c:	df000017 	ldw	fp,0(sp)
   16ba0:	dec00204 	addi	sp,sp,8
   16ba4:	f800283a 	ret

00016ba8 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   16ba8:	defff904 	addi	sp,sp,-28
   16bac:	dfc00615 	stw	ra,24(sp)
   16bb0:	df000515 	stw	fp,20(sp)
   16bb4:	df000504 	addi	fp,sp,20
   16bb8:	e13ffd15 	stw	r4,-12(fp)
   16bbc:	e17ffe15 	stw	r5,-8(fp)
   16bc0:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   16bc4:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16bc8:	e0bffd17 	ldw	r2,-12(fp)
   16bcc:	10000616 	blt	r2,zero,16be8 <lseek+0x40>
   16bd0:	e0bffd17 	ldw	r2,-12(fp)
   16bd4:	10c00324 	muli	r3,r2,12
   16bd8:	00820034 	movhi	r2,2048
   16bdc:	10848304 	addi	r2,r2,4620
   16be0:	1885883a 	add	r2,r3,r2
   16be4:	00000106 	br	16bec <lseek+0x44>
   16be8:	0005883a 	mov	r2,zero
   16bec:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   16bf0:	e0bffc17 	ldw	r2,-16(fp)
   16bf4:	10001026 	beq	r2,zero,16c38 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   16bf8:	e0bffc17 	ldw	r2,-16(fp)
   16bfc:	10800017 	ldw	r2,0(r2)
   16c00:	10800717 	ldw	r2,28(r2)
   16c04:	10000926 	beq	r2,zero,16c2c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   16c08:	e0bffc17 	ldw	r2,-16(fp)
   16c0c:	10800017 	ldw	r2,0(r2)
   16c10:	10800717 	ldw	r2,28(r2)
   16c14:	e1bfff17 	ldw	r6,-4(fp)
   16c18:	e17ffe17 	ldw	r5,-8(fp)
   16c1c:	e13ffc17 	ldw	r4,-16(fp)
   16c20:	103ee83a 	callr	r2
   16c24:	e0bffb15 	stw	r2,-20(fp)
   16c28:	00000506 	br	16c40 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   16c2c:	00bfde84 	movi	r2,-134
   16c30:	e0bffb15 	stw	r2,-20(fp)
   16c34:	00000206 	br	16c40 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   16c38:	00bfebc4 	movi	r2,-81
   16c3c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   16c40:	e0bffb17 	ldw	r2,-20(fp)
   16c44:	1000070e 	bge	r2,zero,16c64 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   16c48:	0016b6c0 	call	16b6c <alt_get_errno>
   16c4c:	1007883a 	mov	r3,r2
   16c50:	e0bffb17 	ldw	r2,-20(fp)
   16c54:	0085c83a 	sub	r2,zero,r2
   16c58:	18800015 	stw	r2,0(r3)
    rc = -1;
   16c5c:	00bfffc4 	movi	r2,-1
   16c60:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   16c64:	e0bffb17 	ldw	r2,-20(fp)
}
   16c68:	e037883a 	mov	sp,fp
   16c6c:	dfc00117 	ldw	ra,4(sp)
   16c70:	df000017 	ldw	fp,0(sp)
   16c74:	dec00204 	addi	sp,sp,8
   16c78:	f800283a 	ret

00016c7c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   16c7c:	defffd04 	addi	sp,sp,-12
   16c80:	dfc00215 	stw	ra,8(sp)
   16c84:	df000115 	stw	fp,4(sp)
   16c88:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   16c8c:	0009883a 	mov	r4,zero
   16c90:	00170f40 	call	170f4 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   16c94:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   16c98:	001712c0 	call	1712c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   16c9c:	01820034 	movhi	r6,2048
   16ca0:	31817904 	addi	r6,r6,1508
   16ca4:	01420034 	movhi	r5,2048
   16ca8:	29417904 	addi	r5,r5,1508
   16cac:	01020034 	movhi	r4,2048
   16cb0:	21017904 	addi	r4,r4,1508
   16cb4:	001d1f40 	call	1d1f4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   16cb8:	001cf240 	call	1cf24 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   16cbc:	010000b4 	movhi	r4,2
   16cc0:	2133e104 	addi	r4,r4,-12412
   16cc4:	001e24c0 	call	1e24c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   16cc8:	d0a04917 	ldw	r2,-32476(gp)
   16ccc:	d0e04a17 	ldw	r3,-32472(gp)
   16cd0:	d1204b17 	ldw	r4,-32468(gp)
   16cd4:	200d883a 	mov	r6,r4
   16cd8:	180b883a 	mov	r5,r3
   16cdc:	1009883a 	mov	r4,r2
   16ce0:	00065480 	call	6548 <main>
   16ce4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   16ce8:	01000044 	movi	r4,1
   16cec:	00168a40 	call	168a4 <close>
  exit (result);
   16cf0:	e13fff17 	ldw	r4,-4(fp)
   16cf4:	001e2600 	call	1e260 <exit>

00016cf8 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   16cf8:	defffe04 	addi	sp,sp,-8
   16cfc:	df000115 	stw	fp,4(sp)
   16d00:	df000104 	addi	fp,sp,4
   16d04:	e13fff15 	stw	r4,-4(fp)
}
   16d08:	0001883a 	nop
   16d0c:	e037883a 	mov	sp,fp
   16d10:	df000017 	ldw	fp,0(sp)
   16d14:	dec00104 	addi	sp,sp,4
   16d18:	f800283a 	ret

00016d1c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   16d1c:	defffe04 	addi	sp,sp,-8
   16d20:	df000115 	stw	fp,4(sp)
   16d24:	df000104 	addi	fp,sp,4
   16d28:	e13fff15 	stw	r4,-4(fp)
}
   16d2c:	0001883a 	nop
   16d30:	e037883a 	mov	sp,fp
   16d34:	df000017 	ldw	fp,0(sp)
   16d38:	dec00104 	addi	sp,sp,4
   16d3c:	f800283a 	ret

00016d40 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16d40:	defffe04 	addi	sp,sp,-8
   16d44:	dfc00115 	stw	ra,4(sp)
   16d48:	df000015 	stw	fp,0(sp)
   16d4c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16d50:	d0a00f17 	ldw	r2,-32708(gp)
   16d54:	10000326 	beq	r2,zero,16d64 <alt_get_errno+0x24>
   16d58:	d0a00f17 	ldw	r2,-32708(gp)
   16d5c:	103ee83a 	callr	r2
   16d60:	00000106 	br	16d68 <alt_get_errno+0x28>
   16d64:	d0a04704 	addi	r2,gp,-32484
}
   16d68:	e037883a 	mov	sp,fp
   16d6c:	dfc00117 	ldw	ra,4(sp)
   16d70:	df000017 	ldw	fp,0(sp)
   16d74:	dec00204 	addi	sp,sp,8
   16d78:	f800283a 	ret

00016d7c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   16d7c:	defff904 	addi	sp,sp,-28
   16d80:	dfc00615 	stw	ra,24(sp)
   16d84:	df000515 	stw	fp,20(sp)
   16d88:	df000504 	addi	fp,sp,20
   16d8c:	e13ffd15 	stw	r4,-12(fp)
   16d90:	e17ffe15 	stw	r5,-8(fp)
   16d94:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16d98:	e0bffd17 	ldw	r2,-12(fp)
   16d9c:	10000616 	blt	r2,zero,16db8 <read+0x3c>
   16da0:	e0bffd17 	ldw	r2,-12(fp)
   16da4:	10c00324 	muli	r3,r2,12
   16da8:	00820034 	movhi	r2,2048
   16dac:	10848304 	addi	r2,r2,4620
   16db0:	1885883a 	add	r2,r3,r2
   16db4:	00000106 	br	16dbc <read+0x40>
   16db8:	0005883a 	mov	r2,zero
   16dbc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   16dc0:	e0bffb17 	ldw	r2,-20(fp)
   16dc4:	10002226 	beq	r2,zero,16e50 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   16dc8:	e0bffb17 	ldw	r2,-20(fp)
   16dcc:	10800217 	ldw	r2,8(r2)
   16dd0:	108000cc 	andi	r2,r2,3
   16dd4:	10800060 	cmpeqi	r2,r2,1
   16dd8:	1000181e 	bne	r2,zero,16e3c <read+0xc0>
        (fd->dev->read))
   16ddc:	e0bffb17 	ldw	r2,-20(fp)
   16de0:	10800017 	ldw	r2,0(r2)
   16de4:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   16de8:	10001426 	beq	r2,zero,16e3c <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   16dec:	e0bffb17 	ldw	r2,-20(fp)
   16df0:	10800017 	ldw	r2,0(r2)
   16df4:	10800517 	ldw	r2,20(r2)
   16df8:	e0ffff17 	ldw	r3,-4(fp)
   16dfc:	180d883a 	mov	r6,r3
   16e00:	e17ffe17 	ldw	r5,-8(fp)
   16e04:	e13ffb17 	ldw	r4,-20(fp)
   16e08:	103ee83a 	callr	r2
   16e0c:	e0bffc15 	stw	r2,-16(fp)
   16e10:	e0bffc17 	ldw	r2,-16(fp)
   16e14:	1000070e 	bge	r2,zero,16e34 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   16e18:	0016d400 	call	16d40 <alt_get_errno>
   16e1c:	1007883a 	mov	r3,r2
   16e20:	e0bffc17 	ldw	r2,-16(fp)
   16e24:	0085c83a 	sub	r2,zero,r2
   16e28:	18800015 	stw	r2,0(r3)
          return -1;
   16e2c:	00bfffc4 	movi	r2,-1
   16e30:	00000c06 	br	16e64 <read+0xe8>
        }
        return rval;
   16e34:	e0bffc17 	ldw	r2,-16(fp)
   16e38:	00000a06 	br	16e64 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   16e3c:	0016d400 	call	16d40 <alt_get_errno>
   16e40:	1007883a 	mov	r3,r2
   16e44:	00800344 	movi	r2,13
   16e48:	18800015 	stw	r2,0(r3)
   16e4c:	00000406 	br	16e60 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   16e50:	0016d400 	call	16d40 <alt_get_errno>
   16e54:	1007883a 	mov	r3,r2
   16e58:	00801444 	movi	r2,81
   16e5c:	18800015 	stw	r2,0(r3)
  }
  return -1;
   16e60:	00bfffc4 	movi	r2,-1
}
   16e64:	e037883a 	mov	sp,fp
   16e68:	dfc00117 	ldw	ra,4(sp)
   16e6c:	df000017 	ldw	fp,0(sp)
   16e70:	dec00204 	addi	sp,sp,8
   16e74:	f800283a 	ret

00016e78 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   16e78:	defffe04 	addi	sp,sp,-8
   16e7c:	df000115 	stw	fp,4(sp)
   16e80:	df000104 	addi	fp,sp,4
   16e84:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   16e88:	e0bfff17 	ldw	r2,-4(fp)
   16e8c:	108000d0 	cmplti	r2,r2,3
   16e90:	10000d1e 	bne	r2,zero,16ec8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   16e94:	00820034 	movhi	r2,2048
   16e98:	10848304 	addi	r2,r2,4620
   16e9c:	e0ffff17 	ldw	r3,-4(fp)
   16ea0:	18c00324 	muli	r3,r3,12
   16ea4:	10c5883a 	add	r2,r2,r3
   16ea8:	10800204 	addi	r2,r2,8
   16eac:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   16eb0:	00820034 	movhi	r2,2048
   16eb4:	10848304 	addi	r2,r2,4620
   16eb8:	e0ffff17 	ldw	r3,-4(fp)
   16ebc:	18c00324 	muli	r3,r3,12
   16ec0:	10c5883a 	add	r2,r2,r3
   16ec4:	10000015 	stw	zero,0(r2)
  }
}
   16ec8:	0001883a 	nop
   16ecc:	e037883a 	mov	sp,fp
   16ed0:	df000017 	ldw	fp,0(sp)
   16ed4:	dec00104 	addi	sp,sp,4
   16ed8:	f800283a 	ret

00016edc <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   16edc:	defff904 	addi	sp,sp,-28
   16ee0:	df000615 	stw	fp,24(sp)
   16ee4:	df000604 	addi	fp,sp,24
   16ee8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16eec:	0005303a 	rdctl	r2,status
   16ef0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16ef4:	e0fffe17 	ldw	r3,-8(fp)
   16ef8:	00bfff84 	movi	r2,-2
   16efc:	1884703a 	and	r2,r3,r2
   16f00:	1001703a 	wrctl	status,r2
  
  return context;
   16f04:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   16f08:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   16f0c:	d0a01117 	ldw	r2,-32700(gp)
   16f10:	10c000c4 	addi	r3,r2,3
   16f14:	00bfff04 	movi	r2,-4
   16f18:	1884703a 	and	r2,r3,r2
   16f1c:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   16f20:	d0e01117 	ldw	r3,-32700(gp)
   16f24:	e0bfff17 	ldw	r2,-4(fp)
   16f28:	1887883a 	add	r3,r3,r2
   16f2c:	00840034 	movhi	r2,4096
   16f30:	10800004 	addi	r2,r2,0
   16f34:	10c0062e 	bgeu	r2,r3,16f50 <sbrk+0x74>
   16f38:	e0bffb17 	ldw	r2,-20(fp)
   16f3c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16f40:	e0bffa17 	ldw	r2,-24(fp)
   16f44:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   16f48:	00bfffc4 	movi	r2,-1
   16f4c:	00000b06 	br	16f7c <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   16f50:	d0a01117 	ldw	r2,-32700(gp)
   16f54:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   16f58:	d0e01117 	ldw	r3,-32700(gp)
   16f5c:	e0bfff17 	ldw	r2,-4(fp)
   16f60:	1885883a 	add	r2,r3,r2
   16f64:	d0a01115 	stw	r2,-32700(gp)
   16f68:	e0bffb17 	ldw	r2,-20(fp)
   16f6c:	e0bffc15 	stw	r2,-16(fp)
   16f70:	e0bffc17 	ldw	r2,-16(fp)
   16f74:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   16f78:	e0bffd17 	ldw	r2,-12(fp)
} 
   16f7c:	e037883a 	mov	sp,fp
   16f80:	df000017 	ldw	fp,0(sp)
   16f84:	dec00104 	addi	sp,sp,4
   16f88:	f800283a 	ret

00016f8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16f8c:	defffe04 	addi	sp,sp,-8
   16f90:	dfc00115 	stw	ra,4(sp)
   16f94:	df000015 	stw	fp,0(sp)
   16f98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16f9c:	d0a00f17 	ldw	r2,-32708(gp)
   16fa0:	10000326 	beq	r2,zero,16fb0 <alt_get_errno+0x24>
   16fa4:	d0a00f17 	ldw	r2,-32708(gp)
   16fa8:	103ee83a 	callr	r2
   16fac:	00000106 	br	16fb4 <alt_get_errno+0x28>
   16fb0:	d0a04704 	addi	r2,gp,-32484
}
   16fb4:	e037883a 	mov	sp,fp
   16fb8:	dfc00117 	ldw	ra,4(sp)
   16fbc:	df000017 	ldw	fp,0(sp)
   16fc0:	dec00204 	addi	sp,sp,8
   16fc4:	f800283a 	ret

00016fc8 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   16fc8:	defff904 	addi	sp,sp,-28
   16fcc:	dfc00615 	stw	ra,24(sp)
   16fd0:	df000515 	stw	fp,20(sp)
   16fd4:	df000504 	addi	fp,sp,20
   16fd8:	e13ffd15 	stw	r4,-12(fp)
   16fdc:	e17ffe15 	stw	r5,-8(fp)
   16fe0:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16fe4:	e0bffd17 	ldw	r2,-12(fp)
   16fe8:	10000616 	blt	r2,zero,17004 <write+0x3c>
   16fec:	e0bffd17 	ldw	r2,-12(fp)
   16ff0:	10c00324 	muli	r3,r2,12
   16ff4:	00820034 	movhi	r2,2048
   16ff8:	10848304 	addi	r2,r2,4620
   16ffc:	1885883a 	add	r2,r3,r2
   17000:	00000106 	br	17008 <write+0x40>
   17004:	0005883a 	mov	r2,zero
   17008:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   1700c:	e0bffb17 	ldw	r2,-20(fp)
   17010:	10002126 	beq	r2,zero,17098 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   17014:	e0bffb17 	ldw	r2,-20(fp)
   17018:	10800217 	ldw	r2,8(r2)
   1701c:	108000cc 	andi	r2,r2,3
   17020:	10001826 	beq	r2,zero,17084 <write+0xbc>
   17024:	e0bffb17 	ldw	r2,-20(fp)
   17028:	10800017 	ldw	r2,0(r2)
   1702c:	10800617 	ldw	r2,24(r2)
   17030:	10001426 	beq	r2,zero,17084 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   17034:	e0bffb17 	ldw	r2,-20(fp)
   17038:	10800017 	ldw	r2,0(r2)
   1703c:	10800617 	ldw	r2,24(r2)
   17040:	e0ffff17 	ldw	r3,-4(fp)
   17044:	180d883a 	mov	r6,r3
   17048:	e17ffe17 	ldw	r5,-8(fp)
   1704c:	e13ffb17 	ldw	r4,-20(fp)
   17050:	103ee83a 	callr	r2
   17054:	e0bffc15 	stw	r2,-16(fp)
   17058:	e0bffc17 	ldw	r2,-16(fp)
   1705c:	1000070e 	bge	r2,zero,1707c <write+0xb4>
      {
        ALT_ERRNO = -rval;
   17060:	0016f8c0 	call	16f8c <alt_get_errno>
   17064:	1007883a 	mov	r3,r2
   17068:	e0bffc17 	ldw	r2,-16(fp)
   1706c:	0085c83a 	sub	r2,zero,r2
   17070:	18800015 	stw	r2,0(r3)
        return -1;
   17074:	00bfffc4 	movi	r2,-1
   17078:	00000c06 	br	170ac <write+0xe4>
      }
      return rval;
   1707c:	e0bffc17 	ldw	r2,-16(fp)
   17080:	00000a06 	br	170ac <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   17084:	0016f8c0 	call	16f8c <alt_get_errno>
   17088:	1007883a 	mov	r3,r2
   1708c:	00800344 	movi	r2,13
   17090:	18800015 	stw	r2,0(r3)
   17094:	00000406 	br	170a8 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   17098:	0016f8c0 	call	16f8c <alt_get_errno>
   1709c:	1007883a 	mov	r3,r2
   170a0:	00801444 	movi	r2,81
   170a4:	18800015 	stw	r2,0(r3)
  }
  return -1;
   170a8:	00bfffc4 	movi	r2,-1
}
   170ac:	e037883a 	mov	sp,fp
   170b0:	dfc00117 	ldw	ra,4(sp)
   170b4:	df000017 	ldw	fp,0(sp)
   170b8:	dec00204 	addi	sp,sp,8
   170bc:	f800283a 	ret

000170c0 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   170c0:	defffd04 	addi	sp,sp,-12
   170c4:	dfc00215 	stw	ra,8(sp)
   170c8:	df000115 	stw	fp,4(sp)
   170cc:	df000104 	addi	fp,sp,4
   170d0:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   170d4:	d1600c04 	addi	r5,gp,-32720
   170d8:	e13fff17 	ldw	r4,-4(fp)
   170dc:	001ce800 	call	1ce80 <alt_dev_llist_insert>
}
   170e0:	e037883a 	mov	sp,fp
   170e4:	dfc00117 	ldw	ra,4(sp)
   170e8:	df000017 	ldw	fp,0(sp)
   170ec:	dec00204 	addi	sp,sp,8
   170f0:	f800283a 	ret

000170f4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   170f4:	defffd04 	addi	sp,sp,-12
   170f8:	dfc00215 	stw	ra,8(sp)
   170fc:	df000115 	stw	fp,4(sp)
   17100:	df000104 	addi	fp,sp,4
   17104:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   17108:	001d6980 	call	1d698 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   1710c:	00800044 	movi	r2,1
   17110:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   17114:	0001883a 	nop
   17118:	e037883a 	mov	sp,fp
   1711c:	dfc00117 	ldw	ra,4(sp)
   17120:	df000017 	ldw	fp,0(sp)
   17124:	dec00204 	addi	sp,sp,8
   17128:	f800283a 	ret

0001712c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   1712c:	defffd04 	addi	sp,sp,-12
   17130:	dfc00215 	stw	ra,8(sp)
   17134:	df000115 	stw	fp,4(sp)
   17138:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   1713c:	01c0fa04 	movi	r7,1000
   17140:	000d883a 	mov	r6,zero
   17144:	000b883a 	mov	r5,zero
   17148:	01000134 	movhi	r4,4
   1714c:	210c1004 	addi	r4,r4,12352
   17150:	001ab140 	call	1ab14 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   17154:	01020034 	movhi	r4,2048
   17158:	2104e304 	addi	r4,r4,5004
   1715c:	00174b40 	call	174b4 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   17160:	01800144 	movi	r6,5
   17164:	000b883a 	mov	r5,zero
   17168:	01020034 	movhi	r4,2048
   1716c:	21052404 	addi	r4,r4,5264
   17170:	00192c40 	call	192c4 <altera_avalon_jtag_uart_init>
   17174:	01020034 	movhi	r4,2048
   17178:	21051a04 	addi	r4,r4,5224
   1717c:	00170c00 	call	170c0 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   17180:	01020034 	movhi	r4,2048
   17184:	21093c04 	addi	r4,r4,9456
   17188:	001a9080 	call	1a908 <altera_avalon_lcd_16207_init>
   1718c:	01020034 	movhi	r4,2048
   17190:	21093204 	addi	r4,r4,9416
   17194:	00170c00 	call	170c0 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   17198:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   1719c:	018000c4 	movi	r6,3
   171a0:	000b883a 	mov	r5,zero
   171a4:	01020034 	movhi	r4,2048
   171a8:	21098404 	addi	r4,r4,9744
   171ac:	001ac980 	call	1ac98 <altera_avalon_uart_init>
   171b0:	01020034 	movhi	r4,2048
   171b4:	21097a04 	addi	r4,r4,9704
   171b8:	00170c00 	call	170c0 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   171bc:	01020034 	movhi	r4,2048
   171c0:	2109ab04 	addi	r4,r4,9900
   171c4:	001b5840 	call	1b584 <alt_up_ps2_init>
   171c8:	01020034 	movhi	r4,2048
   171cc:	2109ab04 	addi	r4,r4,9900
   171d0:	00170c00 	call	170c0 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   171d4:	00820034 	movhi	r2,2048
   171d8:	1089b904 	addi	r2,r2,9956
   171dc:	10800a17 	ldw	r2,40(r2)
   171e0:	10800104 	addi	r2,r2,4
   171e4:	10800017 	ldw	r2,0(r2)
   171e8:	10ffffcc 	andi	r3,r2,65535
   171ec:	00820034 	movhi	r2,2048
   171f0:	1089b904 	addi	r2,r2,9956
   171f4:	10c00c15 	stw	r3,48(r2)
   171f8:	00820034 	movhi	r2,2048
   171fc:	1089b904 	addi	r2,r2,9956
   17200:	10800a17 	ldw	r2,40(r2)
   17204:	10800104 	addi	r2,r2,4
   17208:	10800017 	ldw	r2,0(r2)
   1720c:	1006d43a 	srli	r3,r2,16
   17210:	00820034 	movhi	r2,2048
   17214:	1089b904 	addi	r2,r2,9956
   17218:	10c00d15 	stw	r3,52(r2)
   1721c:	00820034 	movhi	r2,2048
   17220:	1089b904 	addi	r2,r2,9956
   17224:	10800c17 	ldw	r2,48(r2)
   17228:	10801068 	cmpgeui	r2,r2,65
   1722c:	1000081e 	bne	r2,zero,17250 <alt_sys_init+0x124>
   17230:	00820034 	movhi	r2,2048
   17234:	1089b904 	addi	r2,r2,9956
   17238:	00c00fc4 	movi	r3,63
   1723c:	10c00f15 	stw	r3,60(r2)
   17240:	00820034 	movhi	r2,2048
   17244:	1089b904 	addi	r2,r2,9956
   17248:	00c00184 	movi	r3,6
   1724c:	10c01015 	stw	r3,64(r2)
   17250:	00820034 	movhi	r2,2048
   17254:	1089b904 	addi	r2,r2,9956
   17258:	10800d17 	ldw	r2,52(r2)
   1725c:	10800868 	cmpgeui	r2,r2,33
   17260:	1000041e 	bne	r2,zero,17274 <alt_sys_init+0x148>
   17264:	00820034 	movhi	r2,2048
   17268:	1089b904 	addi	r2,r2,9956
   1726c:	00c007c4 	movi	r3,31
   17270:	10c01115 	stw	r3,68(r2)
   17274:	01020034 	movhi	r4,2048
   17278:	2109b904 	addi	r4,r4,9956
   1727c:	001bb0c0 	call	1bb0c <alt_up_char_buffer_init>
   17280:	01020034 	movhi	r4,2048
   17284:	2109b904 	addi	r4,r4,9956
   17288:	00170c00 	call	170c0 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   1728c:	00820034 	movhi	r2,2048
   17290:	1089cb04 	addi	r2,r2,10028
   17294:	10800a17 	ldw	r2,40(r2)
   17298:	10800017 	ldw	r2,0(r2)
   1729c:	1007883a 	mov	r3,r2
   172a0:	00820034 	movhi	r2,2048
   172a4:	1089cb04 	addi	r2,r2,10028
   172a8:	10c00b15 	stw	r3,44(r2)
   172ac:	00820034 	movhi	r2,2048
   172b0:	1089cb04 	addi	r2,r2,10028
   172b4:	10800a17 	ldw	r2,40(r2)
   172b8:	10800104 	addi	r2,r2,4
   172bc:	10800017 	ldw	r2,0(r2)
   172c0:	1007883a 	mov	r3,r2
   172c4:	00820034 	movhi	r2,2048
   172c8:	1089cb04 	addi	r2,r2,10028
   172cc:	10c00c15 	stw	r3,48(r2)
   172d0:	00820034 	movhi	r2,2048
   172d4:	1089cb04 	addi	r2,r2,10028
   172d8:	10800a17 	ldw	r2,40(r2)
   172dc:	10800204 	addi	r2,r2,8
   172e0:	10800017 	ldw	r2,0(r2)
   172e4:	10ffffcc 	andi	r3,r2,65535
   172e8:	00820034 	movhi	r2,2048
   172ec:	1089cb04 	addi	r2,r2,10028
   172f0:	10c00f15 	stw	r3,60(r2)
   172f4:	00820034 	movhi	r2,2048
   172f8:	1089cb04 	addi	r2,r2,10028
   172fc:	10800a17 	ldw	r2,40(r2)
   17300:	10800204 	addi	r2,r2,8
   17304:	10800017 	ldw	r2,0(r2)
   17308:	1006d43a 	srli	r3,r2,16
   1730c:	00820034 	movhi	r2,2048
   17310:	1089cb04 	addi	r2,r2,10028
   17314:	10c01015 	stw	r3,64(r2)
   17318:	00820034 	movhi	r2,2048
   1731c:	1089cb04 	addi	r2,r2,10028
   17320:	10800a17 	ldw	r2,40(r2)
   17324:	10800304 	addi	r2,r2,12
   17328:	10800017 	ldw	r2,0(r2)
   1732c:	1005d07a 	srai	r2,r2,1
   17330:	10c0004c 	andi	r3,r2,1
   17334:	00820034 	movhi	r2,2048
   17338:	1089cb04 	addi	r2,r2,10028
   1733c:	10c00d15 	stw	r3,52(r2)
   17340:	00820034 	movhi	r2,2048
   17344:	1089cb04 	addi	r2,r2,10028
   17348:	10800a17 	ldw	r2,40(r2)
   1734c:	10800304 	addi	r2,r2,12
   17350:	10800017 	ldw	r2,0(r2)
   17354:	1005d13a 	srai	r2,r2,4
   17358:	10c003cc 	andi	r3,r2,15
   1735c:	00820034 	movhi	r2,2048
   17360:	1089cb04 	addi	r2,r2,10028
   17364:	10c00e15 	stw	r3,56(r2)
   17368:	00820034 	movhi	r2,2048
   1736c:	1089cb04 	addi	r2,r2,10028
   17370:	10800a17 	ldw	r2,40(r2)
   17374:	10800304 	addi	r2,r2,12
   17378:	10800017 	ldw	r2,0(r2)
   1737c:	1005d43a 	srai	r2,r2,16
   17380:	e0bfff05 	stb	r2,-4(fp)
   17384:	00820034 	movhi	r2,2048
   17388:	1089cb04 	addi	r2,r2,10028
   1738c:	10800a17 	ldw	r2,40(r2)
   17390:	10800304 	addi	r2,r2,12
   17394:	10800017 	ldw	r2,0(r2)
   17398:	1004d63a 	srli	r2,r2,24
   1739c:	e0bfff45 	stb	r2,-3(fp)
   173a0:	00820034 	movhi	r2,2048
   173a4:	1089cb04 	addi	r2,r2,10028
   173a8:	10800e17 	ldw	r2,56(r2)
   173ac:	10800058 	cmpnei	r2,r2,1
   173b0:	1000041e 	bne	r2,zero,173c4 <alt_sys_init+0x298>
   173b4:	00820034 	movhi	r2,2048
   173b8:	1089cb04 	addi	r2,r2,10028
   173bc:	10001115 	stw	zero,68(r2)
   173c0:	00000e06 	br	173fc <alt_sys_init+0x2d0>
   173c4:	00820034 	movhi	r2,2048
   173c8:	1089cb04 	addi	r2,r2,10028
   173cc:	10800e17 	ldw	r2,56(r2)
   173d0:	10800098 	cmpnei	r2,r2,2
   173d4:	1000051e 	bne	r2,zero,173ec <alt_sys_init+0x2c0>
   173d8:	00820034 	movhi	r2,2048
   173dc:	1089cb04 	addi	r2,r2,10028
   173e0:	00c00044 	movi	r3,1
   173e4:	10c01115 	stw	r3,68(r2)
   173e8:	00000406 	br	173fc <alt_sys_init+0x2d0>
   173ec:	00820034 	movhi	r2,2048
   173f0:	1089cb04 	addi	r2,r2,10028
   173f4:	00c00084 	movi	r3,2
   173f8:	10c01115 	stw	r3,68(r2)
   173fc:	e0bfff03 	ldbu	r2,-4(fp)
   17400:	00c00804 	movi	r3,32
   17404:	1885c83a 	sub	r2,r3,r2
   17408:	00ffffc4 	movi	r3,-1
   1740c:	1886d83a 	srl	r3,r3,r2
   17410:	00820034 	movhi	r2,2048
   17414:	1089cb04 	addi	r2,r2,10028
   17418:	10c01215 	stw	r3,72(r2)
   1741c:	e0ffff03 	ldbu	r3,-4(fp)
   17420:	00820034 	movhi	r2,2048
   17424:	1089cb04 	addi	r2,r2,10028
   17428:	10801117 	ldw	r2,68(r2)
   1742c:	1887883a 	add	r3,r3,r2
   17430:	00820034 	movhi	r2,2048
   17434:	1089cb04 	addi	r2,r2,10028
   17438:	10c01315 	stw	r3,76(r2)
   1743c:	e0bfff43 	ldbu	r2,-3(fp)
   17440:	00c00804 	movi	r3,32
   17444:	1885c83a 	sub	r2,r3,r2
   17448:	00ffffc4 	movi	r3,-1
   1744c:	1886d83a 	srl	r3,r3,r2
   17450:	00820034 	movhi	r2,2048
   17454:	1089cb04 	addi	r2,r2,10028
   17458:	10c01415 	stw	r3,80(r2)
   1745c:	01020034 	movhi	r4,2048
   17460:	2109cb04 	addi	r4,r4,10028
   17464:	00170c00 	call	170c0 <alt_dev_reg>
}
   17468:	0001883a 	nop
   1746c:	e037883a 	mov	sp,fp
   17470:	dfc00117 	ldw	ra,4(sp)
   17474:	df000017 	ldw	fp,0(sp)
   17478:	dec00204 	addi	sp,sp,8
   1747c:	f800283a 	ret

00017480 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   17480:	defffd04 	addi	sp,sp,-12
   17484:	dfc00215 	stw	ra,8(sp)
   17488:	df000115 	stw	fp,4(sp)
   1748c:	df000104 	addi	fp,sp,4
   17490:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   17494:	d1601304 	addi	r5,gp,-32692
   17498:	e13fff17 	ldw	r4,-4(fp)
   1749c:	001ce800 	call	1ce80 <alt_dev_llist_insert>
}
   174a0:	e037883a 	mov	sp,fp
   174a4:	dfc00117 	ldw	ra,4(sp)
   174a8:	df000017 	ldw	fp,0(sp)
   174ac:	dec00204 	addi	sp,sp,8
   174b0:	f800283a 	ret

000174b4 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   174b4:	defffc04 	addi	sp,sp,-16
   174b8:	dfc00315 	stw	ra,12(sp)
   174bc:	df000215 	stw	fp,8(sp)
   174c0:	df000204 	addi	fp,sp,8
   174c4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   174c8:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   174cc:	e13fff17 	ldw	r4,-4(fp)
   174d0:	00189180 	call	18918 <alt_read_cfi_width>
   174d4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   174d8:	e0bffe17 	ldw	r2,-8(fp)
   174dc:	1000031e 	bne	r2,zero,174ec <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   174e0:	e13fff17 	ldw	r4,-4(fp)
   174e4:	00180700 	call	18070 <alt_set_flash_width_func>
   174e8:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   174ec:	e0bffe17 	ldw	r2,-8(fp)
   174f0:	1000031e 	bne	r2,zero,17500 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   174f4:	e13fff17 	ldw	r4,-4(fp)
   174f8:	00183500 	call	18350 <alt_read_cfi_table>
   174fc:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   17500:	e0bffe17 	ldw	r2,-8(fp)
   17504:	1000031e 	bne	r2,zero,17514 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   17508:	e13fff17 	ldw	r4,-4(fp)
   1750c:	00182340 	call	18234 <alt_set_flash_algorithm_func>
   17510:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   17514:	e0bffe17 	ldw	r2,-8(fp)
   17518:	1000041e 	bne	r2,zero,1752c <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   1751c:	e0bfff17 	ldw	r2,-4(fp)
   17520:	1009883a 	mov	r4,r2
   17524:	00174800 	call	17480 <alt_flash_device_register>
   17528:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   1752c:	e0bffe17 	ldw	r2,-8(fp)
}
   17530:	e037883a 	mov	sp,fp
   17534:	dfc00117 	ldw	ra,4(sp)
   17538:	df000017 	ldw	fp,0(sp)
   1753c:	dec00204 	addi	sp,sp,8
   17540:	f800283a 	ret

00017544 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   17544:	defff104 	addi	sp,sp,-60
   17548:	dfc00e15 	stw	ra,56(sp)
   1754c:	df000d15 	stw	fp,52(sp)
   17550:	df000d04 	addi	fp,sp,52
   17554:	e13ffc15 	stw	r4,-16(fp)
   17558:	e17ffd15 	stw	r5,-12(fp)
   1755c:	e1bffe15 	stw	r6,-8(fp)
   17560:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   17564:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   17568:	e0bfff17 	ldw	r2,-4(fp)
   1756c:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   17570:	e0bffd17 	ldw	r2,-12(fp)
   17574:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17578:	e0bffc17 	ldw	r2,-16(fp)
   1757c:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   17580:	e03ff515 	stw	zero,-44(fp)
   17584:	00008706 	br	177a4 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   17588:	e0fffa17 	ldw	r3,-24(fp)
   1758c:	e0bff517 	ldw	r2,-44(fp)
   17590:	1004913a 	slli	r2,r2,4
   17594:	1885883a 	add	r2,r3,r2
   17598:	10800d04 	addi	r2,r2,52
   1759c:	10800017 	ldw	r2,0(r2)
   175a0:	e0fffd17 	ldw	r3,-12(fp)
   175a4:	18807c16 	blt	r3,r2,17798 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   175a8:	e0fffa17 	ldw	r3,-24(fp)
   175ac:	e0bff517 	ldw	r2,-44(fp)
   175b0:	1004913a 	slli	r2,r2,4
   175b4:	1885883a 	add	r2,r3,r2
   175b8:	10800d04 	addi	r2,r2,52
   175bc:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   175c0:	e13ffa17 	ldw	r4,-24(fp)
   175c4:	e0bff517 	ldw	r2,-44(fp)
   175c8:	1004913a 	slli	r2,r2,4
   175cc:	2085883a 	add	r2,r4,r2
   175d0:	10800e04 	addi	r2,r2,56
   175d4:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   175d8:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   175dc:	e0fffd17 	ldw	r3,-12(fp)
   175e0:	18806d0e 	bge	r3,r2,17798 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   175e4:	e0fffa17 	ldw	r3,-24(fp)
   175e8:	e0bff517 	ldw	r2,-44(fp)
   175ec:	1004913a 	slli	r2,r2,4
   175f0:	1885883a 	add	r2,r3,r2
   175f4:	10800d04 	addi	r2,r2,52
   175f8:	10800017 	ldw	r2,0(r2)
   175fc:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   17600:	e03ff615 	stw	zero,-40(fp)
   17604:	00005c06 	br	17778 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   17608:	e0fffd17 	ldw	r3,-12(fp)
   1760c:	e0bff717 	ldw	r2,-36(fp)
   17610:	18804d16 	blt	r3,r2,17748 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   17614:	e0fffa17 	ldw	r3,-24(fp)
   17618:	e0bff517 	ldw	r2,-44(fp)
   1761c:	10800104 	addi	r2,r2,4
   17620:	1004913a 	slli	r2,r2,4
   17624:	1885883a 	add	r2,r3,r2
   17628:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   1762c:	e0bff717 	ldw	r2,-36(fp)
   17630:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   17634:	e0fffd17 	ldw	r3,-12(fp)
   17638:	1880430e 	bge	r3,r2,17748 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   1763c:	e0fffa17 	ldw	r3,-24(fp)
   17640:	e0bff517 	ldw	r2,-44(fp)
   17644:	10800104 	addi	r2,r2,4
   17648:	1004913a 	slli	r2,r2,4
   1764c:	1885883a 	add	r2,r3,r2
   17650:	10c00017 	ldw	r3,0(r2)
   17654:	e0bff717 	ldw	r2,-36(fp)
   17658:	1887883a 	add	r3,r3,r2
   1765c:	e0bffd17 	ldw	r2,-12(fp)
   17660:	1885c83a 	sub	r2,r3,r2
   17664:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   17668:	e0fffb17 	ldw	r3,-20(fp)
   1766c:	e0bfff17 	ldw	r2,-4(fp)
   17670:	1880010e 	bge	r3,r2,17678 <alt_flash_cfi_write+0x134>
   17674:	1805883a 	mov	r2,r3
   17678:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   1767c:	e0bffa17 	ldw	r2,-24(fp)
   17680:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   17684:	e0bffd17 	ldw	r2,-12(fp)
   17688:	1885883a 	add	r2,r3,r2
   1768c:	e0fffb17 	ldw	r3,-20(fp)
   17690:	180d883a 	mov	r6,r3
   17694:	100b883a 	mov	r5,r2
   17698:	e13ffe17 	ldw	r4,-8(fp)
   1769c:	00086640 	call	8664 <memcmp>
   176a0:	10001326 	beq	r2,zero,176f0 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   176a4:	e0bffa17 	ldw	r2,-24(fp)
   176a8:	10800817 	ldw	r2,32(r2)
   176ac:	e0fffa17 	ldw	r3,-24(fp)
   176b0:	e17ff717 	ldw	r5,-36(fp)
   176b4:	1809883a 	mov	r4,r3
   176b8:	103ee83a 	callr	r2
   176bc:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   176c0:	e0bff417 	ldw	r2,-48(fp)
   176c4:	10000a1e 	bne	r2,zero,176f0 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   176c8:	e0bffa17 	ldw	r2,-24(fp)
   176cc:	10800917 	ldw	r2,36(r2)
   176d0:	e13ffa17 	ldw	r4,-24(fp)
   176d4:	e0fffb17 	ldw	r3,-20(fp)
   176d8:	d8c00015 	stw	r3,0(sp)
   176dc:	e1fffe17 	ldw	r7,-8(fp)
   176e0:	e1bffd17 	ldw	r6,-12(fp)
   176e4:	e17ff717 	ldw	r5,-36(fp)
   176e8:	103ee83a 	callr	r2
   176ec:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   176f0:	e0ffff17 	ldw	r3,-4(fp)
   176f4:	e0bffb17 	ldw	r2,-20(fp)
   176f8:	18802e26 	beq	r3,r2,177b4 <alt_flash_cfi_write+0x270>
   176fc:	e0bff417 	ldw	r2,-48(fp)
   17700:	10002c1e 	bne	r2,zero,177b4 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   17704:	e0ffff17 	ldw	r3,-4(fp)
   17708:	e0bffb17 	ldw	r2,-20(fp)
   1770c:	1885c83a 	sub	r2,r3,r2
   17710:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   17714:	e0fffa17 	ldw	r3,-24(fp)
   17718:	e0bff517 	ldw	r2,-44(fp)
   1771c:	10800104 	addi	r2,r2,4
   17720:	1004913a 	slli	r2,r2,4
   17724:	1885883a 	add	r2,r3,r2
   17728:	10c00017 	ldw	r3,0(r2)
   1772c:	e0bff717 	ldw	r2,-36(fp)
   17730:	1885883a 	add	r2,r3,r2
   17734:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   17738:	e0bffb17 	ldw	r2,-20(fp)
   1773c:	e0fffe17 	ldw	r3,-8(fp)
   17740:	1885883a 	add	r2,r3,r2
   17744:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   17748:	e0fffa17 	ldw	r3,-24(fp)
   1774c:	e0bff517 	ldw	r2,-44(fp)
   17750:	10800104 	addi	r2,r2,4
   17754:	1004913a 	slli	r2,r2,4
   17758:	1885883a 	add	r2,r3,r2
   1775c:	10800017 	ldw	r2,0(r2)
   17760:	e0fff717 	ldw	r3,-36(fp)
   17764:	1885883a 	add	r2,r3,r2
   17768:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   1776c:	e0bff617 	ldw	r2,-40(fp)
   17770:	10800044 	addi	r2,r2,1
   17774:	e0bff615 	stw	r2,-40(fp)
   17778:	e0fffa17 	ldw	r3,-24(fp)
   1777c:	e0bff517 	ldw	r2,-44(fp)
   17780:	1004913a 	slli	r2,r2,4
   17784:	1885883a 	add	r2,r3,r2
   17788:	10800f04 	addi	r2,r2,60
   1778c:	10800017 	ldw	r2,0(r2)
   17790:	e0fff617 	ldw	r3,-40(fp)
   17794:	18bf9c16 	blt	r3,r2,17608 <__alt_data_end+0xf0017608>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   17798:	e0bff517 	ldw	r2,-44(fp)
   1779c:	10800044 	addi	r2,r2,1
   177a0:	e0bff515 	stw	r2,-44(fp)
   177a4:	e0bffa17 	ldw	r2,-24(fp)
   177a8:	10800c17 	ldw	r2,48(r2)
   177ac:	e0fff517 	ldw	r3,-44(fp)
   177b0:	18bf7516 	blt	r3,r2,17588 <__alt_data_end+0xf0017588>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   177b4:	e0bffa17 	ldw	r2,-24(fp)
   177b8:	10c00a17 	ldw	r3,40(r2)
   177bc:	e0bff917 	ldw	r2,-28(fp)
   177c0:	1885883a 	add	r2,r3,r2
   177c4:	e0fff817 	ldw	r3,-32(fp)
   177c8:	180b883a 	mov	r5,r3
   177cc:	1009883a 	mov	r4,r2
   177d0:	001cdcc0 	call	1cdcc <alt_dcache_flush>
  return ret_code;
   177d4:	e0bff417 	ldw	r2,-48(fp)
}
   177d8:	e037883a 	mov	sp,fp
   177dc:	dfc00117 	ldw	ra,4(sp)
   177e0:	df000017 	ldw	fp,0(sp)
   177e4:	dec00204 	addi	sp,sp,8
   177e8:	f800283a 	ret

000177ec <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   177ec:	defffa04 	addi	sp,sp,-24
   177f0:	df000515 	stw	fp,20(sp)
   177f4:	df000504 	addi	fp,sp,20
   177f8:	e13ffd15 	stw	r4,-12(fp)
   177fc:	e17ffe15 	stw	r5,-8(fp)
   17800:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   17804:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   17808:	e0bffd17 	ldw	r2,-12(fp)
   1780c:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   17810:	e0bffc17 	ldw	r2,-16(fp)
   17814:	10c00c17 	ldw	r3,48(r2)
   17818:	e0bfff17 	ldw	r2,-4(fp)
   1781c:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   17820:	e0bffc17 	ldw	r2,-16(fp)
   17824:	10800c17 	ldw	r2,48(r2)
   17828:	1000031e 	bne	r2,zero,17838 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   1782c:	00bffec4 	movi	r2,-5
   17830:	e0bffb15 	stw	r2,-20(fp)
   17834:	00000b06 	br	17864 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   17838:	e0bffc17 	ldw	r2,-16(fp)
   1783c:	10800c17 	ldw	r2,48(r2)
   17840:	10800250 	cmplti	r2,r2,9
   17844:	1000031e 	bne	r2,zero,17854 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   17848:	00bffd04 	movi	r2,-12
   1784c:	e0bffb15 	stw	r2,-20(fp)
   17850:	00000406 	br	17864 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   17854:	e0bffc17 	ldw	r2,-16(fp)
   17858:	10c00d04 	addi	r3,r2,52
   1785c:	e0bffe17 	ldw	r2,-8(fp)
   17860:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   17864:	e0bffb17 	ldw	r2,-20(fp)
}
   17868:	e037883a 	mov	sp,fp
   1786c:	df000017 	ldw	fp,0(sp)
   17870:	dec00104 	addi	sp,sp,4
   17874:	f800283a 	ret

00017878 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   17878:	defff904 	addi	sp,sp,-28
   1787c:	dfc00615 	stw	ra,24(sp)
   17880:	df000515 	stw	fp,20(sp)
   17884:	df000504 	addi	fp,sp,20
   17888:	e13ffc15 	stw	r4,-16(fp)
   1788c:	e17ffd15 	stw	r5,-12(fp)
   17890:	e1bffe15 	stw	r6,-8(fp)
   17894:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17898:	e0bffc17 	ldw	r2,-16(fp)
   1789c:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   178a0:	e0bffb17 	ldw	r2,-20(fp)
   178a4:	10c00a17 	ldw	r3,40(r2)
   178a8:	e0bffd17 	ldw	r2,-12(fp)
   178ac:	1885883a 	add	r2,r3,r2
   178b0:	e0ffff17 	ldw	r3,-4(fp)
   178b4:	180d883a 	mov	r6,r3
   178b8:	100b883a 	mov	r5,r2
   178bc:	e13ffe17 	ldw	r4,-8(fp)
   178c0:	00086e00 	call	86e0 <memcpy>
  return 0;
   178c4:	0005883a 	mov	r2,zero
}
   178c8:	e037883a 	mov	sp,fp
   178cc:	dfc00117 	ldw	ra,4(sp)
   178d0:	df000017 	ldw	fp,0(sp)
   178d4:	dec00204 	addi	sp,sp,8
   178d8:	f800283a 	ret

000178dc <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   178dc:	defffa04 	addi	sp,sp,-24
   178e0:	df000515 	stw	fp,20(sp)
   178e4:	df000504 	addi	fp,sp,20
   178e8:	e13ffd15 	stw	r4,-12(fp)
   178ec:	e17ffe15 	stw	r5,-8(fp)
   178f0:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   178f4:	e0bffd17 	ldw	r2,-12(fp)
   178f8:	10802f17 	ldw	r2,188(r2)
   178fc:	10800058 	cmpnei	r2,r2,1
   17900:	1000091e 	bne	r2,zero,17928 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   17904:	e0bffd17 	ldw	r2,-12(fp)
   17908:	10c00a17 	ldw	r3,40(r2)
   1790c:	e0bffe17 	ldw	r2,-8(fp)
   17910:	1885883a 	add	r2,r3,r2
   17914:	e0ffff17 	ldw	r3,-4(fp)
   17918:	18c00003 	ldbu	r3,0(r3)
   1791c:	18c03fcc 	andi	r3,r3,255
   17920:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   17924:	00003f06 	br	17a24 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   17928:	e0bffd17 	ldw	r2,-12(fp)
   1792c:	10802f17 	ldw	r2,188(r2)
   17930:	10800098 	cmpnei	r2,r2,2
   17934:	1000141e 	bne	r2,zero,17988 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   17938:	e0bfff17 	ldw	r2,-4(fp)
   1793c:	10800003 	ldbu	r2,0(r2)
   17940:	10803fcc 	andi	r2,r2,255
   17944:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   17948:	e0bfff17 	ldw	r2,-4(fp)
   1794c:	10800044 	addi	r2,r2,1
   17950:	10800003 	ldbu	r2,0(r2)
   17954:	10803fcc 	andi	r2,r2,255
   17958:	1004923a 	slli	r2,r2,8
   1795c:	1007883a 	mov	r3,r2
   17960:	e0bffb0b 	ldhu	r2,-20(fp)
   17964:	1884b03a 	or	r2,r3,r2
   17968:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   1796c:	e0bffd17 	ldw	r2,-12(fp)
   17970:	10c00a17 	ldw	r3,40(r2)
   17974:	e0bffe17 	ldw	r2,-8(fp)
   17978:	1885883a 	add	r2,r3,r2
   1797c:	e0fffb0b 	ldhu	r3,-20(fp)
   17980:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   17984:	00002706 	br	17a24 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   17988:	e0bffd17 	ldw	r2,-12(fp)
   1798c:	10802f17 	ldw	r2,188(r2)
   17990:	10800118 	cmpnei	r2,r2,4
   17994:	1000231e 	bne	r2,zero,17a24 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   17998:	e0bfff17 	ldw	r2,-4(fp)
   1799c:	10800003 	ldbu	r2,0(r2)
   179a0:	10803fcc 	andi	r2,r2,255
   179a4:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   179a8:	e0bfff17 	ldw	r2,-4(fp)
   179ac:	10800044 	addi	r2,r2,1
   179b0:	10800003 	ldbu	r2,0(r2)
   179b4:	10803fcc 	andi	r2,r2,255
   179b8:	1004923a 	slli	r2,r2,8
   179bc:	e0fffc17 	ldw	r3,-16(fp)
   179c0:	1884b03a 	or	r2,r3,r2
   179c4:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   179c8:	e0bfff17 	ldw	r2,-4(fp)
   179cc:	10800084 	addi	r2,r2,2
   179d0:	10800003 	ldbu	r2,0(r2)
   179d4:	10803fcc 	andi	r2,r2,255
   179d8:	1004943a 	slli	r2,r2,16
   179dc:	e0fffc17 	ldw	r3,-16(fp)
   179e0:	1884b03a 	or	r2,r3,r2
   179e4:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   179e8:	e0bfff17 	ldw	r2,-4(fp)
   179ec:	108000c4 	addi	r2,r2,3
   179f0:	10800003 	ldbu	r2,0(r2)
   179f4:	10803fcc 	andi	r2,r2,255
   179f8:	1004963a 	slli	r2,r2,24
   179fc:	e0fffc17 	ldw	r3,-16(fp)
   17a00:	1884b03a 	or	r2,r3,r2
   17a04:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   17a08:	e0bffd17 	ldw	r2,-12(fp)
   17a0c:	10c00a17 	ldw	r3,40(r2)
   17a10:	e0bffe17 	ldw	r2,-8(fp)
   17a14:	1885883a 	add	r2,r3,r2
   17a18:	e0fffc17 	ldw	r3,-16(fp)
   17a1c:	10c00035 	stwio	r3,0(r2)
  }

  return;
   17a20:	0001883a 	nop
   17a24:	0001883a 	nop
}
   17a28:	e037883a 	mov	sp,fp
   17a2c:	df000017 	ldw	fp,0(sp)
   17a30:	dec00104 	addi	sp,sp,4
   17a34:	f800283a 	ret

00017a38 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   17a38:	defff304 	addi	sp,sp,-52
   17a3c:	dfc00c15 	stw	ra,48(sp)
   17a40:	df000b15 	stw	fp,44(sp)
   17a44:	df000b04 	addi	fp,sp,44
   17a48:	e13ffc15 	stw	r4,-16(fp)
   17a4c:	e17ffd15 	stw	r5,-12(fp)
   17a50:	e1bffe15 	stw	r6,-8(fp)
   17a54:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   17a58:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   17a5c:	e0bffc17 	ldw	r2,-16(fp)
   17a60:	10c00a17 	ldw	r3,40(r2)
   17a64:	e0bffd17 	ldw	r2,-12(fp)
   17a68:	1885883a 	add	r2,r3,r2
   17a6c:	1007883a 	mov	r3,r2
                      flash->mode_width);
   17a70:	e0bffc17 	ldw	r2,-16(fp)
   17a74:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   17a78:	1889283a 	div	r4,r3,r2
   17a7c:	2085383a 	mul	r2,r4,r2
   17a80:	1885c83a 	sub	r2,r3,r2
   17a84:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   17a88:	e0bff817 	ldw	r2,-32(fp)
   17a8c:	10003b26 	beq	r2,zero,17b7c <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   17a90:	e0bffc17 	ldw	r2,-16(fp)
   17a94:	10c02f17 	ldw	r3,188(r2)
   17a98:	e0bff817 	ldw	r2,-32(fp)
   17a9c:	1885c83a 	sub	r2,r3,r2
   17aa0:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   17aa4:	e03ff615 	stw	zero,-40(fp)
   17aa8:	00001206 	br	17af4 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   17aac:	e0bffc17 	ldw	r2,-16(fp)
   17ab0:	10800a17 	ldw	r2,40(r2)
   17ab4:	e13ffd17 	ldw	r4,-12(fp)
   17ab8:	e0fff817 	ldw	r3,-32(fp)
   17abc:	20c9c83a 	sub	r4,r4,r3
   17ac0:	e0fff617 	ldw	r3,-40(fp)
   17ac4:	20c7883a 	add	r3,r4,r3
   17ac8:	10c5883a 	add	r2,r2,r3
   17acc:	10800023 	ldbuio	r2,0(r2)
   17ad0:	10803fcc 	andi	r2,r2,255
   17ad4:	1009883a 	mov	r4,r2
   17ad8:	e0fffb04 	addi	r3,fp,-20
   17adc:	e0bff617 	ldw	r2,-40(fp)
   17ae0:	1885883a 	add	r2,r3,r2
   17ae4:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   17ae8:	e0bff617 	ldw	r2,-40(fp)
   17aec:	10800044 	addi	r2,r2,1
   17af0:	e0bff615 	stw	r2,-40(fp)
   17af4:	e0fff617 	ldw	r3,-40(fp)
   17af8:	e0bff817 	ldw	r2,-32(fp)
   17afc:	18bfeb16 	blt	r3,r2,17aac <__alt_data_end+0xf0017aac>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   17b00:	e03ff615 	stw	zero,-40(fp)
   17b04:	00000d06 	br	17b3c <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   17b08:	e0fff817 	ldw	r3,-32(fp)
   17b0c:	e0bff617 	ldw	r2,-40(fp)
   17b10:	1885883a 	add	r2,r3,r2
   17b14:	e0fff617 	ldw	r3,-40(fp)
   17b18:	e13ffe17 	ldw	r4,-8(fp)
   17b1c:	20c7883a 	add	r3,r4,r3
   17b20:	18c00003 	ldbu	r3,0(r3)
   17b24:	e13ffb04 	addi	r4,fp,-20
   17b28:	2085883a 	add	r2,r4,r2
   17b2c:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   17b30:	e0bff617 	ldw	r2,-40(fp)
   17b34:	10800044 	addi	r2,r2,1
   17b38:	e0bff615 	stw	r2,-40(fp)
   17b3c:	e0fff617 	ldw	r3,-40(fp)
   17b40:	e0bff917 	ldw	r2,-28(fp)
   17b44:	18bff016 	blt	r3,r2,17b08 <__alt_data_end+0xf0017b08>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   17b48:	e0fffd17 	ldw	r3,-12(fp)
   17b4c:	e0bff817 	ldw	r2,-32(fp)
   17b50:	1887c83a 	sub	r3,r3,r2
   17b54:	e13ffb04 	addi	r4,fp,-20
   17b58:	e0800217 	ldw	r2,8(fp)
   17b5c:	200d883a 	mov	r6,r4
   17b60:	180b883a 	mov	r5,r3
   17b64:	e13ffc17 	ldw	r4,-16(fp)
   17b68:	103ee83a 	callr	r2
   17b6c:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   17b70:	e0bff917 	ldw	r2,-28(fp)
   17b74:	e0bff615 	stw	r2,-40(fp)
   17b78:	00000106 	br	17b80 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   17b7c:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   17b80:	e0fffd17 	ldw	r3,-12(fp)
   17b84:	e0bfff17 	ldw	r2,-4(fp)
   17b88:	1885883a 	add	r2,r3,r2
   17b8c:	e0fffc17 	ldw	r3,-16(fp)
   17b90:	18c02f17 	ldw	r3,188(r3)
   17b94:	10c9283a 	div	r4,r2,r3
   17b98:	20c7383a 	mul	r3,r4,r3
   17b9c:	10c5c83a 	sub	r2,r2,r3
   17ba0:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   17ba4:	00001106 	br	17bec <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   17ba8:	e0fffd17 	ldw	r3,-12(fp)
   17bac:	e0bff617 	ldw	r2,-40(fp)
   17bb0:	1889883a 	add	r4,r3,r2
   17bb4:	e0bff617 	ldw	r2,-40(fp)
   17bb8:	e0fffe17 	ldw	r3,-8(fp)
   17bbc:	1887883a 	add	r3,r3,r2
   17bc0:	e0800217 	ldw	r2,8(fp)
   17bc4:	180d883a 	mov	r6,r3
   17bc8:	200b883a 	mov	r5,r4
   17bcc:	e13ffc17 	ldw	r4,-16(fp)
   17bd0:	103ee83a 	callr	r2
   17bd4:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   17bd8:	e0bffc17 	ldw	r2,-16(fp)
   17bdc:	10802f17 	ldw	r2,188(r2)
   17be0:	e0fff617 	ldw	r3,-40(fp)
   17be4:	1885883a 	add	r2,r3,r2
   17be8:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   17bec:	e0bff517 	ldw	r2,-44(fp)
   17bf0:	1000051e 	bne	r2,zero,17c08 <alt_flash_program_block+0x1d0>
   17bf4:	e0ffff17 	ldw	r3,-4(fp)
   17bf8:	e0bffa17 	ldw	r2,-24(fp)
   17bfc:	1885c83a 	sub	r2,r3,r2
   17c00:	e0fff617 	ldw	r3,-40(fp)
   17c04:	18bfe816 	blt	r3,r2,17ba8 <__alt_data_end+0xf0017ba8>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   17c08:	e0bffa17 	ldw	r2,-24(fp)
   17c0c:	10003c26 	beq	r2,zero,17d00 <alt_flash_program_block+0x2c8>
   17c10:	e0bff517 	ldw	r2,-44(fp)
   17c14:	10003a1e 	bne	r2,zero,17d00 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   17c18:	e0bffc17 	ldw	r2,-16(fp)
   17c1c:	10c02f17 	ldw	r3,188(r2)
   17c20:	e0bffa17 	ldw	r2,-24(fp)
   17c24:	1885c83a 	sub	r2,r3,r2
   17c28:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   17c2c:	e03ff715 	stw	zero,-36(fp)
   17c30:	00000d06 	br	17c68 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   17c34:	e0fff617 	ldw	r3,-40(fp)
   17c38:	e0bff717 	ldw	r2,-36(fp)
   17c3c:	1885883a 	add	r2,r3,r2
   17c40:	e0fffe17 	ldw	r3,-8(fp)
   17c44:	1885883a 	add	r2,r3,r2
   17c48:	10c00003 	ldbu	r3,0(r2)
   17c4c:	e13ffb04 	addi	r4,fp,-20
   17c50:	e0bff717 	ldw	r2,-36(fp)
   17c54:	2085883a 	add	r2,r4,r2
   17c58:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   17c5c:	e0bff717 	ldw	r2,-36(fp)
   17c60:	10800044 	addi	r2,r2,1
   17c64:	e0bff715 	stw	r2,-36(fp)
   17c68:	e0fff717 	ldw	r3,-36(fp)
   17c6c:	e0bffa17 	ldw	r2,-24(fp)
   17c70:	18bff016 	blt	r3,r2,17c34 <__alt_data_end+0xf0017c34>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   17c74:	e03ff715 	stw	zero,-36(fp)
   17c78:	00001406 	br	17ccc <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   17c7c:	e0fffa17 	ldw	r3,-24(fp)
   17c80:	e0bff717 	ldw	r2,-36(fp)
   17c84:	1885883a 	add	r2,r3,r2
   17c88:	e0fffc17 	ldw	r3,-16(fp)
   17c8c:	18c00a17 	ldw	r3,40(r3)
   17c90:	e17ffd17 	ldw	r5,-12(fp)
   17c94:	e13fff17 	ldw	r4,-4(fp)
   17c98:	290b883a 	add	r5,r5,r4
   17c9c:	e13ff717 	ldw	r4,-36(fp)
   17ca0:	2909883a 	add	r4,r5,r4
   17ca4:	1907883a 	add	r3,r3,r4
   17ca8:	18c00023 	ldbuio	r3,0(r3)
   17cac:	18c03fcc 	andi	r3,r3,255
   17cb0:	1809883a 	mov	r4,r3
   17cb4:	e0fffb04 	addi	r3,fp,-20
   17cb8:	1885883a 	add	r2,r3,r2
   17cbc:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   17cc0:	e0bff717 	ldw	r2,-36(fp)
   17cc4:	10800044 	addi	r2,r2,1
   17cc8:	e0bff715 	stw	r2,-36(fp)
   17ccc:	e0fff717 	ldw	r3,-36(fp)
   17cd0:	e0bff817 	ldw	r2,-32(fp)
   17cd4:	18bfe916 	blt	r3,r2,17c7c <__alt_data_end+0xf0017c7c>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   17cd8:	e0fffd17 	ldw	r3,-12(fp)
   17cdc:	e0bff617 	ldw	r2,-40(fp)
   17ce0:	1887883a 	add	r3,r3,r2
   17ce4:	e13ffb04 	addi	r4,fp,-20
   17ce8:	e0800217 	ldw	r2,8(fp)
   17cec:	200d883a 	mov	r6,r4
   17cf0:	180b883a 	mov	r5,r3
   17cf4:	e13ffc17 	ldw	r4,-16(fp)
   17cf8:	103ee83a 	callr	r2
   17cfc:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   17d00:	e0bff517 	ldw	r2,-44(fp)
}
   17d04:	e037883a 	mov	sp,fp
   17d08:	dfc00117 	ldw	ra,4(sp)
   17d0c:	df000017 	ldw	fp,0(sp)
   17d10:	dec00204 	addi	sp,sp,8
   17d14:	f800283a 	ret

00017d18 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   17d18:	defffd04 	addi	sp,sp,-12
   17d1c:	df000215 	stw	fp,8(sp)
   17d20:	df000204 	addi	fp,sp,8
   17d24:	e13ffe15 	stw	r4,-8(fp)
   17d28:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   17d2c:	e0bffe17 	ldw	r2,-8(fp)
   17d30:	10c00a17 	ldw	r3,40(r2)
   17d34:	e0bfff17 	ldw	r2,-4(fp)
   17d38:	1885883a 	add	r2,r3,r2
   17d3c:	10800023 	ldbuio	r2,0(r2)
   17d40:	10803fcc 	andi	r2,r2,255
}
   17d44:	e037883a 	mov	sp,fp
   17d48:	df000017 	ldw	fp,0(sp)
   17d4c:	dec00104 	addi	sp,sp,4
   17d50:	f800283a 	ret

00017d54 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   17d54:	defffd04 	addi	sp,sp,-12
   17d58:	df000215 	stw	fp,8(sp)
   17d5c:	df000204 	addi	fp,sp,8
   17d60:	e13ffe15 	stw	r4,-8(fp)
   17d64:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   17d68:	e0bffe17 	ldw	r2,-8(fp)
   17d6c:	10c00a17 	ldw	r3,40(r2)
   17d70:	e0bfff17 	ldw	r2,-4(fp)
   17d74:	1085883a 	add	r2,r2,r2
   17d78:	1885883a 	add	r2,r3,r2
   17d7c:	1080002b 	ldhuio	r2,0(r2)
   17d80:	10bfffcc 	andi	r2,r2,65535
}
   17d84:	e037883a 	mov	sp,fp
   17d88:	df000017 	ldw	fp,0(sp)
   17d8c:	dec00104 	addi	sp,sp,4
   17d90:	f800283a 	ret

00017d94 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   17d94:	defffd04 	addi	sp,sp,-12
   17d98:	df000215 	stw	fp,8(sp)
   17d9c:	df000204 	addi	fp,sp,8
   17da0:	e13ffe15 	stw	r4,-8(fp)
   17da4:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   17da8:	e0bffe17 	ldw	r2,-8(fp)
   17dac:	10c00a17 	ldw	r3,40(r2)
   17db0:	e0bfff17 	ldw	r2,-4(fp)
   17db4:	1085883a 	add	r2,r2,r2
   17db8:	1085883a 	add	r2,r2,r2
   17dbc:	1885883a 	add	r2,r3,r2
   17dc0:	10800037 	ldwio	r2,0(r2)
}
   17dc4:	e037883a 	mov	sp,fp
   17dc8:	df000017 	ldw	fp,0(sp)
   17dcc:	dec00104 	addi	sp,sp,4
   17dd0:	f800283a 	ret

00017dd4 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17dd4:	defffc04 	addi	sp,sp,-16
   17dd8:	df000315 	stw	fp,12(sp)
   17ddc:	df000304 	addi	fp,sp,12
   17de0:	e13ffd15 	stw	r4,-12(fp)
   17de4:	e17ffe15 	stw	r5,-8(fp)
   17de8:	3005883a 	mov	r2,r6
   17dec:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   17df0:	e0bffe17 	ldw	r2,-8(fp)
   17df4:	e0fffd17 	ldw	r3,-12(fp)
   17df8:	1885883a 	add	r2,r3,r2
   17dfc:	e0ffff03 	ldbu	r3,-4(fp)
   17e00:	10c00025 	stbio	r3,0(r2)
  return;
   17e04:	0001883a 	nop
}
   17e08:	e037883a 	mov	sp,fp
   17e0c:	df000017 	ldw	fp,0(sp)
   17e10:	dec00104 	addi	sp,sp,4
   17e14:	f800283a 	ret

00017e18 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17e18:	defffc04 	addi	sp,sp,-16
   17e1c:	df000315 	stw	fp,12(sp)
   17e20:	df000304 	addi	fp,sp,12
   17e24:	e13ffd15 	stw	r4,-12(fp)
   17e28:	e17ffe15 	stw	r5,-8(fp)
   17e2c:	3005883a 	mov	r2,r6
   17e30:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   17e34:	e0bffe17 	ldw	r2,-8(fp)
   17e38:	1080004c 	andi	r2,r2,1
   17e3c:	10000826 	beq	r2,zero,17e60 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   17e40:	e0bffe17 	ldw	r2,-8(fp)
   17e44:	1085883a 	add	r2,r2,r2
   17e48:	1007883a 	mov	r3,r2
   17e4c:	e0bffd17 	ldw	r2,-12(fp)
   17e50:	10c5883a 	add	r2,r2,r3
   17e54:	e0ffff03 	ldbu	r3,-4(fp)
   17e58:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   17e5c:	00000806 	br	17e80 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   17e60:	e0bffe17 	ldw	r2,-8(fp)
   17e64:	1085883a 	add	r2,r2,r2
   17e68:	10800044 	addi	r2,r2,1
   17e6c:	e0fffd17 	ldw	r3,-12(fp)
   17e70:	1885883a 	add	r2,r3,r2
   17e74:	e0ffff03 	ldbu	r3,-4(fp)
   17e78:	10c00025 	stbio	r3,0(r2)
  }
  return;
   17e7c:	0001883a 	nop
}
   17e80:	e037883a 	mov	sp,fp
   17e84:	df000017 	ldw	fp,0(sp)
   17e88:	dec00104 	addi	sp,sp,4
   17e8c:	f800283a 	ret

00017e90 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17e90:	defffc04 	addi	sp,sp,-16
   17e94:	df000315 	stw	fp,12(sp)
   17e98:	df000304 	addi	fp,sp,12
   17e9c:	e13ffd15 	stw	r4,-12(fp)
   17ea0:	e17ffe15 	stw	r5,-8(fp)
   17ea4:	3005883a 	mov	r2,r6
   17ea8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   17eac:	e0bffe17 	ldw	r2,-8(fp)
   17eb0:	1085883a 	add	r2,r2,r2
   17eb4:	1085883a 	add	r2,r2,r2
   17eb8:	1007883a 	mov	r3,r2
   17ebc:	e0bffd17 	ldw	r2,-12(fp)
   17ec0:	10c5883a 	add	r2,r2,r3
   17ec4:	e0ffff03 	ldbu	r3,-4(fp)
   17ec8:	10c00025 	stbio	r3,0(r2)
  return;
   17ecc:	0001883a 	nop
}
   17ed0:	e037883a 	mov	sp,fp
   17ed4:	df000017 	ldw	fp,0(sp)
   17ed8:	dec00104 	addi	sp,sp,4
   17edc:	f800283a 	ret

00017ee0 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17ee0:	defffc04 	addi	sp,sp,-16
   17ee4:	df000315 	stw	fp,12(sp)
   17ee8:	df000304 	addi	fp,sp,12
   17eec:	e13ffd15 	stw	r4,-12(fp)
   17ef0:	e17ffe15 	stw	r5,-8(fp)
   17ef4:	3005883a 	mov	r2,r6
   17ef8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   17efc:	e0bffe17 	ldw	r2,-8(fp)
   17f00:	1085883a 	add	r2,r2,r2
   17f04:	1007883a 	mov	r3,r2
   17f08:	e0bffd17 	ldw	r2,-12(fp)
   17f0c:	10c5883a 	add	r2,r2,r3
   17f10:	e0ffff03 	ldbu	r3,-4(fp)
   17f14:	10c0002d 	sthio	r3,0(r2)
  return;
   17f18:	0001883a 	nop
}
   17f1c:	e037883a 	mov	sp,fp
   17f20:	df000017 	ldw	fp,0(sp)
   17f24:	dec00104 	addi	sp,sp,4
   17f28:	f800283a 	ret

00017f2c <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17f2c:	defffc04 	addi	sp,sp,-16
   17f30:	df000315 	stw	fp,12(sp)
   17f34:	df000304 	addi	fp,sp,12
   17f38:	e13ffd15 	stw	r4,-12(fp)
   17f3c:	e17ffe15 	stw	r5,-8(fp)
   17f40:	3005883a 	mov	r2,r6
   17f44:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   17f48:	e0bffe17 	ldw	r2,-8(fp)
   17f4c:	1085883a 	add	r2,r2,r2
   17f50:	1085883a 	add	r2,r2,r2
   17f54:	1007883a 	mov	r3,r2
   17f58:	e0bffd17 	ldw	r2,-12(fp)
   17f5c:	10c5883a 	add	r2,r2,r3
   17f60:	e0ffff03 	ldbu	r3,-4(fp)
   17f64:	10c0002d 	sthio	r3,0(r2)
  return;
   17f68:	0001883a 	nop
}
   17f6c:	e037883a 	mov	sp,fp
   17f70:	df000017 	ldw	fp,0(sp)
   17f74:	dec00104 	addi	sp,sp,4
   17f78:	f800283a 	ret

00017f7c <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   17f7c:	defffc04 	addi	sp,sp,-16
   17f80:	df000315 	stw	fp,12(sp)
   17f84:	df000304 	addi	fp,sp,12
   17f88:	e13ffd15 	stw	r4,-12(fp)
   17f8c:	e17ffe15 	stw	r5,-8(fp)
   17f90:	3005883a 	mov	r2,r6
   17f94:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   17f98:	e0bffe17 	ldw	r2,-8(fp)
   17f9c:	1085883a 	add	r2,r2,r2
   17fa0:	1085883a 	add	r2,r2,r2
   17fa4:	1007883a 	mov	r3,r2
   17fa8:	e0bffd17 	ldw	r2,-12(fp)
   17fac:	10c5883a 	add	r2,r2,r3
   17fb0:	e0ffff03 	ldbu	r3,-4(fp)
   17fb4:	10c00035 	stwio	r3,0(r2)
  return;
   17fb8:	0001883a 	nop
}
   17fbc:	e037883a 	mov	sp,fp
   17fc0:	df000017 	ldw	fp,0(sp)
   17fc4:	dec00104 	addi	sp,sp,4
   17fc8:	f800283a 	ret

00017fcc <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   17fcc:	defffd04 	addi	sp,sp,-12
   17fd0:	df000215 	stw	fp,8(sp)
   17fd4:	df000204 	addi	fp,sp,8
   17fd8:	e13ffe15 	stw	r4,-8(fp)
   17fdc:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   17fe0:	e0bfff17 	ldw	r2,-4(fp)
   17fe4:	10c03fcc 	andi	r3,r2,255
   17fe8:	e0bffe17 	ldw	r2,-8(fp)
   17fec:	10c00025 	stbio	r3,0(r2)
  return;
   17ff0:	0001883a 	nop
}
   17ff4:	e037883a 	mov	sp,fp
   17ff8:	df000017 	ldw	fp,0(sp)
   17ffc:	dec00104 	addi	sp,sp,4
   18000:	f800283a 	ret

00018004 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   18004:	defffd04 	addi	sp,sp,-12
   18008:	df000215 	stw	fp,8(sp)
   1800c:	df000204 	addi	fp,sp,8
   18010:	e13ffe15 	stw	r4,-8(fp)
   18014:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   18018:	e0bfff17 	ldw	r2,-4(fp)
   1801c:	10ffffcc 	andi	r3,r2,65535
   18020:	e0bffe17 	ldw	r2,-8(fp)
   18024:	10c0002d 	sthio	r3,0(r2)
  return;
   18028:	0001883a 	nop
}
   1802c:	e037883a 	mov	sp,fp
   18030:	df000017 	ldw	fp,0(sp)
   18034:	dec00104 	addi	sp,sp,4
   18038:	f800283a 	ret

0001803c <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   1803c:	defffd04 	addi	sp,sp,-12
   18040:	df000215 	stw	fp,8(sp)
   18044:	df000204 	addi	fp,sp,8
   18048:	e13ffe15 	stw	r4,-8(fp)
   1804c:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   18050:	e0ffff17 	ldw	r3,-4(fp)
   18054:	e0bffe17 	ldw	r2,-8(fp)
   18058:	10c00035 	stwio	r3,0(r2)
  return;
   1805c:	0001883a 	nop
}
   18060:	e037883a 	mov	sp,fp
   18064:	df000017 	ldw	fp,0(sp)
   18068:	dec00104 	addi	sp,sp,4
   1806c:	f800283a 	ret

00018070 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   18070:	defffd04 	addi	sp,sp,-12
   18074:	df000215 	stw	fp,8(sp)
   18078:	df000204 	addi	fp,sp,8
   1807c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   18080:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   18084:	e0bfff17 	ldw	r2,-4(fp)
   18088:	10802f17 	ldw	r2,188(r2)
   1808c:	10c000a0 	cmpeqi	r3,r2,2
   18090:	1800231e 	bne	r3,zero,18120 <alt_set_flash_width_func+0xb0>
   18094:	10c00120 	cmpeqi	r3,r2,4
   18098:	1800371e 	bne	r3,zero,18178 <alt_set_flash_width_func+0x108>
   1809c:	10800060 	cmpeqi	r2,r2,1
   180a0:	10003e26 	beq	r2,zero,1819c <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   180a4:	e0ffff17 	ldw	r3,-4(fp)
   180a8:	00800074 	movhi	r2,1
   180ac:	109ff304 	addi	r2,r2,32716
   180b0:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   180b4:	e0bfff17 	ldw	r2,-4(fp)
   180b8:	10803017 	ldw	r2,192(r2)
   180bc:	10800058 	cmpnei	r2,r2,1
   180c0:	1000051e 	bne	r2,zero,180d8 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   180c4:	e0ffff17 	ldw	r3,-4(fp)
   180c8:	00800074 	movhi	r2,1
   180cc:	109f7504 	addi	r2,r2,32212
   180d0:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   180d4:	00003406 	br	181a8 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   180d8:	e0bfff17 	ldw	r2,-4(fp)
   180dc:	10803017 	ldw	r2,192(r2)
   180e0:	10800098 	cmpnei	r2,r2,2
   180e4:	1000051e 	bne	r2,zero,180fc <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   180e8:	e0ffff17 	ldw	r3,-4(fp)
   180ec:	00800074 	movhi	r2,1
   180f0:	109f8604 	addi	r2,r2,32280
   180f4:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   180f8:	00002b06 	br	181a8 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   180fc:	e0bfff17 	ldw	r2,-4(fp)
   18100:	10803017 	ldw	r2,192(r2)
   18104:	10800118 	cmpnei	r2,r2,4
   18108:	1000271e 	bne	r2,zero,181a8 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   1810c:	e0ffff17 	ldw	r3,-4(fp)
   18110:	00800074 	movhi	r2,1
   18114:	109fa404 	addi	r2,r2,32400
   18118:	18803415 	stw	r2,208(r3)
      }
      break;
   1811c:	00002206 	br	181a8 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   18120:	e0ffff17 	ldw	r3,-4(fp)
   18124:	008000b4 	movhi	r2,2
   18128:	10a00104 	addi	r2,r2,-32764
   1812c:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   18130:	e0bfff17 	ldw	r2,-4(fp)
   18134:	10803017 	ldw	r2,192(r2)
   18138:	10800098 	cmpnei	r2,r2,2
   1813c:	1000051e 	bne	r2,zero,18154 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   18140:	e0ffff17 	ldw	r3,-4(fp)
   18144:	00800074 	movhi	r2,1
   18148:	109fb804 	addi	r2,r2,32480
   1814c:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   18150:	00001706 	br	181b0 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   18154:	e0bfff17 	ldw	r2,-4(fp)
   18158:	10803017 	ldw	r2,192(r2)
   1815c:	10800118 	cmpnei	r2,r2,4
   18160:	1000131e 	bne	r2,zero,181b0 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   18164:	e0ffff17 	ldw	r3,-4(fp)
   18168:	00800074 	movhi	r2,1
   1816c:	109fcb04 	addi	r2,r2,32556
   18170:	18803415 	stw	r2,208(r3)
      }

      break;
   18174:	00000e06 	br	181b0 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   18178:	e0ffff17 	ldw	r3,-4(fp)
   1817c:	008000b4 	movhi	r2,2
   18180:	10a00f04 	addi	r2,r2,-32708
   18184:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   18188:	e0ffff17 	ldw	r3,-4(fp)
   1818c:	00800074 	movhi	r2,1
   18190:	109fdf04 	addi	r2,r2,32636
   18194:	18803415 	stw	r2,208(r3)
      break;
   18198:	00000606 	br	181b4 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   1819c:	00bffcc4 	movi	r2,-13
   181a0:	e0bffe15 	stw	r2,-8(fp)
   181a4:	00000306 	br	181b4 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   181a8:	0001883a 	nop
   181ac:	00000106 	br	181b4 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   181b0:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   181b4:	e0bffe17 	ldw	r2,-8(fp)
   181b8:	1000191e 	bne	r2,zero,18220 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   181bc:	e0bfff17 	ldw	r2,-4(fp)
   181c0:	10803017 	ldw	r2,192(r2)
   181c4:	10c000a0 	cmpeqi	r3,r2,2
   181c8:	1800091e 	bne	r3,zero,181f0 <alt_set_flash_width_func+0x180>
   181cc:	10c00120 	cmpeqi	r3,r2,4
   181d0:	18000c1e 	bne	r3,zero,18204 <alt_set_flash_width_func+0x194>
   181d4:	10800060 	cmpeqi	r2,r2,1
   181d8:	10000f26 	beq	r2,zero,18218 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   181dc:	e0ffff17 	ldw	r3,-4(fp)
   181e0:	00800074 	movhi	r2,1
   181e4:	109f4604 	addi	r2,r2,32024
   181e8:	18803515 	stw	r2,212(r3)
        break;
   181ec:	00000c06 	br	18220 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   181f0:	e0ffff17 	ldw	r3,-4(fp)
   181f4:	00800074 	movhi	r2,1
   181f8:	109f5504 	addi	r2,r2,32084
   181fc:	18803515 	stw	r2,212(r3)
        break;
   18200:	00000706 	br	18220 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   18204:	e0ffff17 	ldw	r3,-4(fp)
   18208:	00800074 	movhi	r2,1
   1820c:	109f6504 	addi	r2,r2,32148
   18210:	18803515 	stw	r2,212(r3)
        break;
   18214:	00000206 	br	18220 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   18218:	00bffcc4 	movi	r2,-13
   1821c:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   18220:	e0bffe17 	ldw	r2,-8(fp)
}
   18224:	e037883a 	mov	sp,fp
   18228:	df000017 	ldw	fp,0(sp)
   1822c:	dec00104 	addi	sp,sp,4
   18230:	f800283a 	ret

00018234 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   18234:	defffd04 	addi	sp,sp,-12
   18238:	df000215 	stw	fp,8(sp)
   1823c:	df000204 	addi	fp,sp,8
   18240:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   18244:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   18248:	e0bfff17 	ldw	r2,-4(fp)
   1824c:	10802e17 	ldw	r2,184(r2)
   18250:	10c000a0 	cmpeqi	r3,r2,2
   18254:	1800051e 	bne	r3,zero,1826c <alt_set_flash_algorithm_func+0x38>
   18258:	10c000e0 	cmpeqi	r3,r2,3
   1825c:	18000c1e 	bne	r3,zero,18290 <alt_set_flash_algorithm_func+0x5c>
   18260:	10800060 	cmpeqi	r2,r2,1
   18264:	10000a1e 	bne	r2,zero,18290 <alt_set_flash_algorithm_func+0x5c>
   18268:	00001206 	br	182b4 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   1826c:	e0ffff17 	ldw	r3,-4(fp)
   18270:	008000b4 	movhi	r2,2
   18274:	10b5c904 	addi	r2,r2,-10460
   18278:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   1827c:	e0ffff17 	ldw	r3,-4(fp)
   18280:	008000b4 	movhi	r2,2
   18284:	10b5af04 	addi	r2,r2,-10564
   18288:	18800915 	stw	r2,36(r3)
      break;
   1828c:	00000b06 	br	182bc <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   18290:	e0ffff17 	ldw	r3,-4(fp)
   18294:	008000b4 	movhi	r2,2
   18298:	10b6e704 	addi	r2,r2,-9316
   1829c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   182a0:	e0ffff17 	ldw	r3,-4(fp)
   182a4:	008000b4 	movhi	r2,2
   182a8:	10b6c704 	addi	r2,r2,-9444
   182ac:	18800915 	stw	r2,36(r3)
      break;
   182b0:	00000206 	br	182bc <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   182b4:	00bffec4 	movi	r2,-5
   182b8:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   182bc:	e0bffe17 	ldw	r2,-8(fp)
}
   182c0:	e037883a 	mov	sp,fp
   182c4:	df000017 	ldw	fp,0(sp)
   182c8:	dec00104 	addi	sp,sp,4
   182cc:	f800283a 	ret

000182d0 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   182d0:	defffb04 	addi	sp,sp,-20
   182d4:	dfc00415 	stw	ra,16(sp)
   182d8:	df000315 	stw	fp,12(sp)
   182dc:	df000304 	addi	fp,sp,12
   182e0:	e13ffe15 	stw	r4,-8(fp)
   182e4:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   182e8:	e0bffe17 	ldw	r2,-8(fp)
   182ec:	10803517 	ldw	r2,212(r2)
   182f0:	e17fff17 	ldw	r5,-4(fp)
   182f4:	e13ffe17 	ldw	r4,-8(fp)
   182f8:	103ee83a 	callr	r2
   182fc:	10803fcc 	andi	r2,r2,255
   18300:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   18304:	e0bffe17 	ldw	r2,-8(fp)
   18308:	10803517 	ldw	r2,212(r2)
   1830c:	e0ffff17 	ldw	r3,-4(fp)
   18310:	18c00044 	addi	r3,r3,1
   18314:	180b883a 	mov	r5,r3
   18318:	e13ffe17 	ldw	r4,-8(fp)
   1831c:	103ee83a 	callr	r2
   18320:	10803fcc 	andi	r2,r2,255
   18324:	1004923a 	slli	r2,r2,8
   18328:	1007883a 	mov	r3,r2
   1832c:	e0bffd0b 	ldhu	r2,-12(fp)
   18330:	1884b03a 	or	r2,r3,r2
   18334:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   18338:	e0bffd0b 	ldhu	r2,-12(fp)
}
   1833c:	e037883a 	mov	sp,fp
   18340:	dfc00117 	ldw	ra,4(sp)
   18344:	df000017 	ldw	fp,0(sp)
   18348:	dec00204 	addi	sp,sp,8
   1834c:	f800283a 	ret

00018350 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   18350:	defff304 	addi	sp,sp,-52
   18354:	dfc00c15 	stw	ra,48(sp)
   18358:	df000b15 	stw	fp,44(sp)
   1835c:	df000b04 	addi	fp,sp,44
   18360:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   18364:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   18368:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   1836c:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   18370:	e13fff17 	ldw	r4,-4(fp)
   18374:	00190880 	call	19088 <alt_check_primary_table>
   18378:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   1837c:	e0bff717 	ldw	r2,-36(fp)
   18380:	10015f1e 	bne	r2,zero,18900 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   18384:	e0bfff17 	ldw	r2,-4(fp)
   18388:	10803517 	ldw	r2,212(r2)
   1838c:	014004c4 	movi	r5,19
   18390:	e13fff17 	ldw	r4,-4(fp)
   18394:	103ee83a 	callr	r2
   18398:	10c03fcc 	andi	r3,r2,255
   1839c:	e0bfff17 	ldw	r2,-4(fp)
   183a0:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   183a4:	e0bfff17 	ldw	r2,-4(fp)
   183a8:	10803517 	ldw	r2,212(r2)
   183ac:	014007c4 	movi	r5,31
   183b0:	e13fff17 	ldw	r4,-4(fp)
   183b4:	103ee83a 	callr	r2
   183b8:	10803fcc 	andi	r2,r2,255
   183bc:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   183c0:	e0bfff17 	ldw	r2,-4(fp)
   183c4:	10803517 	ldw	r2,212(r2)
   183c8:	014008c4 	movi	r5,35
   183cc:	e13fff17 	ldw	r4,-4(fp)
   183d0:	103ee83a 	callr	r2
   183d4:	10803fcc 	andi	r2,r2,255
   183d8:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   183dc:	e0bffa17 	ldw	r2,-24(fp)
   183e0:	10000226 	beq	r2,zero,183ec <alt_read_cfi_table+0x9c>
   183e4:	e0bffb17 	ldw	r2,-20(fp)
   183e8:	1000041e 	bne	r2,zero,183fc <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   183ec:	e0bfff17 	ldw	r2,-4(fp)
   183f0:	00c0fa04 	movi	r3,1000
   183f4:	10c03115 	stw	r3,196(r2)
   183f8:	00000706 	br	18418 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   183fc:	00c00044 	movi	r3,1
   18400:	e0bffa17 	ldw	r2,-24(fp)
   18404:	1886983a 	sll	r3,r3,r2
   18408:	e0bffb17 	ldw	r2,-20(fp)
   1840c:	1886983a 	sll	r3,r3,r2
   18410:	e0bfff17 	ldw	r2,-4(fp)
   18414:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   18418:	e0bfff17 	ldw	r2,-4(fp)
   1841c:	10803517 	ldw	r2,212(r2)
   18420:	01400844 	movi	r5,33
   18424:	e13fff17 	ldw	r4,-4(fp)
   18428:	103ee83a 	callr	r2
   1842c:	10803fcc 	andi	r2,r2,255
   18430:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   18434:	e0bfff17 	ldw	r2,-4(fp)
   18438:	10803517 	ldw	r2,212(r2)
   1843c:	01400944 	movi	r5,37
   18440:	e13fff17 	ldw	r4,-4(fp)
   18444:	103ee83a 	callr	r2
   18448:	10803fcc 	andi	r2,r2,255
   1844c:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   18450:	e0bffa17 	ldw	r2,-24(fp)
   18454:	10000226 	beq	r2,zero,18460 <alt_read_cfi_table+0x110>
   18458:	e0bffb17 	ldw	r2,-20(fp)
   1845c:	1000051e 	bne	r2,zero,18474 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   18460:	e0ffff17 	ldw	r3,-4(fp)
   18464:	00804c74 	movhi	r2,305
   18468:	108b4004 	addi	r2,r2,11520
   1846c:	18803215 	stw	r2,200(r3)
   18470:	00000806 	br	18494 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   18474:	00c00044 	movi	r3,1
   18478:	e0bffa17 	ldw	r2,-24(fp)
   1847c:	1886983a 	sll	r3,r3,r2
   18480:	e0bffb17 	ldw	r2,-20(fp)
   18484:	1884983a 	sll	r2,r3,r2
   18488:	10c0fa24 	muli	r3,r2,1000
   1848c:	e0bfff17 	ldw	r2,-4(fp)
   18490:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   18494:	e0bfff17 	ldw	r2,-4(fp)
   18498:	10803517 	ldw	r2,212(r2)
   1849c:	014009c4 	movi	r5,39
   184a0:	e13fff17 	ldw	r4,-4(fp)
   184a4:	103ee83a 	callr	r2
   184a8:	10803fcc 	andi	r2,r2,255
   184ac:	00c00044 	movi	r3,1
   184b0:	1884983a 	sll	r2,r3,r2
   184b4:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   184b8:	e0bfff17 	ldw	r2,-4(fp)
   184bc:	10803517 	ldw	r2,212(r2)
   184c0:	01400b04 	movi	r5,44
   184c4:	e13fff17 	ldw	r4,-4(fp)
   184c8:	103ee83a 	callr	r2
   184cc:	10c03fcc 	andi	r3,r2,255
   184d0:	e0bfff17 	ldw	r2,-4(fp)
   184d4:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   184d8:	e0bfff17 	ldw	r2,-4(fp)
   184dc:	10800c17 	ldw	r2,48(r2)
   184e0:	10800250 	cmplti	r2,r2,9
   184e4:	1000031e 	bne	r2,zero,184f4 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   184e8:	00bffd04 	movi	r2,-12
   184ec:	e0bff715 	stw	r2,-36(fp)
   184f0:	00006006 	br	18674 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   184f4:	e03ff515 	stw	zero,-44(fp)
   184f8:	00005506 	br	18650 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   184fc:	e0bff517 	ldw	r2,-44(fp)
   18500:	1085883a 	add	r2,r2,r2
   18504:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   18508:	10800b44 	addi	r2,r2,45
   1850c:	100b883a 	mov	r5,r2
   18510:	e13fff17 	ldw	r4,-4(fp)
   18514:	00182d00 	call	182d0 <alt_read_16bit_query_entry>
   18518:	10ffffcc 	andi	r3,r2,65535
   1851c:	e13fff17 	ldw	r4,-4(fp)
   18520:	e0bff517 	ldw	r2,-44(fp)
   18524:	1004913a 	slli	r2,r2,4
   18528:	2085883a 	add	r2,r4,r2
   1852c:	10800f04 	addi	r2,r2,60
   18530:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   18534:	e0ffff17 	ldw	r3,-4(fp)
   18538:	e0bff517 	ldw	r2,-44(fp)
   1853c:	1004913a 	slli	r2,r2,4
   18540:	1885883a 	add	r2,r3,r2
   18544:	10800f04 	addi	r2,r2,60
   18548:	10800017 	ldw	r2,0(r2)
   1854c:	10c00044 	addi	r3,r2,1
   18550:	e13fff17 	ldw	r4,-4(fp)
   18554:	e0bff517 	ldw	r2,-44(fp)
   18558:	1004913a 	slli	r2,r2,4
   1855c:	2085883a 	add	r2,r4,r2
   18560:	10800f04 	addi	r2,r2,60
   18564:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   18568:	e0bff517 	ldw	r2,-44(fp)
   1856c:	1085883a 	add	r2,r2,r2
   18570:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   18574:	10800bc4 	addi	r2,r2,47
   18578:	100b883a 	mov	r5,r2
   1857c:	e13fff17 	ldw	r4,-4(fp)
   18580:	00182d00 	call	182d0 <alt_read_16bit_query_entry>
   18584:	10ffffcc 	andi	r3,r2,65535
   18588:	e13fff17 	ldw	r4,-4(fp)
   1858c:	e0bff517 	ldw	r2,-44(fp)
   18590:	10800104 	addi	r2,r2,4
   18594:	1004913a 	slli	r2,r2,4
   18598:	2085883a 	add	r2,r4,r2
   1859c:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   185a0:	e0ffff17 	ldw	r3,-4(fp)
   185a4:	e0bff517 	ldw	r2,-44(fp)
   185a8:	10800104 	addi	r2,r2,4
   185ac:	1004913a 	slli	r2,r2,4
   185b0:	1885883a 	add	r2,r3,r2
   185b4:	10800017 	ldw	r2,0(r2)
   185b8:	1006923a 	slli	r3,r2,8
   185bc:	e13fff17 	ldw	r4,-4(fp)
   185c0:	e0bff517 	ldw	r2,-44(fp)
   185c4:	10800104 	addi	r2,r2,4
   185c8:	1004913a 	slli	r2,r2,4
   185cc:	2085883a 	add	r2,r4,r2
   185d0:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   185d4:	e0ffff17 	ldw	r3,-4(fp)
   185d8:	e0bff517 	ldw	r2,-44(fp)
   185dc:	1004913a 	slli	r2,r2,4
   185e0:	1885883a 	add	r2,r3,r2
   185e4:	10800f04 	addi	r2,r2,60
   185e8:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   185ec:	e13fff17 	ldw	r4,-4(fp)
   185f0:	e0bff517 	ldw	r2,-44(fp)
   185f4:	10800104 	addi	r2,r2,4
   185f8:	1004913a 	slli	r2,r2,4
   185fc:	2085883a 	add	r2,r4,r2
   18600:	10800017 	ldw	r2,0(r2)
   18604:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   18608:	e13fff17 	ldw	r4,-4(fp)
   1860c:	e0bff517 	ldw	r2,-44(fp)
   18610:	1004913a 	slli	r2,r2,4
   18614:	2085883a 	add	r2,r4,r2
   18618:	10800e04 	addi	r2,r2,56
   1861c:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   18620:	e0ffff17 	ldw	r3,-4(fp)
   18624:	e0bff517 	ldw	r2,-44(fp)
   18628:	1004913a 	slli	r2,r2,4
   1862c:	1885883a 	add	r2,r3,r2
   18630:	10800e04 	addi	r2,r2,56
   18634:	10800017 	ldw	r2,0(r2)
   18638:	e0fff817 	ldw	r3,-32(fp)
   1863c:	1885883a 	add	r2,r3,r2
   18640:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   18644:	e0bff517 	ldw	r2,-44(fp)
   18648:	10800044 	addi	r2,r2,1
   1864c:	e0bff515 	stw	r2,-44(fp)
   18650:	e0bfff17 	ldw	r2,-4(fp)
   18654:	10800c17 	ldw	r2,48(r2)
   18658:	e0fff517 	ldw	r3,-44(fp)
   1865c:	18bfa716 	blt	r3,r2,184fc <__alt_data_end+0xf00184fc>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   18660:	e0fff817 	ldw	r3,-32(fp)
   18664:	e0bffc17 	ldw	r2,-16(fp)
   18668:	18800226 	beq	r3,r2,18674 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   1866c:	00bffb44 	movi	r2,-19
   18670:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   18674:	e0bfff17 	ldw	r2,-4(fp)
   18678:	10803517 	ldw	r2,212(r2)
   1867c:	e0ffff17 	ldw	r3,-4(fp)
   18680:	18c03317 	ldw	r3,204(r3)
   18684:	18c003c4 	addi	r3,r3,15
   18688:	180b883a 	mov	r5,r3
   1868c:	e13fff17 	ldw	r4,-4(fp)
   18690:	103ee83a 	callr	r2
   18694:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   18698:	e0bfff17 	ldw	r2,-4(fp)
   1869c:	10802e17 	ldw	r2,184(r2)
   186a0:	10800098 	cmpnei	r2,r2,2
   186a4:	1000601e 	bne	r2,zero,18828 <alt_read_cfi_table+0x4d8>
   186a8:	e0bffd03 	ldbu	r2,-12(fp)
   186ac:	108000d8 	cmpnei	r2,r2,3
   186b0:	10005d1e 	bne	r2,zero,18828 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   186b4:	e0bfff17 	ldw	r2,-4(fp)
   186b8:	10800c17 	ldw	r2,48(r2)
   186bc:	10bfffc4 	addi	r2,r2,-1
   186c0:	e0bff515 	stw	r2,-44(fp)
   186c4:	e03ff615 	stw	zero,-40(fp)
   186c8:	00005406 	br	1881c <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   186cc:	e0ffff17 	ldw	r3,-4(fp)
   186d0:	e0bff517 	ldw	r2,-44(fp)
   186d4:	1004913a 	slli	r2,r2,4
   186d8:	1885883a 	add	r2,r3,r2
   186dc:	10800e04 	addi	r2,r2,56
   186e0:	10800017 	ldw	r2,0(r2)
   186e4:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   186e8:	e0ffff17 	ldw	r3,-4(fp)
   186ec:	e0bff617 	ldw	r2,-40(fp)
   186f0:	1004913a 	slli	r2,r2,4
   186f4:	1885883a 	add	r2,r3,r2
   186f8:	10800e04 	addi	r2,r2,56
   186fc:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   18700:	e13fff17 	ldw	r4,-4(fp)
   18704:	e0bff517 	ldw	r2,-44(fp)
   18708:	1004913a 	slli	r2,r2,4
   1870c:	2085883a 	add	r2,r4,r2
   18710:	10800e04 	addi	r2,r2,56
   18714:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   18718:	e0ffff17 	ldw	r3,-4(fp)
   1871c:	e0bff617 	ldw	r2,-40(fp)
   18720:	1004913a 	slli	r2,r2,4
   18724:	1885883a 	add	r2,r3,r2
   18728:	10800e04 	addi	r2,r2,56
   1872c:	e0fffe17 	ldw	r3,-8(fp)
   18730:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   18734:	e0ffff17 	ldw	r3,-4(fp)
   18738:	e0bff517 	ldw	r2,-44(fp)
   1873c:	10800104 	addi	r2,r2,4
   18740:	1004913a 	slli	r2,r2,4
   18744:	1885883a 	add	r2,r3,r2
   18748:	10800017 	ldw	r2,0(r2)
   1874c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   18750:	e0ffff17 	ldw	r3,-4(fp)
   18754:	e0bff617 	ldw	r2,-40(fp)
   18758:	10800104 	addi	r2,r2,4
   1875c:	1004913a 	slli	r2,r2,4
   18760:	1885883a 	add	r2,r3,r2
   18764:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   18768:	e13fff17 	ldw	r4,-4(fp)
   1876c:	e0bff517 	ldw	r2,-44(fp)
   18770:	10800104 	addi	r2,r2,4
   18774:	1004913a 	slli	r2,r2,4
   18778:	2085883a 	add	r2,r4,r2
   1877c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   18780:	e0ffff17 	ldw	r3,-4(fp)
   18784:	e0bff617 	ldw	r2,-40(fp)
   18788:	10800104 	addi	r2,r2,4
   1878c:	1004913a 	slli	r2,r2,4
   18790:	1885883a 	add	r2,r3,r2
   18794:	e0fffe17 	ldw	r3,-8(fp)
   18798:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   1879c:	e0ffff17 	ldw	r3,-4(fp)
   187a0:	e0bff517 	ldw	r2,-44(fp)
   187a4:	1004913a 	slli	r2,r2,4
   187a8:	1885883a 	add	r2,r3,r2
   187ac:	10800f04 	addi	r2,r2,60
   187b0:	10800017 	ldw	r2,0(r2)
   187b4:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   187b8:	e0ffff17 	ldw	r3,-4(fp)
   187bc:	e0bff617 	ldw	r2,-40(fp)
   187c0:	1004913a 	slli	r2,r2,4
   187c4:	1885883a 	add	r2,r3,r2
   187c8:	10800f04 	addi	r2,r2,60
   187cc:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   187d0:	e13fff17 	ldw	r4,-4(fp)
   187d4:	e0bff517 	ldw	r2,-44(fp)
   187d8:	1004913a 	slli	r2,r2,4
   187dc:	2085883a 	add	r2,r4,r2
   187e0:	10800f04 	addi	r2,r2,60
   187e4:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   187e8:	e0ffff17 	ldw	r3,-4(fp)
   187ec:	e0bff617 	ldw	r2,-40(fp)
   187f0:	1004913a 	slli	r2,r2,4
   187f4:	1885883a 	add	r2,r3,r2
   187f8:	10800f04 	addi	r2,r2,60
   187fc:	e0fffe17 	ldw	r3,-8(fp)
   18800:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   18804:	e0bff517 	ldw	r2,-44(fp)
   18808:	10bfffc4 	addi	r2,r2,-1
   1880c:	e0bff515 	stw	r2,-44(fp)
   18810:	e0bff617 	ldw	r2,-40(fp)
   18814:	10800044 	addi	r2,r2,1
   18818:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   1881c:	e0bff617 	ldw	r2,-40(fp)
   18820:	e0fff517 	ldw	r3,-44(fp)
   18824:	18bfa90e 	bge	r3,r2,186cc <__alt_data_end+0xf00186cc>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   18828:	e03ff515 	stw	zero,-44(fp)
   1882c:	00001306 	br	1887c <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   18830:	e0ffff17 	ldw	r3,-4(fp)
   18834:	e0bff517 	ldw	r2,-44(fp)
   18838:	1004913a 	slli	r2,r2,4
   1883c:	1885883a 	add	r2,r3,r2
   18840:	10800d04 	addi	r2,r2,52
   18844:	e0fff917 	ldw	r3,-28(fp)
   18848:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   1884c:	e0ffff17 	ldw	r3,-4(fp)
   18850:	e0bff517 	ldw	r2,-44(fp)
   18854:	1004913a 	slli	r2,r2,4
   18858:	1885883a 	add	r2,r3,r2
   1885c:	10800e04 	addi	r2,r2,56
   18860:	10800017 	ldw	r2,0(r2)
   18864:	e0fff917 	ldw	r3,-28(fp)
   18868:	1885883a 	add	r2,r3,r2
   1886c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   18870:	e0bff517 	ldw	r2,-44(fp)
   18874:	10800044 	addi	r2,r2,1
   18878:	e0bff515 	stw	r2,-44(fp)
   1887c:	e0bfff17 	ldw	r2,-4(fp)
   18880:	10800c17 	ldw	r2,48(r2)
   18884:	e0fff517 	ldw	r3,-44(fp)
   18888:	18bfe916 	blt	r3,r2,18830 <__alt_data_end+0xf0018830>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   1888c:	e0bfff17 	ldw	r2,-4(fp)
   18890:	10802e17 	ldw	r2,184(r2)
   18894:	10c000a0 	cmpeqi	r3,r2,2
   18898:	1800051e 	bne	r3,zero,188b0 <alt_read_cfi_table+0x560>
   1889c:	10c000e0 	cmpeqi	r3,r2,3
   188a0:	18000c1e 	bne	r3,zero,188d4 <alt_read_cfi_table+0x584>
   188a4:	10800060 	cmpeqi	r2,r2,1
   188a8:	10000a1e 	bne	r2,zero,188d4 <alt_read_cfi_table+0x584>
   188ac:	00001206 	br	188f8 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   188b0:	e0bfff17 	ldw	r2,-4(fp)
   188b4:	10803417 	ldw	r2,208(r2)
   188b8:	e0ffff17 	ldw	r3,-4(fp)
   188bc:	18c00a17 	ldw	r3,40(r3)
   188c0:	01803c04 	movi	r6,240
   188c4:	01401544 	movi	r5,85
   188c8:	1809883a 	mov	r4,r3
   188cc:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   188d0:	00000b06 	br	18900 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   188d4:	e0bfff17 	ldw	r2,-4(fp)
   188d8:	10803417 	ldw	r2,208(r2)
   188dc:	e0ffff17 	ldw	r3,-4(fp)
   188e0:	18c00a17 	ldw	r3,40(r3)
   188e4:	01803fc4 	movi	r6,255
   188e8:	01401544 	movi	r5,85
   188ec:	1809883a 	mov	r4,r3
   188f0:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   188f4:	00000206 	br	18900 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   188f8:	00bffec4 	movi	r2,-5
   188fc:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   18900:	e0bff717 	ldw	r2,-36(fp)
}
   18904:	e037883a 	mov	sp,fp
   18908:	dfc00117 	ldw	ra,4(sp)
   1890c:	df000017 	ldw	fp,0(sp)
   18910:	dec00204 	addi	sp,sp,8
   18914:	f800283a 	ret

00018918 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   18918:	defff704 	addi	sp,sp,-36
   1891c:	dfc00815 	stw	ra,32(sp)
   18920:	df000715 	stw	fp,28(sp)
   18924:	df000704 	addi	fp,sp,28
   18928:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   1892c:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18930:	e0bfff17 	ldw	r2,-4(fp)
   18934:	10800a17 	ldw	r2,40(r2)
   18938:	01802604 	movi	r6,152
   1893c:	01401544 	movi	r5,85
   18940:	1009883a 	mov	r4,r2
   18944:	0017dd40 	call	17dd4 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   18948:	e03ff915 	stw	zero,-28(fp)
   1894c:	00000f06 	br	1898c <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   18950:	e0bfff17 	ldw	r2,-4(fp)
   18954:	10800a17 	ldw	r2,40(r2)
   18958:	e0fff917 	ldw	r3,-28(fp)
   1895c:	18c00404 	addi	r3,r3,16
   18960:	10c5883a 	add	r2,r2,r3
   18964:	10800023 	ldbuio	r2,0(r2)
   18968:	10803fcc 	andi	r2,r2,255
   1896c:	1009883a 	mov	r4,r2
   18970:	e0fffb84 	addi	r3,fp,-18
   18974:	e0bff917 	ldw	r2,-28(fp)
   18978:	1885883a 	add	r2,r3,r2
   1897c:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   18980:	e0bff917 	ldw	r2,-28(fp)
   18984:	10800044 	addi	r2,r2,1
   18988:	e0bff915 	stw	r2,-28(fp)
   1898c:	e0bff917 	ldw	r2,-28(fp)
   18990:	108000d0 	cmplti	r2,r2,3
   18994:	103fee1e 	bne	r2,zero,18950 <__alt_data_end+0xf0018950>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   18998:	e0bffb83 	ldbu	r2,-18(fp)
   1899c:	10803fcc 	andi	r2,r2,255
   189a0:	10801458 	cmpnei	r2,r2,81
   189a4:	10001d1e 	bne	r2,zero,18a1c <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   189a8:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   189ac:	10803fcc 	andi	r2,r2,255
   189b0:	10801498 	cmpnei	r2,r2,82
   189b4:	1000191e 	bne	r2,zero,18a1c <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   189b8:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   189bc:	10803fcc 	andi	r2,r2,255
   189c0:	10801658 	cmpnei	r2,r2,89
   189c4:	1000151e 	bne	r2,zero,18a1c <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   189c8:	e0bfff17 	ldw	r2,-4(fp)
   189cc:	00c00044 	movi	r3,1
   189d0:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   189d4:	e0bfff17 	ldw	r2,-4(fp)
   189d8:	00c00044 	movi	r3,1
   189dc:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   189e0:	e0bfff17 	ldw	r2,-4(fp)
   189e4:	10800a17 	ldw	r2,40(r2)
   189e8:	10800a04 	addi	r2,r2,40
   189ec:	1080002b 	ldhuio	r2,0(r2)
   189f0:	10bfffcc 	andi	r2,r2,65535
   189f4:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   189f8:	e0bffb0b 	ldhu	r2,-20(fp)
   189fc:	10800044 	addi	r2,r2,1
   18a00:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   18a04:	e0bffb0b 	ldhu	r2,-20(fp)
   18a08:	1080004c 	andi	r2,r2,1
   18a0c:	1001981e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   18a10:	00bffb44 	movi	r2,-19
   18a14:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   18a18:	00019506 	br	19070 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18a1c:	e0bfff17 	ldw	r2,-4(fp)
   18a20:	10800a17 	ldw	r2,40(r2)
   18a24:	01802604 	movi	r6,152
   18a28:	01401544 	movi	r5,85
   18a2c:	1009883a 	mov	r4,r2
   18a30:	0017e180 	call	17e18 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   18a34:	e03ff915 	stw	zero,-28(fp)
   18a38:	00000f06 	br	18a78 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   18a3c:	e0bfff17 	ldw	r2,-4(fp)
   18a40:	10800a17 	ldw	r2,40(r2)
   18a44:	e0fff917 	ldw	r3,-28(fp)
   18a48:	18c00804 	addi	r3,r3,32
   18a4c:	10c5883a 	add	r2,r2,r3
   18a50:	10800023 	ldbuio	r2,0(r2)
   18a54:	10803fcc 	andi	r2,r2,255
   18a58:	1009883a 	mov	r4,r2
   18a5c:	e0fffb84 	addi	r3,fp,-18
   18a60:	e0bff917 	ldw	r2,-28(fp)
   18a64:	1885883a 	add	r2,r3,r2
   18a68:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   18a6c:	e0bff917 	ldw	r2,-28(fp)
   18a70:	10800044 	addi	r2,r2,1
   18a74:	e0bff915 	stw	r2,-28(fp)
   18a78:	e0bff917 	ldw	r2,-28(fp)
   18a7c:	10800190 	cmplti	r2,r2,6
   18a80:	103fee1e 	bne	r2,zero,18a3c <__alt_data_end+0xf0018a3c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   18a84:	e0bffb83 	ldbu	r2,-18(fp)
   18a88:	10803fcc 	andi	r2,r2,255
   18a8c:	10801458 	cmpnei	r2,r2,81
   18a90:	1000291e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   18a94:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   18a98:	10803fcc 	andi	r2,r2,255
   18a9c:	10801458 	cmpnei	r2,r2,81
   18aa0:	1000251e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   18aa4:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   18aa8:	10803fcc 	andi	r2,r2,255
   18aac:	10801498 	cmpnei	r2,r2,82
   18ab0:	1000211e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   18ab4:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   18ab8:	10803fcc 	andi	r2,r2,255
   18abc:	10801498 	cmpnei	r2,r2,82
   18ac0:	10001d1e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   18ac4:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   18ac8:	10803fcc 	andi	r2,r2,255
   18acc:	10801658 	cmpnei	r2,r2,89
   18ad0:	1000191e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   18ad4:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   18ad8:	10803fcc 	andi	r2,r2,255
   18adc:	10801658 	cmpnei	r2,r2,89
   18ae0:	1000151e 	bne	r2,zero,18b38 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   18ae4:	e0bfff17 	ldw	r2,-4(fp)
   18ae8:	00c00044 	movi	r3,1
   18aec:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   18af0:	e0bfff17 	ldw	r2,-4(fp)
   18af4:	00c00084 	movi	r3,2
   18af8:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   18afc:	e0bfff17 	ldw	r2,-4(fp)
   18b00:	10800a17 	ldw	r2,40(r2)
   18b04:	10801404 	addi	r2,r2,80
   18b08:	1080002b 	ldhuio	r2,0(r2)
   18b0c:	10bfffcc 	andi	r2,r2,65535
   18b10:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   18b14:	e0bffb0b 	ldhu	r2,-20(fp)
   18b18:	10800044 	addi	r2,r2,1
   18b1c:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   18b20:	e0bffb0b 	ldhu	r2,-20(fp)
   18b24:	1080004c 	andi	r2,r2,1
   18b28:	1001511e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   18b2c:	00bffb44 	movi	r2,-19
   18b30:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   18b34:	00014e06 	br	19070 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18b38:	e0bfff17 	ldw	r2,-4(fp)
   18b3c:	10800a17 	ldw	r2,40(r2)
   18b40:	01802604 	movi	r6,152
   18b44:	01401544 	movi	r5,85
   18b48:	1009883a 	mov	r4,r2
   18b4c:	0017ee00 	call	17ee0 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   18b50:	e03ff915 	stw	zero,-28(fp)
   18b54:	00000f06 	br	18b94 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   18b58:	e0bfff17 	ldw	r2,-4(fp)
   18b5c:	10800a17 	ldw	r2,40(r2)
   18b60:	e0fff917 	ldw	r3,-28(fp)
   18b64:	18c00804 	addi	r3,r3,32
   18b68:	10c5883a 	add	r2,r2,r3
   18b6c:	10800023 	ldbuio	r2,0(r2)
   18b70:	10803fcc 	andi	r2,r2,255
   18b74:	1009883a 	mov	r4,r2
   18b78:	e0fffb84 	addi	r3,fp,-18
   18b7c:	e0bff917 	ldw	r2,-28(fp)
   18b80:	1885883a 	add	r2,r3,r2
   18b84:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   18b88:	e0bff917 	ldw	r2,-28(fp)
   18b8c:	10800044 	addi	r2,r2,1
   18b90:	e0bff915 	stw	r2,-28(fp)
   18b94:	e0bff917 	ldw	r2,-28(fp)
   18b98:	10800190 	cmplti	r2,r2,6
   18b9c:	103fee1e 	bne	r2,zero,18b58 <__alt_data_end+0xf0018b58>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   18ba0:	e0bffb83 	ldbu	r2,-18(fp)
   18ba4:	10803fcc 	andi	r2,r2,255
   18ba8:	10801458 	cmpnei	r2,r2,81
   18bac:	1000261e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   18bb0:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   18bb4:	10803fcc 	andi	r2,r2,255
   18bb8:	1000231e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   18bbc:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   18bc0:	10803fcc 	andi	r2,r2,255
   18bc4:	10801498 	cmpnei	r2,r2,82
   18bc8:	10001f1e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   18bcc:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   18bd0:	10803fcc 	andi	r2,r2,255
   18bd4:	10001c1e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   18bd8:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   18bdc:	10803fcc 	andi	r2,r2,255
   18be0:	10801658 	cmpnei	r2,r2,89
   18be4:	1000181e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   18be8:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   18bec:	10803fcc 	andi	r2,r2,255
   18bf0:	1000151e 	bne	r2,zero,18c48 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   18bf4:	e0bfff17 	ldw	r2,-4(fp)
   18bf8:	00c00084 	movi	r3,2
   18bfc:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   18c00:	e0bfff17 	ldw	r2,-4(fp)
   18c04:	00c00084 	movi	r3,2
   18c08:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   18c0c:	e0bfff17 	ldw	r2,-4(fp)
   18c10:	10800a17 	ldw	r2,40(r2)
   18c14:	10801404 	addi	r2,r2,80
   18c18:	1080002b 	ldhuio	r2,0(r2)
   18c1c:	10bfffcc 	andi	r2,r2,65535
   18c20:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   18c24:	e0bffb0b 	ldhu	r2,-20(fp)
   18c28:	10800044 	addi	r2,r2,1
   18c2c:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   18c30:	e0bffb0b 	ldhu	r2,-20(fp)
   18c34:	1080008c 	andi	r2,r2,2
   18c38:	10010d1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   18c3c:	00bffb44 	movi	r2,-19
   18c40:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   18c44:	00010a06 	br	19070 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18c48:	e0bfff17 	ldw	r2,-4(fp)
   18c4c:	10800a17 	ldw	r2,40(r2)
   18c50:	01802604 	movi	r6,152
   18c54:	01401544 	movi	r5,85
   18c58:	1009883a 	mov	r4,r2
   18c5c:	0017f7c0 	call	17f7c <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   18c60:	e03ff915 	stw	zero,-28(fp)
   18c64:	00000f06 	br	18ca4 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   18c68:	e0bfff17 	ldw	r2,-4(fp)
   18c6c:	10800a17 	ldw	r2,40(r2)
   18c70:	e0fff917 	ldw	r3,-28(fp)
   18c74:	18c01004 	addi	r3,r3,64
   18c78:	10c5883a 	add	r2,r2,r3
   18c7c:	10800023 	ldbuio	r2,0(r2)
   18c80:	10803fcc 	andi	r2,r2,255
   18c84:	1009883a 	mov	r4,r2
   18c88:	e0fffb84 	addi	r3,fp,-18
   18c8c:	e0bff917 	ldw	r2,-28(fp)
   18c90:	1885883a 	add	r2,r3,r2
   18c94:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   18c98:	e0bff917 	ldw	r2,-28(fp)
   18c9c:	10800044 	addi	r2,r2,1
   18ca0:	e0bff915 	stw	r2,-28(fp)
   18ca4:	e0bff917 	ldw	r2,-28(fp)
   18ca8:	10800310 	cmplti	r2,r2,12
   18cac:	103fee1e 	bne	r2,zero,18c68 <__alt_data_end+0xf0018c68>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   18cb0:	e0bffb83 	ldbu	r2,-18(fp)
   18cb4:	10803fcc 	andi	r2,r2,255
   18cb8:	10801458 	cmpnei	r2,r2,81
   18cbc:	1000371e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   18cc0:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   18cc4:	10803fcc 	andi	r2,r2,255
   18cc8:	1000341e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   18ccc:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   18cd0:	10803fcc 	andi	r2,r2,255
   18cd4:	1000311e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   18cd8:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   18cdc:	10803fcc 	andi	r2,r2,255
   18ce0:	10002e1e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   18ce4:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   18ce8:	10803fcc 	andi	r2,r2,255
   18cec:	10801498 	cmpnei	r2,r2,82
   18cf0:	10002a1e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   18cf4:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   18cf8:	10803fcc 	andi	r2,r2,255
   18cfc:	1000271e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   18d00:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   18d04:	10803fcc 	andi	r2,r2,255
   18d08:	1000241e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   18d0c:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   18d10:	10803fcc 	andi	r2,r2,255
   18d14:	1000211e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   18d18:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   18d1c:	10803fcc 	andi	r2,r2,255
   18d20:	10801658 	cmpnei	r2,r2,89
   18d24:	10001d1e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   18d28:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   18d2c:	10803fcc 	andi	r2,r2,255
   18d30:	10001a1e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   18d34:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   18d38:	10803fcc 	andi	r2,r2,255
   18d3c:	1000171e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   18d40:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   18d44:	10803fcc 	andi	r2,r2,255
   18d48:	1000141e 	bne	r2,zero,18d9c <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   18d4c:	e0bfff17 	ldw	r2,-4(fp)
   18d50:	00c00104 	movi	r3,4
   18d54:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   18d58:	e0bfff17 	ldw	r2,-4(fp)
   18d5c:	00c00104 	movi	r3,4
   18d60:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   18d64:	e0bfff17 	ldw	r2,-4(fp)
   18d68:	10800a17 	ldw	r2,40(r2)
   18d6c:	10802804 	addi	r2,r2,160
   18d70:	10800037 	ldwio	r2,0(r2)
   18d74:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   18d78:	e0bffb0b 	ldhu	r2,-20(fp)
   18d7c:	10800044 	addi	r2,r2,1
   18d80:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   18d84:	e0bffb0b 	ldhu	r2,-20(fp)
   18d88:	1080010c 	andi	r2,r2,4
   18d8c:	1000b81e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   18d90:	00bffb44 	movi	r2,-19
   18d94:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   18d98:	0000b506 	br	19070 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18d9c:	e0bfff17 	ldw	r2,-4(fp)
   18da0:	10800a17 	ldw	r2,40(r2)
   18da4:	01802604 	movi	r6,152
   18da8:	01401544 	movi	r5,85
   18dac:	1009883a 	mov	r4,r2
   18db0:	0017f2c0 	call	17f2c <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   18db4:	e03ff915 	stw	zero,-28(fp)
   18db8:	00000f06 	br	18df8 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   18dbc:	e0bfff17 	ldw	r2,-4(fp)
   18dc0:	10800a17 	ldw	r2,40(r2)
   18dc4:	e0fff917 	ldw	r3,-28(fp)
   18dc8:	18c01004 	addi	r3,r3,64
   18dcc:	10c5883a 	add	r2,r2,r3
   18dd0:	10800023 	ldbuio	r2,0(r2)
   18dd4:	10803fcc 	andi	r2,r2,255
   18dd8:	1009883a 	mov	r4,r2
   18ddc:	e0fffb84 	addi	r3,fp,-18
   18de0:	e0bff917 	ldw	r2,-28(fp)
   18de4:	1885883a 	add	r2,r3,r2
   18de8:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   18dec:	e0bff917 	ldw	r2,-28(fp)
   18df0:	10800044 	addi	r2,r2,1
   18df4:	e0bff915 	stw	r2,-28(fp)
   18df8:	e0bff917 	ldw	r2,-28(fp)
   18dfc:	10800310 	cmplti	r2,r2,12
   18e00:	103fee1e 	bne	r2,zero,18dbc <__alt_data_end+0xf0018dbc>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   18e04:	e0bffb83 	ldbu	r2,-18(fp)
   18e08:	10803fcc 	andi	r2,r2,255
   18e0c:	10801458 	cmpnei	r2,r2,81
   18e10:	10003a1e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   18e14:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   18e18:	10803fcc 	andi	r2,r2,255
   18e1c:	1000371e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   18e20:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   18e24:	10803fcc 	andi	r2,r2,255
   18e28:	10801458 	cmpnei	r2,r2,81
   18e2c:	1000331e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   18e30:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   18e34:	10803fcc 	andi	r2,r2,255
   18e38:	1000301e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   18e3c:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   18e40:	10803fcc 	andi	r2,r2,255
   18e44:	10801498 	cmpnei	r2,r2,82
   18e48:	10002c1e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   18e4c:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   18e50:	10803fcc 	andi	r2,r2,255
   18e54:	1000291e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   18e58:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   18e5c:	10803fcc 	andi	r2,r2,255
   18e60:	10801498 	cmpnei	r2,r2,82
   18e64:	1000251e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   18e68:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   18e6c:	10803fcc 	andi	r2,r2,255
   18e70:	1000221e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   18e74:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   18e78:	10803fcc 	andi	r2,r2,255
   18e7c:	10801658 	cmpnei	r2,r2,89
   18e80:	10001e1e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   18e84:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   18e88:	10803fcc 	andi	r2,r2,255
   18e8c:	10001b1e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   18e90:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   18e94:	10803fcc 	andi	r2,r2,255
   18e98:	10801658 	cmpnei	r2,r2,89
   18e9c:	1000171e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   18ea0:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   18ea4:	10803fcc 	andi	r2,r2,255
   18ea8:	1000141e 	bne	r2,zero,18efc <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   18eac:	e0bfff17 	ldw	r2,-4(fp)
   18eb0:	00c00084 	movi	r3,2
   18eb4:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   18eb8:	e0bfff17 	ldw	r2,-4(fp)
   18ebc:	00c00104 	movi	r3,4
   18ec0:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   18ec4:	e0bfff17 	ldw	r2,-4(fp)
   18ec8:	10800a17 	ldw	r2,40(r2)
   18ecc:	10802804 	addi	r2,r2,160
   18ed0:	10800037 	ldwio	r2,0(r2)
   18ed4:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   18ed8:	e0bffb0b 	ldhu	r2,-20(fp)
   18edc:	10800044 	addi	r2,r2,1
   18ee0:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   18ee4:	e0bffb0b 	ldhu	r2,-20(fp)
   18ee8:	1080010c 	andi	r2,r2,4
   18eec:	1000601e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   18ef0:	00bffb44 	movi	r2,-19
   18ef4:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   18ef8:	00005d06 	br	19070 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18efc:	e0bfff17 	ldw	r2,-4(fp)
   18f00:	10800a17 	ldw	r2,40(r2)
   18f04:	01802604 	movi	r6,152
   18f08:	01401544 	movi	r5,85
   18f0c:	1009883a 	mov	r4,r2
   18f10:	0017e900 	call	17e90 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   18f14:	e03ff915 	stw	zero,-28(fp)
   18f18:	00000f06 	br	18f58 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   18f1c:	e0bfff17 	ldw	r2,-4(fp)
   18f20:	10800a17 	ldw	r2,40(r2)
   18f24:	e0fff917 	ldw	r3,-28(fp)
   18f28:	18c01004 	addi	r3,r3,64
   18f2c:	10c5883a 	add	r2,r2,r3
   18f30:	10800023 	ldbuio	r2,0(r2)
   18f34:	10803fcc 	andi	r2,r2,255
   18f38:	1009883a 	mov	r4,r2
   18f3c:	e0fffb84 	addi	r3,fp,-18
   18f40:	e0bff917 	ldw	r2,-28(fp)
   18f44:	1885883a 	add	r2,r3,r2
   18f48:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   18f4c:	e0bff917 	ldw	r2,-28(fp)
   18f50:	10800044 	addi	r2,r2,1
   18f54:	e0bff915 	stw	r2,-28(fp)
   18f58:	e0bff917 	ldw	r2,-28(fp)
   18f5c:	10800310 	cmplti	r2,r2,12
   18f60:	103fee1e 	bne	r2,zero,18f1c <__alt_data_end+0xf0018f1c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   18f64:	e0bffb83 	ldbu	r2,-18(fp)
   18f68:	10803fcc 	andi	r2,r2,255
   18f6c:	10801458 	cmpnei	r2,r2,81
   18f70:	10003f1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   18f74:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   18f78:	10803fcc 	andi	r2,r2,255
   18f7c:	10801458 	cmpnei	r2,r2,81
   18f80:	10003b1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   18f84:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   18f88:	10803fcc 	andi	r2,r2,255
   18f8c:	10801458 	cmpnei	r2,r2,81
   18f90:	1000371e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   18f94:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   18f98:	10803fcc 	andi	r2,r2,255
   18f9c:	10801458 	cmpnei	r2,r2,81
   18fa0:	1000331e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   18fa4:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   18fa8:	10803fcc 	andi	r2,r2,255
   18fac:	10801498 	cmpnei	r2,r2,82
   18fb0:	10002f1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   18fb4:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   18fb8:	10803fcc 	andi	r2,r2,255
   18fbc:	10801498 	cmpnei	r2,r2,82
   18fc0:	10002b1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   18fc4:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   18fc8:	10803fcc 	andi	r2,r2,255
   18fcc:	10801498 	cmpnei	r2,r2,82
   18fd0:	1000271e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   18fd4:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   18fd8:	10803fcc 	andi	r2,r2,255
   18fdc:	10801498 	cmpnei	r2,r2,82
   18fe0:	1000231e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   18fe4:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   18fe8:	10803fcc 	andi	r2,r2,255
   18fec:	10801658 	cmpnei	r2,r2,89
   18ff0:	10001f1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   18ff4:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   18ff8:	10803fcc 	andi	r2,r2,255
   18ffc:	10801658 	cmpnei	r2,r2,89
   19000:	10001b1e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   19004:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   19008:	10803fcc 	andi	r2,r2,255
   1900c:	10801658 	cmpnei	r2,r2,89
   19010:	1000171e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   19014:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   19018:	10803fcc 	andi	r2,r2,255
   1901c:	10801658 	cmpnei	r2,r2,89
   19020:	1000131e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   19024:	e0bfff17 	ldw	r2,-4(fp)
   19028:	00c00044 	movi	r3,1
   1902c:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   19030:	e0bfff17 	ldw	r2,-4(fp)
   19034:	00c00104 	movi	r3,4
   19038:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1903c:	e0bfff17 	ldw	r2,-4(fp)
   19040:	10800a17 	ldw	r2,40(r2)
   19044:	10802804 	addi	r2,r2,160
   19048:	10800037 	ldwio	r2,0(r2)
   1904c:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   19050:	e0bffb0b 	ldhu	r2,-20(fp)
   19054:	10800044 	addi	r2,r2,1
   19058:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   1905c:	e0bffb0b 	ldhu	r2,-20(fp)
   19060:	1080010c 	andi	r2,r2,4
   19064:	1000021e 	bne	r2,zero,19070 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   19068:	00bffb44 	movi	r2,-19
   1906c:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   19070:	e0bffa17 	ldw	r2,-24(fp)
}
   19074:	e037883a 	mov	sp,fp
   19078:	dfc00117 	ldw	ra,4(sp)
   1907c:	df000017 	ldw	fp,0(sp)
   19080:	dec00204 	addi	sp,sp,8
   19084:	f800283a 	ret

00019088 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   19088:	defffa04 	addi	sp,sp,-24
   1908c:	dfc00515 	stw	ra,20(sp)
   19090:	df000415 	stw	fp,16(sp)
   19094:	df000404 	addi	fp,sp,16
   19098:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   1909c:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   190a0:	01400544 	movi	r5,21
   190a4:	e13fff17 	ldw	r4,-4(fp)
   190a8:	00182d00 	call	182d0 <alt_read_16bit_query_entry>
   190ac:	10ffffcc 	andi	r3,r2,65535
   190b0:	e0bfff17 	ldw	r2,-4(fp)
   190b4:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   190b8:	e03ffc15 	stw	zero,-16(fp)
   190bc:	00001106 	br	19104 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   190c0:	e0bfff17 	ldw	r2,-4(fp)
   190c4:	10803517 	ldw	r2,212(r2)
   190c8:	e0ffff17 	ldw	r3,-4(fp)
   190cc:	19003317 	ldw	r4,204(r3)
   190d0:	e0fffc17 	ldw	r3,-16(fp)
   190d4:	20c7883a 	add	r3,r4,r3
   190d8:	180b883a 	mov	r5,r3
   190dc:	e13fff17 	ldw	r4,-4(fp)
   190e0:	103ee83a 	callr	r2
   190e4:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   190e8:	e0fffe04 	addi	r3,fp,-8
   190ec:	e0bffc17 	ldw	r2,-16(fp)
   190f0:	1885883a 	add	r2,r3,r2
   190f4:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   190f8:	e0bffc17 	ldw	r2,-16(fp)
   190fc:	10800044 	addi	r2,r2,1
   19100:	e0bffc15 	stw	r2,-16(fp)
   19104:	e0bffc17 	ldw	r2,-16(fp)
   19108:	108000d0 	cmplti	r2,r2,3
   1910c:	103fec1e 	bne	r2,zero,190c0 <__alt_data_end+0xf00190c0>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   19110:	e0bffe03 	ldbu	r2,-8(fp)
   19114:	10803fcc 	andi	r2,r2,255
   19118:	10801418 	cmpnei	r2,r2,80
   1911c:	1000081e 	bne	r2,zero,19140 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   19120:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   19124:	10803fcc 	andi	r2,r2,255
   19128:	10801498 	cmpnei	r2,r2,82
   1912c:	1000041e 	bne	r2,zero,19140 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   19130:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   19134:	10803fcc 	andi	r2,r2,255
   19138:	10801260 	cmpeqi	r2,r2,73
   1913c:	1000021e 	bne	r2,zero,19148 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   19140:	00bffb44 	movi	r2,-19
   19144:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   19148:	e0bffd17 	ldw	r2,-12(fp)
}
   1914c:	e037883a 	mov	sp,fp
   19150:	dfc00117 	ldw	ra,4(sp)
   19154:	df000017 	ldw	fp,0(sp)
   19158:	dec00204 	addi	sp,sp,8
   1915c:	f800283a 	ret

00019160 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   19160:	defffa04 	addi	sp,sp,-24
   19164:	dfc00515 	stw	ra,20(sp)
   19168:	df000415 	stw	fp,16(sp)
   1916c:	df000404 	addi	fp,sp,16
   19170:	e13ffd15 	stw	r4,-12(fp)
   19174:	e17ffe15 	stw	r5,-8(fp)
   19178:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   1917c:	e0bffd17 	ldw	r2,-12(fp)
   19180:	10800017 	ldw	r2,0(r2)
   19184:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   19188:	e0bffc17 	ldw	r2,-16(fp)
   1918c:	10c00a04 	addi	r3,r2,40
   19190:	e0bffd17 	ldw	r2,-12(fp)
   19194:	10800217 	ldw	r2,8(r2)
   19198:	100f883a 	mov	r7,r2
   1919c:	e1bfff17 	ldw	r6,-4(fp)
   191a0:	e17ffe17 	ldw	r5,-8(fp)
   191a4:	1809883a 	mov	r4,r3
   191a8:	00197800 	call	19780 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   191ac:	e037883a 	mov	sp,fp
   191b0:	dfc00117 	ldw	ra,4(sp)
   191b4:	df000017 	ldw	fp,0(sp)
   191b8:	dec00204 	addi	sp,sp,8
   191bc:	f800283a 	ret

000191c0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   191c0:	defffa04 	addi	sp,sp,-24
   191c4:	dfc00515 	stw	ra,20(sp)
   191c8:	df000415 	stw	fp,16(sp)
   191cc:	df000404 	addi	fp,sp,16
   191d0:	e13ffd15 	stw	r4,-12(fp)
   191d4:	e17ffe15 	stw	r5,-8(fp)
   191d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   191dc:	e0bffd17 	ldw	r2,-12(fp)
   191e0:	10800017 	ldw	r2,0(r2)
   191e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   191e8:	e0bffc17 	ldw	r2,-16(fp)
   191ec:	10c00a04 	addi	r3,r2,40
   191f0:	e0bffd17 	ldw	r2,-12(fp)
   191f4:	10800217 	ldw	r2,8(r2)
   191f8:	100f883a 	mov	r7,r2
   191fc:	e1bfff17 	ldw	r6,-4(fp)
   19200:	e17ffe17 	ldw	r5,-8(fp)
   19204:	1809883a 	mov	r4,r3
   19208:	001999c0 	call	1999c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   1920c:	e037883a 	mov	sp,fp
   19210:	dfc00117 	ldw	ra,4(sp)
   19214:	df000017 	ldw	fp,0(sp)
   19218:	dec00204 	addi	sp,sp,8
   1921c:	f800283a 	ret

00019220 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   19220:	defffc04 	addi	sp,sp,-16
   19224:	dfc00315 	stw	ra,12(sp)
   19228:	df000215 	stw	fp,8(sp)
   1922c:	df000204 	addi	fp,sp,8
   19230:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   19234:	e0bfff17 	ldw	r2,-4(fp)
   19238:	10800017 	ldw	r2,0(r2)
   1923c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   19240:	e0bffe17 	ldw	r2,-8(fp)
   19244:	10c00a04 	addi	r3,r2,40
   19248:	e0bfff17 	ldw	r2,-4(fp)
   1924c:	10800217 	ldw	r2,8(r2)
   19250:	100b883a 	mov	r5,r2
   19254:	1809883a 	mov	r4,r3
   19258:	00196280 	call	19628 <altera_avalon_jtag_uart_close>
}
   1925c:	e037883a 	mov	sp,fp
   19260:	dfc00117 	ldw	ra,4(sp)
   19264:	df000017 	ldw	fp,0(sp)
   19268:	dec00204 	addi	sp,sp,8
   1926c:	f800283a 	ret

00019270 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   19270:	defffa04 	addi	sp,sp,-24
   19274:	dfc00515 	stw	ra,20(sp)
   19278:	df000415 	stw	fp,16(sp)
   1927c:	df000404 	addi	fp,sp,16
   19280:	e13ffd15 	stw	r4,-12(fp)
   19284:	e17ffe15 	stw	r5,-8(fp)
   19288:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   1928c:	e0bffd17 	ldw	r2,-12(fp)
   19290:	10800017 	ldw	r2,0(r2)
   19294:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   19298:	e0bffc17 	ldw	r2,-16(fp)
   1929c:	10800a04 	addi	r2,r2,40
   192a0:	e1bfff17 	ldw	r6,-4(fp)
   192a4:	e17ffe17 	ldw	r5,-8(fp)
   192a8:	1009883a 	mov	r4,r2
   192ac:	00196900 	call	19690 <altera_avalon_jtag_uart_ioctl>
}
   192b0:	e037883a 	mov	sp,fp
   192b4:	dfc00117 	ldw	ra,4(sp)
   192b8:	df000017 	ldw	fp,0(sp)
   192bc:	dec00204 	addi	sp,sp,8
   192c0:	f800283a 	ret

000192c4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   192c4:	defffb04 	addi	sp,sp,-20
   192c8:	dfc00415 	stw	ra,16(sp)
   192cc:	df000315 	stw	fp,12(sp)
   192d0:	df000304 	addi	fp,sp,12
   192d4:	e13ffd15 	stw	r4,-12(fp)
   192d8:	e17ffe15 	stw	r5,-8(fp)
   192dc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   192e0:	e0bffd17 	ldw	r2,-12(fp)
   192e4:	00c00044 	movi	r3,1
   192e8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   192ec:	e0bffd17 	ldw	r2,-12(fp)
   192f0:	10800017 	ldw	r2,0(r2)
   192f4:	10800104 	addi	r2,r2,4
   192f8:	1007883a 	mov	r3,r2
   192fc:	e0bffd17 	ldw	r2,-12(fp)
   19300:	10800817 	ldw	r2,32(r2)
   19304:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   19308:	e0bfff17 	ldw	r2,-4(fp)
   1930c:	018000b4 	movhi	r6,2
   19310:	31a4de04 	addi	r6,r6,-27784
   19314:	e17ffd17 	ldw	r5,-12(fp)
   19318:	1009883a 	mov	r4,r2
   1931c:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   19320:	e0bffd17 	ldw	r2,-12(fp)
   19324:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   19328:	e0bffd17 	ldw	r2,-12(fp)
   1932c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   19330:	d0e04c17 	ldw	r3,-32464(gp)
   19334:	e1fffd17 	ldw	r7,-12(fp)
   19338:	018000b4 	movhi	r6,2
   1933c:	31a56204 	addi	r6,r6,-27256
   19340:	180b883a 	mov	r5,r3
   19344:	1009883a 	mov	r4,r2
   19348:	001cca00 	call	1cca0 <alt_alarm_start>
   1934c:	1000040e 	bge	r2,zero,19360 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   19350:	e0fffd17 	ldw	r3,-12(fp)
   19354:	00a00034 	movhi	r2,32768
   19358:	10bfffc4 	addi	r2,r2,-1
   1935c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   19360:	0001883a 	nop
   19364:	e037883a 	mov	sp,fp
   19368:	dfc00117 	ldw	ra,4(sp)
   1936c:	df000017 	ldw	fp,0(sp)
   19370:	dec00204 	addi	sp,sp,8
   19374:	f800283a 	ret

00019378 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   19378:	defff704 	addi	sp,sp,-36
   1937c:	df000815 	stw	fp,32(sp)
   19380:	df000804 	addi	fp,sp,32
   19384:	e13ffe15 	stw	r4,-8(fp)
   19388:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   1938c:	e0bffe17 	ldw	r2,-8(fp)
   19390:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   19394:	e0bffa17 	ldw	r2,-24(fp)
   19398:	10800017 	ldw	r2,0(r2)
   1939c:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   193a0:	e0bffb17 	ldw	r2,-20(fp)
   193a4:	10800104 	addi	r2,r2,4
   193a8:	10800037 	ldwio	r2,0(r2)
   193ac:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   193b0:	e0bffc17 	ldw	r2,-16(fp)
   193b4:	1080c00c 	andi	r2,r2,768
   193b8:	10006d26 	beq	r2,zero,19570 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   193bc:	e0bffc17 	ldw	r2,-16(fp)
   193c0:	1080400c 	andi	r2,r2,256
   193c4:	10003526 	beq	r2,zero,1949c <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   193c8:	00800074 	movhi	r2,1
   193cc:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   193d0:	e0bffa17 	ldw	r2,-24(fp)
   193d4:	10800a17 	ldw	r2,40(r2)
   193d8:	10800044 	addi	r2,r2,1
   193dc:	1081ffcc 	andi	r2,r2,2047
   193e0:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   193e4:	e0bffa17 	ldw	r2,-24(fp)
   193e8:	10c00b17 	ldw	r3,44(r2)
   193ec:	e0bffd17 	ldw	r2,-12(fp)
   193f0:	18801526 	beq	r3,r2,19448 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   193f4:	e0bffb17 	ldw	r2,-20(fp)
   193f8:	10800037 	ldwio	r2,0(r2)
   193fc:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   19400:	e0bff817 	ldw	r2,-32(fp)
   19404:	10a0000c 	andi	r2,r2,32768
   19408:	10001126 	beq	r2,zero,19450 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   1940c:	e0bffa17 	ldw	r2,-24(fp)
   19410:	10800a17 	ldw	r2,40(r2)
   19414:	e0fff817 	ldw	r3,-32(fp)
   19418:	1809883a 	mov	r4,r3
   1941c:	e0fffa17 	ldw	r3,-24(fp)
   19420:	1885883a 	add	r2,r3,r2
   19424:	10800e04 	addi	r2,r2,56
   19428:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1942c:	e0bffa17 	ldw	r2,-24(fp)
   19430:	10800a17 	ldw	r2,40(r2)
   19434:	10800044 	addi	r2,r2,1
   19438:	10c1ffcc 	andi	r3,r2,2047
   1943c:	e0bffa17 	ldw	r2,-24(fp)
   19440:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   19444:	003fe206 	br	193d0 <__alt_data_end+0xf00193d0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   19448:	0001883a 	nop
   1944c:	00000106 	br	19454 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   19450:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   19454:	e0bff817 	ldw	r2,-32(fp)
   19458:	10bfffec 	andhi	r2,r2,65535
   1945c:	10000f26 	beq	r2,zero,1949c <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   19460:	e0bffa17 	ldw	r2,-24(fp)
   19464:	10c00817 	ldw	r3,32(r2)
   19468:	00bfff84 	movi	r2,-2
   1946c:	1886703a 	and	r3,r3,r2
   19470:	e0bffa17 	ldw	r2,-24(fp)
   19474:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   19478:	e0bffb17 	ldw	r2,-20(fp)
   1947c:	10800104 	addi	r2,r2,4
   19480:	1007883a 	mov	r3,r2
   19484:	e0bffa17 	ldw	r2,-24(fp)
   19488:	10800817 	ldw	r2,32(r2)
   1948c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   19490:	e0bffb17 	ldw	r2,-20(fp)
   19494:	10800104 	addi	r2,r2,4
   19498:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   1949c:	e0bffc17 	ldw	r2,-16(fp)
   194a0:	1080800c 	andi	r2,r2,512
   194a4:	103fbe26 	beq	r2,zero,193a0 <__alt_data_end+0xf00193a0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   194a8:	e0bffc17 	ldw	r2,-16(fp)
   194ac:	1004d43a 	srli	r2,r2,16
   194b0:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   194b4:	00001406 	br	19508 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   194b8:	e0bffb17 	ldw	r2,-20(fp)
   194bc:	e0fffa17 	ldw	r3,-24(fp)
   194c0:	18c00d17 	ldw	r3,52(r3)
   194c4:	e13ffa17 	ldw	r4,-24(fp)
   194c8:	20c7883a 	add	r3,r4,r3
   194cc:	18c20e04 	addi	r3,r3,2104
   194d0:	18c00003 	ldbu	r3,0(r3)
   194d4:	18c03fcc 	andi	r3,r3,255
   194d8:	18c0201c 	xori	r3,r3,128
   194dc:	18ffe004 	addi	r3,r3,-128
   194e0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   194e4:	e0bffa17 	ldw	r2,-24(fp)
   194e8:	10800d17 	ldw	r2,52(r2)
   194ec:	10800044 	addi	r2,r2,1
   194f0:	10c1ffcc 	andi	r3,r2,2047
   194f4:	e0bffa17 	ldw	r2,-24(fp)
   194f8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   194fc:	e0bff917 	ldw	r2,-28(fp)
   19500:	10bfffc4 	addi	r2,r2,-1
   19504:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   19508:	e0bff917 	ldw	r2,-28(fp)
   1950c:	10000526 	beq	r2,zero,19524 <altera_avalon_jtag_uart_irq+0x1ac>
   19510:	e0bffa17 	ldw	r2,-24(fp)
   19514:	10c00d17 	ldw	r3,52(r2)
   19518:	e0bffa17 	ldw	r2,-24(fp)
   1951c:	10800c17 	ldw	r2,48(r2)
   19520:	18bfe51e 	bne	r3,r2,194b8 <__alt_data_end+0xf00194b8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   19524:	e0bff917 	ldw	r2,-28(fp)
   19528:	103f9d26 	beq	r2,zero,193a0 <__alt_data_end+0xf00193a0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   1952c:	e0bffa17 	ldw	r2,-24(fp)
   19530:	10c00817 	ldw	r3,32(r2)
   19534:	00bfff44 	movi	r2,-3
   19538:	1886703a 	and	r3,r3,r2
   1953c:	e0bffa17 	ldw	r2,-24(fp)
   19540:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   19544:	e0bffa17 	ldw	r2,-24(fp)
   19548:	10800017 	ldw	r2,0(r2)
   1954c:	10800104 	addi	r2,r2,4
   19550:	1007883a 	mov	r3,r2
   19554:	e0bffa17 	ldw	r2,-24(fp)
   19558:	10800817 	ldw	r2,32(r2)
   1955c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   19560:	e0bffb17 	ldw	r2,-20(fp)
   19564:	10800104 	addi	r2,r2,4
   19568:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   1956c:	003f8c06 	br	193a0 <__alt_data_end+0xf00193a0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   19570:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   19574:	0001883a 	nop
   19578:	e037883a 	mov	sp,fp
   1957c:	df000017 	ldw	fp,0(sp)
   19580:	dec00104 	addi	sp,sp,4
   19584:	f800283a 	ret

00019588 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   19588:	defff804 	addi	sp,sp,-32
   1958c:	df000715 	stw	fp,28(sp)
   19590:	df000704 	addi	fp,sp,28
   19594:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   19598:	e0bffb17 	ldw	r2,-20(fp)
   1959c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   195a0:	e0bff917 	ldw	r2,-28(fp)
   195a4:	10800017 	ldw	r2,0(r2)
   195a8:	10800104 	addi	r2,r2,4
   195ac:	10800037 	ldwio	r2,0(r2)
   195b0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   195b4:	e0bffa17 	ldw	r2,-24(fp)
   195b8:	1081000c 	andi	r2,r2,1024
   195bc:	10000b26 	beq	r2,zero,195ec <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   195c0:	e0bff917 	ldw	r2,-28(fp)
   195c4:	10800017 	ldw	r2,0(r2)
   195c8:	10800104 	addi	r2,r2,4
   195cc:	1007883a 	mov	r3,r2
   195d0:	e0bff917 	ldw	r2,-28(fp)
   195d4:	10800817 	ldw	r2,32(r2)
   195d8:	10810014 	ori	r2,r2,1024
   195dc:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   195e0:	e0bff917 	ldw	r2,-28(fp)
   195e4:	10000915 	stw	zero,36(r2)
   195e8:	00000a06 	br	19614 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   195ec:	e0bff917 	ldw	r2,-28(fp)
   195f0:	10c00917 	ldw	r3,36(r2)
   195f4:	00a00034 	movhi	r2,32768
   195f8:	10bfff04 	addi	r2,r2,-4
   195fc:	10c00536 	bltu	r2,r3,19614 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   19600:	e0bff917 	ldw	r2,-28(fp)
   19604:	10800917 	ldw	r2,36(r2)
   19608:	10c00044 	addi	r3,r2,1
   1960c:	e0bff917 	ldw	r2,-28(fp)
   19610:	10c00915 	stw	r3,36(r2)
   19614:	d0a04c17 	ldw	r2,-32464(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   19618:	e037883a 	mov	sp,fp
   1961c:	df000017 	ldw	fp,0(sp)
   19620:	dec00104 	addi	sp,sp,4
   19624:	f800283a 	ret

00019628 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   19628:	defffd04 	addi	sp,sp,-12
   1962c:	df000215 	stw	fp,8(sp)
   19630:	df000204 	addi	fp,sp,8
   19634:	e13ffe15 	stw	r4,-8(fp)
   19638:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1963c:	00000506 	br	19654 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   19640:	e0bfff17 	ldw	r2,-4(fp)
   19644:	1090000c 	andi	r2,r2,16384
   19648:	10000226 	beq	r2,zero,19654 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   1964c:	00bffd44 	movi	r2,-11
   19650:	00000b06 	br	19680 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   19654:	e0bffe17 	ldw	r2,-8(fp)
   19658:	10c00d17 	ldw	r3,52(r2)
   1965c:	e0bffe17 	ldw	r2,-8(fp)
   19660:	10800c17 	ldw	r2,48(r2)
   19664:	18800526 	beq	r3,r2,1967c <altera_avalon_jtag_uart_close+0x54>
   19668:	e0bffe17 	ldw	r2,-8(fp)
   1966c:	10c00917 	ldw	r3,36(r2)
   19670:	e0bffe17 	ldw	r2,-8(fp)
   19674:	10800117 	ldw	r2,4(r2)
   19678:	18bff136 	bltu	r3,r2,19640 <__alt_data_end+0xf0019640>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   1967c:	0005883a 	mov	r2,zero
}
   19680:	e037883a 	mov	sp,fp
   19684:	df000017 	ldw	fp,0(sp)
   19688:	dec00104 	addi	sp,sp,4
   1968c:	f800283a 	ret

00019690 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   19690:	defffa04 	addi	sp,sp,-24
   19694:	df000515 	stw	fp,20(sp)
   19698:	df000504 	addi	fp,sp,20
   1969c:	e13ffd15 	stw	r4,-12(fp)
   196a0:	e17ffe15 	stw	r5,-8(fp)
   196a4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   196a8:	00bff9c4 	movi	r2,-25
   196ac:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   196b0:	e0bffe17 	ldw	r2,-8(fp)
   196b4:	10da8060 	cmpeqi	r3,r2,27137
   196b8:	1800031e 	bne	r3,zero,196c8 <altera_avalon_jtag_uart_ioctl+0x38>
   196bc:	109a80a0 	cmpeqi	r2,r2,27138
   196c0:	1000181e 	bne	r2,zero,19724 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   196c4:	00002906 	br	1976c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   196c8:	e0bffd17 	ldw	r2,-12(fp)
   196cc:	10c00117 	ldw	r3,4(r2)
   196d0:	00a00034 	movhi	r2,32768
   196d4:	10bfffc4 	addi	r2,r2,-1
   196d8:	18802126 	beq	r3,r2,19760 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   196dc:	e0bfff17 	ldw	r2,-4(fp)
   196e0:	10800017 	ldw	r2,0(r2)
   196e4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   196e8:	e0bffc17 	ldw	r2,-16(fp)
   196ec:	10800090 	cmplti	r2,r2,2
   196f0:	1000061e 	bne	r2,zero,1970c <altera_avalon_jtag_uart_ioctl+0x7c>
   196f4:	e0fffc17 	ldw	r3,-16(fp)
   196f8:	00a00034 	movhi	r2,32768
   196fc:	10bfffc4 	addi	r2,r2,-1
   19700:	18800226 	beq	r3,r2,1970c <altera_avalon_jtag_uart_ioctl+0x7c>
   19704:	e0bffc17 	ldw	r2,-16(fp)
   19708:	00000206 	br	19714 <altera_avalon_jtag_uart_ioctl+0x84>
   1970c:	00a00034 	movhi	r2,32768
   19710:	10bfff84 	addi	r2,r2,-2
   19714:	e0fffd17 	ldw	r3,-12(fp)
   19718:	18800115 	stw	r2,4(r3)
      rc = 0;
   1971c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   19720:	00000f06 	br	19760 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   19724:	e0bffd17 	ldw	r2,-12(fp)
   19728:	10c00117 	ldw	r3,4(r2)
   1972c:	00a00034 	movhi	r2,32768
   19730:	10bfffc4 	addi	r2,r2,-1
   19734:	18800c26 	beq	r3,r2,19768 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   19738:	e0bffd17 	ldw	r2,-12(fp)
   1973c:	10c00917 	ldw	r3,36(r2)
   19740:	e0bffd17 	ldw	r2,-12(fp)
   19744:	10800117 	ldw	r2,4(r2)
   19748:	1885803a 	cmpltu	r2,r3,r2
   1974c:	10c03fcc 	andi	r3,r2,255
   19750:	e0bfff17 	ldw	r2,-4(fp)
   19754:	10c00015 	stw	r3,0(r2)
      rc = 0;
   19758:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   1975c:	00000206 	br	19768 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   19760:	0001883a 	nop
   19764:	00000106 	br	1976c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   19768:	0001883a 	nop

  default:
    break;
  }

  return rc;
   1976c:	e0bffb17 	ldw	r2,-20(fp)
}
   19770:	e037883a 	mov	sp,fp
   19774:	df000017 	ldw	fp,0(sp)
   19778:	dec00104 	addi	sp,sp,4
   1977c:	f800283a 	ret

00019780 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   19780:	defff304 	addi	sp,sp,-52
   19784:	dfc00c15 	stw	ra,48(sp)
   19788:	df000b15 	stw	fp,44(sp)
   1978c:	df000b04 	addi	fp,sp,44
   19790:	e13ffc15 	stw	r4,-16(fp)
   19794:	e17ffd15 	stw	r5,-12(fp)
   19798:	e1bffe15 	stw	r6,-8(fp)
   1979c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   197a0:	e0bffd17 	ldw	r2,-12(fp)
   197a4:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   197a8:	00004706 	br	198c8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   197ac:	e0bffc17 	ldw	r2,-16(fp)
   197b0:	10800a17 	ldw	r2,40(r2)
   197b4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   197b8:	e0bffc17 	ldw	r2,-16(fp)
   197bc:	10800b17 	ldw	r2,44(r2)
   197c0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   197c4:	e0fff717 	ldw	r3,-36(fp)
   197c8:	e0bff817 	ldw	r2,-32(fp)
   197cc:	18800536 	bltu	r3,r2,197e4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   197d0:	e0fff717 	ldw	r3,-36(fp)
   197d4:	e0bff817 	ldw	r2,-32(fp)
   197d8:	1885c83a 	sub	r2,r3,r2
   197dc:	e0bff615 	stw	r2,-40(fp)
   197e0:	00000406 	br	197f4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   197e4:	00c20004 	movi	r3,2048
   197e8:	e0bff817 	ldw	r2,-32(fp)
   197ec:	1885c83a 	sub	r2,r3,r2
   197f0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   197f4:	e0bff617 	ldw	r2,-40(fp)
   197f8:	10001e26 	beq	r2,zero,19874 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   197fc:	e0fffe17 	ldw	r3,-8(fp)
   19800:	e0bff617 	ldw	r2,-40(fp)
   19804:	1880022e 	bgeu	r3,r2,19810 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   19808:	e0bffe17 	ldw	r2,-8(fp)
   1980c:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   19810:	e0bffc17 	ldw	r2,-16(fp)
   19814:	10c00e04 	addi	r3,r2,56
   19818:	e0bff817 	ldw	r2,-32(fp)
   1981c:	1885883a 	add	r2,r3,r2
   19820:	e1bff617 	ldw	r6,-40(fp)
   19824:	100b883a 	mov	r5,r2
   19828:	e13ff517 	ldw	r4,-44(fp)
   1982c:	00086e00 	call	86e0 <memcpy>
      ptr   += n;
   19830:	e0fff517 	ldw	r3,-44(fp)
   19834:	e0bff617 	ldw	r2,-40(fp)
   19838:	1885883a 	add	r2,r3,r2
   1983c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   19840:	e0fffe17 	ldw	r3,-8(fp)
   19844:	e0bff617 	ldw	r2,-40(fp)
   19848:	1885c83a 	sub	r2,r3,r2
   1984c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   19850:	e0fff817 	ldw	r3,-32(fp)
   19854:	e0bff617 	ldw	r2,-40(fp)
   19858:	1885883a 	add	r2,r3,r2
   1985c:	10c1ffcc 	andi	r3,r2,2047
   19860:	e0bffc17 	ldw	r2,-16(fp)
   19864:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   19868:	e0bffe17 	ldw	r2,-8(fp)
   1986c:	00bfcf16 	blt	zero,r2,197ac <__alt_data_end+0xf00197ac>
   19870:	00000106 	br	19878 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   19874:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   19878:	e0fff517 	ldw	r3,-44(fp)
   1987c:	e0bffd17 	ldw	r2,-12(fp)
   19880:	1880141e 	bne	r3,r2,198d4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   19884:	e0bfff17 	ldw	r2,-4(fp)
   19888:	1090000c 	andi	r2,r2,16384
   1988c:	1000131e 	bne	r2,zero,198dc <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   19890:	0001883a 	nop
   19894:	e0bffc17 	ldw	r2,-16(fp)
   19898:	10c00a17 	ldw	r3,40(r2)
   1989c:	e0bff717 	ldw	r2,-36(fp)
   198a0:	1880051e 	bne	r3,r2,198b8 <altera_avalon_jtag_uart_read+0x138>
   198a4:	e0bffc17 	ldw	r2,-16(fp)
   198a8:	10c00917 	ldw	r3,36(r2)
   198ac:	e0bffc17 	ldw	r2,-16(fp)
   198b0:	10800117 	ldw	r2,4(r2)
   198b4:	18bff736 	bltu	r3,r2,19894 <__alt_data_end+0xf0019894>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   198b8:	e0bffc17 	ldw	r2,-16(fp)
   198bc:	10c00a17 	ldw	r3,40(r2)
   198c0:	e0bff717 	ldw	r2,-36(fp)
   198c4:	18800726 	beq	r3,r2,198e4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   198c8:	e0bffe17 	ldw	r2,-8(fp)
   198cc:	00bfb716 	blt	zero,r2,197ac <__alt_data_end+0xf00197ac>
   198d0:	00000506 	br	198e8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   198d4:	0001883a 	nop
   198d8:	00000306 	br	198e8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   198dc:	0001883a 	nop
   198e0:	00000106 	br	198e8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   198e4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   198e8:	e0fff517 	ldw	r3,-44(fp)
   198ec:	e0bffd17 	ldw	r2,-12(fp)
   198f0:	18801826 	beq	r3,r2,19954 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   198f4:	0005303a 	rdctl	r2,status
   198f8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   198fc:	e0fffb17 	ldw	r3,-20(fp)
   19900:	00bfff84 	movi	r2,-2
   19904:	1884703a 	and	r2,r3,r2
   19908:	1001703a 	wrctl	status,r2
  
  return context;
   1990c:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   19910:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   19914:	e0bffc17 	ldw	r2,-16(fp)
   19918:	10800817 	ldw	r2,32(r2)
   1991c:	10c00054 	ori	r3,r2,1
   19920:	e0bffc17 	ldw	r2,-16(fp)
   19924:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   19928:	e0bffc17 	ldw	r2,-16(fp)
   1992c:	10800017 	ldw	r2,0(r2)
   19930:	10800104 	addi	r2,r2,4
   19934:	1007883a 	mov	r3,r2
   19938:	e0bffc17 	ldw	r2,-16(fp)
   1993c:	10800817 	ldw	r2,32(r2)
   19940:	18800035 	stwio	r2,0(r3)
   19944:	e0bffa17 	ldw	r2,-24(fp)
   19948:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1994c:	e0bff917 	ldw	r2,-28(fp)
   19950:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   19954:	e0fff517 	ldw	r3,-44(fp)
   19958:	e0bffd17 	ldw	r2,-12(fp)
   1995c:	18800426 	beq	r3,r2,19970 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   19960:	e0fff517 	ldw	r3,-44(fp)
   19964:	e0bffd17 	ldw	r2,-12(fp)
   19968:	1885c83a 	sub	r2,r3,r2
   1996c:	00000606 	br	19988 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   19970:	e0bfff17 	ldw	r2,-4(fp)
   19974:	1090000c 	andi	r2,r2,16384
   19978:	10000226 	beq	r2,zero,19984 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   1997c:	00bffd44 	movi	r2,-11
   19980:	00000106 	br	19988 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   19984:	00bffec4 	movi	r2,-5
}
   19988:	e037883a 	mov	sp,fp
   1998c:	dfc00117 	ldw	ra,4(sp)
   19990:	df000017 	ldw	fp,0(sp)
   19994:	dec00204 	addi	sp,sp,8
   19998:	f800283a 	ret

0001999c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   1999c:	defff304 	addi	sp,sp,-52
   199a0:	dfc00c15 	stw	ra,48(sp)
   199a4:	df000b15 	stw	fp,44(sp)
   199a8:	df000b04 	addi	fp,sp,44
   199ac:	e13ffc15 	stw	r4,-16(fp)
   199b0:	e17ffd15 	stw	r5,-12(fp)
   199b4:	e1bffe15 	stw	r6,-8(fp)
   199b8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   199bc:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   199c0:	e0bffd17 	ldw	r2,-12(fp)
   199c4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   199c8:	00003706 	br	19aa8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   199cc:	e0bffc17 	ldw	r2,-16(fp)
   199d0:	10800c17 	ldw	r2,48(r2)
   199d4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   199d8:	e0bffc17 	ldw	r2,-16(fp)
   199dc:	10800d17 	ldw	r2,52(r2)
   199e0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   199e4:	e0fff917 	ldw	r3,-28(fp)
   199e8:	e0bff517 	ldw	r2,-44(fp)
   199ec:	1880062e 	bgeu	r3,r2,19a08 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   199f0:	e0fff517 	ldw	r3,-44(fp)
   199f4:	e0bff917 	ldw	r2,-28(fp)
   199f8:	1885c83a 	sub	r2,r3,r2
   199fc:	10bfffc4 	addi	r2,r2,-1
   19a00:	e0bff615 	stw	r2,-40(fp)
   19a04:	00000b06 	br	19a34 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   19a08:	e0bff517 	ldw	r2,-44(fp)
   19a0c:	10000526 	beq	r2,zero,19a24 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   19a10:	00c20004 	movi	r3,2048
   19a14:	e0bff917 	ldw	r2,-28(fp)
   19a18:	1885c83a 	sub	r2,r3,r2
   19a1c:	e0bff615 	stw	r2,-40(fp)
   19a20:	00000406 	br	19a34 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   19a24:	00c1ffc4 	movi	r3,2047
   19a28:	e0bff917 	ldw	r2,-28(fp)
   19a2c:	1885c83a 	sub	r2,r3,r2
   19a30:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   19a34:	e0bff617 	ldw	r2,-40(fp)
   19a38:	10001e26 	beq	r2,zero,19ab4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   19a3c:	e0fffe17 	ldw	r3,-8(fp)
   19a40:	e0bff617 	ldw	r2,-40(fp)
   19a44:	1880022e 	bgeu	r3,r2,19a50 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   19a48:	e0bffe17 	ldw	r2,-8(fp)
   19a4c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   19a50:	e0bffc17 	ldw	r2,-16(fp)
   19a54:	10c20e04 	addi	r3,r2,2104
   19a58:	e0bff917 	ldw	r2,-28(fp)
   19a5c:	1885883a 	add	r2,r3,r2
   19a60:	e1bff617 	ldw	r6,-40(fp)
   19a64:	e17ffd17 	ldw	r5,-12(fp)
   19a68:	1009883a 	mov	r4,r2
   19a6c:	00086e00 	call	86e0 <memcpy>
      ptr   += n;
   19a70:	e0fffd17 	ldw	r3,-12(fp)
   19a74:	e0bff617 	ldw	r2,-40(fp)
   19a78:	1885883a 	add	r2,r3,r2
   19a7c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   19a80:	e0fffe17 	ldw	r3,-8(fp)
   19a84:	e0bff617 	ldw	r2,-40(fp)
   19a88:	1885c83a 	sub	r2,r3,r2
   19a8c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   19a90:	e0fff917 	ldw	r3,-28(fp)
   19a94:	e0bff617 	ldw	r2,-40(fp)
   19a98:	1885883a 	add	r2,r3,r2
   19a9c:	10c1ffcc 	andi	r3,r2,2047
   19aa0:	e0bffc17 	ldw	r2,-16(fp)
   19aa4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   19aa8:	e0bffe17 	ldw	r2,-8(fp)
   19aac:	00bfc716 	blt	zero,r2,199cc <__alt_data_end+0xf00199cc>
   19ab0:	00000106 	br	19ab8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   19ab4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19ab8:	0005303a 	rdctl	r2,status
   19abc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19ac0:	e0fffb17 	ldw	r3,-20(fp)
   19ac4:	00bfff84 	movi	r2,-2
   19ac8:	1884703a 	and	r2,r3,r2
   19acc:	1001703a 	wrctl	status,r2
  
  return context;
   19ad0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   19ad4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   19ad8:	e0bffc17 	ldw	r2,-16(fp)
   19adc:	10800817 	ldw	r2,32(r2)
   19ae0:	10c00094 	ori	r3,r2,2
   19ae4:	e0bffc17 	ldw	r2,-16(fp)
   19ae8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   19aec:	e0bffc17 	ldw	r2,-16(fp)
   19af0:	10800017 	ldw	r2,0(r2)
   19af4:	10800104 	addi	r2,r2,4
   19af8:	1007883a 	mov	r3,r2
   19afc:	e0bffc17 	ldw	r2,-16(fp)
   19b00:	10800817 	ldw	r2,32(r2)
   19b04:	18800035 	stwio	r2,0(r3)
   19b08:	e0bffa17 	ldw	r2,-24(fp)
   19b0c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19b10:	e0bff817 	ldw	r2,-32(fp)
   19b14:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   19b18:	e0bffe17 	ldw	r2,-8(fp)
   19b1c:	0080100e 	bge	zero,r2,19b60 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   19b20:	e0bfff17 	ldw	r2,-4(fp)
   19b24:	1090000c 	andi	r2,r2,16384
   19b28:	1000101e 	bne	r2,zero,19b6c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   19b2c:	0001883a 	nop
   19b30:	e0bffc17 	ldw	r2,-16(fp)
   19b34:	10c00d17 	ldw	r3,52(r2)
   19b38:	e0bff517 	ldw	r2,-44(fp)
   19b3c:	1880051e 	bne	r3,r2,19b54 <altera_avalon_jtag_uart_write+0x1b8>
   19b40:	e0bffc17 	ldw	r2,-16(fp)
   19b44:	10c00917 	ldw	r3,36(r2)
   19b48:	e0bffc17 	ldw	r2,-16(fp)
   19b4c:	10800117 	ldw	r2,4(r2)
   19b50:	18bff736 	bltu	r3,r2,19b30 <__alt_data_end+0xf0019b30>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   19b54:	e0bffc17 	ldw	r2,-16(fp)
   19b58:	10800917 	ldw	r2,36(r2)
   19b5c:	1000051e 	bne	r2,zero,19b74 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   19b60:	e0bffe17 	ldw	r2,-8(fp)
   19b64:	00bfd016 	blt	zero,r2,19aa8 <__alt_data_end+0xf0019aa8>
   19b68:	00000306 	br	19b78 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   19b6c:	0001883a 	nop
   19b70:	00000106 	br	19b78 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   19b74:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   19b78:	e0fffd17 	ldw	r3,-12(fp)
   19b7c:	e0bff717 	ldw	r2,-36(fp)
   19b80:	18800426 	beq	r3,r2,19b94 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   19b84:	e0fffd17 	ldw	r3,-12(fp)
   19b88:	e0bff717 	ldw	r2,-36(fp)
   19b8c:	1885c83a 	sub	r2,r3,r2
   19b90:	00000606 	br	19bac <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   19b94:	e0bfff17 	ldw	r2,-4(fp)
   19b98:	1090000c 	andi	r2,r2,16384
   19b9c:	10000226 	beq	r2,zero,19ba8 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   19ba0:	00bffd44 	movi	r2,-11
   19ba4:	00000106 	br	19bac <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   19ba8:	00bffec4 	movi	r2,-5
}
   19bac:	e037883a 	mov	sp,fp
   19bb0:	dfc00117 	ldw	ra,4(sp)
   19bb4:	df000017 	ldw	fp,0(sp)
   19bb8:	dec00204 	addi	sp,sp,8
   19bbc:	f800283a 	ret

00019bc0 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   19bc0:	defffa04 	addi	sp,sp,-24
   19bc4:	dfc00515 	stw	ra,20(sp)
   19bc8:	df000415 	stw	fp,16(sp)
   19bcc:	df000404 	addi	fp,sp,16
   19bd0:	e13ffe15 	stw	r4,-8(fp)
   19bd4:	2805883a 	mov	r2,r5
   19bd8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   19bdc:	e0bffe17 	ldw	r2,-8(fp)
   19be0:	10800017 	ldw	r2,0(r2)
   19be4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   19be8:	008003f4 	movhi	r2,15
   19bec:	10909004 	addi	r2,r2,16960
   19bf0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   19bf4:	e0bffe17 	ldw	r2,-8(fp)
   19bf8:	10800803 	ldbu	r2,32(r2)
   19bfc:	10803fcc 	andi	r2,r2,255
   19c00:	1080201c 	xori	r2,r2,128
   19c04:	10bfe004 	addi	r2,r2,-128
   19c08:	1000151e 	bne	r2,zero,19c60 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19c0c:	00000906 	br	19c34 <lcd_write_command+0x74>
    if (--i == 0)
   19c10:	e0bffc17 	ldw	r2,-16(fp)
   19c14:	10bfffc4 	addi	r2,r2,-1
   19c18:	e0bffc15 	stw	r2,-16(fp)
   19c1c:	e0bffc17 	ldw	r2,-16(fp)
   19c20:	1000041e 	bne	r2,zero,19c34 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   19c24:	e0bffe17 	ldw	r2,-8(fp)
   19c28:	00c00044 	movi	r3,1
   19c2c:	10c00805 	stb	r3,32(r2)
      return;
   19c30:	00000c06 	br	19c64 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19c34:	e0bffd17 	ldw	r2,-12(fp)
   19c38:	10800104 	addi	r2,r2,4
   19c3c:	10800037 	ldwio	r2,0(r2)
   19c40:	1080200c 	andi	r2,r2,128
   19c44:	103ff21e 	bne	r2,zero,19c10 <__alt_data_end+0xf0019c10>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   19c48:	01001904 	movi	r4,100
   19c4c:	001d6680 	call	1d668 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   19c50:	e0bffd17 	ldw	r2,-12(fp)
   19c54:	e0ffff03 	ldbu	r3,-4(fp)
   19c58:	10c00035 	stwio	r3,0(r2)
   19c5c:	00000106 	br	19c64 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   19c60:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   19c64:	e037883a 	mov	sp,fp
   19c68:	dfc00117 	ldw	ra,4(sp)
   19c6c:	df000017 	ldw	fp,0(sp)
   19c70:	dec00204 	addi	sp,sp,8
   19c74:	f800283a 	ret

00019c78 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   19c78:	defffa04 	addi	sp,sp,-24
   19c7c:	dfc00515 	stw	ra,20(sp)
   19c80:	df000415 	stw	fp,16(sp)
   19c84:	df000404 	addi	fp,sp,16
   19c88:	e13ffe15 	stw	r4,-8(fp)
   19c8c:	2805883a 	mov	r2,r5
   19c90:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   19c94:	e0bffe17 	ldw	r2,-8(fp)
   19c98:	10800017 	ldw	r2,0(r2)
   19c9c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   19ca0:	008003f4 	movhi	r2,15
   19ca4:	10909004 	addi	r2,r2,16960
   19ca8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   19cac:	e0bffe17 	ldw	r2,-8(fp)
   19cb0:	10800803 	ldbu	r2,32(r2)
   19cb4:	10803fcc 	andi	r2,r2,255
   19cb8:	1080201c 	xori	r2,r2,128
   19cbc:	10bfe004 	addi	r2,r2,-128
   19cc0:	10001d1e 	bne	r2,zero,19d38 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19cc4:	00000906 	br	19cec <lcd_write_data+0x74>
    if (--i == 0)
   19cc8:	e0bffc17 	ldw	r2,-16(fp)
   19ccc:	10bfffc4 	addi	r2,r2,-1
   19cd0:	e0bffc15 	stw	r2,-16(fp)
   19cd4:	e0bffc17 	ldw	r2,-16(fp)
   19cd8:	1000041e 	bne	r2,zero,19cec <lcd_write_data+0x74>
    {
      sp->broken = 1;
   19cdc:	e0bffe17 	ldw	r2,-8(fp)
   19ce0:	00c00044 	movi	r3,1
   19ce4:	10c00805 	stb	r3,32(r2)
      return;
   19ce8:	00001406 	br	19d3c <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19cec:	e0bffd17 	ldw	r2,-12(fp)
   19cf0:	10800104 	addi	r2,r2,4
   19cf4:	10800037 	ldwio	r2,0(r2)
   19cf8:	1080200c 	andi	r2,r2,128
   19cfc:	103ff21e 	bne	r2,zero,19cc8 <__alt_data_end+0xf0019cc8>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   19d00:	01001904 	movi	r4,100
   19d04:	001d6680 	call	1d668 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   19d08:	e0bffd17 	ldw	r2,-12(fp)
   19d0c:	10800204 	addi	r2,r2,8
   19d10:	1007883a 	mov	r3,r2
   19d14:	e0bfff03 	ldbu	r2,-4(fp)
   19d18:	18800035 	stwio	r2,0(r3)

  sp->address++;
   19d1c:	e0bffe17 	ldw	r2,-8(fp)
   19d20:	108008c3 	ldbu	r2,35(r2)
   19d24:	10800044 	addi	r2,r2,1
   19d28:	1007883a 	mov	r3,r2
   19d2c:	e0bffe17 	ldw	r2,-8(fp)
   19d30:	10c008c5 	stb	r3,35(r2)
   19d34:	00000106 	br	19d3c <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   19d38:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   19d3c:	e037883a 	mov	sp,fp
   19d40:	dfc00117 	ldw	ra,4(sp)
   19d44:	df000017 	ldw	fp,0(sp)
   19d48:	dec00204 	addi	sp,sp,8
   19d4c:	f800283a 	ret

00019d50 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   19d50:	defffc04 	addi	sp,sp,-16
   19d54:	dfc00315 	stw	ra,12(sp)
   19d58:	df000215 	stw	fp,8(sp)
   19d5c:	df000204 	addi	fp,sp,8
   19d60:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   19d64:	01400044 	movi	r5,1
   19d68:	e13fff17 	ldw	r4,-4(fp)
   19d6c:	0019bc00 	call	19bc0 <lcd_write_command>

  sp->x = 0;
   19d70:	e0bfff17 	ldw	r2,-4(fp)
   19d74:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   19d78:	e0bfff17 	ldw	r2,-4(fp)
   19d7c:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   19d80:	e0bfff17 	ldw	r2,-4(fp)
   19d84:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   19d88:	e03ffe15 	stw	zero,-8(fp)
   19d8c:	00001b06 	br	19dfc <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   19d90:	e0bffe17 	ldw	r2,-8(fp)
   19d94:	108018e4 	muli	r2,r2,99
   19d98:	10801004 	addi	r2,r2,64
   19d9c:	e0ffff17 	ldw	r3,-4(fp)
   19da0:	1885883a 	add	r2,r3,r2
   19da4:	01801444 	movi	r6,81
   19da8:	01400804 	movi	r5,32
   19dac:	1009883a 	mov	r4,r2
   19db0:	00088280 	call	8828 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   19db4:	e0bffe17 	ldw	r2,-8(fp)
   19db8:	108018e4 	muli	r2,r2,99
   19dbc:	10800c04 	addi	r2,r2,48
   19dc0:	e0ffff17 	ldw	r3,-4(fp)
   19dc4:	1885883a 	add	r2,r3,r2
   19dc8:	01800404 	movi	r6,16
   19dcc:	01400804 	movi	r5,32
   19dd0:	1009883a 	mov	r4,r2
   19dd4:	00088280 	call	8828 <memset>
    sp->line[y].width = 0;
   19dd8:	e0ffff17 	ldw	r3,-4(fp)
   19ddc:	e0bffe17 	ldw	r2,-8(fp)
   19de0:	108018e4 	muli	r2,r2,99
   19de4:	1885883a 	add	r2,r3,r2
   19de8:	10802444 	addi	r2,r2,145
   19dec:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   19df0:	e0bffe17 	ldw	r2,-8(fp)
   19df4:	10800044 	addi	r2,r2,1
   19df8:	e0bffe15 	stw	r2,-8(fp)
   19dfc:	e0bffe17 	ldw	r2,-8(fp)
   19e00:	10800090 	cmplti	r2,r2,2
   19e04:	103fe21e 	bne	r2,zero,19d90 <__alt_data_end+0xf0019d90>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   19e08:	0001883a 	nop
   19e0c:	e037883a 	mov	sp,fp
   19e10:	dfc00117 	ldw	ra,4(sp)
   19e14:	df000017 	ldw	fp,0(sp)
   19e18:	dec00204 	addi	sp,sp,8
   19e1c:	f800283a 	ret

00019e20 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   19e20:	defff704 	addi	sp,sp,-36
   19e24:	dfc00815 	stw	ra,32(sp)
   19e28:	df000715 	stw	fp,28(sp)
   19e2c:	df000704 	addi	fp,sp,28
   19e30:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   19e34:	e0bfff17 	ldw	r2,-4(fp)
   19e38:	10800943 	ldbu	r2,37(r2)
   19e3c:	10803fcc 	andi	r2,r2,255
   19e40:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   19e44:	e03ff915 	stw	zero,-28(fp)
   19e48:	00006806 	br	19fec <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   19e4c:	e0ffff17 	ldw	r3,-4(fp)
   19e50:	e0bff917 	ldw	r2,-28(fp)
   19e54:	108018e4 	muli	r2,r2,99
   19e58:	1885883a 	add	r2,r3,r2
   19e5c:	10802444 	addi	r2,r2,145
   19e60:	10800003 	ldbu	r2,0(r2)
   19e64:	10803fcc 	andi	r2,r2,255
   19e68:	1080201c 	xori	r2,r2,128
   19e6c:	10bfe004 	addi	r2,r2,-128
   19e70:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   19e74:	e0ffff17 	ldw	r3,-4(fp)
   19e78:	e0bff917 	ldw	r2,-28(fp)
   19e7c:	108018e4 	muli	r2,r2,99
   19e80:	1885883a 	add	r2,r3,r2
   19e84:	10802484 	addi	r2,r2,146
   19e88:	10800003 	ldbu	r2,0(r2)
   19e8c:	10c03fcc 	andi	r3,r2,255
   19e90:	e0bffc17 	ldw	r2,-16(fp)
   19e94:	1885383a 	mul	r2,r3,r2
   19e98:	1005d23a 	srai	r2,r2,8
   19e9c:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   19ea0:	e0fffb17 	ldw	r3,-20(fp)
   19ea4:	e0bffd17 	ldw	r2,-12(fp)
   19ea8:	18800116 	blt	r3,r2,19eb0 <lcd_repaint_screen+0x90>
      offset = 0;
   19eac:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   19eb0:	e03ffa15 	stw	zero,-24(fp)
   19eb4:	00004706 	br	19fd4 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   19eb8:	e0fffa17 	ldw	r3,-24(fp)
   19ebc:	e0bffb17 	ldw	r2,-20(fp)
   19ec0:	1885883a 	add	r2,r3,r2
   19ec4:	e0fffd17 	ldw	r3,-12(fp)
   19ec8:	10c9283a 	div	r4,r2,r3
   19ecc:	e0fffd17 	ldw	r3,-12(fp)
   19ed0:	20c7383a 	mul	r3,r4,r3
   19ed4:	10c5c83a 	sub	r2,r2,r3
   19ed8:	e13fff17 	ldw	r4,-4(fp)
   19edc:	e0fff917 	ldw	r3,-28(fp)
   19ee0:	18c018e4 	muli	r3,r3,99
   19ee4:	20c7883a 	add	r3,r4,r3
   19ee8:	1885883a 	add	r2,r3,r2
   19eec:	10801004 	addi	r2,r2,64
   19ef0:	10800003 	ldbu	r2,0(r2)
   19ef4:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   19ef8:	e0ffff17 	ldw	r3,-4(fp)
   19efc:	e0bff917 	ldw	r2,-28(fp)
   19f00:	108018e4 	muli	r2,r2,99
   19f04:	1887883a 	add	r3,r3,r2
   19f08:	e0bffa17 	ldw	r2,-24(fp)
   19f0c:	1885883a 	add	r2,r3,r2
   19f10:	10800c04 	addi	r2,r2,48
   19f14:	10800003 	ldbu	r2,0(r2)
   19f18:	10c03fcc 	andi	r3,r2,255
   19f1c:	18c0201c 	xori	r3,r3,128
   19f20:	18ffe004 	addi	r3,r3,-128
   19f24:	e0bffe07 	ldb	r2,-8(fp)
   19f28:	18802726 	beq	r3,r2,19fc8 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   19f2c:	e0fff917 	ldw	r3,-28(fp)
   19f30:	d0a01204 	addi	r2,gp,-32696
   19f34:	1885883a 	add	r2,r3,r2
   19f38:	10800003 	ldbu	r2,0(r2)
   19f3c:	1007883a 	mov	r3,r2
   19f40:	e0bffa17 	ldw	r2,-24(fp)
   19f44:	1885883a 	add	r2,r3,r2
   19f48:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   19f4c:	e0fffe43 	ldbu	r3,-7(fp)
   19f50:	e0bfff17 	ldw	r2,-4(fp)
   19f54:	108008c3 	ldbu	r2,35(r2)
   19f58:	10803fcc 	andi	r2,r2,255
   19f5c:	1080201c 	xori	r2,r2,128
   19f60:	10bfe004 	addi	r2,r2,-128
   19f64:	18800a26 	beq	r3,r2,19f90 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   19f68:	e0fffe43 	ldbu	r3,-7(fp)
   19f6c:	00bfe004 	movi	r2,-128
   19f70:	1884b03a 	or	r2,r3,r2
   19f74:	10803fcc 	andi	r2,r2,255
   19f78:	100b883a 	mov	r5,r2
   19f7c:	e13fff17 	ldw	r4,-4(fp)
   19f80:	0019bc00 	call	19bc0 <lcd_write_command>
          sp->address = address;
   19f84:	e0fffe43 	ldbu	r3,-7(fp)
   19f88:	e0bfff17 	ldw	r2,-4(fp)
   19f8c:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   19f90:	e0bffe03 	ldbu	r2,-8(fp)
   19f94:	10803fcc 	andi	r2,r2,255
   19f98:	100b883a 	mov	r5,r2
   19f9c:	e13fff17 	ldw	r4,-4(fp)
   19fa0:	0019c780 	call	19c78 <lcd_write_data>
        sp->line[y].visible[x] = c;
   19fa4:	e0ffff17 	ldw	r3,-4(fp)
   19fa8:	e0bff917 	ldw	r2,-28(fp)
   19fac:	108018e4 	muli	r2,r2,99
   19fb0:	1887883a 	add	r3,r3,r2
   19fb4:	e0bffa17 	ldw	r2,-24(fp)
   19fb8:	1885883a 	add	r2,r3,r2
   19fbc:	10800c04 	addi	r2,r2,48
   19fc0:	e0fffe03 	ldbu	r3,-8(fp)
   19fc4:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   19fc8:	e0bffa17 	ldw	r2,-24(fp)
   19fcc:	10800044 	addi	r2,r2,1
   19fd0:	e0bffa15 	stw	r2,-24(fp)
   19fd4:	e0bffa17 	ldw	r2,-24(fp)
   19fd8:	10800410 	cmplti	r2,r2,16
   19fdc:	103fb61e 	bne	r2,zero,19eb8 <__alt_data_end+0xf0019eb8>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   19fe0:	e0bff917 	ldw	r2,-28(fp)
   19fe4:	10800044 	addi	r2,r2,1
   19fe8:	e0bff915 	stw	r2,-28(fp)
   19fec:	e0bff917 	ldw	r2,-28(fp)
   19ff0:	10800090 	cmplti	r2,r2,2
   19ff4:	103f951e 	bne	r2,zero,19e4c <__alt_data_end+0xf0019e4c>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   19ff8:	0001883a 	nop
   19ffc:	e037883a 	mov	sp,fp
   1a000:	dfc00117 	ldw	ra,4(sp)
   1a004:	df000017 	ldw	fp,0(sp)
   1a008:	dec00204 	addi	sp,sp,8
   1a00c:	f800283a 	ret

0001a010 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1a010:	defffc04 	addi	sp,sp,-16
   1a014:	dfc00315 	stw	ra,12(sp)
   1a018:	df000215 	stw	fp,8(sp)
   1a01c:	df000204 	addi	fp,sp,8
   1a020:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a024:	e03ffe15 	stw	zero,-8(fp)
   1a028:	00001d06 	br	1a0a0 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   1a02c:	e0bffe17 	ldw	r2,-8(fp)
   1a030:	00800f16 	blt	zero,r2,1a070 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   1a034:	e0bffe17 	ldw	r2,-8(fp)
   1a038:	108018e4 	muli	r2,r2,99
   1a03c:	10801004 	addi	r2,r2,64
   1a040:	e0ffff17 	ldw	r3,-4(fp)
   1a044:	1889883a 	add	r4,r3,r2
   1a048:	e0bffe17 	ldw	r2,-8(fp)
   1a04c:	10800044 	addi	r2,r2,1
   1a050:	108018e4 	muli	r2,r2,99
   1a054:	10801004 	addi	r2,r2,64
   1a058:	e0ffff17 	ldw	r3,-4(fp)
   1a05c:	1885883a 	add	r2,r3,r2
   1a060:	01801404 	movi	r6,80
   1a064:	100b883a 	mov	r5,r2
   1a068:	00086e00 	call	86e0 <memcpy>
   1a06c:	00000906 	br	1a094 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1a070:	e0bffe17 	ldw	r2,-8(fp)
   1a074:	108018e4 	muli	r2,r2,99
   1a078:	10801004 	addi	r2,r2,64
   1a07c:	e0ffff17 	ldw	r3,-4(fp)
   1a080:	1885883a 	add	r2,r3,r2
   1a084:	01801404 	movi	r6,80
   1a088:	01400804 	movi	r5,32
   1a08c:	1009883a 	mov	r4,r2
   1a090:	00088280 	call	8828 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a094:	e0bffe17 	ldw	r2,-8(fp)
   1a098:	10800044 	addi	r2,r2,1
   1a09c:	e0bffe15 	stw	r2,-8(fp)
   1a0a0:	e0bffe17 	ldw	r2,-8(fp)
   1a0a4:	10800090 	cmplti	r2,r2,2
   1a0a8:	103fe01e 	bne	r2,zero,1a02c <__alt_data_end+0xf001a02c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   1a0ac:	e0bfff17 	ldw	r2,-4(fp)
   1a0b0:	10800883 	ldbu	r2,34(r2)
   1a0b4:	10bfffc4 	addi	r2,r2,-1
   1a0b8:	1007883a 	mov	r3,r2
   1a0bc:	e0bfff17 	ldw	r2,-4(fp)
   1a0c0:	10c00885 	stb	r3,34(r2)
}
   1a0c4:	0001883a 	nop
   1a0c8:	e037883a 	mov	sp,fp
   1a0cc:	dfc00117 	ldw	ra,4(sp)
   1a0d0:	df000017 	ldw	fp,0(sp)
   1a0d4:	dec00204 	addi	sp,sp,8
   1a0d8:	f800283a 	ret

0001a0dc <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   1a0dc:	defff904 	addi	sp,sp,-28
   1a0e0:	dfc00615 	stw	ra,24(sp)
   1a0e4:	df000515 	stw	fp,20(sp)
   1a0e8:	df000504 	addi	fp,sp,20
   1a0ec:	e13ffe15 	stw	r4,-8(fp)
   1a0f0:	2805883a 	mov	r2,r5
   1a0f4:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   1a0f8:	e03ffb15 	stw	zero,-20(fp)
   1a0fc:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   1a100:	e0bffe17 	ldw	r2,-8(fp)
   1a104:	10800a03 	ldbu	r2,40(r2)
   1a108:	10803fcc 	andi	r2,r2,255
   1a10c:	1080201c 	xori	r2,r2,128
   1a110:	10bfe004 	addi	r2,r2,-128
   1a114:	108016d8 	cmpnei	r2,r2,91
   1a118:	1000411e 	bne	r2,zero,1a220 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   1a11c:	e0bffe17 	ldw	r2,-8(fp)
   1a120:	10800a04 	addi	r2,r2,40
   1a124:	10800044 	addi	r2,r2,1
   1a128:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   1a12c:	00000c06 	br	1a160 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   1a130:	e0bffb17 	ldw	r2,-20(fp)
   1a134:	10c002a4 	muli	r3,r2,10
   1a138:	e0bffd17 	ldw	r2,-12(fp)
   1a13c:	11000044 	addi	r4,r2,1
   1a140:	e13ffd15 	stw	r4,-12(fp)
   1a144:	10800003 	ldbu	r2,0(r2)
   1a148:	10803fcc 	andi	r2,r2,255
   1a14c:	1080201c 	xori	r2,r2,128
   1a150:	10bfe004 	addi	r2,r2,-128
   1a154:	10bff404 	addi	r2,r2,-48
   1a158:	1885883a 	add	r2,r3,r2
   1a15c:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1a160:	d0e01717 	ldw	r3,-32676(gp)
   1a164:	e0bffd17 	ldw	r2,-12(fp)
   1a168:	10800003 	ldbu	r2,0(r2)
   1a16c:	10803fcc 	andi	r2,r2,255
   1a170:	1080201c 	xori	r2,r2,128
   1a174:	10bfe004 	addi	r2,r2,-128
   1a178:	10800044 	addi	r2,r2,1
   1a17c:	1885883a 	add	r2,r3,r2
   1a180:	10800003 	ldbu	r2,0(r2)
   1a184:	10803fcc 	andi	r2,r2,255
   1a188:	1080010c 	andi	r2,r2,4
   1a18c:	103fe81e 	bne	r2,zero,1a130 <__alt_data_end+0xf001a130>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   1a190:	e0bffd17 	ldw	r2,-12(fp)
   1a194:	10800003 	ldbu	r2,0(r2)
   1a198:	10803fcc 	andi	r2,r2,255
   1a19c:	1080201c 	xori	r2,r2,128
   1a1a0:	10bfe004 	addi	r2,r2,-128
   1a1a4:	10800ed8 	cmpnei	r2,r2,59
   1a1a8:	10001f1e 	bne	r2,zero,1a228 <lcd_handle_escape+0x14c>
    {
      ptr++;
   1a1ac:	e0bffd17 	ldw	r2,-12(fp)
   1a1b0:	10800044 	addi	r2,r2,1
   1a1b4:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   1a1b8:	00000c06 	br	1a1ec <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   1a1bc:	e0bffc17 	ldw	r2,-16(fp)
   1a1c0:	10c002a4 	muli	r3,r2,10
   1a1c4:	e0bffd17 	ldw	r2,-12(fp)
   1a1c8:	11000044 	addi	r4,r2,1
   1a1cc:	e13ffd15 	stw	r4,-12(fp)
   1a1d0:	10800003 	ldbu	r2,0(r2)
   1a1d4:	10803fcc 	andi	r2,r2,255
   1a1d8:	1080201c 	xori	r2,r2,128
   1a1dc:	10bfe004 	addi	r2,r2,-128
   1a1e0:	10bff404 	addi	r2,r2,-48
   1a1e4:	1885883a 	add	r2,r3,r2
   1a1e8:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   1a1ec:	d0e01717 	ldw	r3,-32676(gp)
   1a1f0:	e0bffd17 	ldw	r2,-12(fp)
   1a1f4:	10800003 	ldbu	r2,0(r2)
   1a1f8:	10803fcc 	andi	r2,r2,255
   1a1fc:	1080201c 	xori	r2,r2,128
   1a200:	10bfe004 	addi	r2,r2,-128
   1a204:	10800044 	addi	r2,r2,1
   1a208:	1885883a 	add	r2,r3,r2
   1a20c:	10800003 	ldbu	r2,0(r2)
   1a210:	10803fcc 	andi	r2,r2,255
   1a214:	1080010c 	andi	r2,r2,4
   1a218:	103fe81e 	bne	r2,zero,1a1bc <__alt_data_end+0xf001a1bc>
   1a21c:	00000206 	br	1a228 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   1a220:	00bfffc4 	movi	r2,-1
   1a224:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   1a228:	e0bfff07 	ldb	r2,-4(fp)
   1a22c:	10c012a0 	cmpeqi	r3,r2,74
   1a230:	1800291e 	bne	r3,zero,1a2d8 <lcd_handle_escape+0x1fc>
   1a234:	10c012c8 	cmpgei	r3,r2,75
   1a238:	1800031e 	bne	r3,zero,1a248 <lcd_handle_escape+0x16c>
   1a23c:	10801220 	cmpeqi	r2,r2,72
   1a240:	1000061e 	bne	r2,zero,1a25c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1a244:	00004a06 	br	1a370 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   1a248:	10c012e0 	cmpeqi	r3,r2,75
   1a24c:	1800281e 	bne	r3,zero,1a2f0 <lcd_handle_escape+0x214>
   1a250:	108019a0 	cmpeqi	r2,r2,102
   1a254:	1000011e 	bne	r2,zero,1a25c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1a258:	00004506 	br	1a370 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   1a25c:	e0bffc17 	ldw	r2,-16(fp)
   1a260:	0080050e 	bge	zero,r2,1a278 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   1a264:	e0bffc17 	ldw	r2,-16(fp)
   1a268:	10bfffc4 	addi	r2,r2,-1
   1a26c:	1007883a 	mov	r3,r2
   1a270:	e0bffe17 	ldw	r2,-8(fp)
   1a274:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   1a278:	e0bffb17 	ldw	r2,-20(fp)
   1a27c:	0080370e 	bge	zero,r2,1a35c <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   1a280:	e0bffb17 	ldw	r2,-20(fp)
   1a284:	10bfffc4 	addi	r2,r2,-1
   1a288:	1007883a 	mov	r3,r2
   1a28c:	e0bffe17 	ldw	r2,-8(fp)
   1a290:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1a294:	e0bffe17 	ldw	r2,-8(fp)
   1a298:	10800883 	ldbu	r2,34(r2)
   1a29c:	10803fcc 	andi	r2,r2,255
   1a2a0:	10800170 	cmpltui	r2,r2,5
   1a2a4:	1000061e 	bne	r2,zero,1a2c0 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1a2a8:	e0bffe17 	ldw	r2,-8(fp)
   1a2ac:	00c00104 	movi	r3,4
   1a2b0:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   1a2b4:	00000206 	br	1a2c0 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1a2b8:	e13ffe17 	ldw	r4,-8(fp)
   1a2bc:	001a0100 	call	1a010 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   1a2c0:	e0bffe17 	ldw	r2,-8(fp)
   1a2c4:	10800883 	ldbu	r2,34(r2)
   1a2c8:	10803fcc 	andi	r2,r2,255
   1a2cc:	108000e8 	cmpgeui	r2,r2,3
   1a2d0:	103ff91e 	bne	r2,zero,1a2b8 <__alt_data_end+0xf001a2b8>
        lcd_scroll_up(sp);
    }
    break;
   1a2d4:	00002106 	br	1a35c <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   1a2d8:	e0bffb17 	ldw	r2,-20(fp)
   1a2dc:	10800098 	cmpnei	r2,r2,2
   1a2e0:	1000201e 	bne	r2,zero,1a364 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   1a2e4:	e13ffe17 	ldw	r4,-8(fp)
   1a2e8:	0019d500 	call	19d50 <lcd_clear_screen>
    break;
   1a2ec:	00001d06 	br	1a364 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1a2f0:	e0bffb17 	ldw	r2,-20(fp)
   1a2f4:	00801d16 	blt	zero,r2,1a36c <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1a2f8:	e0bffe17 	ldw	r2,-8(fp)
   1a2fc:	10800843 	ldbu	r2,33(r2)
   1a300:	10803fcc 	andi	r2,r2,255
   1a304:	10801428 	cmpgeui	r2,r2,80
   1a308:	1000181e 	bne	r2,zero,1a36c <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   1a30c:	e0bffe17 	ldw	r2,-8(fp)
   1a310:	10800883 	ldbu	r2,34(r2)
   1a314:	10803fcc 	andi	r2,r2,255
   1a318:	108018e4 	muli	r2,r2,99
   1a31c:	10801004 	addi	r2,r2,64
   1a320:	e0fffe17 	ldw	r3,-8(fp)
   1a324:	1887883a 	add	r3,r3,r2
   1a328:	e0bffe17 	ldw	r2,-8(fp)
   1a32c:	10800843 	ldbu	r2,33(r2)
   1a330:	10803fcc 	andi	r2,r2,255
   1a334:	1889883a 	add	r4,r3,r2
   1a338:	e0bffe17 	ldw	r2,-8(fp)
   1a33c:	10800843 	ldbu	r2,33(r2)
   1a340:	10803fcc 	andi	r2,r2,255
   1a344:	00c01404 	movi	r3,80
   1a348:	1885c83a 	sub	r2,r3,r2
   1a34c:	100d883a 	mov	r6,r2
   1a350:	01400804 	movi	r5,32
   1a354:	00088280 	call	8828 <memset>
    }
    break;
   1a358:	00000406 	br	1a36c <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   1a35c:	0001883a 	nop
   1a360:	00000306 	br	1a370 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   1a364:	0001883a 	nop
   1a368:	00000106 	br	1a370 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   1a36c:	0001883a 	nop
  }
}
   1a370:	0001883a 	nop
   1a374:	e037883a 	mov	sp,fp
   1a378:	dfc00117 	ldw	ra,4(sp)
   1a37c:	df000017 	ldw	fp,0(sp)
   1a380:	dec00204 	addi	sp,sp,8
   1a384:	f800283a 	ret

0001a388 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   1a388:	defff304 	addi	sp,sp,-52
   1a38c:	dfc00c15 	stw	ra,48(sp)
   1a390:	df000b15 	stw	fp,44(sp)
   1a394:	df000b04 	addi	fp,sp,44
   1a398:	e13ffc15 	stw	r4,-16(fp)
   1a39c:	e17ffd15 	stw	r5,-12(fp)
   1a3a0:	e1bffe15 	stw	r6,-8(fp)
   1a3a4:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1a3a8:	e0bffe17 	ldw	r2,-8(fp)
   1a3ac:	e0fffd17 	ldw	r3,-12(fp)
   1a3b0:	1885883a 	add	r2,r3,r2
   1a3b4:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1a3b8:	e0bffc17 	ldw	r2,-16(fp)
   1a3bc:	00c00044 	movi	r3,1
   1a3c0:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   1a3c4:	00009906 	br	1a62c <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   1a3c8:	e0bffd17 	ldw	r2,-12(fp)
   1a3cc:	10800003 	ldbu	r2,0(r2)
   1a3d0:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   1a3d4:	e0bffc17 	ldw	r2,-16(fp)
   1a3d8:	10800903 	ldbu	r2,36(r2)
   1a3dc:	10803fcc 	andi	r2,r2,255
   1a3e0:	1080201c 	xori	r2,r2,128
   1a3e4:	10bfe004 	addi	r2,r2,-128
   1a3e8:	10003716 	blt	r2,zero,1a4c8 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   1a3ec:	e0bffc17 	ldw	r2,-16(fp)
   1a3f0:	10800903 	ldbu	r2,36(r2)
   1a3f4:	10803fcc 	andi	r2,r2,255
   1a3f8:	1080201c 	xori	r2,r2,128
   1a3fc:	10bfe004 	addi	r2,r2,-128
   1a400:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1a404:	e0bffa17 	ldw	r2,-24(fp)
   1a408:	1000031e 	bne	r2,zero,1a418 <altera_avalon_lcd_16207_write+0x90>
   1a40c:	e0bff907 	ldb	r2,-28(fp)
   1a410:	108016d8 	cmpnei	r2,r2,91
   1a414:	10000d1e 	bne	r2,zero,1a44c <altera_avalon_lcd_16207_write+0xc4>
   1a418:	e0bffa17 	ldw	r2,-24(fp)
   1a41c:	10001826 	beq	r2,zero,1a480 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   1a420:	d0e01717 	ldw	r3,-32676(gp)
   1a424:	e0bff907 	ldb	r2,-28(fp)
   1a428:	10800044 	addi	r2,r2,1
   1a42c:	1885883a 	add	r2,r3,r2
   1a430:	10800003 	ldbu	r2,0(r2)
   1a434:	10803fcc 	andi	r2,r2,255
   1a438:	1080010c 	andi	r2,r2,4
   1a43c:	1000101e 	bne	r2,zero,1a480 <altera_avalon_lcd_16207_write+0xf8>
   1a440:	e0bff907 	ldb	r2,-28(fp)
   1a444:	10800ee0 	cmpeqi	r2,r2,59
   1a448:	10000d1e 	bne	r2,zero,1a480 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   1a44c:	e0fffc17 	ldw	r3,-16(fp)
   1a450:	e0bffa17 	ldw	r2,-24(fp)
   1a454:	1885883a 	add	r2,r3,r2
   1a458:	10800a04 	addi	r2,r2,40
   1a45c:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   1a460:	e0bff907 	ldb	r2,-28(fp)
   1a464:	100b883a 	mov	r5,r2
   1a468:	e13ffc17 	ldw	r4,-16(fp)
   1a46c:	001a0dc0 	call	1a0dc <lcd_handle_escape>

        sp->esccount = -1;
   1a470:	e0bffc17 	ldw	r2,-16(fp)
   1a474:	00ffffc4 	movi	r3,-1
   1a478:	10c00905 	stb	r3,36(r2)
   1a47c:	00006806 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   1a480:	e0bffc17 	ldw	r2,-16(fp)
   1a484:	10800903 	ldbu	r2,36(r2)
   1a488:	10803fcc 	andi	r2,r2,255
   1a48c:	108001e8 	cmpgeui	r2,r2,7
   1a490:	1000631e 	bne	r2,zero,1a620 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   1a494:	e0fffc17 	ldw	r3,-16(fp)
   1a498:	e0bffa17 	ldw	r2,-24(fp)
   1a49c:	1885883a 	add	r2,r3,r2
   1a4a0:	10800a04 	addi	r2,r2,40
   1a4a4:	e0fff903 	ldbu	r3,-28(fp)
   1a4a8:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   1a4ac:	e0bffc17 	ldw	r2,-16(fp)
   1a4b0:	10800903 	ldbu	r2,36(r2)
   1a4b4:	10800044 	addi	r2,r2,1
   1a4b8:	1007883a 	mov	r3,r2
   1a4bc:	e0bffc17 	ldw	r2,-16(fp)
   1a4c0:	10c00905 	stb	r3,36(r2)
   1a4c4:	00005606 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   1a4c8:	e0bff907 	ldb	r2,-28(fp)
   1a4cc:	108006d8 	cmpnei	r2,r2,27
   1a4d0:	1000031e 	bne	r2,zero,1a4e0 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   1a4d4:	e0bffc17 	ldw	r2,-16(fp)
   1a4d8:	10000905 	stb	zero,36(r2)
   1a4dc:	00005006 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1a4e0:	e0bff907 	ldb	r2,-28(fp)
   1a4e4:	10800358 	cmpnei	r2,r2,13
   1a4e8:	1000031e 	bne	r2,zero,1a4f8 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   1a4ec:	e0bffc17 	ldw	r2,-16(fp)
   1a4f0:	10000845 	stb	zero,33(r2)
   1a4f4:	00004a06 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   1a4f8:	e0bff907 	ldb	r2,-28(fp)
   1a4fc:	10800298 	cmpnei	r2,r2,10
   1a500:	1000101e 	bne	r2,zero,1a544 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   1a504:	e0bffc17 	ldw	r2,-16(fp)
   1a508:	10000845 	stb	zero,33(r2)
      sp->y++;
   1a50c:	e0bffc17 	ldw	r2,-16(fp)
   1a510:	10800883 	ldbu	r2,34(r2)
   1a514:	10800044 	addi	r2,r2,1
   1a518:	1007883a 	mov	r3,r2
   1a51c:	e0bffc17 	ldw	r2,-16(fp)
   1a520:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1a524:	e0bffc17 	ldw	r2,-16(fp)
   1a528:	10800883 	ldbu	r2,34(r2)
   1a52c:	10803fcc 	andi	r2,r2,255
   1a530:	108000f0 	cmpltui	r2,r2,3
   1a534:	10003a1e 	bne	r2,zero,1a620 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   1a538:	e13ffc17 	ldw	r4,-16(fp)
   1a53c:	001a0100 	call	1a010 <lcd_scroll_up>
   1a540:	00003706 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   1a544:	e0bff907 	ldb	r2,-28(fp)
   1a548:	10800218 	cmpnei	r2,r2,8
   1a54c:	10000b1e 	bne	r2,zero,1a57c <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   1a550:	e0bffc17 	ldw	r2,-16(fp)
   1a554:	10800843 	ldbu	r2,33(r2)
   1a558:	10803fcc 	andi	r2,r2,255
   1a55c:	10003026 	beq	r2,zero,1a620 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   1a560:	e0bffc17 	ldw	r2,-16(fp)
   1a564:	10800843 	ldbu	r2,33(r2)
   1a568:	10bfffc4 	addi	r2,r2,-1
   1a56c:	1007883a 	mov	r3,r2
   1a570:	e0bffc17 	ldw	r2,-16(fp)
   1a574:	10c00845 	stb	r3,33(r2)
   1a578:	00002906 	br	1a620 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   1a57c:	d0e01717 	ldw	r3,-32676(gp)
   1a580:	e0bff907 	ldb	r2,-28(fp)
   1a584:	10800044 	addi	r2,r2,1
   1a588:	1885883a 	add	r2,r3,r2
   1a58c:	10800003 	ldbu	r2,0(r2)
   1a590:	10803fcc 	andi	r2,r2,255
   1a594:	1080201c 	xori	r2,r2,128
   1a598:	10bfe004 	addi	r2,r2,-128
   1a59c:	108025cc 	andi	r2,r2,151
   1a5a0:	10001f26 	beq	r2,zero,1a620 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1a5a4:	e0bffc17 	ldw	r2,-16(fp)
   1a5a8:	10800883 	ldbu	r2,34(r2)
   1a5ac:	10803fcc 	andi	r2,r2,255
   1a5b0:	108000b0 	cmpltui	r2,r2,2
   1a5b4:	1000021e 	bne	r2,zero,1a5c0 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   1a5b8:	e13ffc17 	ldw	r4,-16(fp)
   1a5bc:	001a0100 	call	1a010 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1a5c0:	e0bffc17 	ldw	r2,-16(fp)
   1a5c4:	10800843 	ldbu	r2,33(r2)
   1a5c8:	10803fcc 	andi	r2,r2,255
   1a5cc:	10801428 	cmpgeui	r2,r2,80
   1a5d0:	10000d1e 	bne	r2,zero,1a608 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   1a5d4:	e0bffc17 	ldw	r2,-16(fp)
   1a5d8:	10800883 	ldbu	r2,34(r2)
   1a5dc:	10c03fcc 	andi	r3,r2,255
   1a5e0:	e0bffc17 	ldw	r2,-16(fp)
   1a5e4:	10800843 	ldbu	r2,33(r2)
   1a5e8:	10803fcc 	andi	r2,r2,255
   1a5ec:	e13ffc17 	ldw	r4,-16(fp)
   1a5f0:	18c018e4 	muli	r3,r3,99
   1a5f4:	20c7883a 	add	r3,r4,r3
   1a5f8:	1885883a 	add	r2,r3,r2
   1a5fc:	10801004 	addi	r2,r2,64
   1a600:	e0fff903 	ldbu	r3,-28(fp)
   1a604:	10c00005 	stb	r3,0(r2)

      sp->x++;
   1a608:	e0bffc17 	ldw	r2,-16(fp)
   1a60c:	10800843 	ldbu	r2,33(r2)
   1a610:	10800044 	addi	r2,r2,1
   1a614:	1007883a 	mov	r3,r2
   1a618:	e0bffc17 	ldw	r2,-16(fp)
   1a61c:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   1a620:	e0bffd17 	ldw	r2,-12(fp)
   1a624:	10800044 	addi	r2,r2,1
   1a628:	e0bffd15 	stw	r2,-12(fp)
   1a62c:	e0fffd17 	ldw	r3,-12(fp)
   1a630:	e0bff817 	ldw	r2,-32(fp)
   1a634:	18bf6436 	bltu	r3,r2,1a3c8 <__alt_data_end+0xf001a3c8>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   1a638:	00800404 	movi	r2,16
   1a63c:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a640:	e03ff515 	stw	zero,-44(fp)
   1a644:	00003706 	br	1a724 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   1a648:	00801404 	movi	r2,80
   1a64c:	e0bff715 	stw	r2,-36(fp)
   1a650:	00001106 	br	1a698 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   1a654:	e0bff717 	ldw	r2,-36(fp)
   1a658:	10bfffc4 	addi	r2,r2,-1
   1a65c:	e13ffc17 	ldw	r4,-16(fp)
   1a660:	e0fff517 	ldw	r3,-44(fp)
   1a664:	18c018e4 	muli	r3,r3,99
   1a668:	20c7883a 	add	r3,r4,r3
   1a66c:	1885883a 	add	r2,r3,r2
   1a670:	10801004 	addi	r2,r2,64
   1a674:	10800003 	ldbu	r2,0(r2)
   1a678:	10803fcc 	andi	r2,r2,255
   1a67c:	1080201c 	xori	r2,r2,128
   1a680:	10bfe004 	addi	r2,r2,-128
   1a684:	10800820 	cmpeqi	r2,r2,32
   1a688:	10000626 	beq	r2,zero,1a6a4 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   1a68c:	e0bff717 	ldw	r2,-36(fp)
   1a690:	10bfffc4 	addi	r2,r2,-1
   1a694:	e0bff715 	stw	r2,-36(fp)
   1a698:	e0bff717 	ldw	r2,-36(fp)
   1a69c:	00bfed16 	blt	zero,r2,1a654 <__alt_data_end+0xf001a654>
   1a6a0:	00000106 	br	1a6a8 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   1a6a4:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   1a6a8:	e0bff717 	ldw	r2,-36(fp)
   1a6ac:	10800448 	cmpgei	r2,r2,17
   1a6b0:	1000031e 	bne	r2,zero,1a6c0 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   1a6b4:	00800404 	movi	r2,16
   1a6b8:	e0bff715 	stw	r2,-36(fp)
   1a6bc:	00000306 	br	1a6cc <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   1a6c0:	e0bff717 	ldw	r2,-36(fp)
   1a6c4:	10800044 	addi	r2,r2,1
   1a6c8:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   1a6cc:	e0bff717 	ldw	r2,-36(fp)
   1a6d0:	1009883a 	mov	r4,r2
   1a6d4:	e0fffc17 	ldw	r3,-16(fp)
   1a6d8:	e0bff517 	ldw	r2,-44(fp)
   1a6dc:	108018e4 	muli	r2,r2,99
   1a6e0:	1885883a 	add	r2,r3,r2
   1a6e4:	10802444 	addi	r2,r2,145
   1a6e8:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   1a6ec:	e0fff617 	ldw	r3,-40(fp)
   1a6f0:	e0bff717 	ldw	r2,-36(fp)
   1a6f4:	1880020e 	bge	r3,r2,1a700 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   1a6f8:	e0bff717 	ldw	r2,-36(fp)
   1a6fc:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   1a700:	e0fffc17 	ldw	r3,-16(fp)
   1a704:	e0bff517 	ldw	r2,-44(fp)
   1a708:	108018e4 	muli	r2,r2,99
   1a70c:	1885883a 	add	r2,r3,r2
   1a710:	10802484 	addi	r2,r2,146
   1a714:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a718:	e0bff517 	ldw	r2,-44(fp)
   1a71c:	10800044 	addi	r2,r2,1
   1a720:	e0bff515 	stw	r2,-44(fp)
   1a724:	e0bff517 	ldw	r2,-44(fp)
   1a728:	10800090 	cmplti	r2,r2,2
   1a72c:	103fc61e 	bne	r2,zero,1a648 <__alt_data_end+0xf001a648>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   1a730:	e0bff617 	ldw	r2,-40(fp)
   1a734:	10800448 	cmpgei	r2,r2,17
   1a738:	1000031e 	bne	r2,zero,1a748 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   1a73c:	e0bffc17 	ldw	r2,-16(fp)
   1a740:	10000985 	stb	zero,38(r2)
   1a744:	00002d06 	br	1a7fc <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   1a748:	e0bff617 	ldw	r2,-40(fp)
   1a74c:	1085883a 	add	r2,r2,r2
   1a750:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   1a754:	e0bff617 	ldw	r2,-40(fp)
   1a758:	1007883a 	mov	r3,r2
   1a75c:	e0bffc17 	ldw	r2,-16(fp)
   1a760:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a764:	e03ff515 	stw	zero,-44(fp)
   1a768:	00002106 	br	1a7f0 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   1a76c:	e0fffc17 	ldw	r3,-16(fp)
   1a770:	e0bff517 	ldw	r2,-44(fp)
   1a774:	108018e4 	muli	r2,r2,99
   1a778:	1885883a 	add	r2,r3,r2
   1a77c:	10802444 	addi	r2,r2,145
   1a780:	10800003 	ldbu	r2,0(r2)
   1a784:	10803fcc 	andi	r2,r2,255
   1a788:	1080201c 	xori	r2,r2,128
   1a78c:	10bfe004 	addi	r2,r2,-128
   1a790:	10800450 	cmplti	r2,r2,17
   1a794:	1000131e 	bne	r2,zero,1a7e4 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   1a798:	e0fffc17 	ldw	r3,-16(fp)
   1a79c:	e0bff517 	ldw	r2,-44(fp)
   1a7a0:	108018e4 	muli	r2,r2,99
   1a7a4:	1885883a 	add	r2,r3,r2
   1a7a8:	10802444 	addi	r2,r2,145
   1a7ac:	10800003 	ldbu	r2,0(r2)
   1a7b0:	10803fcc 	andi	r2,r2,255
   1a7b4:	1080201c 	xori	r2,r2,128
   1a7b8:	10bfe004 	addi	r2,r2,-128
   1a7bc:	1006923a 	slli	r3,r2,8
   1a7c0:	e0bff617 	ldw	r2,-40(fp)
   1a7c4:	1885283a 	div	r2,r3,r2
   1a7c8:	1009883a 	mov	r4,r2
   1a7cc:	e0fffc17 	ldw	r3,-16(fp)
   1a7d0:	e0bff517 	ldw	r2,-44(fp)
   1a7d4:	108018e4 	muli	r2,r2,99
   1a7d8:	1885883a 	add	r2,r3,r2
   1a7dc:	10802484 	addi	r2,r2,146
   1a7e0:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a7e4:	e0bff517 	ldw	r2,-44(fp)
   1a7e8:	10800044 	addi	r2,r2,1
   1a7ec:	e0bff515 	stw	r2,-44(fp)
   1a7f0:	e0bff517 	ldw	r2,-44(fp)
   1a7f4:	10800090 	cmplti	r2,r2,2
   1a7f8:	103fdc1e 	bne	r2,zero,1a76c <__alt_data_end+0xf001a76c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   1a7fc:	e0bffc17 	ldw	r2,-16(fp)
   1a800:	10800943 	ldbu	r2,37(r2)
   1a804:	10803fcc 	andi	r2,r2,255
   1a808:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   1a80c:	e13ffc17 	ldw	r4,-16(fp)
   1a810:	0019e200 	call	19e20 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   1a814:	e0bffc17 	ldw	r2,-16(fp)
   1a818:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   1a81c:	e0bffc17 	ldw	r2,-16(fp)
   1a820:	10800943 	ldbu	r2,37(r2)
   1a824:	10c03fcc 	andi	r3,r2,255
   1a828:	e0bffb17 	ldw	r2,-20(fp)
   1a82c:	18800426 	beq	r3,r2,1a840 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   1a830:	e0bffc17 	ldw	r2,-16(fp)
   1a834:	00c00044 	movi	r3,1
   1a838:	10c009c5 	stb	r3,39(r2)
  }
   1a83c:	003fef06 	br	1a7fc <__alt_data_end+0xf001a7fc>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   1a840:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   1a844:	e0bffe17 	ldw	r2,-8(fp)
}
   1a848:	e037883a 	mov	sp,fp
   1a84c:	dfc00117 	ldw	ra,4(sp)
   1a850:	df000017 	ldw	fp,0(sp)
   1a854:	dec00204 	addi	sp,sp,8
   1a858:	f800283a 	ret

0001a85c <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   1a85c:	defffc04 	addi	sp,sp,-16
   1a860:	dfc00315 	stw	ra,12(sp)
   1a864:	df000215 	stw	fp,8(sp)
   1a868:	df000204 	addi	fp,sp,8
   1a86c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   1a870:	e0bfff17 	ldw	r2,-4(fp)
   1a874:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   1a878:	e0bffe17 	ldw	r2,-8(fp)
   1a87c:	10800943 	ldbu	r2,37(r2)
   1a880:	10803fcc 	andi	r2,r2,255
   1a884:	10c00044 	addi	r3,r2,1
   1a888:	e0bffe17 	ldw	r2,-8(fp)
   1a88c:	10800983 	ldbu	r2,38(r2)
   1a890:	10803fcc 	andi	r2,r2,255
   1a894:	18800316 	blt	r3,r2,1a8a4 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   1a898:	e0bffe17 	ldw	r2,-8(fp)
   1a89c:	10000945 	stb	zero,37(r2)
   1a8a0:	00000606 	br	1a8bc <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   1a8a4:	e0bffe17 	ldw	r2,-8(fp)
   1a8a8:	10800943 	ldbu	r2,37(r2)
   1a8ac:	10800044 	addi	r2,r2,1
   1a8b0:	1007883a 	mov	r3,r2
   1a8b4:	e0bffe17 	ldw	r2,-8(fp)
   1a8b8:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   1a8bc:	e0bffe17 	ldw	r2,-8(fp)
   1a8c0:	10800983 	ldbu	r2,38(r2)
   1a8c4:	10803fcc 	andi	r2,r2,255
   1a8c8:	10000826 	beq	r2,zero,1a8ec <alt_lcd_16207_timeout+0x90>
   1a8cc:	e0bffe17 	ldw	r2,-8(fp)
   1a8d0:	108009c3 	ldbu	r2,39(r2)
   1a8d4:	10803fcc 	andi	r2,r2,255
   1a8d8:	1080201c 	xori	r2,r2,128
   1a8dc:	10bfe004 	addi	r2,r2,-128
   1a8e0:	1000021e 	bne	r2,zero,1a8ec <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   1a8e4:	e13ffe17 	ldw	r4,-8(fp)
   1a8e8:	0019e200 	call	19e20 <lcd_repaint_screen>

  return sp->period;
   1a8ec:	e0bffe17 	ldw	r2,-8(fp)
   1a8f0:	10800717 	ldw	r2,28(r2)
}
   1a8f4:	e037883a 	mov	sp,fp
   1a8f8:	dfc00117 	ldw	ra,4(sp)
   1a8fc:	df000017 	ldw	fp,0(sp)
   1a900:	dec00204 	addi	sp,sp,8
   1a904:	f800283a 	ret

0001a908 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   1a908:	defffc04 	addi	sp,sp,-16
   1a90c:	dfc00315 	stw	ra,12(sp)
   1a910:	df000215 	stw	fp,8(sp)
   1a914:	df000204 	addi	fp,sp,8
   1a918:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   1a91c:	e0bfff17 	ldw	r2,-4(fp)
   1a920:	10800017 	ldw	r2,0(r2)
   1a924:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   1a928:	e0bfff17 	ldw	r2,-4(fp)
   1a92c:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   1a930:	010ea604 	movi	r4,15000
   1a934:	001d6680 	call	1d668 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1a938:	e0bffe17 	ldw	r2,-8(fp)
   1a93c:	00c00c04 	movi	r3,48
   1a940:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   1a944:	01040104 	movi	r4,4100
   1a948:	001d6680 	call	1d668 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1a94c:	e0bffe17 	ldw	r2,-8(fp)
   1a950:	00c00c04 	movi	r3,48
   1a954:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   1a958:	0100fa04 	movi	r4,1000
   1a95c:	001d6680 	call	1d668 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1a960:	e0bffe17 	ldw	r2,-8(fp)
   1a964:	00c00c04 	movi	r3,48
   1a968:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   1a96c:	01400e04 	movi	r5,56
   1a970:	e13fff17 	ldw	r4,-4(fp)
   1a974:	0019bc00 	call	19bc0 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   1a978:	01400204 	movi	r5,8
   1a97c:	e13fff17 	ldw	r4,-4(fp)
   1a980:	0019bc00 	call	19bc0 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   1a984:	e13fff17 	ldw	r4,-4(fp)
   1a988:	0019d500 	call	19d50 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   1a98c:	01400184 	movi	r5,6
   1a990:	e13fff17 	ldw	r4,-4(fp)
   1a994:	0019bc00 	call	19bc0 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   1a998:	01400304 	movi	r5,12
   1a99c:	e13fff17 	ldw	r4,-4(fp)
   1a9a0:	0019bc00 	call	19bc0 <lcd_write_command>

  sp->esccount = -1;
   1a9a4:	e0bfff17 	ldw	r2,-4(fp)
   1a9a8:	00ffffc4 	movi	r3,-1
   1a9ac:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   1a9b0:	e0bfff17 	ldw	r2,-4(fp)
   1a9b4:	10800a04 	addi	r2,r2,40
   1a9b8:	01800204 	movi	r6,8
   1a9bc:	000b883a 	mov	r5,zero
   1a9c0:	1009883a 	mov	r4,r2
   1a9c4:	00088280 	call	8828 <memset>

  sp->scrollpos = 0;
   1a9c8:	e0bfff17 	ldw	r2,-4(fp)
   1a9cc:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   1a9d0:	e0bfff17 	ldw	r2,-4(fp)
   1a9d4:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   1a9d8:	e0bfff17 	ldw	r2,-4(fp)
   1a9dc:	100009c5 	stb	zero,39(r2)
   1a9e0:	d0e04c17 	ldw	r3,-32464(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   1a9e4:	00800284 	movi	r2,10
   1a9e8:	1885203a 	divu	r2,r3,r2
   1a9ec:	1007883a 	mov	r3,r2
   1a9f0:	e0bfff17 	ldw	r2,-4(fp)
   1a9f4:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   1a9f8:	e0bfff17 	ldw	r2,-4(fp)
   1a9fc:	10c00104 	addi	r3,r2,4
   1aa00:	e0bfff17 	ldw	r2,-4(fp)
   1aa04:	10800717 	ldw	r2,28(r2)
   1aa08:	e1ffff17 	ldw	r7,-4(fp)
   1aa0c:	018000b4 	movhi	r6,2
   1aa10:	31aa1704 	addi	r6,r6,-22436
   1aa14:	100b883a 	mov	r5,r2
   1aa18:	1809883a 	mov	r4,r3
   1aa1c:	001cca00 	call	1cca0 <alt_alarm_start>
}
   1aa20:	0001883a 	nop
   1aa24:	e037883a 	mov	sp,fp
   1aa28:	dfc00117 	ldw	ra,4(sp)
   1aa2c:	df000017 	ldw	fp,0(sp)
   1aa30:	dec00204 	addi	sp,sp,8
   1aa34:	f800283a 	ret

0001aa38 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1aa38:	defffa04 	addi	sp,sp,-24
   1aa3c:	dfc00515 	stw	ra,20(sp)
   1aa40:	df000415 	stw	fp,16(sp)
   1aa44:	df000404 	addi	fp,sp,16
   1aa48:	e13ffd15 	stw	r4,-12(fp)
   1aa4c:	e17ffe15 	stw	r5,-8(fp)
   1aa50:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   1aa54:	e0bffd17 	ldw	r2,-12(fp)
   1aa58:	10800017 	ldw	r2,0(r2)
   1aa5c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   1aa60:	e0bffc17 	ldw	r2,-16(fp)
   1aa64:	10c00a04 	addi	r3,r2,40
   1aa68:	e0bffd17 	ldw	r2,-12(fp)
   1aa6c:	10800217 	ldw	r2,8(r2)
   1aa70:	100f883a 	mov	r7,r2
   1aa74:	e1bfff17 	ldw	r6,-4(fp)
   1aa78:	e17ffe17 	ldw	r5,-8(fp)
   1aa7c:	1809883a 	mov	r4,r3
   1aa80:	001a3880 	call	1a388 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   1aa84:	e037883a 	mov	sp,fp
   1aa88:	dfc00117 	ldw	ra,4(sp)
   1aa8c:	df000017 	ldw	fp,0(sp)
   1aa90:	dec00204 	addi	sp,sp,8
   1aa94:	f800283a 	ret

0001aa98 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1aa98:	defff904 	addi	sp,sp,-28
   1aa9c:	dfc00615 	stw	ra,24(sp)
   1aaa0:	df000515 	stw	fp,20(sp)
   1aaa4:	df000504 	addi	fp,sp,20
   1aaa8:	e13ffe15 	stw	r4,-8(fp)
   1aaac:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   1aab0:	0007883a 	mov	r3,zero
   1aab4:	e0bffe17 	ldw	r2,-8(fp)
   1aab8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   1aabc:	e0bffe17 	ldw	r2,-8(fp)
   1aac0:	10800104 	addi	r2,r2,4
   1aac4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1aac8:	0005303a 	rdctl	r2,status
   1aacc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1aad0:	e0fffc17 	ldw	r3,-16(fp)
   1aad4:	00bfff84 	movi	r2,-2
   1aad8:	1884703a 	and	r2,r3,r2
   1aadc:	1001703a 	wrctl	status,r2
  
  return context;
   1aae0:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1aae4:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   1aae8:	001d5600 	call	1d560 <alt_tick>
   1aaec:	e0bffb17 	ldw	r2,-20(fp)
   1aaf0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1aaf4:	e0bffd17 	ldw	r2,-12(fp)
   1aaf8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   1aafc:	0001883a 	nop
   1ab00:	e037883a 	mov	sp,fp
   1ab04:	dfc00117 	ldw	ra,4(sp)
   1ab08:	df000017 	ldw	fp,0(sp)
   1ab0c:	dec00204 	addi	sp,sp,8
   1ab10:	f800283a 	ret

0001ab14 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1ab14:	defff904 	addi	sp,sp,-28
   1ab18:	dfc00615 	stw	ra,24(sp)
   1ab1c:	df000515 	stw	fp,20(sp)
   1ab20:	df000504 	addi	fp,sp,20
   1ab24:	e13ffc15 	stw	r4,-16(fp)
   1ab28:	e17ffd15 	stw	r5,-12(fp)
   1ab2c:	e1bffe15 	stw	r6,-8(fp)
   1ab30:	e1ffff15 	stw	r7,-4(fp)
   1ab34:	e0bfff17 	ldw	r2,-4(fp)
   1ab38:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   1ab3c:	d0a04c17 	ldw	r2,-32464(gp)
   1ab40:	1000021e 	bne	r2,zero,1ab4c <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1ab44:	e0bffb17 	ldw	r2,-20(fp)
   1ab48:	d0a04c15 	stw	r2,-32464(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   1ab4c:	e0bffc17 	ldw	r2,-16(fp)
   1ab50:	10800104 	addi	r2,r2,4
   1ab54:	00c001c4 	movi	r3,7
   1ab58:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   1ab5c:	018000b4 	movhi	r6,2
   1ab60:	31aaa604 	addi	r6,r6,-21864
   1ab64:	e17ffc17 	ldw	r5,-16(fp)
   1ab68:	e13ffe17 	ldw	r4,-8(fp)
   1ab6c:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   1ab70:	0001883a 	nop
   1ab74:	e037883a 	mov	sp,fp
   1ab78:	dfc00117 	ldw	ra,4(sp)
   1ab7c:	df000017 	ldw	fp,0(sp)
   1ab80:	dec00204 	addi	sp,sp,8
   1ab84:	f800283a 	ret

0001ab88 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1ab88:	defffa04 	addi	sp,sp,-24
   1ab8c:	dfc00515 	stw	ra,20(sp)
   1ab90:	df000415 	stw	fp,16(sp)
   1ab94:	df000404 	addi	fp,sp,16
   1ab98:	e13ffd15 	stw	r4,-12(fp)
   1ab9c:	e17ffe15 	stw	r5,-8(fp)
   1aba0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1aba4:	e0bffd17 	ldw	r2,-12(fp)
   1aba8:	10800017 	ldw	r2,0(r2)
   1abac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   1abb0:	e0bffc17 	ldw	r2,-16(fp)
   1abb4:	10c00a04 	addi	r3,r2,40
   1abb8:	e0bffd17 	ldw	r2,-12(fp)
   1abbc:	10800217 	ldw	r2,8(r2)
   1abc0:	100f883a 	mov	r7,r2
   1abc4:	e1bfff17 	ldw	r6,-4(fp)
   1abc8:	e17ffe17 	ldw	r5,-8(fp)
   1abcc:	1809883a 	mov	r4,r3
   1abd0:	001b0980 	call	1b098 <altera_avalon_uart_read>
      fd->fd_flags);
}
   1abd4:	e037883a 	mov	sp,fp
   1abd8:	dfc00117 	ldw	ra,4(sp)
   1abdc:	df000017 	ldw	fp,0(sp)
   1abe0:	dec00204 	addi	sp,sp,8
   1abe4:	f800283a 	ret

0001abe8 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1abe8:	defffa04 	addi	sp,sp,-24
   1abec:	dfc00515 	stw	ra,20(sp)
   1abf0:	df000415 	stw	fp,16(sp)
   1abf4:	df000404 	addi	fp,sp,16
   1abf8:	e13ffd15 	stw	r4,-12(fp)
   1abfc:	e17ffe15 	stw	r5,-8(fp)
   1ac00:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1ac04:	e0bffd17 	ldw	r2,-12(fp)
   1ac08:	10800017 	ldw	r2,0(r2)
   1ac0c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   1ac10:	e0bffc17 	ldw	r2,-16(fp)
   1ac14:	10c00a04 	addi	r3,r2,40
   1ac18:	e0bffd17 	ldw	r2,-12(fp)
   1ac1c:	10800217 	ldw	r2,8(r2)
   1ac20:	100f883a 	mov	r7,r2
   1ac24:	e1bfff17 	ldw	r6,-4(fp)
   1ac28:	e17ffe17 	ldw	r5,-8(fp)
   1ac2c:	1809883a 	mov	r4,r3
   1ac30:	001b2b00 	call	1b2b0 <altera_avalon_uart_write>
      fd->fd_flags);
}
   1ac34:	e037883a 	mov	sp,fp
   1ac38:	dfc00117 	ldw	ra,4(sp)
   1ac3c:	df000017 	ldw	fp,0(sp)
   1ac40:	dec00204 	addi	sp,sp,8
   1ac44:	f800283a 	ret

0001ac48 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   1ac48:	defffc04 	addi	sp,sp,-16
   1ac4c:	dfc00315 	stw	ra,12(sp)
   1ac50:	df000215 	stw	fp,8(sp)
   1ac54:	df000204 	addi	fp,sp,8
   1ac58:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1ac5c:	e0bfff17 	ldw	r2,-4(fp)
   1ac60:	10800017 	ldw	r2,0(r2)
   1ac64:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   1ac68:	e0bffe17 	ldw	r2,-8(fp)
   1ac6c:	10c00a04 	addi	r3,r2,40
   1ac70:	e0bfff17 	ldw	r2,-4(fp)
   1ac74:	10800217 	ldw	r2,8(r2)
   1ac78:	100b883a 	mov	r5,r2
   1ac7c:	1809883a 	mov	r4,r3
   1ac80:	001b0080 	call	1b008 <altera_avalon_uart_close>
}
   1ac84:	e037883a 	mov	sp,fp
   1ac88:	dfc00117 	ldw	ra,4(sp)
   1ac8c:	df000017 	ldw	fp,0(sp)
   1ac90:	dec00204 	addi	sp,sp,8
   1ac94:	f800283a 	ret

0001ac98 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   1ac98:	defff904 	addi	sp,sp,-28
   1ac9c:	dfc00615 	stw	ra,24(sp)
   1aca0:	df000515 	stw	fp,20(sp)
   1aca4:	df000504 	addi	fp,sp,20
   1aca8:	e13ffd15 	stw	r4,-12(fp)
   1acac:	e17ffe15 	stw	r5,-8(fp)
   1acb0:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   1acb4:	e0bffd17 	ldw	r2,-12(fp)
   1acb8:	10800017 	ldw	r2,0(r2)
   1acbc:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   1acc0:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1acc4:	1000041e 	bne	r2,zero,1acd8 <altera_avalon_uart_init+0x40>
   1acc8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1accc:	1000021e 	bne	r2,zero,1acd8 <altera_avalon_uart_init+0x40>
   1acd0:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1acd4:	10000226 	beq	r2,zero,1ace0 <altera_avalon_uart_init+0x48>
   1acd8:	00800044 	movi	r2,1
   1acdc:	00000106 	br	1ace4 <altera_avalon_uart_init+0x4c>
   1ace0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1ace4:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   1ace8:	e0bffc17 	ldw	r2,-16(fp)
   1acec:	10000d1e 	bne	r2,zero,1ad24 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1acf0:	e0bffd17 	ldw	r2,-12(fp)
   1acf4:	00c32004 	movi	r3,3200
   1acf8:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   1acfc:	e0bffb17 	ldw	r2,-20(fp)
   1ad00:	10800304 	addi	r2,r2,12
   1ad04:	e0fffd17 	ldw	r3,-12(fp)
   1ad08:	18c00117 	ldw	r3,4(r3)
   1ad0c:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   1ad10:	018000b4 	movhi	r6,2
   1ad14:	31ab4f04 	addi	r6,r6,-21188
   1ad18:	e17ffd17 	ldw	r5,-12(fp)
   1ad1c:	e13fff17 	ldw	r4,-4(fp)
   1ad20:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   1ad24:	0001883a 	nop
   1ad28:	e037883a 	mov	sp,fp
   1ad2c:	dfc00117 	ldw	ra,4(sp)
   1ad30:	df000017 	ldw	fp,0(sp)
   1ad34:	dec00204 	addi	sp,sp,8
   1ad38:	f800283a 	ret

0001ad3c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   1ad3c:	defff904 	addi	sp,sp,-28
   1ad40:	dfc00615 	stw	ra,24(sp)
   1ad44:	df000515 	stw	fp,20(sp)
   1ad48:	df000504 	addi	fp,sp,20
   1ad4c:	e13ffe15 	stw	r4,-8(fp)
   1ad50:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1ad54:	e0bffe17 	ldw	r2,-8(fp)
   1ad58:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   1ad5c:	e0bffb17 	ldw	r2,-20(fp)
   1ad60:	10800017 	ldw	r2,0(r2)
   1ad64:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1ad68:	e0bffc17 	ldw	r2,-16(fp)
   1ad6c:	10800204 	addi	r2,r2,8
   1ad70:	10800037 	ldwio	r2,0(r2)
   1ad74:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1ad78:	e0bffc17 	ldw	r2,-16(fp)
   1ad7c:	10800204 	addi	r2,r2,8
   1ad80:	0007883a 	mov	r3,zero
   1ad84:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   1ad88:	e0bffc17 	ldw	r2,-16(fp)
   1ad8c:	10800204 	addi	r2,r2,8
   1ad90:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1ad94:	e0bffd17 	ldw	r2,-12(fp)
   1ad98:	1080200c 	andi	r2,r2,128
   1ad9c:	10000326 	beq	r2,zero,1adac <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   1ada0:	e17ffd17 	ldw	r5,-12(fp)
   1ada4:	e13ffb17 	ldw	r4,-20(fp)
   1ada8:	001addc0 	call	1addc <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   1adac:	e0bffd17 	ldw	r2,-12(fp)
   1adb0:	1081100c 	andi	r2,r2,1088
   1adb4:	10000326 	beq	r2,zero,1adc4 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   1adb8:	e17ffd17 	ldw	r5,-12(fp)
   1adbc:	e13ffb17 	ldw	r4,-20(fp)
   1adc0:	001aec00 	call	1aec0 <altera_avalon_uart_txirq>
  }
  

}
   1adc4:	0001883a 	nop
   1adc8:	e037883a 	mov	sp,fp
   1adcc:	dfc00117 	ldw	ra,4(sp)
   1add0:	df000017 	ldw	fp,0(sp)
   1add4:	dec00204 	addi	sp,sp,8
   1add8:	f800283a 	ret

0001addc <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1addc:	defffc04 	addi	sp,sp,-16
   1ade0:	df000315 	stw	fp,12(sp)
   1ade4:	df000304 	addi	fp,sp,12
   1ade8:	e13ffe15 	stw	r4,-8(fp)
   1adec:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   1adf0:	e0bfff17 	ldw	r2,-4(fp)
   1adf4:	108000cc 	andi	r2,r2,3
   1adf8:	10002c1e 	bne	r2,zero,1aeac <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   1adfc:	e0bffe17 	ldw	r2,-8(fp)
   1ae00:	10800317 	ldw	r2,12(r2)
   1ae04:	e0bffe17 	ldw	r2,-8(fp)
   1ae08:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1ae0c:	e0bffe17 	ldw	r2,-8(fp)
   1ae10:	10800317 	ldw	r2,12(r2)
   1ae14:	10800044 	addi	r2,r2,1
   1ae18:	10800fcc 	andi	r2,r2,63
   1ae1c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   1ae20:	e0bffe17 	ldw	r2,-8(fp)
   1ae24:	10800317 	ldw	r2,12(r2)
   1ae28:	e0fffe17 	ldw	r3,-8(fp)
   1ae2c:	18c00017 	ldw	r3,0(r3)
   1ae30:	18c00037 	ldwio	r3,0(r3)
   1ae34:	1809883a 	mov	r4,r3
   1ae38:	e0fffe17 	ldw	r3,-8(fp)
   1ae3c:	1885883a 	add	r2,r3,r2
   1ae40:	10800704 	addi	r2,r2,28
   1ae44:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   1ae48:	e0bffe17 	ldw	r2,-8(fp)
   1ae4c:	e0fffd17 	ldw	r3,-12(fp)
   1ae50:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1ae54:	e0bffe17 	ldw	r2,-8(fp)
   1ae58:	10800317 	ldw	r2,12(r2)
   1ae5c:	10800044 	addi	r2,r2,1
   1ae60:	10800fcc 	andi	r2,r2,63
   1ae64:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   1ae68:	e0bffe17 	ldw	r2,-8(fp)
   1ae6c:	10c00217 	ldw	r3,8(r2)
   1ae70:	e0bffd17 	ldw	r2,-12(fp)
   1ae74:	18800e1e 	bne	r3,r2,1aeb0 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1ae78:	e0bffe17 	ldw	r2,-8(fp)
   1ae7c:	10c00117 	ldw	r3,4(r2)
   1ae80:	00bfdfc4 	movi	r2,-129
   1ae84:	1886703a 	and	r3,r3,r2
   1ae88:	e0bffe17 	ldw	r2,-8(fp)
   1ae8c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   1ae90:	e0bffe17 	ldw	r2,-8(fp)
   1ae94:	10800017 	ldw	r2,0(r2)
   1ae98:	10800304 	addi	r2,r2,12
   1ae9c:	e0fffe17 	ldw	r3,-8(fp)
   1aea0:	18c00117 	ldw	r3,4(r3)
   1aea4:	10c00035 	stwio	r3,0(r2)
   1aea8:	00000106 	br	1aeb0 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   1aeac:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   1aeb0:	e037883a 	mov	sp,fp
   1aeb4:	df000017 	ldw	fp,0(sp)
   1aeb8:	dec00104 	addi	sp,sp,4
   1aebc:	f800283a 	ret

0001aec0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1aec0:	defffb04 	addi	sp,sp,-20
   1aec4:	df000415 	stw	fp,16(sp)
   1aec8:	df000404 	addi	fp,sp,16
   1aecc:	e13ffc15 	stw	r4,-16(fp)
   1aed0:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   1aed4:	e0bffc17 	ldw	r2,-16(fp)
   1aed8:	10c00417 	ldw	r3,16(r2)
   1aedc:	e0bffc17 	ldw	r2,-16(fp)
   1aee0:	10800517 	ldw	r2,20(r2)
   1aee4:	18803226 	beq	r3,r2,1afb0 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1aee8:	e0bffc17 	ldw	r2,-16(fp)
   1aeec:	10800617 	ldw	r2,24(r2)
   1aef0:	1080008c 	andi	r2,r2,2
   1aef4:	10000326 	beq	r2,zero,1af04 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1aef8:	e0bffd17 	ldw	r2,-12(fp)
   1aefc:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1af00:	10001d26 	beq	r2,zero,1af78 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   1af04:	e0bffc17 	ldw	r2,-16(fp)
   1af08:	10800417 	ldw	r2,16(r2)
   1af0c:	e0bffc17 	ldw	r2,-16(fp)
   1af10:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   1af14:	e0bffc17 	ldw	r2,-16(fp)
   1af18:	10800017 	ldw	r2,0(r2)
   1af1c:	10800104 	addi	r2,r2,4
   1af20:	e0fffc17 	ldw	r3,-16(fp)
   1af24:	18c00417 	ldw	r3,16(r3)
   1af28:	e13ffc17 	ldw	r4,-16(fp)
   1af2c:	20c7883a 	add	r3,r4,r3
   1af30:	18c01704 	addi	r3,r3,92
   1af34:	18c00003 	ldbu	r3,0(r3)
   1af38:	18c03fcc 	andi	r3,r3,255
   1af3c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   1af40:	e0bffc17 	ldw	r2,-16(fp)
   1af44:	10800417 	ldw	r2,16(r2)
   1af48:	10800044 	addi	r2,r2,1
   1af4c:	e0fffc17 	ldw	r3,-16(fp)
   1af50:	18800415 	stw	r2,16(r3)
   1af54:	10c00fcc 	andi	r3,r2,63
   1af58:	e0bffc17 	ldw	r2,-16(fp)
   1af5c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1af60:	e0bffc17 	ldw	r2,-16(fp)
   1af64:	10800117 	ldw	r2,4(r2)
   1af68:	10c01014 	ori	r3,r2,64
   1af6c:	e0bffc17 	ldw	r2,-16(fp)
   1af70:	10c00115 	stw	r3,4(r2)
   1af74:	00000e06 	br	1afb0 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   1af78:	e0bffc17 	ldw	r2,-16(fp)
   1af7c:	10800017 	ldw	r2,0(r2)
   1af80:	10800204 	addi	r2,r2,8
   1af84:	10800037 	ldwio	r2,0(r2)
   1af88:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1af8c:	e0bffd17 	ldw	r2,-12(fp)
   1af90:	1082000c 	andi	r2,r2,2048
   1af94:	1000061e 	bne	r2,zero,1afb0 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1af98:	e0bffc17 	ldw	r2,-16(fp)
   1af9c:	10c00117 	ldw	r3,4(r2)
   1afa0:	00bfefc4 	movi	r2,-65
   1afa4:	1886703a 	and	r3,r3,r2
   1afa8:	e0bffc17 	ldw	r2,-16(fp)
   1afac:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   1afb0:	e0bffc17 	ldw	r2,-16(fp)
   1afb4:	10c00417 	ldw	r3,16(r2)
   1afb8:	e0bffc17 	ldw	r2,-16(fp)
   1afbc:	10800517 	ldw	r2,20(r2)
   1afc0:	1880061e 	bne	r3,r2,1afdc <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1afc4:	e0bffc17 	ldw	r2,-16(fp)
   1afc8:	10c00117 	ldw	r3,4(r2)
   1afcc:	00beefc4 	movi	r2,-1089
   1afd0:	1886703a 	and	r3,r3,r2
   1afd4:	e0bffc17 	ldw	r2,-16(fp)
   1afd8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1afdc:	e0bffc17 	ldw	r2,-16(fp)
   1afe0:	10800017 	ldw	r2,0(r2)
   1afe4:	10800304 	addi	r2,r2,12
   1afe8:	e0fffc17 	ldw	r3,-16(fp)
   1afec:	18c00117 	ldw	r3,4(r3)
   1aff0:	10c00035 	stwio	r3,0(r2)
}
   1aff4:	0001883a 	nop
   1aff8:	e037883a 	mov	sp,fp
   1affc:	df000017 	ldw	fp,0(sp)
   1b000:	dec00104 	addi	sp,sp,4
   1b004:	f800283a 	ret

0001b008 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   1b008:	defffd04 	addi	sp,sp,-12
   1b00c:	df000215 	stw	fp,8(sp)
   1b010:	df000204 	addi	fp,sp,8
   1b014:	e13ffe15 	stw	r4,-8(fp)
   1b018:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1b01c:	00000506 	br	1b034 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1b020:	e0bfff17 	ldw	r2,-4(fp)
   1b024:	1090000c 	andi	r2,r2,16384
   1b028:	10000226 	beq	r2,zero,1b034 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   1b02c:	00bffd44 	movi	r2,-11
   1b030:	00000606 	br	1b04c <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1b034:	e0bffe17 	ldw	r2,-8(fp)
   1b038:	10c00417 	ldw	r3,16(r2)
   1b03c:	e0bffe17 	ldw	r2,-8(fp)
   1b040:	10800517 	ldw	r2,20(r2)
   1b044:	18bff61e 	bne	r3,r2,1b020 <__alt_data_end+0xf001b020>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   1b048:	0005883a 	mov	r2,zero
}
   1b04c:	e037883a 	mov	sp,fp
   1b050:	df000017 	ldw	fp,0(sp)
   1b054:	dec00104 	addi	sp,sp,4
   1b058:	f800283a 	ret

0001b05c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1b05c:	defffe04 	addi	sp,sp,-8
   1b060:	dfc00115 	stw	ra,4(sp)
   1b064:	df000015 	stw	fp,0(sp)
   1b068:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1b06c:	d0a00f17 	ldw	r2,-32708(gp)
   1b070:	10000326 	beq	r2,zero,1b080 <alt_get_errno+0x24>
   1b074:	d0a00f17 	ldw	r2,-32708(gp)
   1b078:	103ee83a 	callr	r2
   1b07c:	00000106 	br	1b084 <alt_get_errno+0x28>
   1b080:	d0a04704 	addi	r2,gp,-32484
}
   1b084:	e037883a 	mov	sp,fp
   1b088:	dfc00117 	ldw	ra,4(sp)
   1b08c:	df000017 	ldw	fp,0(sp)
   1b090:	dec00204 	addi	sp,sp,8
   1b094:	f800283a 	ret

0001b098 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1b098:	defff204 	addi	sp,sp,-56
   1b09c:	dfc00d15 	stw	ra,52(sp)
   1b0a0:	df000c15 	stw	fp,48(sp)
   1b0a4:	df000c04 	addi	fp,sp,48
   1b0a8:	e13ffc15 	stw	r4,-16(fp)
   1b0ac:	e17ffd15 	stw	r5,-12(fp)
   1b0b0:	e1bffe15 	stw	r6,-8(fp)
   1b0b4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   1b0b8:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   1b0bc:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   1b0c0:	e0bfff17 	ldw	r2,-4(fp)
   1b0c4:	1090000c 	andi	r2,r2,16384
   1b0c8:	1005003a 	cmpeq	r2,r2,zero
   1b0cc:	10803fcc 	andi	r2,r2,255
   1b0d0:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1b0d4:	00001306 	br	1b124 <altera_avalon_uart_read+0x8c>
    {
      count++;
   1b0d8:	e0bff517 	ldw	r2,-44(fp)
   1b0dc:	10800044 	addi	r2,r2,1
   1b0e0:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   1b0e4:	e0bffd17 	ldw	r2,-12(fp)
   1b0e8:	10c00044 	addi	r3,r2,1
   1b0ec:	e0fffd15 	stw	r3,-12(fp)
   1b0f0:	e0fffc17 	ldw	r3,-16(fp)
   1b0f4:	18c00217 	ldw	r3,8(r3)
   1b0f8:	e13ffc17 	ldw	r4,-16(fp)
   1b0fc:	20c7883a 	add	r3,r4,r3
   1b100:	18c00704 	addi	r3,r3,28
   1b104:	18c00003 	ldbu	r3,0(r3)
   1b108:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   1b10c:	e0bffc17 	ldw	r2,-16(fp)
   1b110:	10800217 	ldw	r2,8(r2)
   1b114:	10800044 	addi	r2,r2,1
   1b118:	10c00fcc 	andi	r3,r2,63
   1b11c:	e0bffc17 	ldw	r2,-16(fp)
   1b120:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1b124:	e0fff517 	ldw	r3,-44(fp)
   1b128:	e0bffe17 	ldw	r2,-8(fp)
   1b12c:	1880050e 	bge	r3,r2,1b144 <altera_avalon_uart_read+0xac>
   1b130:	e0bffc17 	ldw	r2,-16(fp)
   1b134:	10c00217 	ldw	r3,8(r2)
   1b138:	e0bffc17 	ldw	r2,-16(fp)
   1b13c:	10800317 	ldw	r2,12(r2)
   1b140:	18bfe51e 	bne	r3,r2,1b0d8 <__alt_data_end+0xf001b0d8>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   1b144:	e0bff517 	ldw	r2,-44(fp)
   1b148:	1000251e 	bne	r2,zero,1b1e0 <altera_avalon_uart_read+0x148>
   1b14c:	e0bffc17 	ldw	r2,-16(fp)
   1b150:	10c00217 	ldw	r3,8(r2)
   1b154:	e0bffc17 	ldw	r2,-16(fp)
   1b158:	10800317 	ldw	r2,12(r2)
   1b15c:	1880201e 	bne	r3,r2,1b1e0 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   1b160:	e0bff617 	ldw	r2,-40(fp)
   1b164:	1000071e 	bne	r2,zero,1b184 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1b168:	001b05c0 	call	1b05c <alt_get_errno>
   1b16c:	1007883a 	mov	r3,r2
   1b170:	008002c4 	movi	r2,11
   1b174:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   1b178:	00800044 	movi	r2,1
   1b17c:	e0bff405 	stb	r2,-48(fp)
        break;
   1b180:	00001b06 	br	1b1f0 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b184:	0005303a 	rdctl	r2,status
   1b188:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b18c:	e0fff917 	ldw	r3,-28(fp)
   1b190:	00bfff84 	movi	r2,-2
   1b194:	1884703a 	and	r2,r3,r2
   1b198:	1001703a 	wrctl	status,r2
  
  return context;
   1b19c:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   1b1a0:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1b1a4:	e0bffc17 	ldw	r2,-16(fp)
   1b1a8:	10800117 	ldw	r2,4(r2)
   1b1ac:	10c02014 	ori	r3,r2,128
   1b1b0:	e0bffc17 	ldw	r2,-16(fp)
   1b1b4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b1b8:	e0bffc17 	ldw	r2,-16(fp)
   1b1bc:	10800017 	ldw	r2,0(r2)
   1b1c0:	10800304 	addi	r2,r2,12
   1b1c4:	e0fffc17 	ldw	r3,-16(fp)
   1b1c8:	18c00117 	ldw	r3,4(r3)
   1b1cc:	10c00035 	stwio	r3,0(r2)
   1b1d0:	e0bff817 	ldw	r2,-32(fp)
   1b1d4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b1d8:	e0bffa17 	ldw	r2,-24(fp)
   1b1dc:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   1b1e0:	e0bff517 	ldw	r2,-44(fp)
   1b1e4:	1000021e 	bne	r2,zero,1b1f0 <altera_avalon_uart_read+0x158>
   1b1e8:	e0bffe17 	ldw	r2,-8(fp)
   1b1ec:	103fcd1e 	bne	r2,zero,1b124 <__alt_data_end+0xf001b124>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b1f0:	0005303a 	rdctl	r2,status
   1b1f4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b1f8:	e0fffb17 	ldw	r3,-20(fp)
   1b1fc:	00bfff84 	movi	r2,-2
   1b200:	1884703a 	and	r2,r3,r2
   1b204:	1001703a 	wrctl	status,r2
  
  return context;
   1b208:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   1b20c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1b210:	e0bffc17 	ldw	r2,-16(fp)
   1b214:	10800117 	ldw	r2,4(r2)
   1b218:	10c02014 	ori	r3,r2,128
   1b21c:	e0bffc17 	ldw	r2,-16(fp)
   1b220:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b224:	e0bffc17 	ldw	r2,-16(fp)
   1b228:	10800017 	ldw	r2,0(r2)
   1b22c:	10800304 	addi	r2,r2,12
   1b230:	e0fffc17 	ldw	r3,-16(fp)
   1b234:	18c00117 	ldw	r3,4(r3)
   1b238:	10c00035 	stwio	r3,0(r2)
   1b23c:	e0bff817 	ldw	r2,-32(fp)
   1b240:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b244:	e0bff717 	ldw	r2,-36(fp)
   1b248:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   1b24c:	e0bff403 	ldbu	r2,-48(fp)
   1b250:	10000226 	beq	r2,zero,1b25c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   1b254:	00bffd44 	movi	r2,-11
   1b258:	00000106 	br	1b260 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   1b25c:	e0bff517 	ldw	r2,-44(fp)
  }
}
   1b260:	e037883a 	mov	sp,fp
   1b264:	dfc00117 	ldw	ra,4(sp)
   1b268:	df000017 	ldw	fp,0(sp)
   1b26c:	dec00204 	addi	sp,sp,8
   1b270:	f800283a 	ret

0001b274 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1b274:	defffe04 	addi	sp,sp,-8
   1b278:	dfc00115 	stw	ra,4(sp)
   1b27c:	df000015 	stw	fp,0(sp)
   1b280:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1b284:	d0a00f17 	ldw	r2,-32708(gp)
   1b288:	10000326 	beq	r2,zero,1b298 <alt_get_errno+0x24>
   1b28c:	d0a00f17 	ldw	r2,-32708(gp)
   1b290:	103ee83a 	callr	r2
   1b294:	00000106 	br	1b29c <alt_get_errno+0x28>
   1b298:	d0a04704 	addi	r2,gp,-32484
}
   1b29c:	e037883a 	mov	sp,fp
   1b2a0:	dfc00117 	ldw	ra,4(sp)
   1b2a4:	df000017 	ldw	fp,0(sp)
   1b2a8:	dec00204 	addi	sp,sp,8
   1b2ac:	f800283a 	ret

0001b2b0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1b2b0:	defff204 	addi	sp,sp,-56
   1b2b4:	dfc00d15 	stw	ra,52(sp)
   1b2b8:	df000c15 	stw	fp,48(sp)
   1b2bc:	df000c04 	addi	fp,sp,48
   1b2c0:	e13ffc15 	stw	r4,-16(fp)
   1b2c4:	e17ffd15 	stw	r5,-12(fp)
   1b2c8:	e1bffe15 	stw	r6,-8(fp)
   1b2cc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1b2d0:	e0bffe17 	ldw	r2,-8(fp)
   1b2d4:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   1b2d8:	e0bfff17 	ldw	r2,-4(fp)
   1b2dc:	1090000c 	andi	r2,r2,16384
   1b2e0:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1b2e4:	00003c06 	br	1b3d8 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1b2e8:	e0bffc17 	ldw	r2,-16(fp)
   1b2ec:	10800517 	ldw	r2,20(r2)
   1b2f0:	10800044 	addi	r2,r2,1
   1b2f4:	10800fcc 	andi	r2,r2,63
   1b2f8:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   1b2fc:	e0bffc17 	ldw	r2,-16(fp)
   1b300:	10c00417 	ldw	r3,16(r2)
   1b304:	e0bff717 	ldw	r2,-36(fp)
   1b308:	1880221e 	bne	r3,r2,1b394 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   1b30c:	e0bff517 	ldw	r2,-44(fp)
   1b310:	10000526 	beq	r2,zero,1b328 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   1b314:	001b2740 	call	1b274 <alt_get_errno>
   1b318:	1007883a 	mov	r3,r2
   1b31c:	008002c4 	movi	r2,11
   1b320:	18800015 	stw	r2,0(r3)
        break;
   1b324:	00002e06 	br	1b3e0 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b328:	0005303a 	rdctl	r2,status
   1b32c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b330:	e0fff917 	ldw	r3,-28(fp)
   1b334:	00bfff84 	movi	r2,-2
   1b338:	1884703a 	and	r2,r3,r2
   1b33c:	1001703a 	wrctl	status,r2
  
  return context;
   1b340:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   1b344:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1b348:	e0bffc17 	ldw	r2,-16(fp)
   1b34c:	10800117 	ldw	r2,4(r2)
   1b350:	10c11014 	ori	r3,r2,1088
   1b354:	e0bffc17 	ldw	r2,-16(fp)
   1b358:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b35c:	e0bffc17 	ldw	r2,-16(fp)
   1b360:	10800017 	ldw	r2,0(r2)
   1b364:	10800304 	addi	r2,r2,12
   1b368:	e0fffc17 	ldw	r3,-16(fp)
   1b36c:	18c00117 	ldw	r3,4(r3)
   1b370:	10c00035 	stwio	r3,0(r2)
   1b374:	e0bff817 	ldw	r2,-32(fp)
   1b378:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b37c:	e0bff617 	ldw	r2,-40(fp)
   1b380:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1b384:	e0bffc17 	ldw	r2,-16(fp)
   1b388:	10c00417 	ldw	r3,16(r2)
   1b38c:	e0bff717 	ldw	r2,-36(fp)
   1b390:	18bffc26 	beq	r3,r2,1b384 <__alt_data_end+0xf001b384>
      }
    }

    count--;
   1b394:	e0bff417 	ldw	r2,-48(fp)
   1b398:	10bfffc4 	addi	r2,r2,-1
   1b39c:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1b3a0:	e0bffc17 	ldw	r2,-16(fp)
   1b3a4:	10c00517 	ldw	r3,20(r2)
   1b3a8:	e0bffd17 	ldw	r2,-12(fp)
   1b3ac:	11000044 	addi	r4,r2,1
   1b3b0:	e13ffd15 	stw	r4,-12(fp)
   1b3b4:	10800003 	ldbu	r2,0(r2)
   1b3b8:	1009883a 	mov	r4,r2
   1b3bc:	e0bffc17 	ldw	r2,-16(fp)
   1b3c0:	10c5883a 	add	r2,r2,r3
   1b3c4:	10801704 	addi	r2,r2,92
   1b3c8:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   1b3cc:	e0bffc17 	ldw	r2,-16(fp)
   1b3d0:	e0fff717 	ldw	r3,-36(fp)
   1b3d4:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1b3d8:	e0bff417 	ldw	r2,-48(fp)
   1b3dc:	103fc21e 	bne	r2,zero,1b2e8 <__alt_data_end+0xf001b2e8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b3e0:	0005303a 	rdctl	r2,status
   1b3e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b3e8:	e0fffb17 	ldw	r3,-20(fp)
   1b3ec:	00bfff84 	movi	r2,-2
   1b3f0:	1884703a 	and	r2,r3,r2
   1b3f4:	1001703a 	wrctl	status,r2
  
  return context;
   1b3f8:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   1b3fc:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1b400:	e0bffc17 	ldw	r2,-16(fp)
   1b404:	10800117 	ldw	r2,4(r2)
   1b408:	10c11014 	ori	r3,r2,1088
   1b40c:	e0bffc17 	ldw	r2,-16(fp)
   1b410:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b414:	e0bffc17 	ldw	r2,-16(fp)
   1b418:	10800017 	ldw	r2,0(r2)
   1b41c:	10800304 	addi	r2,r2,12
   1b420:	e0fffc17 	ldw	r3,-16(fp)
   1b424:	18c00117 	ldw	r3,4(r3)
   1b428:	10c00035 	stwio	r3,0(r2)
   1b42c:	e0bff817 	ldw	r2,-32(fp)
   1b430:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b434:	e0bffa17 	ldw	r2,-24(fp)
   1b438:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   1b43c:	e0fffe17 	ldw	r3,-8(fp)
   1b440:	e0bff417 	ldw	r2,-48(fp)
   1b444:	1885c83a 	sub	r2,r3,r2
}
   1b448:	e037883a 	mov	sp,fp
   1b44c:	dfc00117 	ldw	ra,4(sp)
   1b450:	df000017 	ldw	fp,0(sp)
   1b454:	dec00204 	addi	sp,sp,8
   1b458:	f800283a 	ret

0001b45c <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   1b45c:	defffd04 	addi	sp,sp,-12
   1b460:	df000215 	stw	fp,8(sp)
   1b464:	df000204 	addi	fp,sp,8
   1b468:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   1b46c:	e0bfff17 	ldw	r2,-4(fp)
   1b470:	1080400c 	andi	r2,r2,256
   1b474:	1004d23a 	srli	r2,r2,8
   1b478:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   1b47c:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b480:	e037883a 	mov	sp,fp
   1b484:	df000017 	ldw	fp,0(sp)
   1b488:	dec00104 	addi	sp,sp,4
   1b48c:	f800283a 	ret

0001b490 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   1b490:	defffd04 	addi	sp,sp,-12
   1b494:	df000215 	stw	fp,8(sp)
   1b498:	df000204 	addi	fp,sp,8
   1b49c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   1b4a0:	e0bfff17 	ldw	r2,-4(fp)
   1b4a4:	1080004c 	andi	r2,r2,1
   1b4a8:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1b4ac:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b4b0:	e037883a 	mov	sp,fp
   1b4b4:	df000017 	ldw	fp,0(sp)
   1b4b8:	dec00104 	addi	sp,sp,4
   1b4bc:	f800283a 	ret

0001b4c0 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   1b4c0:	defffd04 	addi	sp,sp,-12
   1b4c4:	df000215 	stw	fp,8(sp)
   1b4c8:	df000204 	addi	fp,sp,8
   1b4cc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   1b4d0:	e0bfff17 	ldw	r2,-4(fp)
   1b4d4:	1081000c 	andi	r2,r2,1024
   1b4d8:	1004d2ba 	srli	r2,r2,10
   1b4dc:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1b4e0:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b4e4:	e037883a 	mov	sp,fp
   1b4e8:	df000017 	ldw	fp,0(sp)
   1b4ec:	dec00104 	addi	sp,sp,4
   1b4f0:	f800283a 	ret

0001b4f4 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   1b4f4:	defffd04 	addi	sp,sp,-12
   1b4f8:	df000215 	stw	fp,8(sp)
   1b4fc:	df000204 	addi	fp,sp,8
   1b500:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1b504:	e0bfff17 	ldw	r2,-4(fp)
   1b508:	1004d43a 	srli	r2,r2,16
   1b50c:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1b510:	e0bffe0b 	ldhu	r2,-8(fp)
}
   1b514:	e037883a 	mov	sp,fp
   1b518:	df000017 	ldw	fp,0(sp)
   1b51c:	dec00104 	addi	sp,sp,4
   1b520:	f800283a 	ret

0001b524 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   1b524:	defffd04 	addi	sp,sp,-12
   1b528:	df000215 	stw	fp,8(sp)
   1b52c:	df000204 	addi	fp,sp,8
   1b530:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   1b534:	e0bfff17 	ldw	r2,-4(fp)
   1b538:	10a0000c 	andi	r2,r2,32768
   1b53c:	1004d3fa 	srli	r2,r2,15
   1b540:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   1b544:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b548:	e037883a 	mov	sp,fp
   1b54c:	df000017 	ldw	fp,0(sp)
   1b550:	dec00104 	addi	sp,sp,4
   1b554:	f800283a 	ret

0001b558 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   1b558:	defffd04 	addi	sp,sp,-12
   1b55c:	df000215 	stw	fp,8(sp)
   1b560:	df000204 	addi	fp,sp,8
   1b564:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   1b568:	e0bfff17 	ldw	r2,-4(fp)
   1b56c:	e0bffe05 	stb	r2,-8(fp)
	return data;
   1b570:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b574:	e037883a 	mov	sp,fp
   1b578:	df000017 	ldw	fp,0(sp)
   1b57c:	dec00104 	addi	sp,sp,4
   1b580:	f800283a 	ret

0001b584 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   1b584:	defffb04 	addi	sp,sp,-20
   1b588:	dfc00415 	stw	ra,16(sp)
   1b58c:	df000315 	stw	fp,12(sp)
   1b590:	df000304 	addi	fp,sp,12
   1b594:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   1b598:	01403fc4 	movi	r5,255
   1b59c:	e13fff17 	ldw	r4,-4(fp)
   1b5a0:	001b7e40 	call	1b7e4 <alt_up_ps2_write_data_byte_with_ack>
   1b5a4:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   1b5a8:	e0bffd17 	ldw	r2,-12(fp)
   1b5ac:	1000211e 	bne	r2,zero,1b634 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1b5b0:	e0bffe04 	addi	r2,fp,-8
   1b5b4:	100b883a 	mov	r5,r2
   1b5b8:	e13fff17 	ldw	r4,-4(fp)
   1b5bc:	001b8480 	call	1b848 <alt_up_ps2_read_data_byte_timeout>
   1b5c0:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   1b5c4:	e0bffd17 	ldw	r2,-12(fp)
   1b5c8:	10001a1e 	bne	r2,zero,1b634 <alt_up_ps2_init+0xb0>
   1b5cc:	e0bffe03 	ldbu	r2,-8(fp)
   1b5d0:	10803fcc 	andi	r2,r2,255
   1b5d4:	10802a98 	cmpnei	r2,r2,170
   1b5d8:	1000161e 	bne	r2,zero,1b634 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1b5dc:	e0bffe04 	addi	r2,fp,-8
   1b5e0:	100b883a 	mov	r5,r2
   1b5e4:	e13fff17 	ldw	r4,-4(fp)
   1b5e8:	001b8480 	call	1b848 <alt_up_ps2_read_data_byte_timeout>
   1b5ec:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1b5f0:	e0bffd17 	ldw	r2,-12(fp)
   1b5f4:	10bfe318 	cmpnei	r2,r2,-116
   1b5f8:	1000041e 	bne	r2,zero,1b60c <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   1b5fc:	e0bfff17 	ldw	r2,-4(fp)
   1b600:	00c00044 	movi	r3,1
   1b604:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   1b608:	00000a06 	br	1b634 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   1b60c:	e0bffd17 	ldw	r2,-12(fp)
   1b610:	1000081e 	bne	r2,zero,1b634 <alt_up_ps2_init+0xb0>
   1b614:	e0bffe03 	ldbu	r2,-8(fp)
   1b618:	10803fcc 	andi	r2,r2,255
   1b61c:	1000051e 	bne	r2,zero,1b634 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   1b620:	e0bfff17 	ldw	r2,-4(fp)
   1b624:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   1b628:	01403d04 	movi	r5,244
   1b62c:	e13fff17 	ldw	r4,-4(fp)
   1b630:	001b7080 	call	1b708 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   1b634:	0001883a 	nop
   1b638:	e037883a 	mov	sp,fp
   1b63c:	dfc00117 	ldw	ra,4(sp)
   1b640:	df000017 	ldw	fp,0(sp)
   1b644:	dec00204 	addi	sp,sp,8
   1b648:	f800283a 	ret

0001b64c <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1b64c:	defffd04 	addi	sp,sp,-12
   1b650:	df000215 	stw	fp,8(sp)
   1b654:	df000204 	addi	fp,sp,8
   1b658:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1b65c:	e0bfff17 	ldw	r2,-4(fp)
   1b660:	10800a17 	ldw	r2,40(r2)
   1b664:	10800104 	addi	r2,r2,4
   1b668:	10800037 	ldwio	r2,0(r2)
   1b66c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1b670:	e0bffe17 	ldw	r2,-8(fp)
   1b674:	10800054 	ori	r2,r2,1
   1b678:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   1b67c:	e0bfff17 	ldw	r2,-4(fp)
   1b680:	10800a17 	ldw	r2,40(r2)
   1b684:	10800104 	addi	r2,r2,4
   1b688:	1007883a 	mov	r3,r2
   1b68c:	e0bffe17 	ldw	r2,-8(fp)
   1b690:	18800035 	stwio	r2,0(r3)
}
   1b694:	0001883a 	nop
   1b698:	e037883a 	mov	sp,fp
   1b69c:	df000017 	ldw	fp,0(sp)
   1b6a0:	dec00104 	addi	sp,sp,4
   1b6a4:	f800283a 	ret

0001b6a8 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1b6a8:	defffd04 	addi	sp,sp,-12
   1b6ac:	df000215 	stw	fp,8(sp)
   1b6b0:	df000204 	addi	fp,sp,8
   1b6b4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1b6b8:	e0bfff17 	ldw	r2,-4(fp)
   1b6bc:	10800a17 	ldw	r2,40(r2)
   1b6c0:	10800104 	addi	r2,r2,4
   1b6c4:	10800037 	ldwio	r2,0(r2)
   1b6c8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1b6cc:	e0fffe17 	ldw	r3,-8(fp)
   1b6d0:	00bfff84 	movi	r2,-2
   1b6d4:	1884703a 	and	r2,r3,r2
   1b6d8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   1b6dc:	e0bfff17 	ldw	r2,-4(fp)
   1b6e0:	10800a17 	ldw	r2,40(r2)
   1b6e4:	10800104 	addi	r2,r2,4
   1b6e8:	1007883a 	mov	r3,r2
   1b6ec:	e0bffe17 	ldw	r2,-8(fp)
   1b6f0:	18800035 	stwio	r2,0(r3)
}
   1b6f4:	0001883a 	nop
   1b6f8:	e037883a 	mov	sp,fp
   1b6fc:	df000017 	ldw	fp,0(sp)
   1b700:	dec00104 	addi	sp,sp,4
   1b704:	f800283a 	ret

0001b708 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1b708:	defffb04 	addi	sp,sp,-20
   1b70c:	dfc00415 	stw	ra,16(sp)
   1b710:	df000315 	stw	fp,12(sp)
   1b714:	df000304 	addi	fp,sp,12
   1b718:	e13ffe15 	stw	r4,-8(fp)
   1b71c:	2805883a 	mov	r2,r5
   1b720:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   1b724:	e0bffe17 	ldw	r2,-8(fp)
   1b728:	10800a17 	ldw	r2,40(r2)
   1b72c:	1007883a 	mov	r3,r2
   1b730:	e0bfff03 	ldbu	r2,-4(fp)
   1b734:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   1b738:	e0bffe17 	ldw	r2,-8(fp)
   1b73c:	10800a17 	ldw	r2,40(r2)
   1b740:	10800104 	addi	r2,r2,4
   1b744:	10800037 	ldwio	r2,0(r2)
   1b748:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   1b74c:	e13ffd17 	ldw	r4,-12(fp)
   1b750:	001b4c00 	call	1b4c0 <read_CE_bit>
   1b754:	10803fcc 	andi	r2,r2,255
   1b758:	10000226 	beq	r2,zero,1b764 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   1b75c:	00bffec4 	movi	r2,-5
   1b760:	00000106 	br	1b768 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   1b764:	0005883a 	mov	r2,zero
}
   1b768:	e037883a 	mov	sp,fp
   1b76c:	dfc00117 	ldw	ra,4(sp)
   1b770:	df000017 	ldw	fp,0(sp)
   1b774:	dec00204 	addi	sp,sp,8
   1b778:	f800283a 	ret

0001b77c <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   1b77c:	defffc04 	addi	sp,sp,-16
   1b780:	dfc00315 	stw	ra,12(sp)
   1b784:	df000215 	stw	fp,8(sp)
   1b788:	df000204 	addi	fp,sp,8
   1b78c:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   1b790:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   1b794:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   1b798:	e0bffe44 	addi	r2,fp,-7
   1b79c:	100b883a 	mov	r5,r2
   1b7a0:	e13fff17 	ldw	r4,-4(fp)
   1b7a4:	001b8480 	call	1b848 <alt_up_ps2_read_data_byte_timeout>
   1b7a8:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   1b7ac:	e0bffe03 	ldbu	r2,-8(fp)
   1b7b0:	1000061e 	bne	r2,zero,1b7cc <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   1b7b4:	e0bffe43 	ldbu	r2,-7(fp)
   1b7b8:	10803fcc 	andi	r2,r2,255
   1b7bc:	10803e98 	cmpnei	r2,r2,250
   1b7c0:	103ff51e 	bne	r2,zero,1b798 <__alt_data_end+0xf001b798>
				return 0;
   1b7c4:	0005883a 	mov	r2,zero
   1b7c8:	00000106 	br	1b7d0 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   1b7cc:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   1b7d0:	e037883a 	mov	sp,fp
   1b7d4:	dfc00117 	ldw	ra,4(sp)
   1b7d8:	df000017 	ldw	fp,0(sp)
   1b7dc:	dec00204 	addi	sp,sp,8
   1b7e0:	f800283a 	ret

0001b7e4 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1b7e4:	defffa04 	addi	sp,sp,-24
   1b7e8:	dfc00515 	stw	ra,20(sp)
   1b7ec:	df000415 	stw	fp,16(sp)
   1b7f0:	df000404 	addi	fp,sp,16
   1b7f4:	e13ffe15 	stw	r4,-8(fp)
   1b7f8:	2805883a 	mov	r2,r5
   1b7fc:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   1b800:	e0bfff03 	ldbu	r2,-4(fp)
   1b804:	100b883a 	mov	r5,r2
   1b808:	e13ffe17 	ldw	r4,-8(fp)
   1b80c:	001b7080 	call	1b708 <alt_up_ps2_write_data_byte>
   1b810:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   1b814:	e0bffc17 	ldw	r2,-16(fp)
   1b818:	10000226 	beq	r2,zero,1b824 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   1b81c:	e0bffc17 	ldw	r2,-16(fp)
   1b820:	00000406 	br	1b834 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   1b824:	e13ffe17 	ldw	r4,-8(fp)
   1b828:	001b77c0 	call	1b77c <alt_up_ps2_wait_for_ack>
   1b82c:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   1b830:	e0bffd17 	ldw	r2,-12(fp)
}
   1b834:	e037883a 	mov	sp,fp
   1b838:	dfc00117 	ldw	ra,4(sp)
   1b83c:	df000017 	ldw	fp,0(sp)
   1b840:	dec00204 	addi	sp,sp,8
   1b844:	f800283a 	ret

0001b848 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1b848:	defffa04 	addi	sp,sp,-24
   1b84c:	dfc00515 	stw	ra,20(sp)
   1b850:	df000415 	stw	fp,16(sp)
   1b854:	df000404 	addi	fp,sp,16
   1b858:	e13ffe15 	stw	r4,-8(fp)
   1b85c:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   1b860:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   1b864:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   1b868:	e0bffc17 	ldw	r2,-16(fp)
   1b86c:	10800044 	addi	r2,r2,1
   1b870:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1b874:	e0bffe17 	ldw	r2,-8(fp)
   1b878:	10800a17 	ldw	r2,40(r2)
   1b87c:	10800037 	ldwio	r2,0(r2)
   1b880:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   1b884:	e13ffd17 	ldw	r4,-12(fp)
   1b888:	001b5240 	call	1b524 <read_data_valid>
   1b88c:	10803fcc 	andi	r2,r2,255
   1b890:	10000726 	beq	r2,zero,1b8b0 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   1b894:	e13ffd17 	ldw	r4,-12(fp)
   1b898:	001b5580 	call	1b558 <read_data_byte>
   1b89c:	1007883a 	mov	r3,r2
   1b8a0:	e0bfff17 	ldw	r2,-4(fp)
   1b8a4:	10c00005 	stb	r3,0(r2)
			return 0;
   1b8a8:	0005883a 	mov	r2,zero
   1b8ac:	00000806 	br	1b8d0 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   1b8b0:	e0bffe17 	ldw	r2,-8(fp)
   1b8b4:	10800c17 	ldw	r2,48(r2)
   1b8b8:	103feb26 	beq	r2,zero,1b868 <__alt_data_end+0xf001b868>
   1b8bc:	e0bffe17 	ldw	r2,-8(fp)
   1b8c0:	10c00c17 	ldw	r3,48(r2)
   1b8c4:	e0bffc17 	ldw	r2,-16(fp)
   1b8c8:	18bfe72e 	bgeu	r3,r2,1b868 <__alt_data_end+0xf001b868>
		{
			return -ETIMEDOUT;
   1b8cc:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   1b8d0:	e037883a 	mov	sp,fp
   1b8d4:	dfc00117 	ldw	ra,4(sp)
   1b8d8:	df000017 	ldw	fp,0(sp)
   1b8dc:	dec00204 	addi	sp,sp,8
   1b8e0:	f800283a 	ret

0001b8e4 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1b8e4:	defffb04 	addi	sp,sp,-20
   1b8e8:	dfc00415 	stw	ra,16(sp)
   1b8ec:	df000315 	stw	fp,12(sp)
   1b8f0:	df000304 	addi	fp,sp,12
   1b8f4:	e13ffe15 	stw	r4,-8(fp)
   1b8f8:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   1b8fc:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1b900:	e0bffe17 	ldw	r2,-8(fp)
   1b904:	10800a17 	ldw	r2,40(r2)
   1b908:	10800037 	ldwio	r2,0(r2)
   1b90c:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   1b910:	e13ffd17 	ldw	r4,-12(fp)
   1b914:	001b5240 	call	1b524 <read_data_valid>
   1b918:	10803fcc 	andi	r2,r2,255
   1b91c:	10000726 	beq	r2,zero,1b93c <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   1b920:	e13ffd17 	ldw	r4,-12(fp)
   1b924:	001b5580 	call	1b558 <read_data_byte>
   1b928:	1007883a 	mov	r3,r2
   1b92c:	e0bfff17 	ldw	r2,-4(fp)
   1b930:	10c00005 	stb	r3,0(r2)
		return 0;
   1b934:	0005883a 	mov	r2,zero
   1b938:	00000106 	br	1b940 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   1b93c:	00bfffc4 	movi	r2,-1
}
   1b940:	e037883a 	mov	sp,fp
   1b944:	dfc00117 	ldw	ra,4(sp)
   1b948:	df000017 	ldw	fp,0(sp)
   1b94c:	dec00204 	addi	sp,sp,8
   1b950:	f800283a 	ret

0001b954 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   1b954:	defffb04 	addi	sp,sp,-20
   1b958:	dfc00415 	stw	ra,16(sp)
   1b95c:	df000315 	stw	fp,12(sp)
   1b960:	df000304 	addi	fp,sp,12
   1b964:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   1b968:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   1b96c:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1b970:	e0bfff17 	ldw	r2,-4(fp)
   1b974:	10800a17 	ldw	r2,40(r2)
   1b978:	10800037 	ldwio	r2,0(r2)
   1b97c:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   1b980:	e13ffe17 	ldw	r4,-8(fp)
   1b984:	001b4f40 	call	1b4f4 <read_num_bytes_available>
   1b988:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   1b98c:	e0bffd0b 	ldhu	r2,-12(fp)
   1b990:	103ff71e 	bne	r2,zero,1b970 <__alt_data_end+0xf001b970>
}
   1b994:	0001883a 	nop
   1b998:	e037883a 	mov	sp,fp
   1b99c:	dfc00117 	ldw	ra,4(sp)
   1b9a0:	df000017 	ldw	fp,0(sp)
   1b9a4:	dec00204 	addi	sp,sp,8
   1b9a8:	f800283a 	ret

0001b9ac <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   1b9ac:	defff804 	addi	sp,sp,-32
   1b9b0:	dfc00715 	stw	ra,28(sp)
   1b9b4:	df000615 	stw	fp,24(sp)
   1b9b8:	df000604 	addi	fp,sp,24
   1b9bc:	e13ffd15 	stw	r4,-12(fp)
   1b9c0:	e17ffe15 	stw	r5,-8(fp)
   1b9c4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1b9c8:	e0bffd17 	ldw	r2,-12(fp)
   1b9cc:	10800017 	ldw	r2,0(r2)
   1b9d0:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   1b9d4:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   1b9d8:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   1b9dc:	e0fffc17 	ldw	r3,-16(fp)
   1b9e0:	e0bfff17 	ldw	r2,-4(fp)
   1b9e4:	18bffd16 	blt	r3,r2,1b9dc <__alt_data_end+0xf001b9dc>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   1b9e8:	e0bffe17 	ldw	r2,-8(fp)
   1b9ec:	10c00044 	addi	r3,r2,1
   1b9f0:	e0fffe15 	stw	r3,-8(fp)
   1b9f4:	100b883a 	mov	r5,r2
   1b9f8:	e13ffa17 	ldw	r4,-24(fp)
   1b9fc:	001b8480 	call	1b848 <alt_up_ps2_read_data_byte_timeout>
   1ba00:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   1ba04:	e0bffb17 	ldw	r2,-20(fp)
   1ba08:	10000226 	beq	r2,zero,1ba14 <alt_up_ps2_read_fd+0x68>
			return count;
   1ba0c:	e0bffc17 	ldw	r2,-16(fp)
   1ba10:	00000406 	br	1ba24 <alt_up_ps2_read_fd+0x78>
		count++;
   1ba14:	e0bffc17 	ldw	r2,-16(fp)
   1ba18:	10800044 	addi	r2,r2,1
   1ba1c:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   1ba20:	e0bffc17 	ldw	r2,-16(fp)
}
   1ba24:	e037883a 	mov	sp,fp
   1ba28:	dfc00117 	ldw	ra,4(sp)
   1ba2c:	df000017 	ldw	fp,0(sp)
   1ba30:	dec00204 	addi	sp,sp,8
   1ba34:	f800283a 	ret

0001ba38 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   1ba38:	defff804 	addi	sp,sp,-32
   1ba3c:	dfc00715 	stw	ra,28(sp)
   1ba40:	df000615 	stw	fp,24(sp)
   1ba44:	df000604 	addi	fp,sp,24
   1ba48:	e13ffd15 	stw	r4,-12(fp)
   1ba4c:	e17ffe15 	stw	r5,-8(fp)
   1ba50:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1ba54:	e0bffd17 	ldw	r2,-12(fp)
   1ba58:	10800017 	ldw	r2,0(r2)
   1ba5c:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   1ba60:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1ba64:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   1ba68:	00001006 	br	1baac <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   1ba6c:	e0bffe17 	ldw	r2,-8(fp)
   1ba70:	10c00044 	addi	r3,r2,1
   1ba74:	e0fffe15 	stw	r3,-8(fp)
   1ba78:	10800003 	ldbu	r2,0(r2)
   1ba7c:	10803fcc 	andi	r2,r2,255
   1ba80:	100b883a 	mov	r5,r2
   1ba84:	e13ffb17 	ldw	r4,-20(fp)
   1ba88:	001b7080 	call	1b708 <alt_up_ps2_write_data_byte>
   1ba8c:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   1ba90:	e0bffc17 	ldw	r2,-16(fp)
   1ba94:	10000226 	beq	r2,zero,1baa0 <alt_up_ps2_write_fd+0x68>
			return count;
   1ba98:	e0bffa17 	ldw	r2,-24(fp)
   1ba9c:	00000706 	br	1babc <alt_up_ps2_write_fd+0x84>
		count++;
   1baa0:	e0bffa17 	ldw	r2,-24(fp)
   1baa4:	10800044 	addi	r2,r2,1
   1baa8:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   1baac:	e0fffa17 	ldw	r3,-24(fp)
   1bab0:	e0bfff17 	ldw	r2,-4(fp)
   1bab4:	18bfed16 	blt	r3,r2,1ba6c <__alt_data_end+0xf001ba6c>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1bab8:	e0bffa17 	ldw	r2,-24(fp)
}
   1babc:	e037883a 	mov	sp,fp
   1bac0:	dfc00117 	ldw	ra,4(sp)
   1bac4:	df000017 	ldw	fp,0(sp)
   1bac8:	dec00204 	addi	sp,sp,8
   1bacc:	f800283a 	ret

0001bad0 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   1bad0:	defffc04 	addi	sp,sp,-16
   1bad4:	dfc00315 	stw	ra,12(sp)
   1bad8:	df000215 	stw	fp,8(sp)
   1badc:	df000204 	addi	fp,sp,8
   1bae0:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   1bae4:	d1600c04 	addi	r5,gp,-32720
   1bae8:	e13fff17 	ldw	r4,-4(fp)
   1baec:	001cfe40 	call	1cfe4 <alt_find_dev>
   1baf0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1baf4:	e0bffe17 	ldw	r2,-8(fp)
}
   1baf8:	e037883a 	mov	sp,fp
   1bafc:	dfc00117 	ldw	ra,4(sp)
   1bb00:	df000017 	ldw	fp,0(sp)
   1bb04:	dec00204 	addi	sp,sp,8
   1bb08:	f800283a 	ret

0001bb0c <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   1bb0c:	defffc04 	addi	sp,sp,-16
   1bb10:	dfc00315 	stw	ra,12(sp)
   1bb14:	df000215 	stw	fp,8(sp)
   1bb18:	df000204 	addi	fp,sp,8
   1bb1c:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   1bb20:	e0bfff17 	ldw	r2,-4(fp)
   1bb24:	10800217 	ldw	r2,8(r2)
   1bb28:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   1bb2c:	00000b06 	br	1bb5c <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   1bb30:	01420034 	movhi	r5,2048
   1bb34:	2941a904 	addi	r5,r5,1700
   1bb38:	e13ffe17 	ldw	r4,-8(fp)
   1bb3c:	0011f780 	call	11f78 <strcmp>
   1bb40:	1000031e 	bne	r2,zero,1bb50 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1bb44:	e0bffe17 	ldw	r2,-8(fp)
   1bb48:	10000005 	stb	zero,0(r2)
			break;
   1bb4c:	00000906 	br	1bb74 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   1bb50:	e0bffe17 	ldw	r2,-8(fp)
   1bb54:	10800044 	addi	r2,r2,1
   1bb58:	e0bffe15 	stw	r2,-8(fp)
   1bb5c:	e0bffe17 	ldw	r2,-8(fp)
   1bb60:	10800003 	ldbu	r2,0(r2)
   1bb64:	10803fcc 	andi	r2,r2,255
   1bb68:	1080201c 	xori	r2,r2,128
   1bb6c:	10bfe004 	addi	r2,r2,-128
   1bb70:	103fef1e 	bne	r2,zero,1bb30 <__alt_data_end+0xf001bb30>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1bb74:	0001883a 	nop
}
   1bb78:	e037883a 	mov	sp,fp
   1bb7c:	dfc00117 	ldw	ra,4(sp)
   1bb80:	df000017 	ldw	fp,0(sp)
   1bb84:	dec00204 	addi	sp,sp,8
   1bb88:	f800283a 	ret

0001bb8c <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   1bb8c:	defffc04 	addi	sp,sp,-16
   1bb90:	dfc00315 	stw	ra,12(sp)
   1bb94:	df000215 	stw	fp,8(sp)
   1bb98:	df000204 	addi	fp,sp,8
   1bb9c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1bba0:	d1600c04 	addi	r5,gp,-32720
   1bba4:	e13fff17 	ldw	r4,-4(fp)
   1bba8:	001cfe40 	call	1cfe4 <alt_find_dev>
   1bbac:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1bbb0:	e0bffe17 	ldw	r2,-8(fp)
}
   1bbb4:	e037883a 	mov	sp,fp
   1bbb8:	dfc00117 	ldw	ra,4(sp)
   1bbbc:	df000017 	ldw	fp,0(sp)
   1bbc0:	dec00204 	addi	sp,sp,8
   1bbc4:	f800283a 	ret

0001bbc8 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   1bbc8:	defffa04 	addi	sp,sp,-24
   1bbcc:	df000515 	stw	fp,20(sp)
   1bbd0:	df000504 	addi	fp,sp,20
   1bbd4:	e13ffc15 	stw	r4,-16(fp)
   1bbd8:	2805883a 	mov	r2,r5
   1bbdc:	e1bffe15 	stw	r6,-8(fp)
   1bbe0:	e1ffff15 	stw	r7,-4(fp)
   1bbe4:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1bbe8:	e0bffc17 	ldw	r2,-16(fp)
   1bbec:	10800c17 	ldw	r2,48(r2)
   1bbf0:	e0fffe17 	ldw	r3,-8(fp)
   1bbf4:	1880042e 	bgeu	r3,r2,1bc08 <alt_up_char_buffer_draw+0x40>
   1bbf8:	e0bffc17 	ldw	r2,-16(fp)
   1bbfc:	10800d17 	ldw	r2,52(r2)
   1bc00:	e0ffff17 	ldw	r3,-4(fp)
   1bc04:	18800236 	bltu	r3,r2,1bc10 <alt_up_char_buffer_draw+0x48>
		return -1;
   1bc08:	00bfffc4 	movi	r2,-1
   1bc0c:	00001d06 	br	1bc84 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   1bc10:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   1bc14:	e0bffc17 	ldw	r2,-16(fp)
   1bc18:	10c00f17 	ldw	r3,60(r2)
   1bc1c:	e0bffe17 	ldw	r2,-8(fp)
   1bc20:	1886703a 	and	r3,r3,r2
   1bc24:	e0bffc17 	ldw	r2,-16(fp)
   1bc28:	10800e17 	ldw	r2,56(r2)
   1bc2c:	1884983a 	sll	r2,r3,r2
   1bc30:	e0fffb17 	ldw	r3,-20(fp)
   1bc34:	1884b03a 	or	r2,r3,r2
   1bc38:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   1bc3c:	e0bffc17 	ldw	r2,-16(fp)
   1bc40:	10c01117 	ldw	r3,68(r2)
   1bc44:	e0bfff17 	ldw	r2,-4(fp)
   1bc48:	1886703a 	and	r3,r3,r2
   1bc4c:	e0bffc17 	ldw	r2,-16(fp)
   1bc50:	10801017 	ldw	r2,64(r2)
   1bc54:	1884983a 	sll	r2,r3,r2
   1bc58:	e0fffb17 	ldw	r3,-20(fp)
   1bc5c:	1884b03a 	or	r2,r3,r2
   1bc60:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1bc64:	e0bffc17 	ldw	r2,-16(fp)
   1bc68:	10c00b17 	ldw	r3,44(r2)
   1bc6c:	e0bffb17 	ldw	r2,-20(fp)
   1bc70:	1885883a 	add	r2,r3,r2
   1bc74:	1007883a 	mov	r3,r2
   1bc78:	e0bffd03 	ldbu	r2,-12(fp)
   1bc7c:	18800025 	stbio	r2,0(r3)

	return 0;
   1bc80:	0005883a 	mov	r2,zero
}
   1bc84:	e037883a 	mov	sp,fp
   1bc88:	df000017 	ldw	fp,0(sp)
   1bc8c:	dec00104 	addi	sp,sp,4
   1bc90:	f800283a 	ret

0001bc94 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   1bc94:	defffa04 	addi	sp,sp,-24
   1bc98:	df000515 	stw	fp,20(sp)
   1bc9c:	df000504 	addi	fp,sp,20
   1bca0:	e13ffc15 	stw	r4,-16(fp)
   1bca4:	e17ffd15 	stw	r5,-12(fp)
   1bca8:	e1bffe15 	stw	r6,-8(fp)
   1bcac:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1bcb0:	e0bffc17 	ldw	r2,-16(fp)
   1bcb4:	10800c17 	ldw	r2,48(r2)
   1bcb8:	e0fffe17 	ldw	r3,-8(fp)
   1bcbc:	1880042e 	bgeu	r3,r2,1bcd0 <alt_up_char_buffer_string+0x3c>
   1bcc0:	e0bffc17 	ldw	r2,-16(fp)
   1bcc4:	10800d17 	ldw	r2,52(r2)
   1bcc8:	e0ffff17 	ldw	r3,-4(fp)
   1bccc:	18800236 	bltu	r3,r2,1bcd8 <alt_up_char_buffer_string+0x44>
		return -1;
   1bcd0:	00bfffc4 	movi	r2,-1
   1bcd4:	00002a06 	br	1bd80 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   1bcd8:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   1bcdc:	e0bffc17 	ldw	r2,-16(fp)
   1bce0:	10801017 	ldw	r2,64(r2)
   1bce4:	e0ffff17 	ldw	r3,-4(fp)
   1bce8:	1886983a 	sll	r3,r3,r2
   1bcec:	e0bffe17 	ldw	r2,-8(fp)
   1bcf0:	1885883a 	add	r2,r3,r2
   1bcf4:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   1bcf8:	00001a06 	br	1bd64 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   1bcfc:	e0bffc17 	ldw	r2,-16(fp)
   1bd00:	10c00b17 	ldw	r3,44(r2)
   1bd04:	e0bffb17 	ldw	r2,-20(fp)
   1bd08:	1885883a 	add	r2,r3,r2
   1bd0c:	1007883a 	mov	r3,r2
   1bd10:	e0bffd17 	ldw	r2,-12(fp)
   1bd14:	10800003 	ldbu	r2,0(r2)
   1bd18:	10803fcc 	andi	r2,r2,255
   1bd1c:	1080201c 	xori	r2,r2,128
   1bd20:	10bfe004 	addi	r2,r2,-128
   1bd24:	18800025 	stbio	r2,0(r3)
		++ptr;
   1bd28:	e0bffd17 	ldw	r2,-12(fp)
   1bd2c:	10800044 	addi	r2,r2,1
   1bd30:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1bd34:	e0bffe17 	ldw	r2,-8(fp)
   1bd38:	10800044 	addi	r2,r2,1
   1bd3c:	e0bffe15 	stw	r2,-8(fp)
   1bd40:	e0bffc17 	ldw	r2,-16(fp)
   1bd44:	10800c17 	ldw	r2,48(r2)
   1bd48:	e0fffe17 	ldw	r3,-8(fp)
   1bd4c:	18800236 	bltu	r3,r2,1bd58 <alt_up_char_buffer_string+0xc4>
			return -1;
   1bd50:	00bfffc4 	movi	r2,-1
   1bd54:	00000a06 	br	1bd80 <alt_up_char_buffer_string+0xec>
		++offset;
   1bd58:	e0bffb17 	ldw	r2,-20(fp)
   1bd5c:	10800044 	addi	r2,r2,1
   1bd60:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1bd64:	e0bffd17 	ldw	r2,-12(fp)
   1bd68:	10800003 	ldbu	r2,0(r2)
   1bd6c:	10803fcc 	andi	r2,r2,255
   1bd70:	1080201c 	xori	r2,r2,128
   1bd74:	10bfe004 	addi	r2,r2,-128
   1bd78:	103fe01e 	bne	r2,zero,1bcfc <__alt_data_end+0xf001bcfc>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   1bd7c:	0005883a 	mov	r2,zero
}
   1bd80:	e037883a 	mov	sp,fp
   1bd84:	df000017 	ldw	fp,0(sp)
   1bd88:	dec00104 	addi	sp,sp,4
   1bd8c:	f800283a 	ret

0001bd90 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1bd90:	defffe04 	addi	sp,sp,-8
   1bd94:	df000115 	stw	fp,4(sp)
   1bd98:	df000104 	addi	fp,sp,4
   1bd9c:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   1bda0:	e0bfff17 	ldw	r2,-4(fp)
   1bda4:	10800a17 	ldw	r2,40(r2)
   1bda8:	10800084 	addi	r2,r2,2
   1bdac:	1007883a 	mov	r3,r2
   1bdb0:	00800044 	movi	r2,1
   1bdb4:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   1bdb8:	0001883a 	nop
   1bdbc:	e0bfff17 	ldw	r2,-4(fp)
   1bdc0:	10800a17 	ldw	r2,40(r2)
   1bdc4:	10800084 	addi	r2,r2,2
   1bdc8:	10800023 	ldbuio	r2,0(r2)
   1bdcc:	10803fcc 	andi	r2,r2,255
   1bdd0:	1080004c 	andi	r2,r2,1
   1bdd4:	103ff91e 	bne	r2,zero,1bdbc <__alt_data_end+0xf001bdbc>
	return 0;
   1bdd8:	0005883a 	mov	r2,zero
}
   1bddc:	e037883a 	mov	sp,fp
   1bde0:	df000017 	ldw	fp,0(sp)
   1bde4:	dec00104 	addi	sp,sp,4
   1bde8:	f800283a 	ret

0001bdec <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   1bdec:	defffc04 	addi	sp,sp,-16
   1bdf0:	dfc00315 	stw	ra,12(sp)
   1bdf4:	df000215 	stw	fp,8(sp)
   1bdf8:	df000204 	addi	fp,sp,8
   1bdfc:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   1be00:	d1600c04 	addi	r5,gp,-32720
   1be04:	e13fff17 	ldw	r4,-4(fp)
   1be08:	001cfe40 	call	1cfe4 <alt_find_dev>
   1be0c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1be10:	e0bffe17 	ldw	r2,-8(fp)
}
   1be14:	e037883a 	mov	sp,fp
   1be18:	dfc00117 	ldw	ra,4(sp)
   1be1c:	df000017 	ldw	fp,0(sp)
   1be20:	dec00204 	addi	sp,sp,8
   1be24:	f800283a 	ret

0001be28 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   1be28:	defffa04 	addi	sp,sp,-24
   1be2c:	df000515 	stw	fp,20(sp)
   1be30:	df000504 	addi	fp,sp,20
   1be34:	e13ffc15 	stw	r4,-16(fp)
   1be38:	e17ffd15 	stw	r5,-12(fp)
   1be3c:	e1bffe15 	stw	r6,-8(fp)
   1be40:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   1be44:	e0bffc17 	ldw	r2,-16(fp)
   1be48:	10800f17 	ldw	r2,60(r2)
   1be4c:	e0fffe17 	ldw	r3,-8(fp)
   1be50:	1880042e 	bgeu	r3,r2,1be64 <alt_up_pixel_buffer_dma_draw+0x3c>
   1be54:	e0bffc17 	ldw	r2,-16(fp)
   1be58:	10801017 	ldw	r2,64(r2)
   1be5c:	e0ffff17 	ldw	r3,-4(fp)
   1be60:	18800236 	bltu	r3,r2,1be6c <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   1be64:	00bfffc4 	movi	r2,-1
   1be68:	00005006 	br	1bfac <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   1be6c:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1be70:	e0bffc17 	ldw	r2,-16(fp)
   1be74:	10800d17 	ldw	r2,52(r2)
   1be78:	1000151e 	bne	r2,zero,1bed0 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   1be7c:	e0bffc17 	ldw	r2,-16(fp)
   1be80:	10c01217 	ldw	r3,72(r2)
   1be84:	e0bffe17 	ldw	r2,-8(fp)
   1be88:	1886703a 	and	r3,r3,r2
   1be8c:	e0bffc17 	ldw	r2,-16(fp)
   1be90:	10801117 	ldw	r2,68(r2)
   1be94:	1884983a 	sll	r2,r3,r2
   1be98:	e0fffb17 	ldw	r3,-20(fp)
   1be9c:	1885883a 	add	r2,r3,r2
   1bea0:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   1bea4:	e0bffc17 	ldw	r2,-16(fp)
   1bea8:	10c01417 	ldw	r3,80(r2)
   1beac:	e0bfff17 	ldw	r2,-4(fp)
   1beb0:	1886703a 	and	r3,r3,r2
   1beb4:	e0bffc17 	ldw	r2,-16(fp)
   1beb8:	10801317 	ldw	r2,76(r2)
   1bebc:	1884983a 	sll	r2,r3,r2
   1bec0:	e0fffb17 	ldw	r3,-20(fp)
   1bec4:	1885883a 	add	r2,r3,r2
   1bec8:	e0bffb15 	stw	r2,-20(fp)
   1becc:	00001706 	br	1bf2c <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   1bed0:	e0bffc17 	ldw	r2,-16(fp)
   1bed4:	10c01217 	ldw	r3,72(r2)
   1bed8:	e0bffe17 	ldw	r2,-8(fp)
   1bedc:	1886703a 	and	r3,r3,r2
   1bee0:	e0bffc17 	ldw	r2,-16(fp)
   1bee4:	10801117 	ldw	r2,68(r2)
   1bee8:	1884983a 	sll	r2,r3,r2
   1beec:	e0fffb17 	ldw	r3,-20(fp)
   1bef0:	1885883a 	add	r2,r3,r2
   1bef4:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   1bef8:	e0bffc17 	ldw	r2,-16(fp)
   1befc:	10c01417 	ldw	r3,80(r2)
   1bf00:	e0bfff17 	ldw	r2,-4(fp)
   1bf04:	1886703a 	and	r3,r3,r2
   1bf08:	e0bffc17 	ldw	r2,-16(fp)
   1bf0c:	10800f17 	ldw	r2,60(r2)
   1bf10:	1887383a 	mul	r3,r3,r2
   1bf14:	e0bffc17 	ldw	r2,-16(fp)
   1bf18:	10801117 	ldw	r2,68(r2)
   1bf1c:	1884983a 	sll	r2,r3,r2
   1bf20:	e0fffb17 	ldw	r3,-20(fp)
   1bf24:	1885883a 	add	r2,r3,r2
   1bf28:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1bf2c:	e0bffc17 	ldw	r2,-16(fp)
   1bf30:	10800e17 	ldw	r2,56(r2)
   1bf34:	10800058 	cmpnei	r2,r2,1
   1bf38:	1000081e 	bne	r2,zero,1bf5c <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1bf3c:	e0bffc17 	ldw	r2,-16(fp)
   1bf40:	10c00c17 	ldw	r3,48(r2)
   1bf44:	e0bffb17 	ldw	r2,-20(fp)
   1bf48:	1885883a 	add	r2,r3,r2
   1bf4c:	1007883a 	mov	r3,r2
   1bf50:	e0bffd17 	ldw	r2,-12(fp)
   1bf54:	18800025 	stbio	r2,0(r3)
   1bf58:	00001306 	br	1bfa8 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1bf5c:	e0bffc17 	ldw	r2,-16(fp)
   1bf60:	10800e17 	ldw	r2,56(r2)
   1bf64:	10800098 	cmpnei	r2,r2,2
   1bf68:	1000081e 	bne	r2,zero,1bf8c <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1bf6c:	e0bffc17 	ldw	r2,-16(fp)
   1bf70:	10c00c17 	ldw	r3,48(r2)
   1bf74:	e0bffb17 	ldw	r2,-20(fp)
   1bf78:	1885883a 	add	r2,r3,r2
   1bf7c:	1007883a 	mov	r3,r2
   1bf80:	e0bffd17 	ldw	r2,-12(fp)
   1bf84:	1880002d 	sthio	r2,0(r3)
   1bf88:	00000706 	br	1bfa8 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1bf8c:	e0bffc17 	ldw	r2,-16(fp)
   1bf90:	10c00c17 	ldw	r3,48(r2)
   1bf94:	e0bffb17 	ldw	r2,-20(fp)
   1bf98:	1885883a 	add	r2,r3,r2
   1bf9c:	1007883a 	mov	r3,r2
   1bfa0:	e0bffd17 	ldw	r2,-12(fp)
   1bfa4:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   1bfa8:	0005883a 	mov	r2,zero
}
   1bfac:	e037883a 	mov	sp,fp
   1bfb0:	df000017 	ldw	fp,0(sp)
   1bfb4:	dec00104 	addi	sp,sp,4
   1bfb8:	f800283a 	ret

0001bfbc <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   1bfbc:	defffd04 	addi	sp,sp,-12
   1bfc0:	df000215 	stw	fp,8(sp)
   1bfc4:	df000204 	addi	fp,sp,8
   1bfc8:	e13ffe15 	stw	r4,-8(fp)
   1bfcc:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   1bfd0:	e0bffe17 	ldw	r2,-8(fp)
   1bfd4:	10800a17 	ldw	r2,40(r2)
   1bfd8:	10800104 	addi	r2,r2,4
   1bfdc:	1007883a 	mov	r3,r2
   1bfe0:	e0bfff17 	ldw	r2,-4(fp)
   1bfe4:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   1bfe8:	e0bffe17 	ldw	r2,-8(fp)
   1bfec:	10800a17 	ldw	r2,40(r2)
   1bff0:	10800104 	addi	r2,r2,4
   1bff4:	10800037 	ldwio	r2,0(r2)
   1bff8:	1007883a 	mov	r3,r2
   1bffc:	e0bffe17 	ldw	r2,-8(fp)
   1c000:	10c00c15 	stw	r3,48(r2)
	return 0;
   1c004:	0005883a 	mov	r2,zero
}
   1c008:	e037883a 	mov	sp,fp
   1c00c:	df000017 	ldw	fp,0(sp)
   1c010:	dec00104 	addi	sp,sp,4
   1c014:	f800283a 	ret

0001c018 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   1c018:	defffd04 	addi	sp,sp,-12
   1c01c:	df000215 	stw	fp,8(sp)
   1c020:	dc000115 	stw	r16,4(sp)
   1c024:	df000204 	addi	fp,sp,8
   1c028:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   1c02c:	e0bffe17 	ldw	r2,-8(fp)
   1c030:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   1c034:	e0bffe17 	ldw	r2,-8(fp)
   1c038:	10800a17 	ldw	r2,40(r2)
   1c03c:	1007883a 	mov	r3,r2
   1c040:	00800044 	movi	r2,1
   1c044:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   1c048:	e0bffe17 	ldw	r2,-8(fp)
   1c04c:	10c00b17 	ldw	r3,44(r2)
   1c050:	e0bffe17 	ldw	r2,-8(fp)
   1c054:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   1c058:	e0bffe17 	ldw	r2,-8(fp)
   1c05c:	14000b15 	stw	r16,44(r2)
	return 0;
   1c060:	0005883a 	mov	r2,zero
}
   1c064:	e6ffff04 	addi	sp,fp,-4
   1c068:	df000117 	ldw	fp,4(sp)
   1c06c:	dc000017 	ldw	r16,0(sp)
   1c070:	dec00204 	addi	sp,sp,8
   1c074:	f800283a 	ret

0001c078 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   1c078:	defffe04 	addi	sp,sp,-8
   1c07c:	df000115 	stw	fp,4(sp)
   1c080:	df000104 	addi	fp,sp,4
   1c084:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   1c088:	e0bfff17 	ldw	r2,-4(fp)
   1c08c:	10800a17 	ldw	r2,40(r2)
   1c090:	10800304 	addi	r2,r2,12
   1c094:	10800037 	ldwio	r2,0(r2)
   1c098:	1080004c 	andi	r2,r2,1
}
   1c09c:	e037883a 	mov	sp,fp
   1c0a0:	df000017 	ldw	fp,0(sp)
   1c0a4:	dec00104 	addi	sp,sp,4
   1c0a8:	f800283a 	ret

0001c0ac <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   1c0ac:	defff704 	addi	sp,sp,-36
   1c0b0:	df000815 	stw	fp,32(sp)
   1c0b4:	dd400715 	stw	r21,28(sp)
   1c0b8:	dd000615 	stw	r20,24(sp)
   1c0bc:	dcc00515 	stw	r19,20(sp)
   1c0c0:	dc800415 	stw	r18,16(sp)
   1c0c4:	dc400315 	stw	r17,12(sp)
   1c0c8:	dc000215 	stw	r16,8(sp)
   1c0cc:	df000804 	addi	fp,sp,32
   1c0d0:	e13ff815 	stw	r4,-32(fp)
   1c0d4:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c0d8:	e0bff917 	ldw	r2,-28(fp)
   1c0dc:	10800058 	cmpnei	r2,r2,1
   1c0e0:	1000031e 	bne	r2,zero,1c0f0 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   1c0e4:	e0bff817 	ldw	r2,-32(fp)
   1c0e8:	14400c17 	ldw	r17,48(r2)
   1c0ec:	00000206 	br	1c0f8 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   1c0f0:	e0bff817 	ldw	r2,-32(fp)
   1c0f4:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   1c0f8:	e0bff817 	ldw	r2,-32(fp)
   1c0fc:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c100:	e0bff817 	ldw	r2,-32(fp)
   1c104:	10800e17 	ldw	r2,56(r2)
   1c108:	10800098 	cmpnei	r2,r2,2
   1c10c:	1000031e 	bne	r2,zero,1c11c <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   1c110:	8405883a 	add	r2,r16,r16
   1c114:	1021883a 	mov	r16,r2
   1c118:	00000306 	br	1c128 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   1c11c:	8405883a 	add	r2,r16,r16
   1c120:	1085883a 	add	r2,r2,r2
   1c124:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   1c128:	e0bff817 	ldw	r2,-32(fp)
   1c12c:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c130:	e0bff817 	ldw	r2,-32(fp)
   1c134:	10800d17 	ldw	r2,52(r2)
   1c138:	1000111e 	bne	r2,zero,1c180 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c13c:	e0bff817 	ldw	r2,-32(fp)
   1c140:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   1c144:	0029883a 	mov	r20,zero
   1c148:	00000b06 	br	1c178 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   1c14c:	0027883a 	mov	r19,zero
   1c150:	00000406 	br	1c164 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   1c154:	9c45883a 	add	r2,r19,r17
   1c158:	0007883a 	mov	r3,zero
   1c15c:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   1c160:	9cc00104 	addi	r19,r19,4
   1c164:	9c3ffb36 	bltu	r19,r16,1c154 <__alt_data_end+0xf001c154>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   1c168:	00800044 	movi	r2,1
   1c16c:	1544983a 	sll	r2,r2,r21
   1c170:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   1c174:	a5000044 	addi	r20,r20,1
   1c178:	a4bff436 	bltu	r20,r18,1c14c <__alt_data_end+0xf001c14c>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1c17c:	00000a06 	br	1c1a8 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   1c180:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   1c184:	0021883a 	mov	r16,zero
   1c188:	00000506 	br	1c1a0 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   1c18c:	8005883a 	mov	r2,r16
   1c190:	1445883a 	add	r2,r2,r17
   1c194:	0007883a 	mov	r3,zero
   1c198:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   1c19c:	84000104 	addi	r16,r16,4
   1c1a0:	8005883a 	mov	r2,r16
   1c1a4:	14bff936 	bltu	r2,r18,1c18c <__alt_data_end+0xf001c18c>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1c1a8:	0001883a 	nop
   1c1ac:	e6fffa04 	addi	sp,fp,-24
   1c1b0:	df000617 	ldw	fp,24(sp)
   1c1b4:	dd400517 	ldw	r21,20(sp)
   1c1b8:	dd000417 	ldw	r20,16(sp)
   1c1bc:	dcc00317 	ldw	r19,12(sp)
   1c1c0:	dc800217 	ldw	r18,8(sp)
   1c1c4:	dc400117 	ldw	r17,4(sp)
   1c1c8:	dc000017 	ldw	r16,0(sp)
   1c1cc:	dec00704 	addi	sp,sp,28
   1c1d0:	f800283a 	ret

0001c1d4 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   1c1d4:	defff304 	addi	sp,sp,-52
   1c1d8:	df000c15 	stw	fp,48(sp)
   1c1dc:	ddc00b15 	stw	r23,44(sp)
   1c1e0:	dd800a15 	stw	r22,40(sp)
   1c1e4:	dd400915 	stw	r21,36(sp)
   1c1e8:	dd000815 	stw	r20,32(sp)
   1c1ec:	dcc00715 	stw	r19,28(sp)
   1c1f0:	dc800615 	stw	r18,24(sp)
   1c1f4:	dc400515 	stw	r17,20(sp)
   1c1f8:	dc000415 	stw	r16,16(sp)
   1c1fc:	df000c04 	addi	fp,sp,48
   1c200:	e13ff415 	stw	r4,-48(fp)
   1c204:	e17ff515 	stw	r5,-44(fp)
   1c208:	e1bff615 	stw	r6,-40(fp)
   1c20c:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1c210:	e0bff417 	ldw	r2,-48(fp)
   1c214:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1c218:	e0bff417 	ldw	r2,-48(fp)
   1c21c:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1c220:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   1c224:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   1c228:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   1c22c:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   1c230:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1c234:	a580032e 	bgeu	r20,r22,1c244 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   1c238:	b02b883a 	mov	r21,r22
		l_x = r_x;
   1c23c:	a02d883a 	mov	r22,r20
		r_x = temp;
   1c240:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   1c244:	9c40032e 	bgeu	r19,r17,1c254 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   1c248:	882b883a 	mov	r21,r17
		t_y = b_y;
   1c24c:	9823883a 	mov	r17,r19
		b_y = temp;
   1c250:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   1c254:	b480892e 	bgeu	r22,r18,1c47c <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   1c258:	8c00882e 	bgeu	r17,r16,1c47c <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   1c25c:	a4800136 	bltu	r20,r18,1c264 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   1c260:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1c264:	9c000136 	bltu	r19,r16,1c26c <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   1c268:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c26c:	e0800317 	ldw	r2,12(fp)
   1c270:	10800058 	cmpnei	r2,r2,1
   1c274:	1000031e 	bne	r2,zero,1c284 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   1c278:	e0bff417 	ldw	r2,-48(fp)
   1c27c:	14000c17 	ldw	r16,48(r2)
   1c280:	00000206 	br	1c28c <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   1c284:	e0bff417 	ldw	r2,-48(fp)
   1c288:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c28c:	e0bff417 	ldw	r2,-48(fp)
   1c290:	10800d17 	ldw	r2,52(r2)
   1c294:	10003c1e 	bne	r2,zero,1c388 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c298:	e0bff417 	ldw	r2,-48(fp)
   1c29c:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1c2a0:	8d44983a 	sll	r2,r17,r21
   1c2a4:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c2a8:	e0bff417 	ldw	r2,-48(fp)
   1c2ac:	10800e17 	ldw	r2,56(r2)
   1c2b0:	10800058 	cmpnei	r2,r2,1
   1c2b4:	10000f1e 	bne	r2,zero,1c2f4 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   1c2b8:	8825883a 	mov	r18,r17
   1c2bc:	00000b06 	br	1c2ec <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   1c2c0:	b023883a 	mov	r17,r22
   1c2c4:	00000406 	br	1c2d8 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1c2c8:	8c05883a 	add	r2,r17,r16
   1c2cc:	b807883a 	mov	r3,r23
   1c2d0:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c2d4:	8c400044 	addi	r17,r17,1
   1c2d8:	a47ffb2e 	bgeu	r20,r17,1c2c8 <__alt_data_end+0xf001c2c8>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   1c2dc:	00800044 	movi	r2,1
   1c2e0:	1544983a 	sll	r2,r2,r21
   1c2e4:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c2e8:	94800044 	addi	r18,r18,1
   1c2ec:	9cbff42e 	bgeu	r19,r18,1c2c0 <__alt_data_end+0xf001c2c0>
   1c2f0:	00006306 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c2f4:	e0bff417 	ldw	r2,-48(fp)
   1c2f8:	10800e17 	ldw	r2,56(r2)
   1c2fc:	10800098 	cmpnei	r2,r2,2
   1c300:	1000101e 	bne	r2,zero,1c344 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   1c304:	8825883a 	mov	r18,r17
   1c308:	00000c06 	br	1c33c <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   1c30c:	b023883a 	mov	r17,r22
   1c310:	00000506 	br	1c328 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   1c314:	8c45883a 	add	r2,r17,r17
   1c318:	1405883a 	add	r2,r2,r16
   1c31c:	b807883a 	mov	r3,r23
   1c320:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c324:	8c400044 	addi	r17,r17,1
   1c328:	a47ffa2e 	bgeu	r20,r17,1c314 <__alt_data_end+0xf001c314>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   1c32c:	00800044 	movi	r2,1
   1c330:	1544983a 	sll	r2,r2,r21
   1c334:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c338:	94800044 	addi	r18,r18,1
   1c33c:	9cbff32e 	bgeu	r19,r18,1c30c <__alt_data_end+0xf001c30c>
   1c340:	00004f06 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c344:	8825883a 	mov	r18,r17
   1c348:	00000d06 	br	1c380 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   1c34c:	b023883a 	mov	r17,r22
   1c350:	00000606 	br	1c36c <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   1c354:	8c45883a 	add	r2,r17,r17
   1c358:	1085883a 	add	r2,r2,r2
   1c35c:	1405883a 	add	r2,r2,r16
   1c360:	b807883a 	mov	r3,r23
   1c364:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c368:	8c400044 	addi	r17,r17,1
   1c36c:	a47ff92e 	bgeu	r20,r17,1c354 <__alt_data_end+0xf001c354>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   1c370:	00800044 	movi	r2,1
   1c374:	1544983a 	sll	r2,r2,r21
   1c378:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c37c:	94800044 	addi	r18,r18,1
   1c380:	9cbff22e 	bgeu	r19,r18,1c34c <__alt_data_end+0xf001c34c>
   1c384:	00003e06 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c388:	e0bff417 	ldw	r2,-48(fp)
   1c38c:	10800e17 	ldw	r2,56(r2)
   1c390:	10800058 	cmpnei	r2,r2,1
   1c394:	10000f1e 	bne	r2,zero,1c3d4 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   1c398:	8c85383a 	mul	r2,r17,r18
   1c39c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c3a0:	882b883a 	mov	r21,r17
   1c3a4:	00000906 	br	1c3cc <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   1c3a8:	b023883a 	mov	r17,r22
   1c3ac:	00000406 	br	1c3c0 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1c3b0:	8c05883a 	add	r2,r17,r16
   1c3b4:	b807883a 	mov	r3,r23
   1c3b8:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c3bc:	8c400044 	addi	r17,r17,1
   1c3c0:	a47ffb2e 	bgeu	r20,r17,1c3b0 <__alt_data_end+0xf001c3b0>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   1c3c4:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c3c8:	ad400044 	addi	r21,r21,1
   1c3cc:	9d7ff62e 	bgeu	r19,r21,1c3a8 <__alt_data_end+0xf001c3a8>
   1c3d0:	00002b06 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c3d4:	e0bff417 	ldw	r2,-48(fp)
   1c3d8:	10800e17 	ldw	r2,56(r2)
   1c3dc:	10800098 	cmpnei	r2,r2,2
   1c3e0:	1000121e 	bne	r2,zero,1c42c <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   1c3e4:	9485883a 	add	r2,r18,r18
   1c3e8:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   1c3ec:	8c85383a 	mul	r2,r17,r18
   1c3f0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c3f4:	882b883a 	mov	r21,r17
   1c3f8:	00000a06 	br	1c424 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   1c3fc:	b023883a 	mov	r17,r22
   1c400:	00000506 	br	1c418 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   1c404:	8c45883a 	add	r2,r17,r17
   1c408:	1405883a 	add	r2,r2,r16
   1c40c:	b807883a 	mov	r3,r23
   1c410:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c414:	8c400044 	addi	r17,r17,1
   1c418:	a47ffa2e 	bgeu	r20,r17,1c404 <__alt_data_end+0xf001c404>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   1c41c:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c420:	ad400044 	addi	r21,r21,1
   1c424:	9d7ff52e 	bgeu	r19,r21,1c3fc <__alt_data_end+0xf001c3fc>
   1c428:	00001506 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1c42c:	9485883a 	add	r2,r18,r18
   1c430:	1085883a 	add	r2,r2,r2
   1c434:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   1c438:	8c85383a 	mul	r2,r17,r18
   1c43c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c440:	882b883a 	mov	r21,r17
   1c444:	00000b06 	br	1c474 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   1c448:	b023883a 	mov	r17,r22
   1c44c:	00000606 	br	1c468 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   1c450:	8c45883a 	add	r2,r17,r17
   1c454:	1085883a 	add	r2,r2,r2
   1c458:	1405883a 	add	r2,r2,r16
   1c45c:	b807883a 	mov	r3,r23
   1c460:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c464:	8c400044 	addi	r17,r17,1
   1c468:	a47ff92e 	bgeu	r20,r17,1c450 <__alt_data_end+0xf001c450>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   1c46c:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c470:	ad400044 	addi	r21,r21,1
   1c474:	9d7ff42e 	bgeu	r19,r21,1c448 <__alt_data_end+0xf001c448>
   1c478:	00000106 	br	1c480 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1c47c:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   1c480:	e6fff804 	addi	sp,fp,-32
   1c484:	df000817 	ldw	fp,32(sp)
   1c488:	ddc00717 	ldw	r23,28(sp)
   1c48c:	dd800617 	ldw	r22,24(sp)
   1c490:	dd400517 	ldw	r21,20(sp)
   1c494:	dd000417 	ldw	r20,16(sp)
   1c498:	dcc00317 	ldw	r19,12(sp)
   1c49c:	dc800217 	ldw	r18,8(sp)
   1c4a0:	dc400117 	ldw	r17,4(sp)
   1c4a4:	dc000017 	ldw	r16,0(sp)
   1c4a8:	dec00904 	addi	sp,sp,36
   1c4ac:	f800283a 	ret

0001c4b0 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   1c4b0:	defff404 	addi	sp,sp,-48
   1c4b4:	df000b15 	stw	fp,44(sp)
   1c4b8:	dd800a15 	stw	r22,40(sp)
   1c4bc:	dd400915 	stw	r21,36(sp)
   1c4c0:	dd000815 	stw	r20,32(sp)
   1c4c4:	dcc00715 	stw	r19,28(sp)
   1c4c8:	dc800615 	stw	r18,24(sp)
   1c4cc:	dc400515 	stw	r17,20(sp)
   1c4d0:	dc000415 	stw	r16,16(sp)
   1c4d4:	df000b04 	addi	fp,sp,44
   1c4d8:	e13ff515 	stw	r4,-44(fp)
   1c4dc:	e17ff615 	stw	r5,-40(fp)
   1c4e0:	e1bff715 	stw	r6,-36(fp)
   1c4e4:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1c4e8:	e0bff517 	ldw	r2,-44(fp)
   1c4ec:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1c4f0:	e0bff517 	ldw	r2,-44(fp)
   1c4f4:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1c4f8:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   1c4fc:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   1c500:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   1c504:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1c508:	9c40032e 	bgeu	r19,r17,1c518 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   1c50c:	882d883a 	mov	r22,r17
		l_x = r_x;
   1c510:	9823883a 	mov	r17,r19
		r_x = temp;
   1c514:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   1c518:	8c805d2e 	bgeu	r17,r18,1c690 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   1c51c:	a4005c2e 	bgeu	r20,r16,1c690 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   1c520:	9c800136 	bltu	r19,r18,1c528 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   1c524:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c528:	e0800217 	ldw	r2,8(fp)
   1c52c:	10800058 	cmpnei	r2,r2,1
   1c530:	1000031e 	bne	r2,zero,1c540 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   1c534:	e0bff517 	ldw	r2,-44(fp)
   1c538:	14000c17 	ldw	r16,48(r2)
   1c53c:	00000206 	br	1c548 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   1c540:	e0bff517 	ldw	r2,-44(fp)
   1c544:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c548:	e0bff517 	ldw	r2,-44(fp)
   1c54c:	10800d17 	ldw	r2,52(r2)
   1c550:	1000231e 	bne	r2,zero,1c5e0 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c554:	e0bff517 	ldw	r2,-44(fp)
   1c558:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   1c55c:	a484983a 	sll	r2,r20,r18
   1c560:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c564:	e0bff517 	ldw	r2,-44(fp)
   1c568:	10800e17 	ldw	r2,56(r2)
   1c56c:	10800058 	cmpnei	r2,r2,1
   1c570:	1000071e 	bne	r2,zero,1c590 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   1c574:	00000406 	br	1c588 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1c578:	8c05883a 	add	r2,r17,r16
   1c57c:	a807883a 	mov	r3,r21
   1c580:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1c584:	8c400044 	addi	r17,r17,1
   1c588:	9c7ffb2e 	bgeu	r19,r17,1c578 <__alt_data_end+0xf001c578>
   1c58c:	00004106 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c590:	e0bff517 	ldw	r2,-44(fp)
   1c594:	10800e17 	ldw	r2,56(r2)
   1c598:	10800098 	cmpnei	r2,r2,2
   1c59c:	10000e1e 	bne	r2,zero,1c5d8 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   1c5a0:	00000506 	br	1c5b8 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1c5a4:	8c45883a 	add	r2,r17,r17
   1c5a8:	1405883a 	add	r2,r2,r16
   1c5ac:	a807883a 	mov	r3,r21
   1c5b0:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1c5b4:	8c400044 	addi	r17,r17,1
   1c5b8:	9c7ffa2e 	bgeu	r19,r17,1c5a4 <__alt_data_end+0xf001c5a4>
   1c5bc:	00003506 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1c5c0:	8c45883a 	add	r2,r17,r17
   1c5c4:	1085883a 	add	r2,r2,r2
   1c5c8:	1405883a 	add	r2,r2,r16
   1c5cc:	a807883a 	mov	r3,r21
   1c5d0:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   1c5d4:	8c400044 	addi	r17,r17,1
   1c5d8:	9c7ff92e 	bgeu	r19,r17,1c5c0 <__alt_data_end+0xf001c5c0>
   1c5dc:	00002d06 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c5e0:	e0bff517 	ldw	r2,-44(fp)
   1c5e4:	10800e17 	ldw	r2,56(r2)
   1c5e8:	10800058 	cmpnei	r2,r2,1
   1c5ec:	1000091e 	bne	r2,zero,1c614 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   1c5f0:	a485383a 	mul	r2,r20,r18
   1c5f4:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c5f8:	00000406 	br	1c60c <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1c5fc:	8c05883a 	add	r2,r17,r16
   1c600:	a807883a 	mov	r3,r21
   1c604:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1c608:	8c400044 	addi	r17,r17,1
   1c60c:	9c7ffb2e 	bgeu	r19,r17,1c5fc <__alt_data_end+0xf001c5fc>
   1c610:	00002006 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c614:	e0bff517 	ldw	r2,-44(fp)
   1c618:	10800e17 	ldw	r2,56(r2)
   1c61c:	10800098 	cmpnei	r2,r2,2
   1c620:	10000c1e 	bne	r2,zero,1c654 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   1c624:	9485883a 	add	r2,r18,r18
   1c628:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1c62c:	a485383a 	mul	r2,r20,r18
   1c630:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c634:	00000506 	br	1c64c <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1c638:	8c45883a 	add	r2,r17,r17
   1c63c:	1405883a 	add	r2,r2,r16
   1c640:	a807883a 	mov	r3,r21
   1c644:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1c648:	8c400044 	addi	r17,r17,1
   1c64c:	9c7ffa2e 	bgeu	r19,r17,1c638 <__alt_data_end+0xf001c638>
   1c650:	00001006 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1c654:	9485883a 	add	r2,r18,r18
   1c658:	1085883a 	add	r2,r2,r2
   1c65c:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1c660:	a485383a 	mul	r2,r20,r18
   1c664:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c668:	00000606 	br	1c684 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1c66c:	8c45883a 	add	r2,r17,r17
   1c670:	1085883a 	add	r2,r2,r2
   1c674:	1405883a 	add	r2,r2,r16
   1c678:	a807883a 	mov	r3,r21
   1c67c:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1c680:	8c400044 	addi	r17,r17,1
   1c684:	9c7ff92e 	bgeu	r19,r17,1c66c <__alt_data_end+0xf001c66c>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   1c688:	84a1883a 	add	r16,r16,r18
   1c68c:	00000106 	br	1c694 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1c690:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   1c694:	e6fff904 	addi	sp,fp,-28
   1c698:	df000717 	ldw	fp,28(sp)
   1c69c:	dd800617 	ldw	r22,24(sp)
   1c6a0:	dd400517 	ldw	r21,20(sp)
   1c6a4:	dd000417 	ldw	r20,16(sp)
   1c6a8:	dcc00317 	ldw	r19,12(sp)
   1c6ac:	dc800217 	ldw	r18,8(sp)
   1c6b0:	dc400117 	ldw	r17,4(sp)
   1c6b4:	dc000017 	ldw	r16,0(sp)
   1c6b8:	dec00804 	addi	sp,sp,32
   1c6bc:	f800283a 	ret

0001c6c0 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   1c6c0:	defff404 	addi	sp,sp,-48
   1c6c4:	df000b15 	stw	fp,44(sp)
   1c6c8:	dd800a15 	stw	r22,40(sp)
   1c6cc:	dd400915 	stw	r21,36(sp)
   1c6d0:	dd000815 	stw	r20,32(sp)
   1c6d4:	dcc00715 	stw	r19,28(sp)
   1c6d8:	dc800615 	stw	r18,24(sp)
   1c6dc:	dc400515 	stw	r17,20(sp)
   1c6e0:	dc000415 	stw	r16,16(sp)
   1c6e4:	df000b04 	addi	fp,sp,44
   1c6e8:	e13ff515 	stw	r4,-44(fp)
   1c6ec:	e17ff615 	stw	r5,-40(fp)
   1c6f0:	e1bff715 	stw	r6,-36(fp)
   1c6f4:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1c6f8:	e0bff517 	ldw	r2,-44(fp)
   1c6fc:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1c700:	e0bff517 	ldw	r2,-44(fp)
   1c704:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   1c708:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   1c70c:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   1c710:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   1c714:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   1c718:	9d00032e 	bgeu	r19,r20,1c728 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   1c71c:	a02b883a 	mov	r21,r20
		t_y = b_y;
   1c720:	9829883a 	mov	r20,r19
		b_y = temp;
   1c724:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   1c728:	94406c2e 	bgeu	r18,r17,1c8dc <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   1c72c:	a4006b2e 	bgeu	r20,r16,1c8dc <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1c730:	9c000136 	bltu	r19,r16,1c738 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   1c734:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c738:	e0800217 	ldw	r2,8(fp)
   1c73c:	10800058 	cmpnei	r2,r2,1
   1c740:	1000031e 	bne	r2,zero,1c750 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   1c744:	e0bff517 	ldw	r2,-44(fp)
   1c748:	14000c17 	ldw	r16,48(r2)
   1c74c:	00000206 	br	1c758 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   1c750:	e0bff517 	ldw	r2,-44(fp)
   1c754:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c758:	e0bff517 	ldw	r2,-44(fp)
   1c75c:	10800d17 	ldw	r2,52(r2)
   1c760:	1000301e 	bne	r2,zero,1c824 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c764:	e0bff517 	ldw	r2,-44(fp)
   1c768:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1c76c:	a544983a 	sll	r2,r20,r21
   1c770:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c774:	e0bff517 	ldw	r2,-44(fp)
   1c778:	10800e17 	ldw	r2,56(r2)
   1c77c:	10800058 	cmpnei	r2,r2,1
   1c780:	10000b1e 	bne	r2,zero,1c7b0 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   1c784:	a023883a 	mov	r17,r20
   1c788:	00000706 	br	1c7a8 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1c78c:	9405883a 	add	r2,r18,r16
   1c790:	b007883a 	mov	r3,r22
   1c794:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1c798:	00800044 	movi	r2,1
   1c79c:	1544983a 	sll	r2,r2,r21
   1c7a0:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c7a4:	8c400044 	addi	r17,r17,1
   1c7a8:	9c7ff82e 	bgeu	r19,r17,1c78c <__alt_data_end+0xf001c78c>
   1c7ac:	00004c06 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c7b0:	e0bff517 	ldw	r2,-44(fp)
   1c7b4:	10800e17 	ldw	r2,56(r2)
   1c7b8:	10800098 	cmpnei	r2,r2,2
   1c7bc:	10000c1e 	bne	r2,zero,1c7f0 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   1c7c0:	a023883a 	mov	r17,r20
   1c7c4:	00000806 	br	1c7e8 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1c7c8:	9485883a 	add	r2,r18,r18
   1c7cc:	1405883a 	add	r2,r2,r16
   1c7d0:	b007883a 	mov	r3,r22
   1c7d4:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1c7d8:	00800044 	movi	r2,1
   1c7dc:	1544983a 	sll	r2,r2,r21
   1c7e0:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c7e4:	8c400044 	addi	r17,r17,1
   1c7e8:	9c7ff72e 	bgeu	r19,r17,1c7c8 <__alt_data_end+0xf001c7c8>
   1c7ec:	00003c06 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c7f0:	a023883a 	mov	r17,r20
   1c7f4:	00000906 	br	1c81c <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1c7f8:	9485883a 	add	r2,r18,r18
   1c7fc:	1085883a 	add	r2,r2,r2
   1c800:	1405883a 	add	r2,r2,r16
   1c804:	b007883a 	mov	r3,r22
   1c808:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1c80c:	00800044 	movi	r2,1
   1c810:	1544983a 	sll	r2,r2,r21
   1c814:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c818:	8c400044 	addi	r17,r17,1
   1c81c:	9c7ff62e 	bgeu	r19,r17,1c7f8 <__alt_data_end+0xf001c7f8>
   1c820:	00002f06 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c824:	e0bff517 	ldw	r2,-44(fp)
   1c828:	10800e17 	ldw	r2,56(r2)
   1c82c:	10800058 	cmpnei	r2,r2,1
   1c830:	10000a1e 	bne	r2,zero,1c85c <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   1c834:	a445383a 	mul	r2,r20,r17
   1c838:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c83c:	00000506 	br	1c854 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1c840:	9405883a 	add	r2,r18,r16
   1c844:	b007883a 	mov	r3,r22
   1c848:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   1c84c:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c850:	a5000044 	addi	r20,r20,1
   1c854:	9d3ffa2e 	bgeu	r19,r20,1c840 <__alt_data_end+0xf001c840>
   1c858:	00002106 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c85c:	e0bff517 	ldw	r2,-44(fp)
   1c860:	10800e17 	ldw	r2,56(r2)
   1c864:	10800098 	cmpnei	r2,r2,2
   1c868:	10000d1e 	bne	r2,zero,1c8a0 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   1c86c:	8c45883a 	add	r2,r17,r17
   1c870:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1c874:	a445383a 	mul	r2,r20,r17
   1c878:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c87c:	00000606 	br	1c898 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1c880:	9485883a 	add	r2,r18,r18
   1c884:	1405883a 	add	r2,r2,r16
   1c888:	b007883a 	mov	r3,r22
   1c88c:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   1c890:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c894:	a5000044 	addi	r20,r20,1
   1c898:	9d3ff92e 	bgeu	r19,r20,1c880 <__alt_data_end+0xf001c880>
   1c89c:	00001006 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1c8a0:	8c45883a 	add	r2,r17,r17
   1c8a4:	1085883a 	add	r2,r2,r2
   1c8a8:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1c8ac:	a445383a 	mul	r2,r20,r17
   1c8b0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c8b4:	00000706 	br	1c8d4 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1c8b8:	9485883a 	add	r2,r18,r18
   1c8bc:	1085883a 	add	r2,r2,r2
   1c8c0:	1405883a 	add	r2,r2,r16
   1c8c4:	b007883a 	mov	r3,r22
   1c8c8:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   1c8cc:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c8d0:	a5000044 	addi	r20,r20,1
   1c8d4:	9d3ff82e 	bgeu	r19,r20,1c8b8 <__alt_data_end+0xf001c8b8>
   1c8d8:	00000106 	br	1c8e0 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1c8dc:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   1c8e0:	e6fff904 	addi	sp,fp,-28
   1c8e4:	df000717 	ldw	fp,28(sp)
   1c8e8:	dd800617 	ldw	r22,24(sp)
   1c8ec:	dd400517 	ldw	r21,20(sp)
   1c8f0:	dd000417 	ldw	r20,16(sp)
   1c8f4:	dcc00317 	ldw	r19,12(sp)
   1c8f8:	dc800217 	ldw	r18,8(sp)
   1c8fc:	dc400117 	ldw	r17,4(sp)
   1c900:	dc000017 	ldw	r16,0(sp)
   1c904:	dec00804 	addi	sp,sp,32
   1c908:	f800283a 	ret

0001c90c <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   1c90c:	defff804 	addi	sp,sp,-32
   1c910:	dfc00715 	stw	ra,28(sp)
   1c914:	df000615 	stw	fp,24(sp)
   1c918:	df000604 	addi	fp,sp,24
   1c91c:	e13ffc15 	stw	r4,-16(fp)
   1c920:	e17ffd15 	stw	r5,-12(fp)
   1c924:	e1bffe15 	stw	r6,-8(fp)
   1c928:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   1c92c:	e0800417 	ldw	r2,16(fp)
   1c930:	d8800115 	stw	r2,4(sp)
   1c934:	e0800317 	ldw	r2,12(fp)
   1c938:	d8800015 	stw	r2,0(sp)
   1c93c:	e1fffe17 	ldw	r7,-8(fp)
   1c940:	e1bfff17 	ldw	r6,-4(fp)
   1c944:	e17ffd17 	ldw	r5,-12(fp)
   1c948:	e13ffc17 	ldw	r4,-16(fp)
   1c94c:	001c4b00 	call	1c4b0 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   1c950:	e0800417 	ldw	r2,16(fp)
   1c954:	d8800115 	stw	r2,4(sp)
   1c958:	e0800317 	ldw	r2,12(fp)
   1c95c:	d8800015 	stw	r2,0(sp)
   1c960:	e1c00217 	ldw	r7,8(fp)
   1c964:	e1bfff17 	ldw	r6,-4(fp)
   1c968:	e17ffd17 	ldw	r5,-12(fp)
   1c96c:	e13ffc17 	ldw	r4,-16(fp)
   1c970:	001c4b00 	call	1c4b0 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   1c974:	e0800417 	ldw	r2,16(fp)
   1c978:	d8800115 	stw	r2,4(sp)
   1c97c:	e0800317 	ldw	r2,12(fp)
   1c980:	d8800015 	stw	r2,0(sp)
   1c984:	e1c00217 	ldw	r7,8(fp)
   1c988:	e1bffe17 	ldw	r6,-8(fp)
   1c98c:	e17ffd17 	ldw	r5,-12(fp)
   1c990:	e13ffc17 	ldw	r4,-16(fp)
   1c994:	001c6c00 	call	1c6c0 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   1c998:	e0800417 	ldw	r2,16(fp)
   1c99c:	d8800115 	stw	r2,4(sp)
   1c9a0:	e0800317 	ldw	r2,12(fp)
   1c9a4:	d8800015 	stw	r2,0(sp)
   1c9a8:	e1c00217 	ldw	r7,8(fp)
   1c9ac:	e1bffe17 	ldw	r6,-8(fp)
   1c9b0:	e17fff17 	ldw	r5,-4(fp)
   1c9b4:	e13ffc17 	ldw	r4,-16(fp)
   1c9b8:	001c6c00 	call	1c6c0 <alt_up_pixel_buffer_dma_draw_vline>
}
   1c9bc:	0001883a 	nop
   1c9c0:	e037883a 	mov	sp,fp
   1c9c4:	dfc00117 	ldw	ra,4(sp)
   1c9c8:	df000017 	ldw	fp,0(sp)
   1c9cc:	dec00204 	addi	sp,sp,8
   1c9d0:	f800283a 	ret

0001c9d4 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   1c9d4:	deffff04 	addi	sp,sp,-4
   1c9d8:	df000015 	stw	fp,0(sp)
   1c9dc:	d839883a 	mov	fp,sp
   1c9e0:	2005883a 	mov	r2,r4
   1c9e4:	3007883a 	mov	r3,r6
   1c9e8:	3809883a 	mov	r4,r7
   1c9ec:	e1800117 	ldw	r6,4(fp)
   1c9f0:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   1c9f4:	3800051e 	bne	r7,zero,1ca0c <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   1c9f8:	2909383a 	mul	r4,r5,r4
   1c9fc:	20c7883a 	add	r3,r4,r3
   1ca00:	1885883a 	add	r2,r3,r2
   1ca04:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1ca08:	00000e06 	br	1ca44 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   1ca0c:	39c00058 	cmpnei	r7,r7,1
   1ca10:	3800061e 	bne	r7,zero,1ca2c <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   1ca14:	2909383a 	mul	r4,r5,r4
   1ca18:	20c7883a 	add	r3,r4,r3
   1ca1c:	18c7883a 	add	r3,r3,r3
   1ca20:	1885883a 	add	r2,r3,r2
   1ca24:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1ca28:	00000606 	br	1ca44 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   1ca2c:	2909383a 	mul	r4,r5,r4
   1ca30:	20c7883a 	add	r3,r4,r3
   1ca34:	18c7883a 	add	r3,r3,r3
   1ca38:	18c7883a 	add	r3,r3,r3
   1ca3c:	1885883a 	add	r2,r3,r2
   1ca40:	11800035 	stwio	r6,0(r2)
}
   1ca44:	0001883a 	nop
   1ca48:	e037883a 	mov	sp,fp
   1ca4c:	df000017 	ldw	fp,0(sp)
   1ca50:	dec00104 	addi	sp,sp,4
   1ca54:	f800283a 	ret

0001ca58 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   1ca58:	deffeb04 	addi	sp,sp,-84
   1ca5c:	dfc01415 	stw	ra,80(sp)
   1ca60:	df001315 	stw	fp,76(sp)
   1ca64:	ddc01215 	stw	r23,72(sp)
   1ca68:	dd801115 	stw	r22,68(sp)
   1ca6c:	dd401015 	stw	r21,64(sp)
   1ca70:	dd000f15 	stw	r20,60(sp)
   1ca74:	dcc00e15 	stw	r19,56(sp)
   1ca78:	dc800d15 	stw	r18,52(sp)
   1ca7c:	dc400c15 	stw	r17,48(sp)
   1ca80:	dc000b15 	stw	r16,44(sp)
   1ca84:	df001304 	addi	fp,sp,76
   1ca88:	e13fef15 	stw	r4,-68(fp)
   1ca8c:	e17ff015 	stw	r5,-64(fp)
   1ca90:	e1bff115 	stw	r6,-60(fp)
   1ca94:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1ca98:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   1ca9c:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1caa0:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   1caa4:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1caa8:	a4c5c83a 	sub	r2,r20,r19
   1caac:	1000010e 	bge	r2,zero,1cab4 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1cab0:	0085c83a 	sub	r2,zero,r2
   1cab4:	1007883a 	mov	r3,r2
   1cab8:	9445c83a 	sub	r2,r18,r17
   1cabc:	1000010e 	bge	r2,zero,1cac4 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1cac0:	0085c83a 	sub	r2,zero,r2
   1cac4:	10c4803a 	cmplt	r2,r2,r3
   1cac8:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1cacc:	e0bfef17 	ldw	r2,-68(fp)
   1cad0:	10800e17 	ldw	r2,56(r2)
   1cad4:	10800060 	cmpeqi	r2,r2,1
   1cad8:	1000081e 	bne	r2,zero,1cafc <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   1cadc:	e0bfef17 	ldw	r2,-68(fp)
   1cae0:	10800e17 	ldw	r2,56(r2)
   1cae4:	10800098 	cmpnei	r2,r2,2
   1cae8:	1000021e 	bne	r2,zero,1caf4 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   1caec:	00800044 	movi	r2,1
   1caf0:	00000306 	br	1cb00 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   1caf4:	00800084 	movi	r2,2
   1caf8:	00000106 	br	1cb00 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1cafc:	0005883a 	mov	r2,zero
   1cb00:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   1cb04:	e0800317 	ldw	r2,12(fp)
   1cb08:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   1cb0c:	e0bfef17 	ldw	r2,-68(fp)
   1cb10:	10800d17 	ldw	r2,52(r2)
   1cb14:	1000071e 	bne	r2,zero,1cb34 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   1cb18:	e0bfef17 	ldw	r2,-68(fp)
   1cb1c:	10801317 	ldw	r2,76(r2)
   1cb20:	e0fff417 	ldw	r3,-48(fp)
   1cb24:	10c5c83a 	sub	r2,r2,r3
   1cb28:	00c00044 	movi	r3,1
   1cb2c:	1884983a 	sll	r2,r3,r2
   1cb30:	00000206 	br	1cb3c <alt_up_pixel_buffer_dma_draw_line+0xe4>
   1cb34:	e0bfef17 	ldw	r2,-68(fp)
   1cb38:	10800f17 	ldw	r2,60(r2)
   1cb3c:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1cb40:	e0800417 	ldw	r2,16(fp)
   1cb44:	10800058 	cmpnei	r2,r2,1
   1cb48:	1000031e 	bne	r2,zero,1cb58 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   1cb4c:	e0bfef17 	ldw	r2,-68(fp)
   1cb50:	15c00c17 	ldw	r23,48(r2)
   1cb54:	00000206 	br	1cb60 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   1cb58:	e0bfef17 	ldw	r2,-68(fp)
   1cb5c:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1cb60:	e0bff307 	ldb	r2,-52(fp)
   1cb64:	0080060e 	bge	zero,r2,1cb80 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   1cb68:	8821883a 	mov	r16,r17
		x_0 = y_0;
   1cb6c:	9823883a 	mov	r17,r19
		y_0 = error;
   1cb70:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   1cb74:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1cb78:	a025883a 	mov	r18,r20
		y_1 = error;
   1cb7c:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1cb80:	9440060e 	bge	r18,r17,1cb9c <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   1cb84:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1cb88:	9023883a 	mov	r17,r18
		x_1 = error;
   1cb8c:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1cb90:	9821883a 	mov	r16,r19
		y_0 = y_1;
   1cb94:	a027883a 	mov	r19,r20
		y_1 = error;
   1cb98:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   1cb9c:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1cba0:	a4c5c83a 	sub	r2,r20,r19
   1cba4:	1000010e 	bge	r2,zero,1cbac <alt_up_pixel_buffer_dma_draw_line+0x154>
   1cba8:	0085c83a 	sub	r2,zero,r2
   1cbac:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1cbb0:	a804d7fa 	srli	r2,r21,31
   1cbb4:	1545883a 	add	r2,r2,r21
   1cbb8:	1005d07a 	srai	r2,r2,1
   1cbbc:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1cbc0:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   1cbc4:	9d00020e 	bge	r19,r20,1cbd0 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1cbc8:	04c00044 	movi	r19,1
   1cbcc:	00000106 	br	1cbd4 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1cbd0:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   1cbd4:	e0bff307 	ldb	r2,-52(fp)
   1cbd8:	10800058 	cmpnei	r2,r2,1
   1cbdc:	1000211e 	bne	r2,zero,1cc64 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1cbe0:	00000f06 	br	1cc20 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   1cbe4:	e0bff417 	ldw	r2,-48(fp)
   1cbe8:	d8800115 	stw	r2,4(sp)
   1cbec:	e0bff517 	ldw	r2,-44(fp)
   1cbf0:	d8800015 	stw	r2,0(sp)
   1cbf4:	880f883a 	mov	r7,r17
   1cbf8:	b00d883a 	mov	r6,r22
   1cbfc:	e17ff617 	ldw	r5,-40(fp)
   1cc00:	b809883a 	mov	r4,r23
   1cc04:	001c9d40 	call	1c9d4 <helper_plot_pixel>
			error = error + deltay;
   1cc08:	e0bff717 	ldw	r2,-36(fp)
   1cc0c:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1cc10:	0400020e 	bge	zero,r16,1cc1c <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   1cc14:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1cc18:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   1cc1c:	8c400044 	addi	r17,r17,1
   1cc20:	947ff00e 	bge	r18,r17,1cbe4 <__alt_data_end+0xf001cbe4>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1cc24:	00001006 	br	1cc68 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   1cc28:	e0bff417 	ldw	r2,-48(fp)
   1cc2c:	d8800115 	stw	r2,4(sp)
   1cc30:	e0bff517 	ldw	r2,-44(fp)
   1cc34:	d8800015 	stw	r2,0(sp)
   1cc38:	b00f883a 	mov	r7,r22
   1cc3c:	880d883a 	mov	r6,r17
   1cc40:	e17ff617 	ldw	r5,-40(fp)
   1cc44:	b809883a 	mov	r4,r23
   1cc48:	001c9d40 	call	1c9d4 <helper_plot_pixel>
			error = error + deltay;
   1cc4c:	e0bff717 	ldw	r2,-36(fp)
   1cc50:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1cc54:	0400020e 	bge	zero,r16,1cc60 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   1cc58:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1cc5c:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1cc60:	8c400044 	addi	r17,r17,1
   1cc64:	947ff00e 	bge	r18,r17,1cc28 <__alt_data_end+0xf001cc28>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1cc68:	0001883a 	nop
   1cc6c:	e6fff804 	addi	sp,fp,-32
   1cc70:	dfc00917 	ldw	ra,36(sp)
   1cc74:	df000817 	ldw	fp,32(sp)
   1cc78:	ddc00717 	ldw	r23,28(sp)
   1cc7c:	dd800617 	ldw	r22,24(sp)
   1cc80:	dd400517 	ldw	r21,20(sp)
   1cc84:	dd000417 	ldw	r20,16(sp)
   1cc88:	dcc00317 	ldw	r19,12(sp)
   1cc8c:	dc800217 	ldw	r18,8(sp)
   1cc90:	dc400117 	ldw	r17,4(sp)
   1cc94:	dc000017 	ldw	r16,0(sp)
   1cc98:	dec00a04 	addi	sp,sp,40
   1cc9c:	f800283a 	ret

0001cca0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1cca0:	defff504 	addi	sp,sp,-44
   1cca4:	df000a15 	stw	fp,40(sp)
   1cca8:	df000a04 	addi	fp,sp,40
   1ccac:	e13ffc15 	stw	r4,-16(fp)
   1ccb0:	e17ffd15 	stw	r5,-12(fp)
   1ccb4:	e1bffe15 	stw	r6,-8(fp)
   1ccb8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1ccbc:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1ccc0:	d0a04c17 	ldw	r2,-32464(gp)
  
  if (alt_ticks_per_second ())
   1ccc4:	10003c26 	beq	r2,zero,1cdb8 <alt_alarm_start+0x118>
  {
    if (alarm)
   1ccc8:	e0bffc17 	ldw	r2,-16(fp)
   1cccc:	10003826 	beq	r2,zero,1cdb0 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   1ccd0:	e0bffc17 	ldw	r2,-16(fp)
   1ccd4:	e0fffe17 	ldw	r3,-8(fp)
   1ccd8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1ccdc:	e0bffc17 	ldw	r2,-16(fp)
   1cce0:	e0ffff17 	ldw	r3,-4(fp)
   1cce4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1cce8:	0005303a 	rdctl	r2,status
   1ccec:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1ccf0:	e0fff917 	ldw	r3,-28(fp)
   1ccf4:	00bfff84 	movi	r2,-2
   1ccf8:	1884703a 	and	r2,r3,r2
   1ccfc:	1001703a 	wrctl	status,r2
  
  return context;
   1cd00:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1cd04:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1cd08:	d0a04d17 	ldw	r2,-32460(gp)
      
      current_nticks = alt_nticks();
   1cd0c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1cd10:	e0fffd17 	ldw	r3,-12(fp)
   1cd14:	e0bff617 	ldw	r2,-40(fp)
   1cd18:	1885883a 	add	r2,r3,r2
   1cd1c:	10c00044 	addi	r3,r2,1
   1cd20:	e0bffc17 	ldw	r2,-16(fp)
   1cd24:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1cd28:	e0bffc17 	ldw	r2,-16(fp)
   1cd2c:	10c00217 	ldw	r3,8(r2)
   1cd30:	e0bff617 	ldw	r2,-40(fp)
   1cd34:	1880042e 	bgeu	r3,r2,1cd48 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1cd38:	e0bffc17 	ldw	r2,-16(fp)
   1cd3c:	00c00044 	movi	r3,1
   1cd40:	10c00405 	stb	r3,16(r2)
   1cd44:	00000206 	br	1cd50 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1cd48:	e0bffc17 	ldw	r2,-16(fp)
   1cd4c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1cd50:	e0bffc17 	ldw	r2,-16(fp)
   1cd54:	d0e01504 	addi	r3,gp,-32684
   1cd58:	e0fffa15 	stw	r3,-24(fp)
   1cd5c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1cd60:	e0bffb17 	ldw	r2,-20(fp)
   1cd64:	e0fffa17 	ldw	r3,-24(fp)
   1cd68:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1cd6c:	e0bffa17 	ldw	r2,-24(fp)
   1cd70:	10c00017 	ldw	r3,0(r2)
   1cd74:	e0bffb17 	ldw	r2,-20(fp)
   1cd78:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1cd7c:	e0bffa17 	ldw	r2,-24(fp)
   1cd80:	10800017 	ldw	r2,0(r2)
   1cd84:	e0fffb17 	ldw	r3,-20(fp)
   1cd88:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1cd8c:	e0bffa17 	ldw	r2,-24(fp)
   1cd90:	e0fffb17 	ldw	r3,-20(fp)
   1cd94:	10c00015 	stw	r3,0(r2)
   1cd98:	e0bff817 	ldw	r2,-32(fp)
   1cd9c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1cda0:	e0bff717 	ldw	r2,-36(fp)
   1cda4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1cda8:	0005883a 	mov	r2,zero
   1cdac:	00000306 	br	1cdbc <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1cdb0:	00bffa84 	movi	r2,-22
   1cdb4:	00000106 	br	1cdbc <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   1cdb8:	00bfde84 	movi	r2,-134
  }
}
   1cdbc:	e037883a 	mov	sp,fp
   1cdc0:	df000017 	ldw	fp,0(sp)
   1cdc4:	dec00104 	addi	sp,sp,4
   1cdc8:	f800283a 	ret

0001cdcc <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1cdcc:	defffb04 	addi	sp,sp,-20
   1cdd0:	df000415 	stw	fp,16(sp)
   1cdd4:	df000404 	addi	fp,sp,16
   1cdd8:	e13ffe15 	stw	r4,-8(fp)
   1cddc:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   1cde0:	e0fffe17 	ldw	r3,-8(fp)
   1cde4:	e0bfff17 	ldw	r2,-4(fp)
   1cde8:	1885883a 	add	r2,r3,r2
   1cdec:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1cdf0:	e0bffe17 	ldw	r2,-8(fp)
   1cdf4:	e0bffc15 	stw	r2,-16(fp)
   1cdf8:	00000506 	br	1ce10 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1cdfc:	e0bffc17 	ldw	r2,-16(fp)
   1ce00:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1ce04:	e0bffc17 	ldw	r2,-16(fp)
   1ce08:	10800804 	addi	r2,r2,32
   1ce0c:	e0bffc15 	stw	r2,-16(fp)
   1ce10:	e0fffc17 	ldw	r3,-16(fp)
   1ce14:	e0bffd17 	ldw	r2,-12(fp)
   1ce18:	18bff836 	bltu	r3,r2,1cdfc <__alt_data_end+0xf001cdfc>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1ce1c:	e0bffe17 	ldw	r2,-8(fp)
   1ce20:	108007cc 	andi	r2,r2,31
   1ce24:	10000226 	beq	r2,zero,1ce30 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1ce28:	e0bffc17 	ldw	r2,-16(fp)
   1ce2c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1ce30:	0001883a 	nop
   1ce34:	e037883a 	mov	sp,fp
   1ce38:	df000017 	ldw	fp,0(sp)
   1ce3c:	dec00104 	addi	sp,sp,4
   1ce40:	f800283a 	ret

0001ce44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1ce44:	defffe04 	addi	sp,sp,-8
   1ce48:	dfc00115 	stw	ra,4(sp)
   1ce4c:	df000015 	stw	fp,0(sp)
   1ce50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1ce54:	d0a00f17 	ldw	r2,-32708(gp)
   1ce58:	10000326 	beq	r2,zero,1ce68 <alt_get_errno+0x24>
   1ce5c:	d0a00f17 	ldw	r2,-32708(gp)
   1ce60:	103ee83a 	callr	r2
   1ce64:	00000106 	br	1ce6c <alt_get_errno+0x28>
   1ce68:	d0a04704 	addi	r2,gp,-32484
}
   1ce6c:	e037883a 	mov	sp,fp
   1ce70:	dfc00117 	ldw	ra,4(sp)
   1ce74:	df000017 	ldw	fp,0(sp)
   1ce78:	dec00204 	addi	sp,sp,8
   1ce7c:	f800283a 	ret

0001ce80 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1ce80:	defffa04 	addi	sp,sp,-24
   1ce84:	dfc00515 	stw	ra,20(sp)
   1ce88:	df000415 	stw	fp,16(sp)
   1ce8c:	df000404 	addi	fp,sp,16
   1ce90:	e13ffe15 	stw	r4,-8(fp)
   1ce94:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1ce98:	e0bffe17 	ldw	r2,-8(fp)
   1ce9c:	10000326 	beq	r2,zero,1ceac <alt_dev_llist_insert+0x2c>
   1cea0:	e0bffe17 	ldw	r2,-8(fp)
   1cea4:	10800217 	ldw	r2,8(r2)
   1cea8:	1000061e 	bne	r2,zero,1cec4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1ceac:	001ce440 	call	1ce44 <alt_get_errno>
   1ceb0:	1007883a 	mov	r3,r2
   1ceb4:	00800584 	movi	r2,22
   1ceb8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1cebc:	00bffa84 	movi	r2,-22
   1cec0:	00001306 	br	1cf10 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1cec4:	e0bffe17 	ldw	r2,-8(fp)
   1cec8:	e0ffff17 	ldw	r3,-4(fp)
   1cecc:	e0fffc15 	stw	r3,-16(fp)
   1ced0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1ced4:	e0bffd17 	ldw	r2,-12(fp)
   1ced8:	e0fffc17 	ldw	r3,-16(fp)
   1cedc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1cee0:	e0bffc17 	ldw	r2,-16(fp)
   1cee4:	10c00017 	ldw	r3,0(r2)
   1cee8:	e0bffd17 	ldw	r2,-12(fp)
   1ceec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1cef0:	e0bffc17 	ldw	r2,-16(fp)
   1cef4:	10800017 	ldw	r2,0(r2)
   1cef8:	e0fffd17 	ldw	r3,-12(fp)
   1cefc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1cf00:	e0bffc17 	ldw	r2,-16(fp)
   1cf04:	e0fffd17 	ldw	r3,-12(fp)
   1cf08:	10c00015 	stw	r3,0(r2)

  return 0;  
   1cf0c:	0005883a 	mov	r2,zero
}
   1cf10:	e037883a 	mov	sp,fp
   1cf14:	dfc00117 	ldw	ra,4(sp)
   1cf18:	df000017 	ldw	fp,0(sp)
   1cf1c:	dec00204 	addi	sp,sp,8
   1cf20:	f800283a 	ret

0001cf24 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1cf24:	defffd04 	addi	sp,sp,-12
   1cf28:	dfc00215 	stw	ra,8(sp)
   1cf2c:	df000115 	stw	fp,4(sp)
   1cf30:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1cf34:	008000b4 	movhi	r2,2
   1cf38:	10b95804 	addi	r2,r2,-6816
   1cf3c:	e0bfff15 	stw	r2,-4(fp)
   1cf40:	00000606 	br	1cf5c <_do_ctors+0x38>
        (*ctor) (); 
   1cf44:	e0bfff17 	ldw	r2,-4(fp)
   1cf48:	10800017 	ldw	r2,0(r2)
   1cf4c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1cf50:	e0bfff17 	ldw	r2,-4(fp)
   1cf54:	10bfff04 	addi	r2,r2,-4
   1cf58:	e0bfff15 	stw	r2,-4(fp)
   1cf5c:	e0ffff17 	ldw	r3,-4(fp)
   1cf60:	008000b4 	movhi	r2,2
   1cf64:	10b95904 	addi	r2,r2,-6812
   1cf68:	18bff62e 	bgeu	r3,r2,1cf44 <__alt_data_end+0xf001cf44>
        (*ctor) (); 
}
   1cf6c:	0001883a 	nop
   1cf70:	e037883a 	mov	sp,fp
   1cf74:	dfc00117 	ldw	ra,4(sp)
   1cf78:	df000017 	ldw	fp,0(sp)
   1cf7c:	dec00204 	addi	sp,sp,8
   1cf80:	f800283a 	ret

0001cf84 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1cf84:	defffd04 	addi	sp,sp,-12
   1cf88:	dfc00215 	stw	ra,8(sp)
   1cf8c:	df000115 	stw	fp,4(sp)
   1cf90:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1cf94:	008000b4 	movhi	r2,2
   1cf98:	10b95804 	addi	r2,r2,-6816
   1cf9c:	e0bfff15 	stw	r2,-4(fp)
   1cfa0:	00000606 	br	1cfbc <_do_dtors+0x38>
        (*dtor) (); 
   1cfa4:	e0bfff17 	ldw	r2,-4(fp)
   1cfa8:	10800017 	ldw	r2,0(r2)
   1cfac:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1cfb0:	e0bfff17 	ldw	r2,-4(fp)
   1cfb4:	10bfff04 	addi	r2,r2,-4
   1cfb8:	e0bfff15 	stw	r2,-4(fp)
   1cfbc:	e0ffff17 	ldw	r3,-4(fp)
   1cfc0:	008000b4 	movhi	r2,2
   1cfc4:	10b95904 	addi	r2,r2,-6812
   1cfc8:	18bff62e 	bgeu	r3,r2,1cfa4 <__alt_data_end+0xf001cfa4>
        (*dtor) (); 
}
   1cfcc:	0001883a 	nop
   1cfd0:	e037883a 	mov	sp,fp
   1cfd4:	dfc00117 	ldw	ra,4(sp)
   1cfd8:	df000017 	ldw	fp,0(sp)
   1cfdc:	dec00204 	addi	sp,sp,8
   1cfe0:	f800283a 	ret

0001cfe4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1cfe4:	defffa04 	addi	sp,sp,-24
   1cfe8:	dfc00515 	stw	ra,20(sp)
   1cfec:	df000415 	stw	fp,16(sp)
   1cff0:	df000404 	addi	fp,sp,16
   1cff4:	e13ffe15 	stw	r4,-8(fp)
   1cff8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1cffc:	e0bfff17 	ldw	r2,-4(fp)
   1d000:	10800017 	ldw	r2,0(r2)
   1d004:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1d008:	e13ffe17 	ldw	r4,-8(fp)
   1d00c:	0008b540 	call	8b54 <strlen>
   1d010:	10800044 	addi	r2,r2,1
   1d014:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1d018:	00000d06 	br	1d050 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1d01c:	e0bffc17 	ldw	r2,-16(fp)
   1d020:	10800217 	ldw	r2,8(r2)
   1d024:	e0fffd17 	ldw	r3,-12(fp)
   1d028:	180d883a 	mov	r6,r3
   1d02c:	e17ffe17 	ldw	r5,-8(fp)
   1d030:	1009883a 	mov	r4,r2
   1d034:	00086640 	call	8664 <memcmp>
   1d038:	1000021e 	bne	r2,zero,1d044 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1d03c:	e0bffc17 	ldw	r2,-16(fp)
   1d040:	00000706 	br	1d060 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1d044:	e0bffc17 	ldw	r2,-16(fp)
   1d048:	10800017 	ldw	r2,0(r2)
   1d04c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1d050:	e0fffc17 	ldw	r3,-16(fp)
   1d054:	e0bfff17 	ldw	r2,-4(fp)
   1d058:	18bff01e 	bne	r3,r2,1d01c <__alt_data_end+0xf001d01c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1d05c:	0005883a 	mov	r2,zero
}
   1d060:	e037883a 	mov	sp,fp
   1d064:	dfc00117 	ldw	ra,4(sp)
   1d068:	df000017 	ldw	fp,0(sp)
   1d06c:	dec00204 	addi	sp,sp,8
   1d070:	f800283a 	ret

0001d074 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1d074:	defffc04 	addi	sp,sp,-16
   1d078:	dfc00315 	stw	ra,12(sp)
   1d07c:	df000215 	stw	fp,8(sp)
   1d080:	df000204 	addi	fp,sp,8
   1d084:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1d088:	d1601304 	addi	r5,gp,-32692
   1d08c:	e13fff17 	ldw	r4,-4(fp)
   1d090:	001cfe40 	call	1cfe4 <alt_find_dev>
   1d094:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1d098:	e0bffe17 	ldw	r2,-8(fp)
   1d09c:	10000926 	beq	r2,zero,1d0c4 <alt_flash_open_dev+0x50>
   1d0a0:	e0bffe17 	ldw	r2,-8(fp)
   1d0a4:	10800317 	ldw	r2,12(r2)
   1d0a8:	10000626 	beq	r2,zero,1d0c4 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1d0ac:	e0bffe17 	ldw	r2,-8(fp)
   1d0b0:	10800317 	ldw	r2,12(r2)
   1d0b4:	e17fff17 	ldw	r5,-4(fp)
   1d0b8:	e13ffe17 	ldw	r4,-8(fp)
   1d0bc:	103ee83a 	callr	r2
   1d0c0:	00000106 	br	1d0c8 <alt_flash_open_dev+0x54>
  }

  return dev;
   1d0c4:	e0bffe17 	ldw	r2,-8(fp)
}
   1d0c8:	e037883a 	mov	sp,fp
   1d0cc:	dfc00117 	ldw	ra,4(sp)
   1d0d0:	df000017 	ldw	fp,0(sp)
   1d0d4:	dec00204 	addi	sp,sp,8
   1d0d8:	f800283a 	ret

0001d0dc <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1d0dc:	defffd04 	addi	sp,sp,-12
   1d0e0:	dfc00215 	stw	ra,8(sp)
   1d0e4:	df000115 	stw	fp,4(sp)
   1d0e8:	df000104 	addi	fp,sp,4
   1d0ec:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1d0f0:	e0bfff17 	ldw	r2,-4(fp)
   1d0f4:	10000826 	beq	r2,zero,1d118 <alt_flash_close_dev+0x3c>
   1d0f8:	e0bfff17 	ldw	r2,-4(fp)
   1d0fc:	10800417 	ldw	r2,16(r2)
   1d100:	10000526 	beq	r2,zero,1d118 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1d104:	e0bfff17 	ldw	r2,-4(fp)
   1d108:	10800417 	ldw	r2,16(r2)
   1d10c:	e13fff17 	ldw	r4,-4(fp)
   1d110:	103ee83a 	callr	r2
  }
  return;
   1d114:	0001883a 	nop
   1d118:	0001883a 	nop
}
   1d11c:	e037883a 	mov	sp,fp
   1d120:	dfc00117 	ldw	ra,4(sp)
   1d124:	df000017 	ldw	fp,0(sp)
   1d128:	dec00204 	addi	sp,sp,8
   1d12c:	f800283a 	ret

0001d130 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1d130:	defff904 	addi	sp,sp,-28
   1d134:	dfc00615 	stw	ra,24(sp)
   1d138:	df000515 	stw	fp,20(sp)
   1d13c:	df000504 	addi	fp,sp,20
   1d140:	e13ffc15 	stw	r4,-16(fp)
   1d144:	e17ffd15 	stw	r5,-12(fp)
   1d148:	e1bffe15 	stw	r6,-8(fp)
   1d14c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1d150:	e1bfff17 	ldw	r6,-4(fp)
   1d154:	e17ffe17 	ldw	r5,-8(fp)
   1d158:	e13ffd17 	ldw	r4,-12(fp)
   1d15c:	001d3700 	call	1d370 <open>
   1d160:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1d164:	e0bffb17 	ldw	r2,-20(fp)
   1d168:	10001c16 	blt	r2,zero,1d1dc <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1d16c:	00820034 	movhi	r2,2048
   1d170:	10848304 	addi	r2,r2,4620
   1d174:	e0fffb17 	ldw	r3,-20(fp)
   1d178:	18c00324 	muli	r3,r3,12
   1d17c:	10c5883a 	add	r2,r2,r3
   1d180:	10c00017 	ldw	r3,0(r2)
   1d184:	e0bffc17 	ldw	r2,-16(fp)
   1d188:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1d18c:	00820034 	movhi	r2,2048
   1d190:	10848304 	addi	r2,r2,4620
   1d194:	e0fffb17 	ldw	r3,-20(fp)
   1d198:	18c00324 	muli	r3,r3,12
   1d19c:	10c5883a 	add	r2,r2,r3
   1d1a0:	10800104 	addi	r2,r2,4
   1d1a4:	10c00017 	ldw	r3,0(r2)
   1d1a8:	e0bffc17 	ldw	r2,-16(fp)
   1d1ac:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1d1b0:	00820034 	movhi	r2,2048
   1d1b4:	10848304 	addi	r2,r2,4620
   1d1b8:	e0fffb17 	ldw	r3,-20(fp)
   1d1bc:	18c00324 	muli	r3,r3,12
   1d1c0:	10c5883a 	add	r2,r2,r3
   1d1c4:	10800204 	addi	r2,r2,8
   1d1c8:	10c00017 	ldw	r3,0(r2)
   1d1cc:	e0bffc17 	ldw	r2,-16(fp)
   1d1d0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1d1d4:	e13ffb17 	ldw	r4,-20(fp)
   1d1d8:	0016e780 	call	16e78 <alt_release_fd>
  }
} 
   1d1dc:	0001883a 	nop
   1d1e0:	e037883a 	mov	sp,fp
   1d1e4:	dfc00117 	ldw	ra,4(sp)
   1d1e8:	df000017 	ldw	fp,0(sp)
   1d1ec:	dec00204 	addi	sp,sp,8
   1d1f0:	f800283a 	ret

0001d1f4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1d1f4:	defffb04 	addi	sp,sp,-20
   1d1f8:	dfc00415 	stw	ra,16(sp)
   1d1fc:	df000315 	stw	fp,12(sp)
   1d200:	df000304 	addi	fp,sp,12
   1d204:	e13ffd15 	stw	r4,-12(fp)
   1d208:	e17ffe15 	stw	r5,-8(fp)
   1d20c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1d210:	01c07fc4 	movi	r7,511
   1d214:	01800044 	movi	r6,1
   1d218:	e17ffd17 	ldw	r5,-12(fp)
   1d21c:	01020034 	movhi	r4,2048
   1d220:	21048604 	addi	r4,r4,4632
   1d224:	001d1300 	call	1d130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1d228:	01c07fc4 	movi	r7,511
   1d22c:	000d883a 	mov	r6,zero
   1d230:	e17ffe17 	ldw	r5,-8(fp)
   1d234:	01020034 	movhi	r4,2048
   1d238:	21048304 	addi	r4,r4,4620
   1d23c:	001d1300 	call	1d130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1d240:	01c07fc4 	movi	r7,511
   1d244:	01800044 	movi	r6,1
   1d248:	e17fff17 	ldw	r5,-4(fp)
   1d24c:	01020034 	movhi	r4,2048
   1d250:	21048904 	addi	r4,r4,4644
   1d254:	001d1300 	call	1d130 <alt_open_fd>
}  
   1d258:	0001883a 	nop
   1d25c:	e037883a 	mov	sp,fp
   1d260:	dfc00117 	ldw	ra,4(sp)
   1d264:	df000017 	ldw	fp,0(sp)
   1d268:	dec00204 	addi	sp,sp,8
   1d26c:	f800283a 	ret

0001d270 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1d270:	defffe04 	addi	sp,sp,-8
   1d274:	dfc00115 	stw	ra,4(sp)
   1d278:	df000015 	stw	fp,0(sp)
   1d27c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1d280:	d0a00f17 	ldw	r2,-32708(gp)
   1d284:	10000326 	beq	r2,zero,1d294 <alt_get_errno+0x24>
   1d288:	d0a00f17 	ldw	r2,-32708(gp)
   1d28c:	103ee83a 	callr	r2
   1d290:	00000106 	br	1d298 <alt_get_errno+0x28>
   1d294:	d0a04704 	addi	r2,gp,-32484
}
   1d298:	e037883a 	mov	sp,fp
   1d29c:	dfc00117 	ldw	ra,4(sp)
   1d2a0:	df000017 	ldw	fp,0(sp)
   1d2a4:	dec00204 	addi	sp,sp,8
   1d2a8:	f800283a 	ret

0001d2ac <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1d2ac:	defffd04 	addi	sp,sp,-12
   1d2b0:	df000215 	stw	fp,8(sp)
   1d2b4:	df000204 	addi	fp,sp,8
   1d2b8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1d2bc:	e0bfff17 	ldw	r2,-4(fp)
   1d2c0:	10800217 	ldw	r2,8(r2)
   1d2c4:	10d00034 	orhi	r3,r2,16384
   1d2c8:	e0bfff17 	ldw	r2,-4(fp)
   1d2cc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1d2d0:	e03ffe15 	stw	zero,-8(fp)
   1d2d4:	00001d06 	br	1d34c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1d2d8:	00820034 	movhi	r2,2048
   1d2dc:	10848304 	addi	r2,r2,4620
   1d2e0:	e0fffe17 	ldw	r3,-8(fp)
   1d2e4:	18c00324 	muli	r3,r3,12
   1d2e8:	10c5883a 	add	r2,r2,r3
   1d2ec:	10c00017 	ldw	r3,0(r2)
   1d2f0:	e0bfff17 	ldw	r2,-4(fp)
   1d2f4:	10800017 	ldw	r2,0(r2)
   1d2f8:	1880111e 	bne	r3,r2,1d340 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1d2fc:	00820034 	movhi	r2,2048
   1d300:	10848304 	addi	r2,r2,4620
   1d304:	e0fffe17 	ldw	r3,-8(fp)
   1d308:	18c00324 	muli	r3,r3,12
   1d30c:	10c5883a 	add	r2,r2,r3
   1d310:	10800204 	addi	r2,r2,8
   1d314:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1d318:	1000090e 	bge	r2,zero,1d340 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1d31c:	e0bffe17 	ldw	r2,-8(fp)
   1d320:	10c00324 	muli	r3,r2,12
   1d324:	00820034 	movhi	r2,2048
   1d328:	10848304 	addi	r2,r2,4620
   1d32c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1d330:	e0bfff17 	ldw	r2,-4(fp)
   1d334:	18800226 	beq	r3,r2,1d340 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1d338:	00bffcc4 	movi	r2,-13
   1d33c:	00000806 	br	1d360 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1d340:	e0bffe17 	ldw	r2,-8(fp)
   1d344:	10800044 	addi	r2,r2,1
   1d348:	e0bffe15 	stw	r2,-8(fp)
   1d34c:	d0a00e17 	ldw	r2,-32712(gp)
   1d350:	1007883a 	mov	r3,r2
   1d354:	e0bffe17 	ldw	r2,-8(fp)
   1d358:	18bfdf2e 	bgeu	r3,r2,1d2d8 <__alt_data_end+0xf001d2d8>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1d35c:	0005883a 	mov	r2,zero
}
   1d360:	e037883a 	mov	sp,fp
   1d364:	df000017 	ldw	fp,0(sp)
   1d368:	dec00104 	addi	sp,sp,4
   1d36c:	f800283a 	ret

0001d370 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1d370:	defff604 	addi	sp,sp,-40
   1d374:	dfc00915 	stw	ra,36(sp)
   1d378:	df000815 	stw	fp,32(sp)
   1d37c:	df000804 	addi	fp,sp,32
   1d380:	e13ffd15 	stw	r4,-12(fp)
   1d384:	e17ffe15 	stw	r5,-8(fp)
   1d388:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1d38c:	00bfffc4 	movi	r2,-1
   1d390:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1d394:	00bffb44 	movi	r2,-19
   1d398:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1d39c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1d3a0:	d1600c04 	addi	r5,gp,-32720
   1d3a4:	e13ffd17 	ldw	r4,-12(fp)
   1d3a8:	001cfe40 	call	1cfe4 <alt_find_dev>
   1d3ac:	e0bff815 	stw	r2,-32(fp)
   1d3b0:	e0bff817 	ldw	r2,-32(fp)
   1d3b4:	1000051e 	bne	r2,zero,1d3cc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1d3b8:	e13ffd17 	ldw	r4,-12(fp)
   1d3bc:	001e0a00 	call	1e0a0 <alt_find_file>
   1d3c0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1d3c4:	00800044 	movi	r2,1
   1d3c8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1d3cc:	e0bff817 	ldw	r2,-32(fp)
   1d3d0:	10002926 	beq	r2,zero,1d478 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1d3d4:	e13ff817 	ldw	r4,-32(fp)
   1d3d8:	001e1a80 	call	1e1a8 <alt_get_fd>
   1d3dc:	e0bff915 	stw	r2,-28(fp)
   1d3e0:	e0bff917 	ldw	r2,-28(fp)
   1d3e4:	1000030e 	bge	r2,zero,1d3f4 <open+0x84>
    {
      status = index;
   1d3e8:	e0bff917 	ldw	r2,-28(fp)
   1d3ec:	e0bffa15 	stw	r2,-24(fp)
   1d3f0:	00002306 	br	1d480 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   1d3f4:	e0bff917 	ldw	r2,-28(fp)
   1d3f8:	10c00324 	muli	r3,r2,12
   1d3fc:	00820034 	movhi	r2,2048
   1d400:	10848304 	addi	r2,r2,4620
   1d404:	1885883a 	add	r2,r3,r2
   1d408:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1d40c:	e0fffe17 	ldw	r3,-8(fp)
   1d410:	00900034 	movhi	r2,16384
   1d414:	10bfffc4 	addi	r2,r2,-1
   1d418:	1886703a 	and	r3,r3,r2
   1d41c:	e0bffc17 	ldw	r2,-16(fp)
   1d420:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   1d424:	e0bffb17 	ldw	r2,-20(fp)
   1d428:	1000051e 	bne	r2,zero,1d440 <open+0xd0>
   1d42c:	e13ffc17 	ldw	r4,-16(fp)
   1d430:	001d2ac0 	call	1d2ac <alt_file_locked>
   1d434:	e0bffa15 	stw	r2,-24(fp)
   1d438:	e0bffa17 	ldw	r2,-24(fp)
   1d43c:	10001016 	blt	r2,zero,1d480 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   1d440:	e0bff817 	ldw	r2,-32(fp)
   1d444:	10800317 	ldw	r2,12(r2)
   1d448:	10000826 	beq	r2,zero,1d46c <open+0xfc>
   1d44c:	e0bff817 	ldw	r2,-32(fp)
   1d450:	10800317 	ldw	r2,12(r2)
   1d454:	e1ffff17 	ldw	r7,-4(fp)
   1d458:	e1bffe17 	ldw	r6,-8(fp)
   1d45c:	e17ffd17 	ldw	r5,-12(fp)
   1d460:	e13ffc17 	ldw	r4,-16(fp)
   1d464:	103ee83a 	callr	r2
   1d468:	00000106 	br	1d470 <open+0x100>
   1d46c:	0005883a 	mov	r2,zero
   1d470:	e0bffa15 	stw	r2,-24(fp)
   1d474:	00000206 	br	1d480 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1d478:	00bffb44 	movi	r2,-19
   1d47c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1d480:	e0bffa17 	ldw	r2,-24(fp)
   1d484:	1000090e 	bge	r2,zero,1d4ac <open+0x13c>
  {
    alt_release_fd (index);  
   1d488:	e13ff917 	ldw	r4,-28(fp)
   1d48c:	0016e780 	call	16e78 <alt_release_fd>
    ALT_ERRNO = -status;
   1d490:	001d2700 	call	1d270 <alt_get_errno>
   1d494:	1007883a 	mov	r3,r2
   1d498:	e0bffa17 	ldw	r2,-24(fp)
   1d49c:	0085c83a 	sub	r2,zero,r2
   1d4a0:	18800015 	stw	r2,0(r3)
    return -1;
   1d4a4:	00bfffc4 	movi	r2,-1
   1d4a8:	00000106 	br	1d4b0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   1d4ac:	e0bff917 	ldw	r2,-28(fp)
}
   1d4b0:	e037883a 	mov	sp,fp
   1d4b4:	dfc00117 	ldw	ra,4(sp)
   1d4b8:	df000017 	ldw	fp,0(sp)
   1d4bc:	dec00204 	addi	sp,sp,8
   1d4c0:	f800283a 	ret

0001d4c4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1d4c4:	defffa04 	addi	sp,sp,-24
   1d4c8:	df000515 	stw	fp,20(sp)
   1d4cc:	df000504 	addi	fp,sp,20
   1d4d0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1d4d4:	0005303a 	rdctl	r2,status
   1d4d8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1d4dc:	e0fffc17 	ldw	r3,-16(fp)
   1d4e0:	00bfff84 	movi	r2,-2
   1d4e4:	1884703a 	and	r2,r3,r2
   1d4e8:	1001703a 	wrctl	status,r2
  
  return context;
   1d4ec:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1d4f0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1d4f4:	e0bfff17 	ldw	r2,-4(fp)
   1d4f8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1d4fc:	e0bffd17 	ldw	r2,-12(fp)
   1d500:	10800017 	ldw	r2,0(r2)
   1d504:	e0fffd17 	ldw	r3,-12(fp)
   1d508:	18c00117 	ldw	r3,4(r3)
   1d50c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1d510:	e0bffd17 	ldw	r2,-12(fp)
   1d514:	10800117 	ldw	r2,4(r2)
   1d518:	e0fffd17 	ldw	r3,-12(fp)
   1d51c:	18c00017 	ldw	r3,0(r3)
   1d520:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1d524:	e0bffd17 	ldw	r2,-12(fp)
   1d528:	e0fffd17 	ldw	r3,-12(fp)
   1d52c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1d530:	e0bffd17 	ldw	r2,-12(fp)
   1d534:	e0fffd17 	ldw	r3,-12(fp)
   1d538:	10c00015 	stw	r3,0(r2)
   1d53c:	e0bffb17 	ldw	r2,-20(fp)
   1d540:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1d544:	e0bffe17 	ldw	r2,-8(fp)
   1d548:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1d54c:	0001883a 	nop
   1d550:	e037883a 	mov	sp,fp
   1d554:	df000017 	ldw	fp,0(sp)
   1d558:	dec00104 	addi	sp,sp,4
   1d55c:	f800283a 	ret

0001d560 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1d560:	defffb04 	addi	sp,sp,-20
   1d564:	dfc00415 	stw	ra,16(sp)
   1d568:	df000315 	stw	fp,12(sp)
   1d56c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1d570:	d0a01517 	ldw	r2,-32684(gp)
   1d574:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1d578:	d0a04d17 	ldw	r2,-32460(gp)
   1d57c:	10800044 	addi	r2,r2,1
   1d580:	d0a04d15 	stw	r2,-32460(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1d584:	00002e06 	br	1d640 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1d588:	e0bffd17 	ldw	r2,-12(fp)
   1d58c:	10800017 	ldw	r2,0(r2)
   1d590:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1d594:	e0bffd17 	ldw	r2,-12(fp)
   1d598:	10800403 	ldbu	r2,16(r2)
   1d59c:	10803fcc 	andi	r2,r2,255
   1d5a0:	10000426 	beq	r2,zero,1d5b4 <alt_tick+0x54>
   1d5a4:	d0a04d17 	ldw	r2,-32460(gp)
   1d5a8:	1000021e 	bne	r2,zero,1d5b4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1d5ac:	e0bffd17 	ldw	r2,-12(fp)
   1d5b0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1d5b4:	e0bffd17 	ldw	r2,-12(fp)
   1d5b8:	10800217 	ldw	r2,8(r2)
   1d5bc:	d0e04d17 	ldw	r3,-32460(gp)
   1d5c0:	18801d36 	bltu	r3,r2,1d638 <alt_tick+0xd8>
   1d5c4:	e0bffd17 	ldw	r2,-12(fp)
   1d5c8:	10800403 	ldbu	r2,16(r2)
   1d5cc:	10803fcc 	andi	r2,r2,255
   1d5d0:	1000191e 	bne	r2,zero,1d638 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1d5d4:	e0bffd17 	ldw	r2,-12(fp)
   1d5d8:	10800317 	ldw	r2,12(r2)
   1d5dc:	e0fffd17 	ldw	r3,-12(fp)
   1d5e0:	18c00517 	ldw	r3,20(r3)
   1d5e4:	1809883a 	mov	r4,r3
   1d5e8:	103ee83a 	callr	r2
   1d5ec:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1d5f0:	e0bfff17 	ldw	r2,-4(fp)
   1d5f4:	1000031e 	bne	r2,zero,1d604 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1d5f8:	e13ffd17 	ldw	r4,-12(fp)
   1d5fc:	001d4c40 	call	1d4c4 <alt_alarm_stop>
   1d600:	00000d06 	br	1d638 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1d604:	e0bffd17 	ldw	r2,-12(fp)
   1d608:	10c00217 	ldw	r3,8(r2)
   1d60c:	e0bfff17 	ldw	r2,-4(fp)
   1d610:	1887883a 	add	r3,r3,r2
   1d614:	e0bffd17 	ldw	r2,-12(fp)
   1d618:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1d61c:	e0bffd17 	ldw	r2,-12(fp)
   1d620:	10c00217 	ldw	r3,8(r2)
   1d624:	d0a04d17 	ldw	r2,-32460(gp)
   1d628:	1880032e 	bgeu	r3,r2,1d638 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1d62c:	e0bffd17 	ldw	r2,-12(fp)
   1d630:	00c00044 	movi	r3,1
   1d634:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1d638:	e0bffe17 	ldw	r2,-8(fp)
   1d63c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1d640:	e0fffd17 	ldw	r3,-12(fp)
   1d644:	d0a01504 	addi	r2,gp,-32684
   1d648:	18bfcf1e 	bne	r3,r2,1d588 <__alt_data_end+0xf001d588>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1d64c:	0001883a 	nop
}
   1d650:	0001883a 	nop
   1d654:	e037883a 	mov	sp,fp
   1d658:	dfc00117 	ldw	ra,4(sp)
   1d65c:	df000017 	ldw	fp,0(sp)
   1d660:	dec00204 	addi	sp,sp,8
   1d664:	f800283a 	ret

0001d668 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1d668:	defffd04 	addi	sp,sp,-12
   1d66c:	dfc00215 	stw	ra,8(sp)
   1d670:	df000115 	stw	fp,4(sp)
   1d674:	df000104 	addi	fp,sp,4
   1d678:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1d67c:	e13fff17 	ldw	r4,-4(fp)
   1d680:	001df780 	call	1df78 <alt_busy_sleep>
}
   1d684:	e037883a 	mov	sp,fp
   1d688:	dfc00117 	ldw	ra,4(sp)
   1d68c:	df000017 	ldw	fp,0(sp)
   1d690:	dec00204 	addi	sp,sp,8
   1d694:	f800283a 	ret

0001d698 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1d698:	deffff04 	addi	sp,sp,-4
   1d69c:	df000015 	stw	fp,0(sp)
   1d6a0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1d6a4:	000170fa 	wrctl	ienable,zero
}
   1d6a8:	0001883a 	nop
   1d6ac:	e037883a 	mov	sp,fp
   1d6b0:	df000017 	ldw	fp,0(sp)
   1d6b4:	dec00104 	addi	sp,sp,4
   1d6b8:	f800283a 	ret

0001d6bc <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1d6bc:	defff704 	addi	sp,sp,-36
   1d6c0:	dfc00815 	stw	ra,32(sp)
   1d6c4:	df000715 	stw	fp,28(sp)
   1d6c8:	df000704 	addi	fp,sp,28
   1d6cc:	e13ffc15 	stw	r4,-16(fp)
   1d6d0:	e17ffd15 	stw	r5,-12(fp)
   1d6d4:	e1bffe15 	stw	r6,-8(fp)
   1d6d8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1d6dc:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1d6e0:	e0bffc17 	ldw	r2,-16(fp)
   1d6e4:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1d6e8:	008000b4 	movhi	r2,2
   1d6ec:	10b69404 	addi	r2,r2,-9648
   1d6f0:	d8800015 	stw	r2,0(sp)
   1d6f4:	e1c00217 	ldw	r7,8(fp)
   1d6f8:	e1bfff17 	ldw	r6,-4(fp)
   1d6fc:	e17ffe17 	ldw	r5,-8(fp)
   1d700:	e13ffb17 	ldw	r4,-20(fp)
   1d704:	0017a380 	call	17a38 <alt_flash_program_block>
   1d708:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1d70c:	e0bffa17 	ldw	r2,-24(fp)
}
   1d710:	e037883a 	mov	sp,fp
   1d714:	dfc00117 	ldw	ra,4(sp)
   1d718:	df000017 	ldw	fp,0(sp)
   1d71c:	dec00204 	addi	sp,sp,8
   1d720:	f800283a 	ret

0001d724 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1d724:	defff804 	addi	sp,sp,-32
   1d728:	dfc00715 	stw	ra,28(sp)
   1d72c:	df000615 	stw	fp,24(sp)
   1d730:	df000604 	addi	fp,sp,24
   1d734:	e13ffe15 	stw	r4,-8(fp)
   1d738:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1d73c:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1d740:	e0bffe17 	ldw	r2,-8(fp)
   1d744:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1d748:	e0bffc17 	ldw	r2,-16(fp)
   1d74c:	10803417 	ldw	r2,208(r2)
   1d750:	e0fffc17 	ldw	r3,-16(fp)
   1d754:	18c00a17 	ldw	r3,40(r3)
   1d758:	01802a84 	movi	r6,170
   1d75c:	01415544 	movi	r5,1365
   1d760:	1809883a 	mov	r4,r3
   1d764:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1d768:	e0bffc17 	ldw	r2,-16(fp)
   1d76c:	10803417 	ldw	r2,208(r2)
   1d770:	e0fffc17 	ldw	r3,-16(fp)
   1d774:	18c00a17 	ldw	r3,40(r3)
   1d778:	01801544 	movi	r6,85
   1d77c:	0140aa84 	movi	r5,682
   1d780:	1809883a 	mov	r4,r3
   1d784:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1d788:	e0bffc17 	ldw	r2,-16(fp)
   1d78c:	10803417 	ldw	r2,208(r2)
   1d790:	e0fffc17 	ldw	r3,-16(fp)
   1d794:	18c00a17 	ldw	r3,40(r3)
   1d798:	01802004 	movi	r6,128
   1d79c:	01415544 	movi	r5,1365
   1d7a0:	1809883a 	mov	r4,r3
   1d7a4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1d7a8:	e0bffc17 	ldw	r2,-16(fp)
   1d7ac:	10803417 	ldw	r2,208(r2)
   1d7b0:	e0fffc17 	ldw	r3,-16(fp)
   1d7b4:	18c00a17 	ldw	r3,40(r3)
   1d7b8:	01802a84 	movi	r6,170
   1d7bc:	01415544 	movi	r5,1365
   1d7c0:	1809883a 	mov	r4,r3
   1d7c4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1d7c8:	e0bffc17 	ldw	r2,-16(fp)
   1d7cc:	10803417 	ldw	r2,208(r2)
   1d7d0:	e0fffc17 	ldw	r3,-16(fp)
   1d7d4:	18c00a17 	ldw	r3,40(r3)
   1d7d8:	01801544 	movi	r6,85
   1d7dc:	0140aa84 	movi	r5,682
   1d7e0:	1809883a 	mov	r4,r3
   1d7e4:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1d7e8:	e0bffc17 	ldw	r2,-16(fp)
   1d7ec:	10803617 	ldw	r2,216(r2)
   1d7f0:	e0fffc17 	ldw	r3,-16(fp)
   1d7f4:	19000a17 	ldw	r4,40(r3)
   1d7f8:	e0ffff17 	ldw	r3,-4(fp)
   1d7fc:	20c7883a 	add	r3,r4,r3
   1d800:	01400c04 	movi	r5,48
   1d804:	1809883a 	mov	r4,r3
   1d808:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1d80c:	0109c404 	movi	r4,10000
   1d810:	001d6680 	call	1d668 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1d814:	00800c84 	movi	r2,50
   1d818:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1d81c:	e0bffc17 	ldw	r2,-16(fp)
   1d820:	10c00a17 	ldw	r3,40(r2)
   1d824:	e0bfff17 	ldw	r2,-4(fp)
   1d828:	1885883a 	add	r2,r3,r2
   1d82c:	10800023 	ldbuio	r2,0(r2)
   1d830:	10803fcc 	andi	r2,r2,255
   1d834:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1d838:	0100fa04 	movi	r4,1000
   1d83c:	001d6680 	call	1d668 <usleep>
    timeout--;
   1d840:	e0bffb17 	ldw	r2,-20(fp)
   1d844:	10bfffc4 	addi	r2,r2,-1
   1d848:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1d84c:	e0bffd03 	ldbu	r2,-12(fp)
   1d850:	10803fcc 	andi	r2,r2,255
   1d854:	1080020c 	andi	r2,r2,8
   1d858:	1000021e 	bne	r2,zero,1d864 <alt_erase_block_amd+0x140>
   1d85c:	e0bffb17 	ldw	r2,-20(fp)
   1d860:	00bfee16 	blt	zero,r2,1d81c <__alt_data_end+0xf001d81c>


  timeout = flash->erase_timeout;
   1d864:	e0bffc17 	ldw	r2,-16(fp)
   1d868:	10803217 	ldw	r2,200(r2)
   1d86c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1d870:	00001506 	br	1d8c8 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1d874:	e0bffc17 	ldw	r2,-16(fp)
   1d878:	10c00a17 	ldw	r3,40(r2)
   1d87c:	e0bfff17 	ldw	r2,-4(fp)
   1d880:	1885883a 	add	r2,r3,r2
   1d884:	10800023 	ldbuio	r2,0(r2)
   1d888:	10803fcc 	andi	r2,r2,255
   1d88c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1d890:	e0bffd03 	ldbu	r2,-12(fp)
   1d894:	10803fcc 	andi	r2,r2,255
   1d898:	1080201c 	xori	r2,r2,128
   1d89c:	10bfe004 	addi	r2,r2,-128
   1d8a0:	10000b16 	blt	r2,zero,1d8d0 <alt_erase_block_amd+0x1ac>
   1d8a4:	e0bffd03 	ldbu	r2,-12(fp)
   1d8a8:	10803fcc 	andi	r2,r2,255
   1d8ac:	1080080c 	andi	r2,r2,32
   1d8b0:	1000071e 	bne	r2,zero,1d8d0 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1d8b4:	0100fa04 	movi	r4,1000
   1d8b8:	001d6680 	call	1d668 <usleep>
    timeout -= 1000;
   1d8bc:	e0bffb17 	ldw	r2,-20(fp)
   1d8c0:	10bf0604 	addi	r2,r2,-1000
   1d8c4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1d8c8:	e0bffb17 	ldw	r2,-20(fp)
   1d8cc:	00bfe916 	blt	zero,r2,1d874 <__alt_data_end+0xf001d874>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1d8d0:	e0bffb17 	ldw	r2,-20(fp)
   1d8d4:	00800316 	blt	zero,r2,1d8e4 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1d8d8:	00bfe304 	movi	r2,-116
   1d8dc:	e0bffa15 	stw	r2,-24(fp)
   1d8e0:	00000e06 	br	1d91c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1d8e4:	e0bffc17 	ldw	r2,-16(fp)
   1d8e8:	10c00a17 	ldw	r3,40(r2)
   1d8ec:	e0bfff17 	ldw	r2,-4(fp)
   1d8f0:	1885883a 	add	r2,r3,r2
   1d8f4:	10800023 	ldbuio	r2,0(r2)
   1d8f8:	10803fcc 	andi	r2,r2,255
   1d8fc:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1d900:	e0bffd03 	ldbu	r2,-12(fp)
   1d904:	10803fcc 	andi	r2,r2,255
   1d908:	1080201c 	xori	r2,r2,128
   1d90c:	10bfe004 	addi	r2,r2,-128
   1d910:	10000216 	blt	r2,zero,1d91c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1d914:	00bffec4 	movi	r2,-5
   1d918:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1d91c:	e0bffa17 	ldw	r2,-24(fp)
}
   1d920:	e037883a 	mov	sp,fp
   1d924:	dfc00117 	ldw	ra,4(sp)
   1d928:	df000017 	ldw	fp,0(sp)
   1d92c:	dec00204 	addi	sp,sp,8
   1d930:	f800283a 	ret

0001d934 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1d934:	defff804 	addi	sp,sp,-32
   1d938:	dfc00715 	stw	ra,28(sp)
   1d93c:	df000615 	stw	fp,24(sp)
   1d940:	df000604 	addi	fp,sp,24
   1d944:	e13ffd15 	stw	r4,-12(fp)
   1d948:	e17ffe15 	stw	r5,-8(fp)
   1d94c:	3005883a 	mov	r2,r6
   1d950:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1d954:	e0bffd17 	ldw	r2,-12(fp)
   1d958:	10803117 	ldw	r2,196(r2)
   1d95c:	10801924 	muli	r2,r2,100
   1d960:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1d964:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1d968:	e0bffd17 	ldw	r2,-12(fp)
   1d96c:	10c00a17 	ldw	r3,40(r2)
   1d970:	e0bffe17 	ldw	r2,-8(fp)
   1d974:	1885883a 	add	r2,r3,r2
   1d978:	10800023 	ldbuio	r2,0(r2)
   1d97c:	10803fcc 	andi	r2,r2,255
   1d980:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1d984:	00001606 	br	1d9e0 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1d988:	e0bffc03 	ldbu	r2,-16(fp)
   1d98c:	10c03fcc 	andi	r3,r2,255
   1d990:	e0bfff03 	ldbu	r2,-4(fp)
   1d994:	1884f03a 	xor	r2,r3,r2
   1d998:	1080200c 	andi	r2,r2,128
   1d99c:	10001226 	beq	r2,zero,1d9e8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1d9a0:	e0bffc03 	ldbu	r2,-16(fp)
   1d9a4:	10803fcc 	andi	r2,r2,255
   1d9a8:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1d9ac:	10000e1e 	bne	r2,zero,1d9e8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1d9b0:	01000044 	movi	r4,1
   1d9b4:	001d6680 	call	1d668 <usleep>
    timeout--;
   1d9b8:	e0bffa17 	ldw	r2,-24(fp)
   1d9bc:	10bfffc4 	addi	r2,r2,-1
   1d9c0:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1d9c4:	e0bffd17 	ldw	r2,-12(fp)
   1d9c8:	10c00a17 	ldw	r3,40(r2)
   1d9cc:	e0bffe17 	ldw	r2,-8(fp)
   1d9d0:	1885883a 	add	r2,r3,r2
   1d9d4:	10800023 	ldbuio	r2,0(r2)
   1d9d8:	10803fcc 	andi	r2,r2,255
   1d9dc:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1d9e0:	e0bffa17 	ldw	r2,-24(fp)
   1d9e4:	00bfe816 	blt	zero,r2,1d988 <__alt_data_end+0xf001d988>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1d9e8:	e0bffa17 	ldw	r2,-24(fp)
   1d9ec:	1000031e 	bne	r2,zero,1d9fc <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1d9f0:	00bfe304 	movi	r2,-116
   1d9f4:	e0bffb15 	stw	r2,-20(fp)
   1d9f8:	00000f06 	br	1da38 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1d9fc:	e0bffd17 	ldw	r2,-12(fp)
   1da00:	10c00a17 	ldw	r3,40(r2)
   1da04:	e0bffe17 	ldw	r2,-8(fp)
   1da08:	1885883a 	add	r2,r3,r2
   1da0c:	10800023 	ldbuio	r2,0(r2)
   1da10:	10803fcc 	andi	r2,r2,255
   1da14:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1da18:	e0bffc03 	ldbu	r2,-16(fp)
   1da1c:	10c03fcc 	andi	r3,r2,255
   1da20:	e0bfff03 	ldbu	r2,-4(fp)
   1da24:	1884f03a 	xor	r2,r3,r2
   1da28:	1080200c 	andi	r2,r2,128
   1da2c:	10000226 	beq	r2,zero,1da38 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1da30:	00bffec4 	movi	r2,-5
   1da34:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1da38:	e0bffb17 	ldw	r2,-20(fp)
}
   1da3c:	e037883a 	mov	sp,fp
   1da40:	dfc00117 	ldw	ra,4(sp)
   1da44:	df000017 	ldw	fp,0(sp)
   1da48:	dec00204 	addi	sp,sp,8
   1da4c:	f800283a 	ret

0001da50 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1da50:	defff904 	addi	sp,sp,-28
   1da54:	dfc00615 	stw	ra,24(sp)
   1da58:	df000515 	stw	fp,20(sp)
   1da5c:	df000504 	addi	fp,sp,20
   1da60:	e13ffd15 	stw	r4,-12(fp)
   1da64:	e17ffe15 	stw	r5,-8(fp)
   1da68:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1da6c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1da70:	e0bffd17 	ldw	r2,-12(fp)
   1da74:	10803417 	ldw	r2,208(r2)
   1da78:	e0fffd17 	ldw	r3,-12(fp)
   1da7c:	18c00a17 	ldw	r3,40(r3)
   1da80:	01802a84 	movi	r6,170
   1da84:	01415544 	movi	r5,1365
   1da88:	1809883a 	mov	r4,r3
   1da8c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1da90:	e0bffd17 	ldw	r2,-12(fp)
   1da94:	10803417 	ldw	r2,208(r2)
   1da98:	e0fffd17 	ldw	r3,-12(fp)
   1da9c:	18c00a17 	ldw	r3,40(r3)
   1daa0:	01801544 	movi	r6,85
   1daa4:	0140aa84 	movi	r5,682
   1daa8:	1809883a 	mov	r4,r3
   1daac:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1dab0:	e0bffd17 	ldw	r2,-12(fp)
   1dab4:	10803417 	ldw	r2,208(r2)
   1dab8:	e0fffd17 	ldw	r3,-12(fp)
   1dabc:	18c00a17 	ldw	r3,40(r3)
   1dac0:	01802804 	movi	r6,160
   1dac4:	01415544 	movi	r5,1365
   1dac8:	1809883a 	mov	r4,r3
   1dacc:	103ee83a 	callr	r2
  
  value = *src_addr;
   1dad0:	e0bfff17 	ldw	r2,-4(fp)
   1dad4:	10800003 	ldbu	r2,0(r2)
   1dad8:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1dadc:	e1bfff17 	ldw	r6,-4(fp)
   1dae0:	e17ffe17 	ldw	r5,-8(fp)
   1dae4:	e13ffd17 	ldw	r4,-12(fp)
   1dae8:	00178dc0 	call	178dc <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1daec:	e0bffc03 	ldbu	r2,-16(fp)
   1daf0:	100d883a 	mov	r6,r2
   1daf4:	e17ffe17 	ldw	r5,-8(fp)
   1daf8:	e13ffd17 	ldw	r4,-12(fp)
   1dafc:	001d9340 	call	1d934 <alt_wait_for_command_to_complete_amd>
   1db00:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1db04:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1db08:	e037883a 	mov	sp,fp
   1db0c:	dfc00117 	ldw	ra,4(sp)
   1db10:	df000017 	ldw	fp,0(sp)
   1db14:	dec00204 	addi	sp,sp,8
   1db18:	f800283a 	ret

0001db1c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1db1c:	defff704 	addi	sp,sp,-36
   1db20:	dfc00815 	stw	ra,32(sp)
   1db24:	df000715 	stw	fp,28(sp)
   1db28:	df000704 	addi	fp,sp,28
   1db2c:	e13ffc15 	stw	r4,-16(fp)
   1db30:	e17ffd15 	stw	r5,-12(fp)
   1db34:	e1bffe15 	stw	r6,-8(fp)
   1db38:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1db3c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1db40:	e0bffc17 	ldw	r2,-16(fp)
   1db44:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1db48:	e17ffd17 	ldw	r5,-12(fp)
   1db4c:	e13ffb17 	ldw	r4,-20(fp)
   1db50:	001dd280 	call	1dd28 <alt_unlock_block_intel>
   1db54:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1db58:	e0bffa17 	ldw	r2,-24(fp)
   1db5c:	1000091e 	bne	r2,zero,1db84 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1db60:	008000b4 	movhi	r2,2
   1db64:	10b7a904 	addi	r2,r2,-8540
   1db68:	d8800015 	stw	r2,0(sp)
   1db6c:	e1c00217 	ldw	r7,8(fp)
   1db70:	e1bfff17 	ldw	r6,-4(fp)
   1db74:	e17ffe17 	ldw	r5,-8(fp)
   1db78:	e13ffb17 	ldw	r4,-20(fp)
   1db7c:	0017a380 	call	17a38 <alt_flash_program_block>
   1db80:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1db84:	e0bffa17 	ldw	r2,-24(fp)
}
   1db88:	e037883a 	mov	sp,fp
   1db8c:	dfc00117 	ldw	ra,4(sp)
   1db90:	df000017 	ldw	fp,0(sp)
   1db94:	dec00204 	addi	sp,sp,8
   1db98:	f800283a 	ret

0001db9c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1db9c:	defff804 	addi	sp,sp,-32
   1dba0:	dfc00715 	stw	ra,28(sp)
   1dba4:	df000615 	stw	fp,24(sp)
   1dba8:	df000604 	addi	fp,sp,24
   1dbac:	e13ffe15 	stw	r4,-8(fp)
   1dbb0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1dbb4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1dbb8:	e0bffe17 	ldw	r2,-8(fp)
   1dbbc:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1dbc0:	e0bffc17 	ldw	r2,-16(fp)
   1dbc4:	10803217 	ldw	r2,200(r2)
   1dbc8:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1dbcc:	e17fff17 	ldw	r5,-4(fp)
   1dbd0:	e13ffc17 	ldw	r4,-16(fp)
   1dbd4:	001dd280 	call	1dd28 <alt_unlock_block_intel>
   1dbd8:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1dbdc:	e0bffa17 	ldw	r2,-24(fp)
   1dbe0:	10004b1e 	bne	r2,zero,1dd10 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1dbe4:	e0bffc17 	ldw	r2,-16(fp)
   1dbe8:	10803617 	ldw	r2,216(r2)
   1dbec:	e0fffc17 	ldw	r3,-16(fp)
   1dbf0:	19000a17 	ldw	r4,40(r3)
   1dbf4:	e0ffff17 	ldw	r3,-4(fp)
   1dbf8:	20c7883a 	add	r3,r4,r3
   1dbfc:	01401404 	movi	r5,80
   1dc00:	1809883a 	mov	r4,r3
   1dc04:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1dc08:	e0bffc17 	ldw	r2,-16(fp)
   1dc0c:	10803617 	ldw	r2,216(r2)
   1dc10:	e0fffc17 	ldw	r3,-16(fp)
   1dc14:	19000a17 	ldw	r4,40(r3)
   1dc18:	e0ffff17 	ldw	r3,-4(fp)
   1dc1c:	20c7883a 	add	r3,r4,r3
   1dc20:	01400804 	movi	r5,32
   1dc24:	1809883a 	mov	r4,r3
   1dc28:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1dc2c:	e0bffc17 	ldw	r2,-16(fp)
   1dc30:	10803617 	ldw	r2,216(r2)
   1dc34:	e0fffc17 	ldw	r3,-16(fp)
   1dc38:	19000a17 	ldw	r4,40(r3)
   1dc3c:	e0ffff17 	ldw	r3,-4(fp)
   1dc40:	20c7883a 	add	r3,r4,r3
   1dc44:	01403404 	movi	r5,208
   1dc48:	1809883a 	mov	r4,r3
   1dc4c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1dc50:	e0bffc17 	ldw	r2,-16(fp)
   1dc54:	10c00a17 	ldw	r3,40(r2)
   1dc58:	e0bfff17 	ldw	r2,-4(fp)
   1dc5c:	1885883a 	add	r2,r3,r2
   1dc60:	10800023 	ldbuio	r2,0(r2)
   1dc64:	10803fcc 	andi	r2,r2,255
   1dc68:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1dc6c:	e0bffd03 	ldbu	r2,-12(fp)
   1dc70:	10803fcc 	andi	r2,r2,255
   1dc74:	1080201c 	xori	r2,r2,128
   1dc78:	10bfe004 	addi	r2,r2,-128
   1dc7c:	10000816 	blt	r2,zero,1dca0 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1dc80:	0100fa04 	movi	r4,1000
   1dc84:	001d6680 	call	1d668 <usleep>
      timeout -= 1000;
   1dc88:	e0bffb17 	ldw	r2,-20(fp)
   1dc8c:	10bf0604 	addi	r2,r2,-1000
   1dc90:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1dc94:	e0bffb17 	ldw	r2,-20(fp)
   1dc98:	00bfed16 	blt	zero,r2,1dc50 <__alt_data_end+0xf001dc50>
   1dc9c:	00000106 	br	1dca4 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1dca0:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1dca4:	e0bffb17 	ldw	r2,-20(fp)
   1dca8:	00800316 	blt	zero,r2,1dcb8 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1dcac:	00bfe304 	movi	r2,-116
   1dcb0:	e0bffa15 	stw	r2,-24(fp)
   1dcb4:	00000d06 	br	1dcec <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1dcb8:	e0bffd03 	ldbu	r2,-12(fp)
   1dcbc:	10803fcc 	andi	r2,r2,255
   1dcc0:	10801fcc 	andi	r2,r2,127
   1dcc4:	10000926 	beq	r2,zero,1dcec <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1dcc8:	00bffec4 	movi	r2,-5
   1dccc:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1dcd0:	e0bffc17 	ldw	r2,-16(fp)
   1dcd4:	10c00a17 	ldw	r3,40(r2)
   1dcd8:	e0bfff17 	ldw	r2,-4(fp)
   1dcdc:	1885883a 	add	r2,r3,r2
   1dce0:	10800023 	ldbuio	r2,0(r2)
   1dce4:	10803fcc 	andi	r2,r2,255
   1dce8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1dcec:	e0bffc17 	ldw	r2,-16(fp)
   1dcf0:	10803617 	ldw	r2,216(r2)
   1dcf4:	e0fffc17 	ldw	r3,-16(fp)
   1dcf8:	19000a17 	ldw	r4,40(r3)
   1dcfc:	e0ffff17 	ldw	r3,-4(fp)
   1dd00:	20c7883a 	add	r3,r4,r3
   1dd04:	01403fc4 	movi	r5,255
   1dd08:	1809883a 	mov	r4,r3
   1dd0c:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1dd10:	e0bffa17 	ldw	r2,-24(fp)
}
   1dd14:	e037883a 	mov	sp,fp
   1dd18:	dfc00117 	ldw	ra,4(sp)
   1dd1c:	df000017 	ldw	fp,0(sp)
   1dd20:	dec00204 	addi	sp,sp,8
   1dd24:	f800283a 	ret

0001dd28 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1dd28:	defff904 	addi	sp,sp,-28
   1dd2c:	dfc00615 	stw	ra,24(sp)
   1dd30:	df000515 	stw	fp,20(sp)
   1dd34:	df000504 	addi	fp,sp,20
   1dd38:	e13ffe15 	stw	r4,-8(fp)
   1dd3c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1dd40:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1dd44:	e0bffe17 	ldw	r2,-8(fp)
   1dd48:	10803117 	ldw	r2,196(r2)
   1dd4c:	10801924 	muli	r2,r2,100
   1dd50:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1dd54:	e0bffe17 	ldw	r2,-8(fp)
   1dd58:	10803617 	ldw	r2,216(r2)
   1dd5c:	e0fffe17 	ldw	r3,-8(fp)
   1dd60:	19000a17 	ldw	r4,40(r3)
   1dd64:	e0ffff17 	ldw	r3,-4(fp)
   1dd68:	20c7883a 	add	r3,r4,r3
   1dd6c:	01402404 	movi	r5,144
   1dd70:	1809883a 	mov	r4,r3
   1dd74:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1dd78:	e0bffe17 	ldw	r2,-8(fp)
   1dd7c:	10c00a17 	ldw	r3,40(r2)
   1dd80:	e0bfff17 	ldw	r2,-4(fp)
   1dd84:	10800104 	addi	r2,r2,4
   1dd88:	1885883a 	add	r2,r3,r2
   1dd8c:	10800023 	ldbuio	r2,0(r2)
   1dd90:	10803fcc 	andi	r2,r2,255
   1dd94:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1dd98:	e0bffd03 	ldbu	r2,-12(fp)
   1dd9c:	1080004c 	andi	r2,r2,1
   1dda0:	10003126 	beq	r2,zero,1de68 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1dda4:	e0bffe17 	ldw	r2,-8(fp)
   1dda8:	10803617 	ldw	r2,216(r2)
   1ddac:	e0fffe17 	ldw	r3,-8(fp)
   1ddb0:	19000a17 	ldw	r4,40(r3)
   1ddb4:	e0ffff17 	ldw	r3,-4(fp)
   1ddb8:	20c7883a 	add	r3,r4,r3
   1ddbc:	01401804 	movi	r5,96
   1ddc0:	1809883a 	mov	r4,r3
   1ddc4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1ddc8:	e0bffe17 	ldw	r2,-8(fp)
   1ddcc:	10803617 	ldw	r2,216(r2)
   1ddd0:	e0fffe17 	ldw	r3,-8(fp)
   1ddd4:	19000a17 	ldw	r4,40(r3)
   1ddd8:	e0ffff17 	ldw	r3,-4(fp)
   1dddc:	20c7883a 	add	r3,r4,r3
   1dde0:	01403404 	movi	r5,208
   1dde4:	1809883a 	mov	r4,r3
   1dde8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1ddec:	e0bffe17 	ldw	r2,-8(fp)
   1ddf0:	10c00a17 	ldw	r3,40(r2)
   1ddf4:	e0bfff17 	ldw	r2,-4(fp)
   1ddf8:	1885883a 	add	r2,r3,r2
   1ddfc:	10800023 	ldbuio	r2,0(r2)
   1de00:	10803fcc 	andi	r2,r2,255
   1de04:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1de08:	e0bffd43 	ldbu	r2,-11(fp)
   1de0c:	10803fcc 	andi	r2,r2,255
   1de10:	1080201c 	xori	r2,r2,128
   1de14:	10bfe004 	addi	r2,r2,-128
   1de18:	10000816 	blt	r2,zero,1de3c <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1de1c:	e0bffc17 	ldw	r2,-16(fp)
   1de20:	10bfffc4 	addi	r2,r2,-1
   1de24:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1de28:	01000044 	movi	r4,1
   1de2c:	001d6680 	call	1d668 <usleep>
    }while(timeout > 0);
   1de30:	e0bffc17 	ldw	r2,-16(fp)
   1de34:	00bfed16 	blt	zero,r2,1ddec <__alt_data_end+0xf001ddec>
   1de38:	00000106 	br	1de40 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1de3c:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1de40:	e0bffc17 	ldw	r2,-16(fp)
   1de44:	1000031e 	bne	r2,zero,1de54 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1de48:	00bfe304 	movi	r2,-116
   1de4c:	e0bffb15 	stw	r2,-20(fp)
   1de50:	00000506 	br	1de68 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1de54:	e0bffd43 	ldbu	r2,-11(fp)
   1de58:	10801fcc 	andi	r2,r2,127
   1de5c:	10000226 	beq	r2,zero,1de68 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1de60:	00bffec4 	movi	r2,-5
   1de64:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1de68:	e0bffe17 	ldw	r2,-8(fp)
   1de6c:	10803617 	ldw	r2,216(r2)
   1de70:	e0fffe17 	ldw	r3,-8(fp)
   1de74:	19000a17 	ldw	r4,40(r3)
   1de78:	e0ffff17 	ldw	r3,-4(fp)
   1de7c:	20c7883a 	add	r3,r4,r3
   1de80:	01403fc4 	movi	r5,255
   1de84:	1809883a 	mov	r4,r3
   1de88:	103ee83a 	callr	r2

  return ret_code;
   1de8c:	e0bffb17 	ldw	r2,-20(fp)
}
   1de90:	e037883a 	mov	sp,fp
   1de94:	dfc00117 	ldw	ra,4(sp)
   1de98:	df000017 	ldw	fp,0(sp)
   1de9c:	dec00204 	addi	sp,sp,8
   1dea0:	f800283a 	ret

0001dea4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1dea4:	defff904 	addi	sp,sp,-28
   1dea8:	dfc00615 	stw	ra,24(sp)
   1deac:	df000515 	stw	fp,20(sp)
   1deb0:	df000504 	addi	fp,sp,20
   1deb4:	e13ffd15 	stw	r4,-12(fp)
   1deb8:	e17ffe15 	stw	r5,-8(fp)
   1debc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1dec0:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1dec4:	e0bffd17 	ldw	r2,-12(fp)
   1dec8:	10803617 	ldw	r2,216(r2)
   1decc:	e0fffd17 	ldw	r3,-12(fp)
   1ded0:	19000a17 	ldw	r4,40(r3)
   1ded4:	e0fffe17 	ldw	r3,-8(fp)
   1ded8:	20c7883a 	add	r3,r4,r3
   1dedc:	01401004 	movi	r5,64
   1dee0:	1809883a 	mov	r4,r3
   1dee4:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1dee8:	e1bfff17 	ldw	r6,-4(fp)
   1deec:	e17ffe17 	ldw	r5,-8(fp)
   1def0:	e13ffd17 	ldw	r4,-12(fp)
   1def4:	00178dc0 	call	178dc <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1def8:	e0bffd17 	ldw	r2,-12(fp)
   1defc:	10c00a17 	ldw	r3,40(r2)
   1df00:	e0bffe17 	ldw	r2,-8(fp)
   1df04:	1885883a 	add	r2,r3,r2
   1df08:	10800023 	ldbuio	r2,0(r2)
   1df0c:	10803fcc 	andi	r2,r2,255
   1df10:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1df14:	e0bffc03 	ldbu	r2,-16(fp)
   1df18:	10803fcc 	andi	r2,r2,255
   1df1c:	1080201c 	xori	r2,r2,128
   1df20:	10bfe004 	addi	r2,r2,-128
   1df24:	103ff40e 	bge	r2,zero,1def8 <__alt_data_end+0xf001def8>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1df28:	e0bffc03 	ldbu	r2,-16(fp)
   1df2c:	10801fcc 	andi	r2,r2,127
   1df30:	10000226 	beq	r2,zero,1df3c <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1df34:	00bffec4 	movi	r2,-5
   1df38:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1df3c:	e0bffd17 	ldw	r2,-12(fp)
   1df40:	10803617 	ldw	r2,216(r2)
   1df44:	e0fffd17 	ldw	r3,-12(fp)
   1df48:	19000a17 	ldw	r4,40(r3)
   1df4c:	e0fffe17 	ldw	r3,-8(fp)
   1df50:	20c7883a 	add	r3,r4,r3
   1df54:	01403fc4 	movi	r5,255
   1df58:	1809883a 	mov	r4,r3
   1df5c:	103ee83a 	callr	r2
  
  return ret_code;
   1df60:	e0bffb17 	ldw	r2,-20(fp)
}
   1df64:	e037883a 	mov	sp,fp
   1df68:	dfc00117 	ldw	ra,4(sp)
   1df6c:	df000017 	ldw	fp,0(sp)
   1df70:	dec00204 	addi	sp,sp,8
   1df74:	f800283a 	ret

0001df78 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1df78:	defffb04 	addi	sp,sp,-20
   1df7c:	df000415 	stw	fp,16(sp)
   1df80:	df000404 	addi	fp,sp,16
   1df84:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1df88:	008000c4 	movi	r2,3
   1df8c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1df90:	e0fffd17 	ldw	r3,-12(fp)
   1df94:	008003f4 	movhi	r2,15
   1df98:	10909004 	addi	r2,r2,16960
   1df9c:	1887383a 	mul	r3,r3,r2
   1dfa0:	00817db4 	movhi	r2,1526
   1dfa4:	10b84004 	addi	r2,r2,-7936
   1dfa8:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1dfac:	00a00034 	movhi	r2,32768
   1dfb0:	10bfffc4 	addi	r2,r2,-1
   1dfb4:	10c5203a 	divu	r2,r2,r3
   1dfb8:	e0ffff17 	ldw	r3,-4(fp)
   1dfbc:	1885203a 	divu	r2,r3,r2
   1dfc0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1dfc4:	e0bffe17 	ldw	r2,-8(fp)
   1dfc8:	10002526 	beq	r2,zero,1e060 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1dfcc:	e03ffc15 	stw	zero,-16(fp)
   1dfd0:	00001406 	br	1e024 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1dfd4:	00a00034 	movhi	r2,32768
   1dfd8:	10bfffc4 	addi	r2,r2,-1
   1dfdc:	10bfffc4 	addi	r2,r2,-1
   1dfe0:	103ffe1e 	bne	r2,zero,1dfdc <__alt_data_end+0xf001dfdc>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1dfe4:	e0fffd17 	ldw	r3,-12(fp)
   1dfe8:	008003f4 	movhi	r2,15
   1dfec:	10909004 	addi	r2,r2,16960
   1dff0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1dff4:	00817db4 	movhi	r2,1526
   1dff8:	10b84004 	addi	r2,r2,-7936
   1dffc:	10c7203a 	divu	r3,r2,r3
   1e000:	00a00034 	movhi	r2,32768
   1e004:	10bfffc4 	addi	r2,r2,-1
   1e008:	10c5203a 	divu	r2,r2,r3
   1e00c:	e0ffff17 	ldw	r3,-4(fp)
   1e010:	1885c83a 	sub	r2,r3,r2
   1e014:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1e018:	e0bffc17 	ldw	r2,-16(fp)
   1e01c:	10800044 	addi	r2,r2,1
   1e020:	e0bffc15 	stw	r2,-16(fp)
   1e024:	e0fffc17 	ldw	r3,-16(fp)
   1e028:	e0bffe17 	ldw	r2,-8(fp)
   1e02c:	18bfe916 	blt	r3,r2,1dfd4 <__alt_data_end+0xf001dfd4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1e030:	e0fffd17 	ldw	r3,-12(fp)
   1e034:	008003f4 	movhi	r2,15
   1e038:	10909004 	addi	r2,r2,16960
   1e03c:	1887383a 	mul	r3,r3,r2
   1e040:	00817db4 	movhi	r2,1526
   1e044:	10b84004 	addi	r2,r2,-7936
   1e048:	10c7203a 	divu	r3,r2,r3
   1e04c:	e0bfff17 	ldw	r2,-4(fp)
   1e050:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1e054:	10bfffc4 	addi	r2,r2,-1
   1e058:	103ffe1e 	bne	r2,zero,1e054 <__alt_data_end+0xf001e054>
   1e05c:	00000b06 	br	1e08c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1e060:	e0fffd17 	ldw	r3,-12(fp)
   1e064:	008003f4 	movhi	r2,15
   1e068:	10909004 	addi	r2,r2,16960
   1e06c:	1887383a 	mul	r3,r3,r2
   1e070:	00817db4 	movhi	r2,1526
   1e074:	10b84004 	addi	r2,r2,-7936
   1e078:	10c7203a 	divu	r3,r2,r3
   1e07c:	e0bfff17 	ldw	r2,-4(fp)
   1e080:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1e084:	10bfffc4 	addi	r2,r2,-1
   1e088:	00bffe16 	blt	zero,r2,1e084 <__alt_data_end+0xf001e084>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1e08c:	0005883a 	mov	r2,zero
}
   1e090:	e037883a 	mov	sp,fp
   1e094:	df000017 	ldw	fp,0(sp)
   1e098:	dec00104 	addi	sp,sp,4
   1e09c:	f800283a 	ret

0001e0a0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1e0a0:	defffb04 	addi	sp,sp,-20
   1e0a4:	dfc00415 	stw	ra,16(sp)
   1e0a8:	df000315 	stw	fp,12(sp)
   1e0ac:	df000304 	addi	fp,sp,12
   1e0b0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1e0b4:	d0a00a17 	ldw	r2,-32728(gp)
   1e0b8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1e0bc:	00003106 	br	1e184 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1e0c0:	e0bffd17 	ldw	r2,-12(fp)
   1e0c4:	10800217 	ldw	r2,8(r2)
   1e0c8:	1009883a 	mov	r4,r2
   1e0cc:	0008b540 	call	8b54 <strlen>
   1e0d0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1e0d4:	e0bffd17 	ldw	r2,-12(fp)
   1e0d8:	10c00217 	ldw	r3,8(r2)
   1e0dc:	e0bffe17 	ldw	r2,-8(fp)
   1e0e0:	10bfffc4 	addi	r2,r2,-1
   1e0e4:	1885883a 	add	r2,r3,r2
   1e0e8:	10800003 	ldbu	r2,0(r2)
   1e0ec:	10803fcc 	andi	r2,r2,255
   1e0f0:	1080201c 	xori	r2,r2,128
   1e0f4:	10bfe004 	addi	r2,r2,-128
   1e0f8:	10800bd8 	cmpnei	r2,r2,47
   1e0fc:	1000031e 	bne	r2,zero,1e10c <alt_find_file+0x6c>
    {
      len -= 1;
   1e100:	e0bffe17 	ldw	r2,-8(fp)
   1e104:	10bfffc4 	addi	r2,r2,-1
   1e108:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1e10c:	e0bffe17 	ldw	r2,-8(fp)
   1e110:	e0ffff17 	ldw	r3,-4(fp)
   1e114:	1885883a 	add	r2,r3,r2
   1e118:	10800003 	ldbu	r2,0(r2)
   1e11c:	10803fcc 	andi	r2,r2,255
   1e120:	1080201c 	xori	r2,r2,128
   1e124:	10bfe004 	addi	r2,r2,-128
   1e128:	10800be0 	cmpeqi	r2,r2,47
   1e12c:	1000081e 	bne	r2,zero,1e150 <alt_find_file+0xb0>
   1e130:	e0bffe17 	ldw	r2,-8(fp)
   1e134:	e0ffff17 	ldw	r3,-4(fp)
   1e138:	1885883a 	add	r2,r3,r2
   1e13c:	10800003 	ldbu	r2,0(r2)
   1e140:	10803fcc 	andi	r2,r2,255
   1e144:	1080201c 	xori	r2,r2,128
   1e148:	10bfe004 	addi	r2,r2,-128
   1e14c:	10000a1e 	bne	r2,zero,1e178 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1e150:	e0bffd17 	ldw	r2,-12(fp)
   1e154:	10800217 	ldw	r2,8(r2)
   1e158:	e0fffe17 	ldw	r3,-8(fp)
   1e15c:	180d883a 	mov	r6,r3
   1e160:	e17fff17 	ldw	r5,-4(fp)
   1e164:	1009883a 	mov	r4,r2
   1e168:	00086640 	call	8664 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1e16c:	1000021e 	bne	r2,zero,1e178 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1e170:	e0bffd17 	ldw	r2,-12(fp)
   1e174:	00000706 	br	1e194 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1e178:	e0bffd17 	ldw	r2,-12(fp)
   1e17c:	10800017 	ldw	r2,0(r2)
   1e180:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1e184:	e0fffd17 	ldw	r3,-12(fp)
   1e188:	d0a00a04 	addi	r2,gp,-32728
   1e18c:	18bfcc1e 	bne	r3,r2,1e0c0 <__alt_data_end+0xf001e0c0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1e190:	0005883a 	mov	r2,zero
}
   1e194:	e037883a 	mov	sp,fp
   1e198:	dfc00117 	ldw	ra,4(sp)
   1e19c:	df000017 	ldw	fp,0(sp)
   1e1a0:	dec00204 	addi	sp,sp,8
   1e1a4:	f800283a 	ret

0001e1a8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1e1a8:	defffc04 	addi	sp,sp,-16
   1e1ac:	df000315 	stw	fp,12(sp)
   1e1b0:	df000304 	addi	fp,sp,12
   1e1b4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1e1b8:	00bffa04 	movi	r2,-24
   1e1bc:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1e1c0:	e03ffd15 	stw	zero,-12(fp)
   1e1c4:	00001906 	br	1e22c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1e1c8:	00820034 	movhi	r2,2048
   1e1cc:	10848304 	addi	r2,r2,4620
   1e1d0:	e0fffd17 	ldw	r3,-12(fp)
   1e1d4:	18c00324 	muli	r3,r3,12
   1e1d8:	10c5883a 	add	r2,r2,r3
   1e1dc:	10800017 	ldw	r2,0(r2)
   1e1e0:	10000f1e 	bne	r2,zero,1e220 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1e1e4:	00820034 	movhi	r2,2048
   1e1e8:	10848304 	addi	r2,r2,4620
   1e1ec:	e0fffd17 	ldw	r3,-12(fp)
   1e1f0:	18c00324 	muli	r3,r3,12
   1e1f4:	10c5883a 	add	r2,r2,r3
   1e1f8:	e0ffff17 	ldw	r3,-4(fp)
   1e1fc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1e200:	d0e00e17 	ldw	r3,-32712(gp)
   1e204:	e0bffd17 	ldw	r2,-12(fp)
   1e208:	1880020e 	bge	r3,r2,1e214 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1e20c:	e0bffd17 	ldw	r2,-12(fp)
   1e210:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   1e214:	e0bffd17 	ldw	r2,-12(fp)
   1e218:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1e21c:	00000606 	br	1e238 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1e220:	e0bffd17 	ldw	r2,-12(fp)
   1e224:	10800044 	addi	r2,r2,1
   1e228:	e0bffd15 	stw	r2,-12(fp)
   1e22c:	e0bffd17 	ldw	r2,-12(fp)
   1e230:	10800810 	cmplti	r2,r2,32
   1e234:	103fe41e 	bne	r2,zero,1e1c8 <__alt_data_end+0xf001e1c8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1e238:	e0bffe17 	ldw	r2,-8(fp)
}
   1e23c:	e037883a 	mov	sp,fp
   1e240:	df000017 	ldw	fp,0(sp)
   1e244:	dec00104 	addi	sp,sp,4
   1e248:	f800283a 	ret

0001e24c <atexit>:
   1e24c:	200b883a 	mov	r5,r4
   1e250:	000f883a 	mov	r7,zero
   1e254:	000d883a 	mov	r6,zero
   1e258:	0009883a 	mov	r4,zero
   1e25c:	001e2981 	jmpi	1e298 <__register_exitproc>

0001e260 <exit>:
   1e260:	defffe04 	addi	sp,sp,-8
   1e264:	000b883a 	mov	r5,zero
   1e268:	dc000015 	stw	r16,0(sp)
   1e26c:	dfc00115 	stw	ra,4(sp)
   1e270:	2021883a 	mov	r16,r4
   1e274:	001e3b00 	call	1e3b0 <__call_exitprocs>
   1e278:	00820034 	movhi	r2,2048
   1e27c:	1089e404 	addi	r2,r2,10128
   1e280:	11000017 	ldw	r4,0(r2)
   1e284:	20800f17 	ldw	r2,60(r4)
   1e288:	10000126 	beq	r2,zero,1e290 <exit+0x30>
   1e28c:	103ee83a 	callr	r2
   1e290:	8009883a 	mov	r4,r16
   1e294:	001e5300 	call	1e530 <_exit>

0001e298 <__register_exitproc>:
   1e298:	defffa04 	addi	sp,sp,-24
   1e29c:	dc000315 	stw	r16,12(sp)
   1e2a0:	04020034 	movhi	r16,2048
   1e2a4:	8409e404 	addi	r16,r16,10128
   1e2a8:	80c00017 	ldw	r3,0(r16)
   1e2ac:	dc400415 	stw	r17,16(sp)
   1e2b0:	dfc00515 	stw	ra,20(sp)
   1e2b4:	18805217 	ldw	r2,328(r3)
   1e2b8:	2023883a 	mov	r17,r4
   1e2bc:	10003726 	beq	r2,zero,1e39c <__register_exitproc+0x104>
   1e2c0:	10c00117 	ldw	r3,4(r2)
   1e2c4:	010007c4 	movi	r4,31
   1e2c8:	20c00e16 	blt	r4,r3,1e304 <__register_exitproc+0x6c>
   1e2cc:	1a000044 	addi	r8,r3,1
   1e2d0:	8800221e 	bne	r17,zero,1e35c <__register_exitproc+0xc4>
   1e2d4:	18c00084 	addi	r3,r3,2
   1e2d8:	18c7883a 	add	r3,r3,r3
   1e2dc:	18c7883a 	add	r3,r3,r3
   1e2e0:	12000115 	stw	r8,4(r2)
   1e2e4:	10c7883a 	add	r3,r2,r3
   1e2e8:	19400015 	stw	r5,0(r3)
   1e2ec:	0005883a 	mov	r2,zero
   1e2f0:	dfc00517 	ldw	ra,20(sp)
   1e2f4:	dc400417 	ldw	r17,16(sp)
   1e2f8:	dc000317 	ldw	r16,12(sp)
   1e2fc:	dec00604 	addi	sp,sp,24
   1e300:	f800283a 	ret
   1e304:	00800034 	movhi	r2,0
   1e308:	10800004 	addi	r2,r2,0
   1e30c:	10002626 	beq	r2,zero,1e3a8 <__register_exitproc+0x110>
   1e310:	01006404 	movi	r4,400
   1e314:	d9400015 	stw	r5,0(sp)
   1e318:	d9800115 	stw	r6,4(sp)
   1e31c:	d9c00215 	stw	r7,8(sp)
   1e320:	00000000 	call	0 <__alt_mem_onchip_memory>
   1e324:	d9400017 	ldw	r5,0(sp)
   1e328:	d9800117 	ldw	r6,4(sp)
   1e32c:	d9c00217 	ldw	r7,8(sp)
   1e330:	10001d26 	beq	r2,zero,1e3a8 <__register_exitproc+0x110>
   1e334:	81000017 	ldw	r4,0(r16)
   1e338:	10000115 	stw	zero,4(r2)
   1e33c:	02000044 	movi	r8,1
   1e340:	22405217 	ldw	r9,328(r4)
   1e344:	0007883a 	mov	r3,zero
   1e348:	12400015 	stw	r9,0(r2)
   1e34c:	20805215 	stw	r2,328(r4)
   1e350:	10006215 	stw	zero,392(r2)
   1e354:	10006315 	stw	zero,396(r2)
   1e358:	883fde26 	beq	r17,zero,1e2d4 <__alt_data_end+0xf001e2d4>
   1e35c:	18c9883a 	add	r4,r3,r3
   1e360:	2109883a 	add	r4,r4,r4
   1e364:	1109883a 	add	r4,r2,r4
   1e368:	21802215 	stw	r6,136(r4)
   1e36c:	01800044 	movi	r6,1
   1e370:	12406217 	ldw	r9,392(r2)
   1e374:	30cc983a 	sll	r6,r6,r3
   1e378:	4992b03a 	or	r9,r9,r6
   1e37c:	12406215 	stw	r9,392(r2)
   1e380:	21c04215 	stw	r7,264(r4)
   1e384:	01000084 	movi	r4,2
   1e388:	893fd21e 	bne	r17,r4,1e2d4 <__alt_data_end+0xf001e2d4>
   1e38c:	11006317 	ldw	r4,396(r2)
   1e390:	218cb03a 	or	r6,r4,r6
   1e394:	11806315 	stw	r6,396(r2)
   1e398:	003fce06 	br	1e2d4 <__alt_data_end+0xf001e2d4>
   1e39c:	18805304 	addi	r2,r3,332
   1e3a0:	18805215 	stw	r2,328(r3)
   1e3a4:	003fc606 	br	1e2c0 <__alt_data_end+0xf001e2c0>
   1e3a8:	00bfffc4 	movi	r2,-1
   1e3ac:	003fd006 	br	1e2f0 <__alt_data_end+0xf001e2f0>

0001e3b0 <__call_exitprocs>:
   1e3b0:	defff504 	addi	sp,sp,-44
   1e3b4:	df000915 	stw	fp,36(sp)
   1e3b8:	dd400615 	stw	r21,24(sp)
   1e3bc:	dc800315 	stw	r18,12(sp)
   1e3c0:	dfc00a15 	stw	ra,40(sp)
   1e3c4:	ddc00815 	stw	r23,32(sp)
   1e3c8:	dd800715 	stw	r22,28(sp)
   1e3cc:	dd000515 	stw	r20,20(sp)
   1e3d0:	dcc00415 	stw	r19,16(sp)
   1e3d4:	dc400215 	stw	r17,8(sp)
   1e3d8:	dc000115 	stw	r16,4(sp)
   1e3dc:	d9000015 	stw	r4,0(sp)
   1e3e0:	2839883a 	mov	fp,r5
   1e3e4:	04800044 	movi	r18,1
   1e3e8:	057fffc4 	movi	r21,-1
   1e3ec:	00820034 	movhi	r2,2048
   1e3f0:	1089e404 	addi	r2,r2,10128
   1e3f4:	12000017 	ldw	r8,0(r2)
   1e3f8:	45005217 	ldw	r20,328(r8)
   1e3fc:	44c05204 	addi	r19,r8,328
   1e400:	a0001c26 	beq	r20,zero,1e474 <__call_exitprocs+0xc4>
   1e404:	a0800117 	ldw	r2,4(r20)
   1e408:	15ffffc4 	addi	r23,r2,-1
   1e40c:	b8000d16 	blt	r23,zero,1e444 <__call_exitprocs+0x94>
   1e410:	14000044 	addi	r16,r2,1
   1e414:	8421883a 	add	r16,r16,r16
   1e418:	8421883a 	add	r16,r16,r16
   1e41c:	84402004 	addi	r17,r16,128
   1e420:	a463883a 	add	r17,r20,r17
   1e424:	a421883a 	add	r16,r20,r16
   1e428:	e0001e26 	beq	fp,zero,1e4a4 <__call_exitprocs+0xf4>
   1e42c:	80804017 	ldw	r2,256(r16)
   1e430:	e0801c26 	beq	fp,r2,1e4a4 <__call_exitprocs+0xf4>
   1e434:	bdffffc4 	addi	r23,r23,-1
   1e438:	843fff04 	addi	r16,r16,-4
   1e43c:	8c7fff04 	addi	r17,r17,-4
   1e440:	bd7ff91e 	bne	r23,r21,1e428 <__alt_data_end+0xf001e428>
   1e444:	00800034 	movhi	r2,0
   1e448:	10800004 	addi	r2,r2,0
   1e44c:	10000926 	beq	r2,zero,1e474 <__call_exitprocs+0xc4>
   1e450:	a0800117 	ldw	r2,4(r20)
   1e454:	1000301e 	bne	r2,zero,1e518 <__call_exitprocs+0x168>
   1e458:	a0800017 	ldw	r2,0(r20)
   1e45c:	10003226 	beq	r2,zero,1e528 <__call_exitprocs+0x178>
   1e460:	a009883a 	mov	r4,r20
   1e464:	98800015 	stw	r2,0(r19)
   1e468:	00000000 	call	0 <__alt_mem_onchip_memory>
   1e46c:	9d000017 	ldw	r20,0(r19)
   1e470:	a03fe41e 	bne	r20,zero,1e404 <__alt_data_end+0xf001e404>
   1e474:	dfc00a17 	ldw	ra,40(sp)
   1e478:	df000917 	ldw	fp,36(sp)
   1e47c:	ddc00817 	ldw	r23,32(sp)
   1e480:	dd800717 	ldw	r22,28(sp)
   1e484:	dd400617 	ldw	r21,24(sp)
   1e488:	dd000517 	ldw	r20,20(sp)
   1e48c:	dcc00417 	ldw	r19,16(sp)
   1e490:	dc800317 	ldw	r18,12(sp)
   1e494:	dc400217 	ldw	r17,8(sp)
   1e498:	dc000117 	ldw	r16,4(sp)
   1e49c:	dec00b04 	addi	sp,sp,44
   1e4a0:	f800283a 	ret
   1e4a4:	a0800117 	ldw	r2,4(r20)
   1e4a8:	80c00017 	ldw	r3,0(r16)
   1e4ac:	10bfffc4 	addi	r2,r2,-1
   1e4b0:	15c01426 	beq	r2,r23,1e504 <__call_exitprocs+0x154>
   1e4b4:	80000015 	stw	zero,0(r16)
   1e4b8:	183fde26 	beq	r3,zero,1e434 <__alt_data_end+0xf001e434>
   1e4bc:	95c8983a 	sll	r4,r18,r23
   1e4c0:	a0806217 	ldw	r2,392(r20)
   1e4c4:	a5800117 	ldw	r22,4(r20)
   1e4c8:	2084703a 	and	r2,r4,r2
   1e4cc:	10000b26 	beq	r2,zero,1e4fc <__call_exitprocs+0x14c>
   1e4d0:	a0806317 	ldw	r2,396(r20)
   1e4d4:	2088703a 	and	r4,r4,r2
   1e4d8:	20000c1e 	bne	r4,zero,1e50c <__call_exitprocs+0x15c>
   1e4dc:	89400017 	ldw	r5,0(r17)
   1e4e0:	d9000017 	ldw	r4,0(sp)
   1e4e4:	183ee83a 	callr	r3
   1e4e8:	a0800117 	ldw	r2,4(r20)
   1e4ec:	15bfbf1e 	bne	r2,r22,1e3ec <__alt_data_end+0xf001e3ec>
   1e4f0:	98800017 	ldw	r2,0(r19)
   1e4f4:	153fcf26 	beq	r2,r20,1e434 <__alt_data_end+0xf001e434>
   1e4f8:	003fbc06 	br	1e3ec <__alt_data_end+0xf001e3ec>
   1e4fc:	183ee83a 	callr	r3
   1e500:	003ff906 	br	1e4e8 <__alt_data_end+0xf001e4e8>
   1e504:	a5c00115 	stw	r23,4(r20)
   1e508:	003feb06 	br	1e4b8 <__alt_data_end+0xf001e4b8>
   1e50c:	89000017 	ldw	r4,0(r17)
   1e510:	183ee83a 	callr	r3
   1e514:	003ff406 	br	1e4e8 <__alt_data_end+0xf001e4e8>
   1e518:	a0800017 	ldw	r2,0(r20)
   1e51c:	a027883a 	mov	r19,r20
   1e520:	1029883a 	mov	r20,r2
   1e524:	003fb606 	br	1e400 <__alt_data_end+0xf001e400>
   1e528:	0005883a 	mov	r2,zero
   1e52c:	003ffb06 	br	1e51c <__alt_data_end+0xf001e51c>

0001e530 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1e530:	defffd04 	addi	sp,sp,-12
   1e534:	df000215 	stw	fp,8(sp)
   1e538:	df000204 	addi	fp,sp,8
   1e53c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1e540:	0001883a 	nop
   1e544:	e0bfff17 	ldw	r2,-4(fp)
   1e548:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1e54c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1e550:	10000226 	beq	r2,zero,1e55c <_exit+0x2c>
    ALT_SIM_FAIL();
   1e554:	002af070 	cmpltui	zero,zero,43969
   1e558:	00000106 	br	1e560 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1e55c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1e560:	003fff06 	br	1e560 <__alt_data_end+0xf001e560>
