<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMA3CC" HW_revision="" XML_version="1" description="Enhanced DMA Channel Controller Module.">
	     <register id="DRAE0" acronym="DRAE0" offset="0x340" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH0" acronym="DRAEH0" offset="0x344" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE1" acronym="DRAE1" offset="0x348" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH1" acronym="DRAEH1" offset="0x34C" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE2" acronym="DRAE2" offset="0x350" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH2" acronym="DRAEH2" offset="0x354" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE3" acronym="DRAE3" offset="0x358" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH3" acronym="DRAEH3" offset="0x35C" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE4" acronym="DRAE4" offset="0x360" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH4" acronym="DRAEH4" offset="0x364" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE5" acronym="DRAE5" offset="0x368" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH5" acronym="DRAEH5" offset="0x36C" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE6" acronym="DRAE6" offset="0x370" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH6" acronym="DRAEH6" offset="0x374" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAE7" acronym="DRAE7" offset="0x378" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH7" acronym="DRAEH7" offset="0x37C" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="Q0E0" acronym="Q0E0" offset="0x400" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E1" acronym="Q0E1" offset="0x404" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E2" acronym="Q0E2" offset="0x408" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E3" acronym="Q0E3" offset="0x40C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E4" acronym="Q0E4" offset="0x410" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E5" acronym="Q0E5" offset="0x414" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E6" acronym="Q0E6" offset="0x418" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E7" acronym="Q0E7" offset="0x41C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E8" acronym="Q0E8" offset="0x420" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E9" acronym="Q0E9" offset="0x424" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E10" acronym="Q0E10" offset="0x428" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E11" acronym="Q0E11" offset="0x42C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E12" acronym="Q0E12" offset="0x430" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E13" acronym="Q0E13" offset="0x434" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E14" acronym="Q0E14" offset="0x438" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q0E15" acronym="Q0E15" offset="0x43C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E0" acronym="Q1E0" offset="0x440" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E1" acronym="Q1E1" offset="0x444" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E2" acronym="Q1E2" offset="0x448" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E3" acronym="Q1E3" offset="0x44C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E4" acronym="Q1E4" offset="0x450" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E5" acronym="Q1E5" offset="0x454" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E6" acronym="Q1E6" offset="0x458" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E7" acronym="Q1E7" offset="0x45C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E8" acronym="Q1E8" offset="0x460" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E9" acronym="Q1E9" offset="0x464" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E10" acronym="Q1E10" offset="0x468" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E11" acronym="Q1E11" offset="0x46C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E12" acronym="Q1E12" offset="0x470" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E13" acronym="Q1E13" offset="0x474" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E14" acronym="Q1E14" offset="0x478" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q1E15" acronym="Q1E15" offset="0x47C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E0" acronym="Q2E0" offset="0x480" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E1" acronym="Q2E1" offset="0x484" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E2" acronym="Q2E2" offset="0x488" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E3" acronym="Q2E3" offset="0x48C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E4" acronym="Q2E4" offset="0x490" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E5" acronym="Q2E5" offset="0x494" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E6" acronym="Q2E6" offset="0x498" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E7" acronym="Q2E7" offset="0x49C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E8" acronym="Q2E8" offset="0x4A0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E9" acronym="Q2E9" offset="0x4A4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E10" acronym="Q2E10" offset="0x4A8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E11" acronym="Q2E11" offset="0x4AC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E12" acronym="Q2E12" offset="0x4B0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E13" acronym="Q2E13" offset="0x4B4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E14" acronym="Q2E14" offset="0x4B8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q2E15" acronym="Q2E15" offset="0x4BC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E0" acronym="Q3E0" offset="0x4C0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E1" acronym="Q3E1" offset="0x4C4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E2" acronym="Q3E2" offset="0x4C8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E3" acronym="Q3E3" offset="0x4CC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E4" acronym="Q3E4" offset="0x4D0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E5" acronym="Q3E5" offset="0x4D4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E6" acronym="Q3E6" offset="0x4D8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E7" acronym="Q3E7" offset="0x4DC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E8" acronym="Q3E8" offset="0x4E0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E9" acronym="Q3E9" offset="0x4E4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E10" acronym="Q3E10" offset="0x4E8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E11" acronym="Q3E11" offset="0x4EC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E12" acronym="Q3E12" offset="0x4F0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E13" acronym="Q3E13" offset="0x4F4" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E14" acronym="Q3E14" offset="0x4F8" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q3E15" acronym="Q3E15" offset="0x4FC" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E0" acronym="Q4E0" offset="0x500" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E1" acronym="Q4E1" offset="0x504" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E2" acronym="Q4E2" offset="0x508" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E3" acronym="Q4E3" offset="0x50C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E4" acronym="Q4E4" offset="0x510" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E5" acronym="Q4E5" offset="0x514" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E6" acronym="Q4E6" offset="0x518" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E7" acronym="Q4E7" offset="0x51C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E8" acronym="Q4E8" offset="0x520" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E9" acronym="Q4E9" offset="0x524" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E10" acronym="Q4E10" offset="0x528" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E11" acronym="Q4E11" offset="0x52C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E12" acronym="Q4E12" offset="0x530" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E13" acronym="Q4E13" offset="0x534" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E14" acronym="Q4E14" offset="0x538" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q4E15" acronym="Q4E15" offset="0x53C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E0" acronym="Q5E0" offset="0x540" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E1" acronym="Q5E1" offset="0x544" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E2" acronym="Q5E2" offset="0x548" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E3" acronym="Q5E3" offset="0x54C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E4" acronym="Q5E4" offset="0x550" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E5" acronym="Q5E5" offset="0x554" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E6" acronym="Q5E6" offset="0x558" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E7" acronym="Q5E7" offset="0x55C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E8" acronym="Q5E8" offset="0x560" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E9" acronym="Q5E9" offset="0x564" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E10" acronym="Q5E10" offset="0x568" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E11" acronym="Q5E11" offset="0x56C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E12" acronym="Q5E12" offset="0x570" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E13" acronym="Q5E13" offset="0x574" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E14" acronym="Q5E14" offset="0x578" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="Q5E15" acronym="Q5E15" offset="0x57C" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-7)" range="" rwaccess="R"></bitfield>
</register>
	     <register id="OPT0" acronym="OPT0" offset="0x4000" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC0" acronym="SRC0" offset="0x4004" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT0" acronym="A_B_CNT0" offset="0x4008" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST0" acronym="DST0" offset="0x400C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX0" acronym="SRC_DST_BIDX0" offset="0x4010" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD0" acronym="LINK_BCNTRLD0" offset="0x4014" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX0" acronym="SRC_DST_CIDX0" offset="0x4018" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT0" acronym="CCNT0" offset="0x401C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT1" acronym="OPT1" offset="0x4020" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC1" acronym="SRC1" offset="0x4024" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT1" acronym="A_B_CNT1" offset="0x4028" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST1" acronym="DST1" offset="0x402C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX1" acronym="SRC_DST_BIDX1" offset="0x4030" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD1" acronym="LINK_BCNTRLD1" offset="0x4034" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX1" acronym="SRC_DST_CIDX1" offset="0x4038" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT1" acronym="CCNT1" offset="0x403C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT2" acronym="OPT2" offset="0x4040" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC2" acronym="SRC2" offset="0x4044" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT2" acronym="A_B_CNT2" offset="0x4048" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST2" acronym="DST2" offset="0x404C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX2" acronym="SRC_DST_BIDX2" offset="0x4050" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD2" acronym="LINK_BCNTRLD2" offset="0x4054" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX2" acronym="SRC_DST_CIDX2" offset="0x4058" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT2" acronym="CCNT2" offset="0x405C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT3" acronym="OPT3" offset="0x4060" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC3" acronym="SRC3" offset="0x4064" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT3" acronym="A_B_CNT3" offset="0x4068" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST3" acronym="DST3" offset="0x406C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX3" acronym="SRC_DST_BIDX3" offset="0x4070" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD3" acronym="LINK_BCNTRLD3" offset="0x4074" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX3" acronym="SRC_DST_CIDX3" offset="0x4078" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT3" acronym="CCNT3" offset="0x407C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT4" acronym="OPT4" offset="0x4080" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC4" acronym="SRC4" offset="0x4084" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT4" acronym="A_B_CNT4" offset="0x4088" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST4" acronym="DST4" offset="0x408C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX4" acronym="SRC_DST_BIDX4" offset="0x4090" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD4" acronym="LINK_BCNTRLD4" offset="0x4094" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX4" acronym="SRC_DST_CIDX4" offset="0x4098" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT4" acronym="CCNT4" offset="0x409C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT5" acronym="OPT5" offset="0x40A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC5" acronym="SRC5" offset="0x40A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT5" acronym="A_B_CNT5" offset="0x40A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST5" acronym="DST5" offset="0x40AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX5" acronym="SRC_DST_BIDX5" offset="0x40B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD5" acronym="LINK_BCNTRLD5" offset="0x40B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX5" acronym="SRC_DST_CIDX5" offset="0x40B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT5" acronym="CCNT5" offset="0x40BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT6" acronym="OPT6" offset="0x40C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC6" acronym="SRC6" offset="0x40C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT6" acronym="A_B_CNT6" offset="0x40C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST6" acronym="DST6" offset="0x40CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX6" acronym="SRC_DST_BIDX6" offset="0x40D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD6" acronym="LINK_BCNTRLD6" offset="0x40D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX6" acronym="SRC_DST_CIDX6" offset="0x40D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT6" acronym="CCNT6" offset="0x40DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT7" acronym="OPT7" offset="0x40E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC7" acronym="SRC7" offset="0x40E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT7" acronym="A_B_CNT7" offset="0x40E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST7" acronym="DST7" offset="0x40EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX7" acronym="SRC_DST_BIDX7" offset="0x40F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD7" acronym="LINK_BCNTRLD7" offset="0x40F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX7" acronym="SRC_DST_CIDX7" offset="0x40F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT7" acronym="CCNT7" offset="0x40FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT8" acronym="OPT8" offset="0x4100" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC8" acronym="SRC8" offset="0x4104" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT8" acronym="A_B_CNT8" offset="0x4108" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST8" acronym="DST8" offset="0x410C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX8" acronym="SRC_DST_BIDX8" offset="0x4110" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD8" acronym="LINK_BCNTRLD8" offset="0x4114" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX8" acronym="SRC_DST_CIDX8" offset="0x4118" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT8" acronym="CCNT8" offset="0x411C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT9" acronym="OPT9" offset="0x4120" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC9" acronym="SRC9" offset="0x4124" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT9" acronym="A_B_CNT9" offset="0x4128" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST9" acronym="DST9" offset="0x412C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX9" acronym="SRC_DST_BIDX9" offset="0x4130" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD9" acronym="LINK_BCNTRLD9" offset="0x4134" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX9" acronym="SRC_DST_CIDX9" offset="0x4138" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT9" acronym="CCNT9" offset="0x413C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT10" acronym="OPT10" offset="0x4140" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC10" acronym="SRC10" offset="0x4144" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT10" acronym="A_B_CNT10" offset="0x4148" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST10" acronym="DST10" offset="0x414C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX10" acronym="SRC_DST_BIDX10" offset="0x4150" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD10" acronym="LINK_BCNTRLD10" offset="0x4154" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX10" acronym="SRC_DST_CIDX10" offset="0x4158" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT10" acronym="CCNT10" offset="0x415C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT11" acronym="OPT11" offset="0x4160" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC11" acronym="SRC11" offset="0x4164" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT11" acronym="A_B_CNT11" offset="0x4168" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST11" acronym="DST11" offset="0x416C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX11" acronym="SRC_DST_BIDX11" offset="0x4170" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD11" acronym="LINK_BCNTRLD11" offset="0x4174" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX11" acronym="SRC_DST_CIDX11" offset="0x4178" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT11" acronym="CCNT11" offset="0x417C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT12" acronym="OPT12" offset="0x4180" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC12" acronym="SRC12" offset="0x4184" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT12" acronym="A_B_CNT12" offset="0x4188" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST12" acronym="DST12" offset="0x418C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX12" acronym="SRC_DST_BIDX12" offset="0x4190" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD12" acronym="LINK_BCNTRLD12" offset="0x4194" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX12" acronym="SRC_DST_CIDX12" offset="0x4198" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT12" acronym="CCNT12" offset="0x419C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT13" acronym="OPT13" offset="0x41A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC13" acronym="SRC13" offset="0x41A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT13" acronym="A_B_CNT13" offset="0x41A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST13" acronym="DST13" offset="0x41AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX13" acronym="SRC_DST_BIDX13" offset="0x41B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD13" acronym="LINK_BCNTRLD13" offset="0x41B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX13" acronym="SRC_DST_CIDX13" offset="0x41B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT13" acronym="CCNT13" offset="0x41BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT14" acronym="OPT14" offset="0x41C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC14" acronym="SRC14" offset="0x41C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT14" acronym="A_B_CNT14" offset="0x41C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST14" acronym="DST14" offset="0x41CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX14" acronym="SRC_DST_BIDX14" offset="0x41D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD14" acronym="LINK_BCNTRLD14" offset="0x41D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX14" acronym="SRC_DST_CIDX14" offset="0x41D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT14" acronym="CCNT14" offset="0x41DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT15" acronym="OPT15" offset="0x41E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC15" acronym="SRC15" offset="0x41E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT15" acronym="A_B_CNT15" offset="0x41E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST15" acronym="DST15" offset="0x41EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX15" acronym="SRC_DST_BIDX15" offset="0x41F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD15" acronym="LINK_BCNTRLD15" offset="0x41F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX15" acronym="SRC_DST_CIDX15" offset="0x41F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT15" acronym="CCNT15" offset="0x41FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT16" acronym="OPT16" offset="0x4200" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC16" acronym="SRC16" offset="0x4204" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT16" acronym="A_B_CNT16" offset="0x4208" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST16" acronym="DST16" offset="0x420C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX16" acronym="SRC_DST_BIDX16" offset="0x4210" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD16" acronym="LINK_BCNTRLD16" offset="0x4214" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX16" acronym="SRC_DST_CIDX16" offset="0x4218" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT16" acronym="CCNT16" offset="0x421C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT17" acronym="OPT17" offset="0x4220" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC17" acronym="SRC17" offset="0x4224" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT17" acronym="A_B_CNT17" offset="0x4228" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST17" acronym="DST17" offset="0x422C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX17" acronym="SRC_DST_BIDX17" offset="0x4230" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD17" acronym="LINK_BCNTRLD17" offset="0x4234" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX17" acronym="SRC_DST_CIDX17" offset="0x4238" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT17" acronym="CCNT17" offset="0x423C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT18" acronym="OPT18" offset="0x4240" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC18" acronym="SRC18" offset="0x4244" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT18" acronym="A_B_CNT18" offset="0x4248" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST18" acronym="DST18" offset="0x424C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX18" acronym="SRC_DST_BIDX18" offset="0x4250" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD18" acronym="LINK_BCNTRLD18" offset="0x4254" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX18" acronym="SRC_DST_CIDX18" offset="0x4258" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT18" acronym="CCNT18" offset="0x425C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT19" acronym="OPT19" offset="0x4260" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC19" acronym="SRC19" offset="0x4264" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT19" acronym="A_B_CNT19" offset="0x4268" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST19" acronym="DST19" offset="0x426C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX19" acronym="SRC_DST_BIDX19" offset="0x4270" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD19" acronym="LINK_BCNTRLD19" offset="0x4274" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX19" acronym="SRC_DST_CIDX19" offset="0x4278" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT19" acronym="CCNT19" offset="0x427C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT20" acronym="OPT20" offset="0x4280" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC20" acronym="SRC20" offset="0x4284" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT20" acronym="A_B_CNT20" offset="0x4288" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST20" acronym="DST20" offset="0x428C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX20" acronym="SRC_DST_BIDX20" offset="0x4290" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD20" acronym="LINK_BCNTRLD20" offset="0x4294" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX20" acronym="SRC_DST_CIDX20" offset="0x4298" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT20" acronym="CCNT20" offset="0x429C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT21" acronym="OPT21" offset="0x42A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC21" acronym="SRC21" offset="0x42A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT21" acronym="A_B_CNT21" offset="0x42A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST21" acronym="DST21" offset="0x42AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX21" acronym="SRC_DST_BIDX21" offset="0x42B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD21" acronym="LINK_BCNTRLD21" offset="0x42B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX21" acronym="SRC_DST_CIDX21" offset="0x42B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT21" acronym="CCNT21" offset="0x42BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT22" acronym="OPT22" offset="0x42C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC22" acronym="SRC22" offset="0x42C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT22" acronym="A_B_CNT22" offset="0x42C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST22" acronym="DST22" offset="0x42CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX22" acronym="SRC_DST_BIDX22" offset="0x42D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD22" acronym="LINK_BCNTRLD22" offset="0x42D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX22" acronym="SRC_DST_CIDX22" offset="0x42D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT22" acronym="CCNT22" offset="0x42DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT23" acronym="OPT23" offset="0x42E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC23" acronym="SRC23" offset="0x42E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT23" acronym="A_B_CNT23" offset="0x42E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST23" acronym="DST23" offset="0x42EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX23" acronym="SRC_DST_BIDX23" offset="0x42F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD23" acronym="LINK_BCNTRLD23" offset="0x42F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX23" acronym="SRC_DST_CIDX23" offset="0x42F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT23" acronym="CCNT23" offset="0x42FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT24" acronym="OPT24" offset="0x4300" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC24" acronym="SRC24" offset="0x4304" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT24" acronym="A_B_CNT24" offset="0x4308" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST24" acronym="DST24" offset="0x430C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX24" acronym="SRC_DST_BIDX24" offset="0x4310" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD24" acronym="LINK_BCNTRLD24" offset="0x4314" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX24" acronym="SRC_DST_CIDX24" offset="0x4318" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT24" acronym="CCNT24" offset="0x431C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT25" acronym="OPT25" offset="0x4320" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC25" acronym="SRC25" offset="0x4324" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT25" acronym="A_B_CNT25" offset="0x4328" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST25" acronym="DST25" offset="0x432C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX25" acronym="SRC_DST_BIDX25" offset="0x4330" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD25" acronym="LINK_BCNTRLD25" offset="0x4334" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX25" acronym="SRC_DST_CIDX25" offset="0x4338" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT25" acronym="CCNT25" offset="0x433C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT26" acronym="OPT26" offset="0x4340" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC26" acronym="SRC26" offset="0x4344" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT26" acronym="A_B_CNT26" offset="0x4348" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST26" acronym="DST26" offset="0x434C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX26" acronym="SRC_DST_BIDX26" offset="0x4350" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD26" acronym="LINK_BCNTRLD26" offset="0x4354" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX26" acronym="SRC_DST_CIDX26" offset="0x4358" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT26" acronym="CCNT26" offset="0x435C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT27" acronym="OPT27" offset="0x4360" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC27" acronym="SRC27" offset="0x4364" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT27" acronym="A_B_CNT27" offset="0x4368" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST27" acronym="DST27" offset="0x436C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX27" acronym="SRC_DST_BIDX27" offset="0x4370" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD27" acronym="LINK_BCNTRLD27" offset="0x4374" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX27" acronym="SRC_DST_CIDX27" offset="0x4378" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT27" acronym="CCNT27" offset="0x437C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT28" acronym="OPT28" offset="0x4380" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC28" acronym="SRC28" offset="0x4384" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT28" acronym="A_B_CNT28" offset="0x4388" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST28" acronym="DST28" offset="0x438C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX28" acronym="SRC_DST_BIDX28" offset="0x4390" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD28" acronym="LINK_BCNTRLD28" offset="0x4394" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX28" acronym="SRC_DST_CIDX28" offset="0x4398" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT28" acronym="CCNT28" offset="0x439C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT29" acronym="OPT29" offset="0x43A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC29" acronym="SRC29" offset="0x43A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT29" acronym="A_B_CNT29" offset="0x43A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST29" acronym="DST29" offset="0x43AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX29" acronym="SRC_DST_BIDX29" offset="0x43B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD29" acronym="LINK_BCNTRLD29" offset="0x43B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX29" acronym="SRC_DST_CIDX29" offset="0x43B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT29" acronym="CCNT29" offset="0x43BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT30" acronym="OPT30" offset="0x43C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC30" acronym="SRC30" offset="0x43C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT30" acronym="A_B_CNT30" offset="0x43C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST30" acronym="DST30" offset="0x43CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX30" acronym="SRC_DST_BIDX30" offset="0x43D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD30" acronym="LINK_BCNTRLD30" offset="0x43D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX30" acronym="SRC_DST_CIDX30" offset="0x43D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT30" acronym="CCNT30" offset="0x43DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT31" acronym="OPT31" offset="0x43E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC31" acronym="SRC31" offset="0x43E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT31" acronym="A_B_CNT31" offset="0x43E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST31" acronym="DST31" offset="0x43EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX31" acronym="SRC_DST_BIDX31" offset="0x43F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD31" acronym="LINK_BCNTRLD31" offset="0x43F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX31" acronym="SRC_DST_CIDX31" offset="0x43F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT31" acronym="CCNT31" offset="0x43FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT32" acronym="OPT32" offset="0x4400" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC32" acronym="SRC32" offset="0x4404" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT32" acronym="A_B_CNT32" offset="0x4408" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST32" acronym="DST32" offset="0x440C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX32" acronym="SRC_DST_BIDX32" offset="0x4410" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD32" acronym="LINK_BCNTRLD32" offset="0x4414" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX32" acronym="SRC_DST_CIDX32" offset="0x4418" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT32" acronym="CCNT32" offset="0x441C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT33" acronym="OPT33" offset="0x4420" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC33" acronym="SRC33" offset="0x4424" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT33" acronym="A_B_CNT33" offset="0x4428" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST33" acronym="DST33" offset="0x442C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX33" acronym="SRC_DST_BIDX33" offset="0x4430" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD33" acronym="LINK_BCNTRLD33" offset="0x4434" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX33" acronym="SRC_DST_CIDX33" offset="0x4438" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT33" acronym="CCNT33" offset="0x443C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT34" acronym="OPT34" offset="0x4440" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC34" acronym="SRC34" offset="0x4444" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT34" acronym="A_B_CNT34" offset="0x4448" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST34" acronym="DST34" offset="0x444C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX34" acronym="SRC_DST_BIDX34" offset="0x4450" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD34" acronym="LINK_BCNTRLD34" offset="0x4454" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX34" acronym="SRC_DST_CIDX34" offset="0x4458" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT34" acronym="CCNT34" offset="0x445C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT35" acronym="OPT35" offset="0x4460" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC35" acronym="SRC35" offset="0x4464" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT35" acronym="A_B_CNT35" offset="0x4468" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST35" acronym="DST35" offset="0x446C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX35" acronym="SRC_DST_BIDX35" offset="0x4470" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD35" acronym="LINK_BCNTRLD35" offset="0x4474" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX35" acronym="SRC_DST_CIDX35" offset="0x4478" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT35" acronym="CCNT35" offset="0x447C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT36" acronym="OPT36" offset="0x4480" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC36" acronym="SRC36" offset="0x4484" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT36" acronym="A_B_CNT36" offset="0x4488" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST36" acronym="DST36" offset="0x448C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX36" acronym="SRC_DST_BIDX36" offset="0x4490" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD36" acronym="LINK_BCNTRLD36" offset="0x4494" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX36" acronym="SRC_DST_CIDX36" offset="0x4498" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT36" acronym="CCNT36" offset="0x449C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT37" acronym="OPT37" offset="0x44A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC37" acronym="SRC37" offset="0x44A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT37" acronym="A_B_CNT37" offset="0x44A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST37" acronym="DST37" offset="0x44AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX37" acronym="SRC_DST_BIDX37" offset="0x44B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD37" acronym="LINK_BCNTRLD37" offset="0x44B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX37" acronym="SRC_DST_CIDX37" offset="0x44B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT37" acronym="CCNT37" offset="0x44BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT38" acronym="OPT38" offset="0x44C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC38" acronym="SRC38" offset="0x44C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT38" acronym="A_B_CNT38" offset="0x44C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST38" acronym="DST38" offset="0x44CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX38" acronym="SRC_DST_BIDX38" offset="0x44D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD38" acronym="LINK_BCNTRLD38" offset="0x44D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX38" acronym="SRC_DST_CIDX38" offset="0x44D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT38" acronym="CCNT38" offset="0x44DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT39" acronym="OPT39" offset="0x44E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC39" acronym="SRC39" offset="0x44E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT39" acronym="A_B_CNT39" offset="0x44E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST39" acronym="DST39" offset="0x44EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX39" acronym="SRC_DST_BIDX39" offset="0x44F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD39" acronym="LINK_BCNTRLD39" offset="0x44F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX39" acronym="SRC_DST_CIDX39" offset="0x44F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT39" acronym="CCNT39" offset="0x44FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT40" acronym="OPT40" offset="0x4500" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC40" acronym="SRC40" offset="0x4504" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT40" acronym="A_B_CNT40" offset="0x4508" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST40" acronym="DST40" offset="0x450C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX40" acronym="SRC_DST_BIDX40" offset="0x4510" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD40" acronym="LINK_BCNTRLD40" offset="0x4514" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX40" acronym="SRC_DST_CIDX40" offset="0x4518" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT40" acronym="CCNT40" offset="0x451C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT41" acronym="OPT41" offset="0x4520" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC41" acronym="SRC41" offset="0x4524" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT41" acronym="A_B_CNT41" offset="0x4528" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST41" acronym="DST41" offset="0x452C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX41" acronym="SRC_DST_BIDX41" offset="0x4530" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD41" acronym="LINK_BCNTRLD41" offset="0x4534" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX41" acronym="SRC_DST_CIDX41" offset="0x4538" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT41" acronym="CCNT41" offset="0x453C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT42" acronym="OPT42" offset="0x4540" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC42" acronym="SRC42" offset="0x4544" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT42" acronym="A_B_CNT42" offset="0x4548" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST42" acronym="DST42" offset="0x454C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX42" acronym="SRC_DST_BIDX42" offset="0x4550" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD42" acronym="LINK_BCNTRLD42" offset="0x4554" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX42" acronym="SRC_DST_CIDX42" offset="0x4558" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT42" acronym="CCNT42" offset="0x455C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT43" acronym="OPT43" offset="0x4560" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC43" acronym="SRC43" offset="0x4564" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT43" acronym="A_B_CNT43" offset="0x4568" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST43" acronym="DST43" offset="0x456C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX43" acronym="SRC_DST_BIDX43" offset="0x4570" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD43" acronym="LINK_BCNTRLD43" offset="0x4574" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX43" acronym="SRC_DST_CIDX43" offset="0x4578" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT43" acronym="CCNT43" offset="0x457C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT44" acronym="OPT44" offset="0x4580" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC44" acronym="SRC44" offset="0x4584" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT44" acronym="A_B_CNT44" offset="0x4588" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST44" acronym="DST44" offset="0x458C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX44" acronym="SRC_DST_BIDX44" offset="0x4590" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD44" acronym="LINK_BCNTRLD44" offset="0x4594" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX44" acronym="SRC_DST_CIDX44" offset="0x4598" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT44" acronym="CCNT44" offset="0x459C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT45" acronym="OPT45" offset="0x45A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC45" acronym="SRC45" offset="0x45A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT45" acronym="A_B_CNT45" offset="0x45A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST45" acronym="DST45" offset="0x45AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX45" acronym="SRC_DST_BIDX45" offset="0x45B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD45" acronym="LINK_BCNTRLD45" offset="0x45B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX45" acronym="SRC_DST_CIDX45" offset="0x45B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT45" acronym="CCNT45" offset="0x45BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT46" acronym="OPT46" offset="0x45C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC46" acronym="SRC46" offset="0x45C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT46" acronym="A_B_CNT46" offset="0x45C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST46" acronym="DST46" offset="0x45CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX46" acronym="SRC_DST_BIDX46" offset="0x45D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD46" acronym="LINK_BCNTRLD46" offset="0x45D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX46" acronym="SRC_DST_CIDX46" offset="0x45D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT46" acronym="CCNT46" offset="0x45DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT47" acronym="OPT47" offset="0x45E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC47" acronym="SRC47" offset="0x45E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT47" acronym="A_B_CNT47" offset="0x45E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST47" acronym="DST47" offset="0x45EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX47" acronym="SRC_DST_BIDX47" offset="0x45F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD47" acronym="LINK_BCNTRLD47" offset="0x45F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX47" acronym="SRC_DST_CIDX47" offset="0x45F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT47" acronym="CCNT47" offset="0x45FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT48" acronym="OPT48" offset="0x4600" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC48" acronym="SRC48" offset="0x4604" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT48" acronym="A_B_CNT48" offset="0x4608" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST48" acronym="DST48" offset="0x460C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX48" acronym="SRC_DST_BIDX48" offset="0x4610" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD48" acronym="LINK_BCNTRLD48" offset="0x4614" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX48" acronym="SRC_DST_CIDX48" offset="0x4618" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT48" acronym="CCNT48" offset="0x461C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT49" acronym="OPT49" offset="0x4620" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC49" acronym="SRC49" offset="0x4624" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT49" acronym="A_B_CNT49" offset="0x4628" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST49" acronym="DST49" offset="0x462C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX49" acronym="SRC_DST_BIDX49" offset="0x4630" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD49" acronym="LINK_BCNTRLD49" offset="0x4634" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX49" acronym="SRC_DST_CIDX49" offset="0x4638" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT49" acronym="CCNT49" offset="0x463C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT50" acronym="OPT50" offset="0x4640" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC50" acronym="SRC50" offset="0x4644" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT50" acronym="A_B_CNT50" offset="0x4648" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST50" acronym="DST50" offset="0x464C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX50" acronym="SRC_DST_BIDX50" offset="0x4650" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD50" acronym="LINK_BCNTRLD50" offset="0x4654" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX50" acronym="SRC_DST_CIDX50" offset="0x4658" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT50" acronym="CCNT50" offset="0x465C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT51" acronym="OPT51" offset="0x4660" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC51" acronym="SRC51" offset="0x4664" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT51" acronym="A_B_CNT51" offset="0x4668" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST51" acronym="DST51" offset="0x466C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX51" acronym="SRC_DST_BIDX51" offset="0x4670" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD51" acronym="LINK_BCNTRLD51" offset="0x4674" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX51" acronym="SRC_DST_CIDX51" offset="0x4678" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT51" acronym="CCNT51" offset="0x467C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT52" acronym="OPT52" offset="0x4680" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC52" acronym="SRC52" offset="0x4684" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT52" acronym="A_B_CNT52" offset="0x4688" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST52" acronym="DST52" offset="0x468C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX52" acronym="SRC_DST_BIDX52" offset="0x4690" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD52" acronym="LINK_BCNTRLD52" offset="0x4694" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX52" acronym="SRC_DST_CIDX52" offset="0x4698" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT52" acronym="CCNT52" offset="0x469C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT53" acronym="OPT53" offset="0x46A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC53" acronym="SRC53" offset="0x46A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT53" acronym="A_B_CNT53" offset="0x46A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST53" acronym="DST53" offset="0x46AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX53" acronym="SRC_DST_BIDX53" offset="0x46B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD53" acronym="LINK_BCNTRLD53" offset="0x46B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX53" acronym="SRC_DST_CIDX53" offset="0x46B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT53" acronym="CCNT53" offset="0x46BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT54" acronym="OPT54" offset="0x46C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC54" acronym="SRC54" offset="0x46C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT54" acronym="A_B_CNT54" offset="0x46C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST54" acronym="DST54" offset="0x46CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX54" acronym="SRC_DST_BIDX54" offset="0x46D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD54" acronym="LINK_BCNTRLD54" offset="0x46D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX54" acronym="SRC_DST_CIDX54" offset="0x46D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT54" acronym="CCNT54" offset="0x46DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT55" acronym="OPT55" offset="0x46E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC55" acronym="SRC55" offset="0x46E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT55" acronym="A_B_CNT55" offset="0x46E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST55" acronym="DST55" offset="0x46EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX55" acronym="SRC_DST_BIDX55" offset="0x46F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD55" acronym="LINK_BCNTRLD55" offset="0x46F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX55" acronym="SRC_DST_CIDX55" offset="0x46F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT55" acronym="CCNT55" offset="0x46FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT56" acronym="OPT56" offset="0x4700" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC56" acronym="SRC56" offset="0x4704" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT56" acronym="A_B_CNT56" offset="0x4708" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST56" acronym="DST56" offset="0x470C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX56" acronym="SRC_DST_BIDX56" offset="0x4710" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD56" acronym="LINK_BCNTRLD56" offset="0x4714" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX56" acronym="SRC_DST_CIDX56" offset="0x4718" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT56" acronym="CCNT56" offset="0x471C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT57" acronym="OPT57" offset="0x4720" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC57" acronym="SRC57" offset="0x4724" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT57" acronym="A_B_CNT57" offset="0x4728" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST57" acronym="DST57" offset="0x472C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX57" acronym="SRC_DST_BIDX57" offset="0x4730" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD57" acronym="LINK_BCNTRLD57" offset="0x4734" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX57" acronym="SRC_DST_CIDX57" offset="0x4738" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT57" acronym="CCNT57" offset="0x473C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT58" acronym="OPT58" offset="0x4740" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC58" acronym="SRC58" offset="0x4744" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT58" acronym="A_B_CNT58" offset="0x4748" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST58" acronym="DST58" offset="0x474C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX58" acronym="SRC_DST_BIDX58" offset="0x4750" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD58" acronym="LINK_BCNTRLD58" offset="0x4754" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX58" acronym="SRC_DST_CIDX58" offset="0x4758" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT58" acronym="CCNT58" offset="0x475C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT59" acronym="OPT59" offset="0x4760" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC59" acronym="SRC59" offset="0x4764" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT59" acronym="A_B_CNT59" offset="0x4768" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST59" acronym="DST59" offset="0x476C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX59" acronym="SRC_DST_BIDX59" offset="0x4770" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD59" acronym="LINK_BCNTRLD59" offset="0x4774" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX59" acronym="SRC_DST_CIDX59" offset="0x4778" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT59" acronym="CCNT59" offset="0x477C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT60" acronym="OPT60" offset="0x4780" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC60" acronym="SRC60" offset="0x4784" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT60" acronym="A_B_CNT60" offset="0x4788" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST60" acronym="DST60" offset="0x478C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX60" acronym="SRC_DST_BIDX60" offset="0x4790" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD60" acronym="LINK_BCNTRLD60" offset="0x4794" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX60" acronym="SRC_DST_CIDX60" offset="0x4798" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT60" acronym="CCNT60" offset="0x479C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT61" acronym="OPT61" offset="0x47A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC61" acronym="SRC61" offset="0x47A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT61" acronym="A_B_CNT61" offset="0x47A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST61" acronym="DST61" offset="0x47AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX61" acronym="SRC_DST_BIDX61" offset="0x47B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD61" acronym="LINK_BCNTRLD61" offset="0x47B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX61" acronym="SRC_DST_CIDX61" offset="0x47B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT61" acronym="CCNT61" offset="0x47BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT62" acronym="OPT62" offset="0x47C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC62" acronym="SRC62" offset="0x47C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT62" acronym="A_B_CNT62" offset="0x47C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST62" acronym="DST62" offset="0x47CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX62" acronym="SRC_DST_BIDX62" offset="0x47D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD62" acronym="LINK_BCNTRLD62" offset="0x47D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX62" acronym="SRC_DST_CIDX62" offset="0x47D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT62" acronym="CCNT62" offset="0x47DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT63" acronym="OPT63" offset="0x47E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC63" acronym="SRC63" offset="0x47E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT63" acronym="A_B_CNT63" offset="0x47E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST63" acronym="DST63" offset="0x47EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX63" acronym="SRC_DST_BIDX63" offset="0x47F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD63" acronym="LINK_BCNTRLD63" offset="0x47F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX63" acronym="SRC_DST_CIDX63" offset="0x47F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT63" acronym="CCNT63" offset="0x47FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT64" acronym="OPT64" offset="0x4800" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC64" acronym="SRC64" offset="0x4804" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT64" acronym="A_B_CNT64" offset="0x4808" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST64" acronym="DST64" offset="0x480C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX64" acronym="SRC_DST_BIDX64" offset="0x4810" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD64" acronym="LINK_BCNTRLD64" offset="0x4814" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX64" acronym="SRC_DST_CIDX64" offset="0x4818" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT64" acronym="CCNT64" offset="0x481C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT65" acronym="OPT65" offset="0x4820" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC65" acronym="SRC65" offset="0x4824" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT65" acronym="A_B_CNT65" offset="0x4828" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST65" acronym="DST65" offset="0x482C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX65" acronym="SRC_DST_BIDX65" offset="0x4830" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD65" acronym="LINK_BCNTRLD65" offset="0x4834" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX65" acronym="SRC_DST_CIDX65" offset="0x4838" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT65" acronym="CCNT65" offset="0x483C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT66" acronym="OPT66" offset="0x4840" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC66" acronym="SRC66" offset="0x4844" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT66" acronym="A_B_CNT66" offset="0x4848" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST66" acronym="DST66" offset="0x484C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX66" acronym="SRC_DST_BIDX66" offset="0x4850" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD66" acronym="LINK_BCNTRLD66" offset="0x4854" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX66" acronym="SRC_DST_CIDX66" offset="0x4858" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT66" acronym="CCNT66" offset="0x485C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT67" acronym="OPT67" offset="0x4860" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC67" acronym="SRC67" offset="0x4864" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT67" acronym="A_B_CNT67" offset="0x4868" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST67" acronym="DST67" offset="0x486C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX67" acronym="SRC_DST_BIDX67" offset="0x4870" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD67" acronym="LINK_BCNTRLD67" offset="0x4874" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX67" acronym="SRC_DST_CIDX67" offset="0x4878" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT67" acronym="CCNT67" offset="0x487C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT68" acronym="OPT68" offset="0x4880" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC68" acronym="SRC68" offset="0x4884" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT68" acronym="A_B_CNT68" offset="0x4888" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST68" acronym="DST68" offset="0x488C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX68" acronym="SRC_DST_BIDX68" offset="0x4890" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD68" acronym="LINK_BCNTRLD68" offset="0x4894" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX68" acronym="SRC_DST_CIDX68" offset="0x4898" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT68" acronym="CCNT68" offset="0x489C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT69" acronym="OPT69" offset="0x48A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC69" acronym="SRC69" offset="0x48A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT69" acronym="A_B_CNT69" offset="0x48A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST69" acronym="DST69" offset="0x48AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX69" acronym="SRC_DST_BIDX69" offset="0x48B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD69" acronym="LINK_BCNTRLD69" offset="0x48B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX69" acronym="SRC_DST_CIDX69" offset="0x48B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT69" acronym="CCNT69" offset="0x48BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT70" acronym="OPT70" offset="0x48C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC70" acronym="SRC70" offset="0x48C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT70" acronym="A_B_CNT70" offset="0x48C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST70" acronym="DST70" offset="0x48CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX70" acronym="SRC_DST_BIDX70" offset="0x48D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD70" acronym="LINK_BCNTRLD70" offset="0x48D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX70" acronym="SRC_DST_CIDX70" offset="0x48D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT70" acronym="CCNT70" offset="0x48DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT71" acronym="OPT71" offset="0x48E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC71" acronym="SRC71" offset="0x48E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT71" acronym="A_B_CNT71" offset="0x48E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST71" acronym="DST71" offset="0x48EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX71" acronym="SRC_DST_BIDX71" offset="0x48F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD71" acronym="LINK_BCNTRLD71" offset="0x48F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX71" acronym="SRC_DST_CIDX71" offset="0x48F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT71" acronym="CCNT71" offset="0x48FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT72" acronym="OPT72" offset="0x4900" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC72" acronym="SRC72" offset="0x4904" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT72" acronym="A_B_CNT72" offset="0x4908" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST72" acronym="DST72" offset="0x490C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX72" acronym="SRC_DST_BIDX72" offset="0x4910" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD72" acronym="LINK_BCNTRLD72" offset="0x4914" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX72" acronym="SRC_DST_CIDX72" offset="0x4918" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT72" acronym="CCNT72" offset="0x491C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT73" acronym="OPT73" offset="0x4920" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC73" acronym="SRC73" offset="0x4924" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT73" acronym="A_B_CNT73" offset="0x4928" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST73" acronym="DST73" offset="0x492C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX73" acronym="SRC_DST_BIDX73" offset="0x4930" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD73" acronym="LINK_BCNTRLD73" offset="0x4934" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX73" acronym="SRC_DST_CIDX73" offset="0x4938" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT73" acronym="CCNT73" offset="0x493C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT74" acronym="OPT74" offset="0x4940" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC74" acronym="SRC74" offset="0x4944" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT74" acronym="A_B_CNT74" offset="0x4948" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST74" acronym="DST74" offset="0x494C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX74" acronym="SRC_DST_BIDX74" offset="0x4950" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD74" acronym="LINK_BCNTRLD74" offset="0x4954" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX74" acronym="SRC_DST_CIDX74" offset="0x4958" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT74" acronym="CCNT74" offset="0x495C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT75" acronym="OPT75" offset="0x4960" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC75" acronym="SRC75" offset="0x4964" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT75" acronym="A_B_CNT75" offset="0x4968" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST75" acronym="DST75" offset="0x496C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX75" acronym="SRC_DST_BIDX75" offset="0x4970" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD75" acronym="LINK_BCNTRLD75" offset="0x4974" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX75" acronym="SRC_DST_CIDX75" offset="0x4978" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT75" acronym="CCNT75" offset="0x497C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT76" acronym="OPT76" offset="0x4980" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC76" acronym="SRC76" offset="0x4984" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT76" acronym="A_B_CNT76" offset="0x4988" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST76" acronym="DST76" offset="0x498C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX76" acronym="SRC_DST_BIDX76" offset="0x4990" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD76" acronym="LINK_BCNTRLD76" offset="0x4994" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX76" acronym="SRC_DST_CIDX76" offset="0x4998" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT76" acronym="CCNT76" offset="0x499C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT77" acronym="OPT77" offset="0x49A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC77" acronym="SRC77" offset="0x49A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT77" acronym="A_B_CNT77" offset="0x49A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST77" acronym="DST77" offset="0x49AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX77" acronym="SRC_DST_BIDX77" offset="0x49B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD77" acronym="LINK_BCNTRLD77" offset="0x49B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX77" acronym="SRC_DST_CIDX77" offset="0x49B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT77" acronym="CCNT77" offset="0x49BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT78" acronym="OPT78" offset="0x49C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC78" acronym="SRC78" offset="0x49C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT78" acronym="A_B_CNT78" offset="0x49C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST78" acronym="DST78" offset="0x49CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX78" acronym="SRC_DST_BIDX78" offset="0x49D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD78" acronym="LINK_BCNTRLD78" offset="0x49D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX78" acronym="SRC_DST_CIDX78" offset="0x49D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT78" acronym="CCNT78" offset="0x49DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT79" acronym="OPT79" offset="0x49E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC79" acronym="SRC79" offset="0x49E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT79" acronym="A_B_CNT79" offset="0x49E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST79" acronym="DST79" offset="0x49EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX79" acronym="SRC_DST_BIDX79" offset="0x49F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD79" acronym="LINK_BCNTRLD79" offset="0x49F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX79" acronym="SRC_DST_CIDX79" offset="0x49F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT79" acronym="CCNT79" offset="0x49FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT80" acronym="OPT80" offset="0x4A00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC80" acronym="SRC80" offset="0x4A04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT80" acronym="A_B_CNT80" offset="0x4A08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST80" acronym="DST80" offset="0x4A0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX80" acronym="SRC_DST_BIDX80" offset="0x4A10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD80" acronym="LINK_BCNTRLD80" offset="0x4A14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX80" acronym="SRC_DST_CIDX80" offset="0x4A18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT80" acronym="CCNT80" offset="0x4A1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT81" acronym="OPT81" offset="0x4A20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC81" acronym="SRC81" offset="0x4A24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT81" acronym="A_B_CNT81" offset="0x4A28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST81" acronym="DST81" offset="0x4A2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX81" acronym="SRC_DST_BIDX81" offset="0x4A30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD81" acronym="LINK_BCNTRLD81" offset="0x4A34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX81" acronym="SRC_DST_CIDX81" offset="0x4A38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT81" acronym="CCNT81" offset="0x4A3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT82" acronym="OPT82" offset="0x4A40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC82" acronym="SRC82" offset="0x4A44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT82" acronym="A_B_CNT82" offset="0x4A48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST82" acronym="DST82" offset="0x4A4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX82" acronym="SRC_DST_BIDX82" offset="0x4A50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD82" acronym="LINK_BCNTRLD82" offset="0x4A54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX82" acronym="SRC_DST_CIDX82" offset="0x4A58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT82" acronym="CCNT82" offset="0x4A5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT83" acronym="OPT83" offset="0x4A60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC83" acronym="SRC83" offset="0x4A64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT83" acronym="A_B_CNT83" offset="0x4A68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST83" acronym="DST83" offset="0x4A6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX83" acronym="SRC_DST_BIDX83" offset="0x4A70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD83" acronym="LINK_BCNTRLD83" offset="0x4A74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX83" acronym="SRC_DST_CIDX83" offset="0x4A78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT83" acronym="CCNT83" offset="0x4A7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT84" acronym="OPT84" offset="0x4A80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC84" acronym="SRC84" offset="0x4A84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT84" acronym="A_B_CNT84" offset="0x4A88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST84" acronym="DST84" offset="0x4A8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX84" acronym="SRC_DST_BIDX84" offset="0x4A90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD84" acronym="LINK_BCNTRLD84" offset="0x4A94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX84" acronym="SRC_DST_CIDX84" offset="0x4A98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT84" acronym="CCNT84" offset="0x4A9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT85" acronym="OPT85" offset="0x4AA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC85" acronym="SRC85" offset="0x4AA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT85" acronym="A_B_CNT85" offset="0x4AA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST85" acronym="DST85" offset="0x4AAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX85" acronym="SRC_DST_BIDX85" offset="0x4AB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD85" acronym="LINK_BCNTRLD85" offset="0x4AB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX85" acronym="SRC_DST_CIDX85" offset="0x4AB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT85" acronym="CCNT85" offset="0x4ABC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT86" acronym="OPT86" offset="0x4AC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC86" acronym="SRC86" offset="0x4AC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT86" acronym="A_B_CNT86" offset="0x4AC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST86" acronym="DST86" offset="0x4ACC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX86" acronym="SRC_DST_BIDX86" offset="0x4AD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD86" acronym="LINK_BCNTRLD86" offset="0x4AD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX86" acronym="SRC_DST_CIDX86" offset="0x4AD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT86" acronym="CCNT86" offset="0x4ADC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT87" acronym="OPT87" offset="0x4AE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC87" acronym="SRC87" offset="0x4AE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT87" acronym="A_B_CNT87" offset="0x4AE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST87" acronym="DST87" offset="0x4AEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX87" acronym="SRC_DST_BIDX87" offset="0x4AF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD87" acronym="LINK_BCNTRLD87" offset="0x4AF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX87" acronym="SRC_DST_CIDX87" offset="0x4AF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT87" acronym="CCNT87" offset="0x4AFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT88" acronym="OPT88" offset="0x4B00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC88" acronym="SRC88" offset="0x4B04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT88" acronym="A_B_CNT88" offset="0x4B08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST88" acronym="DST88" offset="0x4B0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX88" acronym="SRC_DST_BIDX88" offset="0x4B10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD88" acronym="LINK_BCNTRLD88" offset="0x4B14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX88" acronym="SRC_DST_CIDX88" offset="0x4B18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT88" acronym="CCNT88" offset="0x4B1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT89" acronym="OPT89" offset="0x4B20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC89" acronym="SRC89" offset="0x4B24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT89" acronym="A_B_CNT89" offset="0x4B28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST89" acronym="DST89" offset="0x4B2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX89" acronym="SRC_DST_BIDX89" offset="0x4B30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD89" acronym="LINK_BCNTRLD89" offset="0x4B34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX89" acronym="SRC_DST_CIDX89" offset="0x4B38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT89" acronym="CCNT89" offset="0x4B3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT90" acronym="OPT90" offset="0x4B40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC90" acronym="SRC90" offset="0x4B44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT90" acronym="A_B_CNT90" offset="0x4B48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST90" acronym="DST90" offset="0x4B4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX90" acronym="SRC_DST_BIDX90" offset="0x4B50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD90" acronym="LINK_BCNTRLD90" offset="0x4B54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX90" acronym="SRC_DST_CIDX90" offset="0x4B58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT90" acronym="CCNT90" offset="0x4B5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT91" acronym="OPT91" offset="0x4B60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC91" acronym="SRC91" offset="0x4B64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT91" acronym="A_B_CNT91" offset="0x4B68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST91" acronym="DST91" offset="0x4B6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX91" acronym="SRC_DST_BIDX91" offset="0x4B70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD91" acronym="LINK_BCNTRLD91" offset="0x4B74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX91" acronym="SRC_DST_CIDX91" offset="0x4B78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT91" acronym="CCNT91" offset="0x4B7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT92" acronym="OPT92" offset="0x4B80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC92" acronym="SRC92" offset="0x4B84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT92" acronym="A_B_CNT92" offset="0x4B88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST92" acronym="DST92" offset="0x4B8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX92" acronym="SRC_DST_BIDX92" offset="0x4B90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD92" acronym="LINK_BCNTRLD92" offset="0x4B94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX92" acronym="SRC_DST_CIDX92" offset="0x4B98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT92" acronym="CCNT92" offset="0x4B9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT93" acronym="OPT93" offset="0x4BA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC93" acronym="SRC93" offset="0x4BA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT93" acronym="A_B_CNT93" offset="0x4BA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST93" acronym="DST93" offset="0x4BAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX93" acronym="SRC_DST_BIDX93" offset="0x4BB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD93" acronym="LINK_BCNTRLD93" offset="0x4BB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX93" acronym="SRC_DST_CIDX93" offset="0x4BB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT93" acronym="CCNT93" offset="0x4BBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT94" acronym="OPT94" offset="0x4BC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC94" acronym="SRC94" offset="0x4BC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT94" acronym="A_B_CNT94" offset="0x4BC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST94" acronym="DST94" offset="0x4BCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX94" acronym="SRC_DST_BIDX94" offset="0x4BD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD94" acronym="LINK_BCNTRLD94" offset="0x4BD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX94" acronym="SRC_DST_CIDX94" offset="0x4BD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT94" acronym="CCNT94" offset="0x4BDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT95" acronym="OPT95" offset="0x4BE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC95" acronym="SRC95" offset="0x4BE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT95" acronym="A_B_CNT95" offset="0x4BE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST95" acronym="DST95" offset="0x4BEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX95" acronym="SRC_DST_BIDX95" offset="0x4BF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD95" acronym="LINK_BCNTRLD95" offset="0x4BF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX95" acronym="SRC_DST_CIDX95" offset="0x4BF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT95" acronym="CCNT95" offset="0x4BFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT96" acronym="OPT96" offset="0x4C00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC96" acronym="SRC96" offset="0x4C04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT96" acronym="A_B_CNT96" offset="0x4C08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST96" acronym="DST96" offset="0x4C0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX96" acronym="SRC_DST_BIDX96" offset="0x4C10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD96" acronym="LINK_BCNTRLD96" offset="0x4C14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX96" acronym="SRC_DST_CIDX96" offset="0x4C18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT96" acronym="CCNT96" offset="0x4C1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT97" acronym="OPT97" offset="0x4C20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC97" acronym="SRC97" offset="0x4C24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT97" acronym="A_B_CNT97" offset="0x4C28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST97" acronym="DST97" offset="0x4C2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX97" acronym="SRC_DST_BIDX97" offset="0x4C30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD97" acronym="LINK_BCNTRLD97" offset="0x4C34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX97" acronym="SRC_DST_CIDX97" offset="0x4C38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT97" acronym="CCNT97" offset="0x4C3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT98" acronym="OPT98" offset="0x4C40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC98" acronym="SRC98" offset="0x4C44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT98" acronym="A_B_CNT98" offset="0x4C48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST98" acronym="DST98" offset="0x4C4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX98" acronym="SRC_DST_BIDX98" offset="0x4C50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD98" acronym="LINK_BCNTRLD98" offset="0x4C54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX98" acronym="SRC_DST_CIDX98" offset="0x4C58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT98" acronym="CCNT98" offset="0x4C5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT99" acronym="OPT99" offset="0x4C60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC99" acronym="SRC99" offset="0x4C64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT99" acronym="A_B_CNT99" offset="0x4C68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST99" acronym="DST99" offset="0x4C6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX99" acronym="SRC_DST_BIDX99" offset="0x4C70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD99" acronym="LINK_BCNTRLD99" offset="0x4C74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX99" acronym="SRC_DST_CIDX99" offset="0x4C78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT99" acronym="CCNT99" offset="0x4C7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT100" acronym="OPT100" offset="0x4C80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC100" acronym="SRC100" offset="0x4C84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT100" acronym="A_B_CNT100" offset="0x4C88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST100" acronym="DST100" offset="0x4C8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX100" acronym="SRC_DST_BIDX100" offset="0x4C90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD100" acronym="LINK_BCNTRLD100" offset="0x4C94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX100" acronym="SRC_DST_CIDX100" offset="0x4C98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT100" acronym="CCNT100" offset="0x4C9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT101" acronym="OPT101" offset="0x4CA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC101" acronym="SRC101" offset="0x4CA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT101" acronym="A_B_CNT101" offset="0x4CA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST101" acronym="DST101" offset="0x4CAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX101" acronym="SRC_DST_BIDX101" offset="0x4CB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD101" acronym="LINK_BCNTRLD101" offset="0x4CB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX101" acronym="SRC_DST_CIDX101" offset="0x4CB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT101" acronym="CCNT101" offset="0x4CBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT102" acronym="OPT102" offset="0x4CC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC102" acronym="SRC102" offset="0x4CC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT102" acronym="A_B_CNT102" offset="0x4CC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST102" acronym="DST102" offset="0x4CCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX102" acronym="SRC_DST_BIDX102" offset="0x4CD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD102" acronym="LINK_BCNTRLD102" offset="0x4CD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX102" acronym="SRC_DST_CIDX102" offset="0x4CD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT102" acronym="CCNT102" offset="0x4CDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT103" acronym="OPT103" offset="0x4CE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC103" acronym="SRC103" offset="0x4CE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT103" acronym="A_B_CNT103" offset="0x4CE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST103" acronym="DST103" offset="0x4CEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX103" acronym="SRC_DST_BIDX103" offset="0x4CF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD103" acronym="LINK_BCNTRLD103" offset="0x4CF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX103" acronym="SRC_DST_CIDX103" offset="0x4CF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT103" acronym="CCNT103" offset="0x4CFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT104" acronym="OPT104" offset="0x4D00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC104" acronym="SRC104" offset="0x4D04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT104" acronym="A_B_CNT104" offset="0x4D08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST104" acronym="DST104" offset="0x4D0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX104" acronym="SRC_DST_BIDX104" offset="0x4D10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD104" acronym="LINK_BCNTRLD104" offset="0x4D14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX104" acronym="SRC_DST_CIDX104" offset="0x4D18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT104" acronym="CCNT104" offset="0x4D1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT105" acronym="OPT105" offset="0x4D20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC105" acronym="SRC105" offset="0x4D24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT105" acronym="A_B_CNT105" offset="0x4D28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST105" acronym="DST105" offset="0x4D2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX105" acronym="SRC_DST_BIDX105" offset="0x4D30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD105" acronym="LINK_BCNTRLD105" offset="0x4D34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX105" acronym="SRC_DST_CIDX105" offset="0x4D38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT105" acronym="CCNT105" offset="0x4D3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT106" acronym="OPT106" offset="0x4D40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC106" acronym="SRC106" offset="0x4D44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT106" acronym="A_B_CNT106" offset="0x4D48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST106" acronym="DST106" offset="0x4D4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX106" acronym="SRC_DST_BIDX106" offset="0x4D50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD106" acronym="LINK_BCNTRLD106" offset="0x4D54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX106" acronym="SRC_DST_CIDX106" offset="0x4D58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT106" acronym="CCNT106" offset="0x4D5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT107" acronym="OPT107" offset="0x4D60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC107" acronym="SRC107" offset="0x4D64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT107" acronym="A_B_CNT107" offset="0x4D68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST107" acronym="DST107" offset="0x4D6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX107" acronym="SRC_DST_BIDX107" offset="0x4D70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD107" acronym="LINK_BCNTRLD107" offset="0x4D74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX107" acronym="SRC_DST_CIDX107" offset="0x4D78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT107" acronym="CCNT107" offset="0x4D7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT108" acronym="OPT108" offset="0x4D80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC108" acronym="SRC108" offset="0x4D84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT108" acronym="A_B_CNT108" offset="0x4D88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST108" acronym="DST108" offset="0x4D8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX108" acronym="SRC_DST_BIDX108" offset="0x4D90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD108" acronym="LINK_BCNTRLD108" offset="0x4D94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX108" acronym="SRC_DST_CIDX108" offset="0x4D98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT108" acronym="CCNT108" offset="0x4D9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT109" acronym="OPT109" offset="0x4DA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC109" acronym="SRC109" offset="0x4DA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT109" acronym="A_B_CNT109" offset="0x4DA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST109" acronym="DST109" offset="0x4DAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX109" acronym="SRC_DST_BIDX109" offset="0x4DB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD109" acronym="LINK_BCNTRLD109" offset="0x4DB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX109" acronym="SRC_DST_CIDX109" offset="0x4DB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT109" acronym="CCNT109" offset="0x4DBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT110" acronym="OPT110" offset="0x4DC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC110" acronym="SRC110" offset="0x4DC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT110" acronym="A_B_CNT110" offset="0x4DC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST110" acronym="DST110" offset="0x4DCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX110" acronym="SRC_DST_BIDX110" offset="0x4DD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD110" acronym="LINK_BCNTRLD110" offset="0x4DD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX110" acronym="SRC_DST_CIDX110" offset="0x4DD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT110" acronym="CCNT110" offset="0x4DDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT111" acronym="OPT111" offset="0x4DE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC111" acronym="SRC111" offset="0x4DE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT111" acronym="A_B_CNT111" offset="0x4DE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST111" acronym="DST111" offset="0x4DEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX111" acronym="SRC_DST_BIDX111" offset="0x4DF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD111" acronym="LINK_BCNTRLD111" offset="0x4DF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX111" acronym="SRC_DST_CIDX111" offset="0x4DF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT111" acronym="CCNT111" offset="0x4DFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT112" acronym="OPT112" offset="0x4E00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC112" acronym="SRC112" offset="0x4E04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT112" acronym="A_B_CNT112" offset="0x4E08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST112" acronym="DST112" offset="0x4E0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX112" acronym="SRC_DST_BIDX112" offset="0x4E10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD112" acronym="LINK_BCNTRLD112" offset="0x4E14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX112" acronym="SRC_DST_CIDX112" offset="0x4E18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT112" acronym="CCNT112" offset="0x4E1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT113" acronym="OPT113" offset="0x4E20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC113" acronym="SRC113" offset="0x4E24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT113" acronym="A_B_CNT113" offset="0x4E28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST113" acronym="DST113" offset="0x4E2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX113" acronym="SRC_DST_BIDX113" offset="0x4E30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD113" acronym="LINK_BCNTRLD113" offset="0x4E34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX113" acronym="SRC_DST_CIDX113" offset="0x4E38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT113" acronym="CCNT113" offset="0x4E3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT114" acronym="OPT114" offset="0x4E40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC114" acronym="SRC114" offset="0x4E44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT114" acronym="A_B_CNT114" offset="0x4E48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST114" acronym="DST114" offset="0x4E4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX114" acronym="SRC_DST_BIDX114" offset="0x4E50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD114" acronym="LINK_BCNTRLD114" offset="0x4E54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX114" acronym="SRC_DST_CIDX114" offset="0x4E58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT114" acronym="CCNT114" offset="0x4E5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT115" acronym="OPT115" offset="0x4E60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC115" acronym="SRC115" offset="0x4E64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT115" acronym="A_B_CNT115" offset="0x4E68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST115" acronym="DST115" offset="0x4E6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX115" acronym="SRC_DST_BIDX115" offset="0x4E70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD115" acronym="LINK_BCNTRLD115" offset="0x4E74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX115" acronym="SRC_DST_CIDX115" offset="0x4E78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT115" acronym="CCNT115" offset="0x4E7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT116" acronym="OPT116" offset="0x4E80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC116" acronym="SRC116" offset="0x4E84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT116" acronym="A_B_CNT116" offset="0x4E88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST116" acronym="DST116" offset="0x4E8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX116" acronym="SRC_DST_BIDX116" offset="0x4E90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD116" acronym="LINK_BCNTRLD116" offset="0x4E94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX116" acronym="SRC_DST_CIDX116" offset="0x4E98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT116" acronym="CCNT116" offset="0x4E9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT117" acronym="OPT117" offset="0x4EA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC117" acronym="SRC117" offset="0x4EA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT117" acronym="A_B_CNT117" offset="0x4EA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST117" acronym="DST117" offset="0x4EAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX117" acronym="SRC_DST_BIDX117" offset="0x4EB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD117" acronym="LINK_BCNTRLD117" offset="0x4EB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX117" acronym="SRC_DST_CIDX117" offset="0x4EB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT117" acronym="CCNT117" offset="0x4EBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT118" acronym="OPT118" offset="0x4EC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC118" acronym="SRC118" offset="0x4EC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT118" acronym="A_B_CNT118" offset="0x4EC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST118" acronym="DST118" offset="0x4ECC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX118" acronym="SRC_DST_BIDX118" offset="0x4ED0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD118" acronym="LINK_BCNTRLD118" offset="0x4ED4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX118" acronym="SRC_DST_CIDX118" offset="0x4ED8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT118" acronym="CCNT118" offset="0x4EDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT119" acronym="OPT119" offset="0x4EE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC119" acronym="SRC119" offset="0x4EE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT119" acronym="A_B_CNT119" offset="0x4EE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST119" acronym="DST119" offset="0x4EEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX119" acronym="SRC_DST_BIDX119" offset="0x4EF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD119" acronym="LINK_BCNTRLD119" offset="0x4EF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX119" acronym="SRC_DST_CIDX119" offset="0x4EF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT119" acronym="CCNT119" offset="0x4EFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT120" acronym="OPT120" offset="0x4F00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC120" acronym="SRC120" offset="0x4F04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT120" acronym="A_B_CNT120" offset="0x4F08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST120" acronym="DST120" offset="0x4F0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX120" acronym="SRC_DST_BIDX120" offset="0x4F10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD120" acronym="LINK_BCNTRLD120" offset="0x4F14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX120" acronym="SRC_DST_CIDX120" offset="0x4F18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT120" acronym="CCNT120" offset="0x4F1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT121" acronym="OPT121" offset="0x4F20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC121" acronym="SRC121" offset="0x4F24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT121" acronym="A_B_CNT121" offset="0x4F28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST121" acronym="DST121" offset="0x4F2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX121" acronym="SRC_DST_BIDX121" offset="0x4F30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD121" acronym="LINK_BCNTRLD121" offset="0x4F34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX121" acronym="SRC_DST_CIDX121" offset="0x4F38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT121" acronym="CCNT121" offset="0x4F3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT122" acronym="OPT122" offset="0x4F40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC122" acronym="SRC122" offset="0x4F44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT122" acronym="A_B_CNT122" offset="0x4F48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST122" acronym="DST122" offset="0x4F4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX122" acronym="SRC_DST_BIDX122" offset="0x4F50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD122" acronym="LINK_BCNTRLD122" offset="0x4F54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX122" acronym="SRC_DST_CIDX122" offset="0x4F58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT122" acronym="CCNT122" offset="0x4F5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT123" acronym="OPT123" offset="0x4F60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC123" acronym="SRC123" offset="0x4F64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT123" acronym="A_B_CNT123" offset="0x4F68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST123" acronym="DST123" offset="0x4F6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX123" acronym="SRC_DST_BIDX123" offset="0x4F70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD123" acronym="LINK_BCNTRLD123" offset="0x4F74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX123" acronym="SRC_DST_CIDX123" offset="0x4F78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT123" acronym="CCNT123" offset="0x4F7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT124" acronym="OPT124" offset="0x4F80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC124" acronym="SRC124" offset="0x4F84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT124" acronym="A_B_CNT124" offset="0x4F88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST124" acronym="DST124" offset="0x4F8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX124" acronym="SRC_DST_BIDX124" offset="0x4F90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD124" acronym="LINK_BCNTRLD124" offset="0x4F94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX124" acronym="SRC_DST_CIDX124" offset="0x4F98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT124" acronym="CCNT124" offset="0x4F9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT125" acronym="OPT125" offset="0x4FA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC125" acronym="SRC125" offset="0x4FA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT125" acronym="A_B_CNT125" offset="0x4FA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST125" acronym="DST125" offset="0x4FAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX125" acronym="SRC_DST_BIDX125" offset="0x4FB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD125" acronym="LINK_BCNTRLD125" offset="0x4FB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX125" acronym="SRC_DST_CIDX125" offset="0x4FB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT125" acronym="CCNT125" offset="0x4FBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT126" acronym="OPT126" offset="0x4FC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC126" acronym="SRC126" offset="0x4FC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT126" acronym="A_B_CNT126" offset="0x4FC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST126" acronym="DST126" offset="0x4FCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX126" acronym="SRC_DST_BIDX126" offset="0x4FD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD126" acronym="LINK_BCNTRLD126" offset="0x4FD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX126" acronym="SRC_DST_CIDX126" offset="0x4FD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT126" acronym="CCNT126" offset="0x4FDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT127" acronym="OPT127" offset="0x4FE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC127" acronym="SRC127" offset="0x4FE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT127" acronym="A_B_CNT127" offset="0x4FE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST127" acronym="DST127" offset="0x4FEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX127" acronym="SRC_DST_BIDX127" offset="0x4FF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD127" acronym="LINK_BCNTRLD127" offset="0x4FF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX127" acronym="SRC_DST_CIDX127" offset="0x4FF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT127" acronym="CCNT127" offset="0x4FFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT128" acronym="OPT128" offset="0x5000" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC128" acronym="SRC128" offset="0x5004" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT128" acronym="A_B_CNT128" offset="0x5008" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST128" acronym="DST128" offset="0x500C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX128" acronym="SRC_DST_BIDX128" offset="0x5010" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD128" acronym="LINK_BCNTRLD128" offset="0x5014" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX128" acronym="SRC_DST_CIDX128" offset="0x5018" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT128" acronym="CCNT128" offset="0x501C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT129" acronym="OPT129" offset="0x5020" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC129" acronym="SRC129" offset="0x5024" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT129" acronym="A_B_CNT129" offset="0x5028" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST129" acronym="DST129" offset="0x502C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX129" acronym="SRC_DST_BIDX129" offset="0x5030" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD129" acronym="LINK_BCNTRLD129" offset="0x5034" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX129" acronym="SRC_DST_CIDX129" offset="0x5038" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT129" acronym="CCNT129" offset="0x503C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT130" acronym="OPT130" offset="0x5040" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC130" acronym="SRC130" offset="0x5044" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT130" acronym="A_B_CNT130" offset="0x5048" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST130" acronym="DST130" offset="0x504C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX130" acronym="SRC_DST_BIDX130" offset="0x5050" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD130" acronym="LINK_BCNTRLD130" offset="0x5054" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX130" acronym="SRC_DST_CIDX130" offset="0x5058" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT130" acronym="CCNT130" offset="0x505C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT131" acronym="OPT131" offset="0x5060" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC131" acronym="SRC131" offset="0x5064" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT131" acronym="A_B_CNT131" offset="0x5068" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST131" acronym="DST131" offset="0x506C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX131" acronym="SRC_DST_BIDX131" offset="0x5070" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD131" acronym="LINK_BCNTRLD131" offset="0x5074" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX131" acronym="SRC_DST_CIDX131" offset="0x5078" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT131" acronym="CCNT131" offset="0x507C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT132" acronym="OPT132" offset="0x5080" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC132" acronym="SRC132" offset="0x5084" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT132" acronym="A_B_CNT132" offset="0x5088" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST132" acronym="DST132" offset="0x508C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX132" acronym="SRC_DST_BIDX132" offset="0x5090" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD132" acronym="LINK_BCNTRLD132" offset="0x5094" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX132" acronym="SRC_DST_CIDX132" offset="0x5098" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT132" acronym="CCNT132" offset="0x509C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT133" acronym="OPT133" offset="0x50A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC133" acronym="SRC133" offset="0x50A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT133" acronym="A_B_CNT133" offset="0x50A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST133" acronym="DST133" offset="0x50AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX133" acronym="SRC_DST_BIDX133" offset="0x50B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD133" acronym="LINK_BCNTRLD133" offset="0x50B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX133" acronym="SRC_DST_CIDX133" offset="0x50B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT133" acronym="CCNT133" offset="0x50BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT134" acronym="OPT134" offset="0x50C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC134" acronym="SRC134" offset="0x50C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT134" acronym="A_B_CNT134" offset="0x50C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST134" acronym="DST134" offset="0x50CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX134" acronym="SRC_DST_BIDX134" offset="0x50D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD134" acronym="LINK_BCNTRLD134" offset="0x50D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX134" acronym="SRC_DST_CIDX134" offset="0x50D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT134" acronym="CCNT134" offset="0x50DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT135" acronym="OPT135" offset="0x50E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC135" acronym="SRC135" offset="0x50E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT135" acronym="A_B_CNT135" offset="0x50E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST135" acronym="DST135" offset="0x50EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX135" acronym="SRC_DST_BIDX135" offset="0x50F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD135" acronym="LINK_BCNTRLD135" offset="0x50F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX135" acronym="SRC_DST_CIDX135" offset="0x50F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT135" acronym="CCNT135" offset="0x50FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT136" acronym="OPT136" offset="0x5100" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC136" acronym="SRC136" offset="0x5104" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT136" acronym="A_B_CNT136" offset="0x5108" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST136" acronym="DST136" offset="0x510C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX136" acronym="SRC_DST_BIDX136" offset="0x5110" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD136" acronym="LINK_BCNTRLD136" offset="0x5114" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX136" acronym="SRC_DST_CIDX136" offset="0x5118" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT136" acronym="CCNT136" offset="0x511C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT137" acronym="OPT137" offset="0x5120" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC137" acronym="SRC137" offset="0x5124" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT137" acronym="A_B_CNT137" offset="0x5128" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST137" acronym="DST137" offset="0x512C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX137" acronym="SRC_DST_BIDX137" offset="0x5130" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD137" acronym="LINK_BCNTRLD137" offset="0x5134" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX137" acronym="SRC_DST_CIDX137" offset="0x5138" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT137" acronym="CCNT137" offset="0x513C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT138" acronym="OPT138" offset="0x5140" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC138" acronym="SRC138" offset="0x5144" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT138" acronym="A_B_CNT138" offset="0x5148" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST138" acronym="DST138" offset="0x514C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX138" acronym="SRC_DST_BIDX138" offset="0x5150" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD138" acronym="LINK_BCNTRLD138" offset="0x5154" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX138" acronym="SRC_DST_CIDX138" offset="0x5158" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT138" acronym="CCNT138" offset="0x515C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT139" acronym="OPT139" offset="0x5160" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC139" acronym="SRC139" offset="0x5164" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT139" acronym="A_B_CNT139" offset="0x5168" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST139" acronym="DST139" offset="0x516C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX139" acronym="SRC_DST_BIDX139" offset="0x5170" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD139" acronym="LINK_BCNTRLD139" offset="0x5174" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX139" acronym="SRC_DST_CIDX139" offset="0x5178" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT139" acronym="CCNT139" offset="0x517C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT140" acronym="OPT140" offset="0x5180" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC140" acronym="SRC140" offset="0x5184" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT140" acronym="A_B_CNT140" offset="0x5188" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST140" acronym="DST140" offset="0x518C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX140" acronym="SRC_DST_BIDX140" offset="0x5190" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD140" acronym="LINK_BCNTRLD140" offset="0x5194" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX140" acronym="SRC_DST_CIDX140" offset="0x5198" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT140" acronym="CCNT140" offset="0x519C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT141" acronym="OPT141" offset="0x51A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC141" acronym="SRC141" offset="0x51A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT141" acronym="A_B_CNT141" offset="0x51A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST141" acronym="DST141" offset="0x51AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX141" acronym="SRC_DST_BIDX141" offset="0x51B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD141" acronym="LINK_BCNTRLD141" offset="0x51B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX141" acronym="SRC_DST_CIDX141" offset="0x51B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT141" acronym="CCNT141" offset="0x51BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT142" acronym="OPT142" offset="0x51C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC142" acronym="SRC142" offset="0x51C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT142" acronym="A_B_CNT142" offset="0x51C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST142" acronym="DST142" offset="0x51CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX142" acronym="SRC_DST_BIDX142" offset="0x51D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD142" acronym="LINK_BCNTRLD142" offset="0x51D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX142" acronym="SRC_DST_CIDX142" offset="0x51D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT142" acronym="CCNT142" offset="0x51DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT143" acronym="OPT143" offset="0x51E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC143" acronym="SRC143" offset="0x51E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT143" acronym="A_B_CNT143" offset="0x51E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST143" acronym="DST143" offset="0x51EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX143" acronym="SRC_DST_BIDX143" offset="0x51F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD143" acronym="LINK_BCNTRLD143" offset="0x51F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX143" acronym="SRC_DST_CIDX143" offset="0x51F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT143" acronym="CCNT143" offset="0x51FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT144" acronym="OPT144" offset="0x5200" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC144" acronym="SRC144" offset="0x5204" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT144" acronym="A_B_CNT144" offset="0x5208" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST144" acronym="DST144" offset="0x520C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX144" acronym="SRC_DST_BIDX144" offset="0x5210" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD144" acronym="LINK_BCNTRLD144" offset="0x5214" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX144" acronym="SRC_DST_CIDX144" offset="0x5218" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT144" acronym="CCNT144" offset="0x521C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT145" acronym="OPT145" offset="0x5220" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC145" acronym="SRC145" offset="0x5224" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT145" acronym="A_B_CNT145" offset="0x5228" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST145" acronym="DST145" offset="0x522C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX145" acronym="SRC_DST_BIDX145" offset="0x5230" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD145" acronym="LINK_BCNTRLD145" offset="0x5234" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX145" acronym="SRC_DST_CIDX145" offset="0x5238" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT145" acronym="CCNT145" offset="0x523C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT146" acronym="OPT146" offset="0x5240" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC146" acronym="SRC146" offset="0x5244" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT146" acronym="A_B_CNT146" offset="0x5248" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST146" acronym="DST146" offset="0x524C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX146" acronym="SRC_DST_BIDX146" offset="0x5250" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD146" acronym="LINK_BCNTRLD146" offset="0x5254" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX146" acronym="SRC_DST_CIDX146" offset="0x5258" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT146" acronym="CCNT146" offset="0x525C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT147" acronym="OPT147" offset="0x5260" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC147" acronym="SRC147" offset="0x5264" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT147" acronym="A_B_CNT147" offset="0x5268" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST147" acronym="DST147" offset="0x526C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX147" acronym="SRC_DST_BIDX147" offset="0x5270" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD147" acronym="LINK_BCNTRLD147" offset="0x5274" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX147" acronym="SRC_DST_CIDX147" offset="0x5278" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT147" acronym="CCNT147" offset="0x527C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT148" acronym="OPT148" offset="0x5280" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC148" acronym="SRC148" offset="0x5284" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT148" acronym="A_B_CNT148" offset="0x5288" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST148" acronym="DST148" offset="0x528C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX148" acronym="SRC_DST_BIDX148" offset="0x5290" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD148" acronym="LINK_BCNTRLD148" offset="0x5294" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX148" acronym="SRC_DST_CIDX148" offset="0x5298" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT148" acronym="CCNT148" offset="0x529C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT149" acronym="OPT149" offset="0x52A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC149" acronym="SRC149" offset="0x52A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT149" acronym="A_B_CNT149" offset="0x52A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST149" acronym="DST149" offset="0x52AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX149" acronym="SRC_DST_BIDX149" offset="0x52B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD149" acronym="LINK_BCNTRLD149" offset="0x52B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX149" acronym="SRC_DST_CIDX149" offset="0x52B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT149" acronym="CCNT149" offset="0x52BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT150" acronym="OPT150" offset="0x52C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC150" acronym="SRC150" offset="0x52C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT150" acronym="A_B_CNT150" offset="0x52C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST150" acronym="DST150" offset="0x52CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX150" acronym="SRC_DST_BIDX150" offset="0x52D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD150" acronym="LINK_BCNTRLD150" offset="0x52D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX150" acronym="SRC_DST_CIDX150" offset="0x52D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT150" acronym="CCNT150" offset="0x52DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT151" acronym="OPT151" offset="0x52E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC151" acronym="SRC151" offset="0x52E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT151" acronym="A_B_CNT151" offset="0x52E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST151" acronym="DST151" offset="0x52EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX151" acronym="SRC_DST_BIDX151" offset="0x52F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD151" acronym="LINK_BCNTRLD151" offset="0x52F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX151" acronym="SRC_DST_CIDX151" offset="0x52F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT151" acronym="CCNT151" offset="0x52FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT152" acronym="OPT152" offset="0x5300" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC152" acronym="SRC152" offset="0x5304" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT152" acronym="A_B_CNT152" offset="0x5308" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST152" acronym="DST152" offset="0x530C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX152" acronym="SRC_DST_BIDX152" offset="0x5310" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD152" acronym="LINK_BCNTRLD152" offset="0x5314" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX152" acronym="SRC_DST_CIDX152" offset="0x5318" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT152" acronym="CCNT152" offset="0x531C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT153" acronym="OPT153" offset="0x5320" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC153" acronym="SRC153" offset="0x5324" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT153" acronym="A_B_CNT153" offset="0x5328" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST153" acronym="DST153" offset="0x532C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX153" acronym="SRC_DST_BIDX153" offset="0x5330" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD153" acronym="LINK_BCNTRLD153" offset="0x5334" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX153" acronym="SRC_DST_CIDX153" offset="0x5338" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT153" acronym="CCNT153" offset="0x533C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT154" acronym="OPT154" offset="0x5340" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC154" acronym="SRC154" offset="0x5344" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT154" acronym="A_B_CNT154" offset="0x5348" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST154" acronym="DST154" offset="0x534C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX154" acronym="SRC_DST_BIDX154" offset="0x5350" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD154" acronym="LINK_BCNTRLD154" offset="0x5354" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX154" acronym="SRC_DST_CIDX154" offset="0x5358" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT154" acronym="CCNT154" offset="0x535C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT155" acronym="OPT155" offset="0x5360" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC155" acronym="SRC155" offset="0x5364" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT155" acronym="A_B_CNT155" offset="0x5368" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST155" acronym="DST155" offset="0x536C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX155" acronym="SRC_DST_BIDX155" offset="0x5370" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD155" acronym="LINK_BCNTRLD155" offset="0x5374" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX155" acronym="SRC_DST_CIDX155" offset="0x5378" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT155" acronym="CCNT155" offset="0x537C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT156" acronym="OPT156" offset="0x5380" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC156" acronym="SRC156" offset="0x5384" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT156" acronym="A_B_CNT156" offset="0x5388" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST156" acronym="DST156" offset="0x538C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX156" acronym="SRC_DST_BIDX156" offset="0x5390" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD156" acronym="LINK_BCNTRLD156" offset="0x5394" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX156" acronym="SRC_DST_CIDX156" offset="0x5398" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT156" acronym="CCNT156" offset="0x539C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT157" acronym="OPT157" offset="0x53A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC157" acronym="SRC157" offset="0x53A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT157" acronym="A_B_CNT157" offset="0x53A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST157" acronym="DST157" offset="0x53AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX157" acronym="SRC_DST_BIDX157" offset="0x53B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD157" acronym="LINK_BCNTRLD157" offset="0x53B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX157" acronym="SRC_DST_CIDX157" offset="0x53B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT157" acronym="CCNT157" offset="0x53BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT158" acronym="OPT158" offset="0x53C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC158" acronym="SRC158" offset="0x53C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT158" acronym="A_B_CNT158" offset="0x53C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST158" acronym="DST158" offset="0x53CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX158" acronym="SRC_DST_BIDX158" offset="0x53D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD158" acronym="LINK_BCNTRLD158" offset="0x53D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX158" acronym="SRC_DST_CIDX158" offset="0x53D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT158" acronym="CCNT158" offset="0x53DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT159" acronym="OPT159" offset="0x53E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC159" acronym="SRC159" offset="0x53E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT159" acronym="A_B_CNT159" offset="0x53E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST159" acronym="DST159" offset="0x53EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX159" acronym="SRC_DST_BIDX159" offset="0x53F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD159" acronym="LINK_BCNTRLD159" offset="0x53F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX159" acronym="SRC_DST_CIDX159" offset="0x53F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT159" acronym="CCNT159" offset="0x53FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT160" acronym="OPT160" offset="0x5400" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC160" acronym="SRC160" offset="0x5404" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT160" acronym="A_B_CNT160" offset="0x5408" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST160" acronym="DST160" offset="0x540C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX160" acronym="SRC_DST_BIDX160" offset="0x5410" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD160" acronym="LINK_BCNTRLD160" offset="0x5414" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX160" acronym="SRC_DST_CIDX160" offset="0x5418" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT160" acronym="CCNT160" offset="0x541C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT161" acronym="OPT161" offset="0x5420" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC161" acronym="SRC161" offset="0x5424" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT161" acronym="A_B_CNT161" offset="0x5428" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST161" acronym="DST161" offset="0x542C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX161" acronym="SRC_DST_BIDX161" offset="0x5430" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD161" acronym="LINK_BCNTRLD161" offset="0x5434" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX161" acronym="SRC_DST_CIDX161" offset="0x5438" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT161" acronym="CCNT161" offset="0x543C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT162" acronym="OPT162" offset="0x5440" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC162" acronym="SRC162" offset="0x5444" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT162" acronym="A_B_CNT162" offset="0x5448" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST162" acronym="DST162" offset="0x544C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX162" acronym="SRC_DST_BIDX162" offset="0x5450" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD162" acronym="LINK_BCNTRLD162" offset="0x5454" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX162" acronym="SRC_DST_CIDX162" offset="0x5458" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT162" acronym="CCNT162" offset="0x545C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT163" acronym="OPT163" offset="0x5460" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC163" acronym="SRC163" offset="0x5464" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT163" acronym="A_B_CNT163" offset="0x5468" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST163" acronym="DST163" offset="0x546C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX163" acronym="SRC_DST_BIDX163" offset="0x5470" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD163" acronym="LINK_BCNTRLD163" offset="0x5474" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX163" acronym="SRC_DST_CIDX163" offset="0x5478" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT163" acronym="CCNT163" offset="0x547C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT164" acronym="OPT164" offset="0x5480" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC164" acronym="SRC164" offset="0x5484" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT164" acronym="A_B_CNT164" offset="0x5488" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST164" acronym="DST164" offset="0x548C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX164" acronym="SRC_DST_BIDX164" offset="0x5490" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD164" acronym="LINK_BCNTRLD164" offset="0x5494" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX164" acronym="SRC_DST_CIDX164" offset="0x5498" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT164" acronym="CCNT164" offset="0x549C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT165" acronym="OPT165" offset="0x54A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC165" acronym="SRC165" offset="0x54A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT165" acronym="A_B_CNT165" offset="0x54A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST165" acronym="DST165" offset="0x54AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX165" acronym="SRC_DST_BIDX165" offset="0x54B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD165" acronym="LINK_BCNTRLD165" offset="0x54B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX165" acronym="SRC_DST_CIDX165" offset="0x54B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT165" acronym="CCNT165" offset="0x54BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT166" acronym="OPT166" offset="0x54C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC166" acronym="SRC166" offset="0x54C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT166" acronym="A_B_CNT166" offset="0x54C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST166" acronym="DST166" offset="0x54CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX166" acronym="SRC_DST_BIDX166" offset="0x54D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD166" acronym="LINK_BCNTRLD166" offset="0x54D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX166" acronym="SRC_DST_CIDX166" offset="0x54D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT166" acronym="CCNT166" offset="0x54DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT167" acronym="OPT167" offset="0x54E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC167" acronym="SRC167" offset="0x54E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT167" acronym="A_B_CNT167" offset="0x54E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST167" acronym="DST167" offset="0x54EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX167" acronym="SRC_DST_BIDX167" offset="0x54F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD167" acronym="LINK_BCNTRLD167" offset="0x54F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX167" acronym="SRC_DST_CIDX167" offset="0x54F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT167" acronym="CCNT167" offset="0x54FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT168" acronym="OPT168" offset="0x5500" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC168" acronym="SRC168" offset="0x5504" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT168" acronym="A_B_CNT168" offset="0x5508" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST168" acronym="DST168" offset="0x550C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX168" acronym="SRC_DST_BIDX168" offset="0x5510" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD168" acronym="LINK_BCNTRLD168" offset="0x5514" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX168" acronym="SRC_DST_CIDX168" offset="0x5518" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT168" acronym="CCNT168" offset="0x551C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT169" acronym="OPT169" offset="0x5520" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC169" acronym="SRC169" offset="0x5524" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT169" acronym="A_B_CNT169" offset="0x5528" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST169" acronym="DST169" offset="0x552C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX169" acronym="SRC_DST_BIDX169" offset="0x5530" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD169" acronym="LINK_BCNTRLD169" offset="0x5534" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX169" acronym="SRC_DST_CIDX169" offset="0x5538" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT169" acronym="CCNT169" offset="0x553C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT170" acronym="OPT170" offset="0x5540" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC170" acronym="SRC170" offset="0x5544" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT170" acronym="A_B_CNT170" offset="0x5548" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST170" acronym="DST170" offset="0x554C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX170" acronym="SRC_DST_BIDX170" offset="0x5550" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD170" acronym="LINK_BCNTRLD170" offset="0x5554" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX170" acronym="SRC_DST_CIDX170" offset="0x5558" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT170" acronym="CCNT170" offset="0x555C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT171" acronym="OPT171" offset="0x5560" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC171" acronym="SRC171" offset="0x5564" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT171" acronym="A_B_CNT171" offset="0x5568" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST171" acronym="DST171" offset="0x556C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX171" acronym="SRC_DST_BIDX171" offset="0x5570" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD171" acronym="LINK_BCNTRLD171" offset="0x5574" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX171" acronym="SRC_DST_CIDX171" offset="0x5578" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT171" acronym="CCNT171" offset="0x557C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT172" acronym="OPT172" offset="0x5580" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC172" acronym="SRC172" offset="0x5584" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT172" acronym="A_B_CNT172" offset="0x5588" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST172" acronym="DST172" offset="0x558C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX172" acronym="SRC_DST_BIDX172" offset="0x5590" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD172" acronym="LINK_BCNTRLD172" offset="0x5594" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX172" acronym="SRC_DST_CIDX172" offset="0x5598" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT172" acronym="CCNT172" offset="0x559C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT173" acronym="OPT173" offset="0x55A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC173" acronym="SRC173" offset="0x55A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT173" acronym="A_B_CNT173" offset="0x55A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST173" acronym="DST173" offset="0x55AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX173" acronym="SRC_DST_BIDX173" offset="0x55B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD173" acronym="LINK_BCNTRLD173" offset="0x55B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX173" acronym="SRC_DST_CIDX173" offset="0x55B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT173" acronym="CCNT173" offset="0x55BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT174" acronym="OPT174" offset="0x55C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC174" acronym="SRC174" offset="0x55C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT174" acronym="A_B_CNT174" offset="0x55C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST174" acronym="DST174" offset="0x55CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX174" acronym="SRC_DST_BIDX174" offset="0x55D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD174" acronym="LINK_BCNTRLD174" offset="0x55D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX174" acronym="SRC_DST_CIDX174" offset="0x55D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT174" acronym="CCNT174" offset="0x55DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT175" acronym="OPT175" offset="0x55E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC175" acronym="SRC175" offset="0x55E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT175" acronym="A_B_CNT175" offset="0x55E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST175" acronym="DST175" offset="0x55EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX175" acronym="SRC_DST_BIDX175" offset="0x55F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD175" acronym="LINK_BCNTRLD175" offset="0x55F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX175" acronym="SRC_DST_CIDX175" offset="0x55F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT175" acronym="CCNT175" offset="0x55FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT176" acronym="OPT176" offset="0x5600" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC176" acronym="SRC176" offset="0x5604" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT176" acronym="A_B_CNT176" offset="0x5608" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST176" acronym="DST176" offset="0x560C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX176" acronym="SRC_DST_BIDX176" offset="0x5610" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD176" acronym="LINK_BCNTRLD176" offset="0x5614" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX176" acronym="SRC_DST_CIDX176" offset="0x5618" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT176" acronym="CCNT176" offset="0x561C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT177" acronym="OPT177" offset="0x5620" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC177" acronym="SRC177" offset="0x5624" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT177" acronym="A_B_CNT177" offset="0x5628" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST177" acronym="DST177" offset="0x562C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX177" acronym="SRC_DST_BIDX177" offset="0x5630" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD177" acronym="LINK_BCNTRLD177" offset="0x5634" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX177" acronym="SRC_DST_CIDX177" offset="0x5638" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT177" acronym="CCNT177" offset="0x563C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT178" acronym="OPT178" offset="0x5640" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC178" acronym="SRC178" offset="0x5644" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT178" acronym="A_B_CNT178" offset="0x5648" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST178" acronym="DST178" offset="0x564C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX178" acronym="SRC_DST_BIDX178" offset="0x5650" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD178" acronym="LINK_BCNTRLD178" offset="0x5654" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX178" acronym="SRC_DST_CIDX178" offset="0x5658" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT178" acronym="CCNT178" offset="0x565C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT179" acronym="OPT179" offset="0x5660" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC179" acronym="SRC179" offset="0x5664" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT179" acronym="A_B_CNT179" offset="0x5668" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST179" acronym="DST179" offset="0x566C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX179" acronym="SRC_DST_BIDX179" offset="0x5670" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD179" acronym="LINK_BCNTRLD179" offset="0x5674" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX179" acronym="SRC_DST_CIDX179" offset="0x5678" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT179" acronym="CCNT179" offset="0x567C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT180" acronym="OPT180" offset="0x5680" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC180" acronym="SRC180" offset="0x5684" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT180" acronym="A_B_CNT180" offset="0x5688" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST180" acronym="DST180" offset="0x568C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX180" acronym="SRC_DST_BIDX180" offset="0x5690" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD180" acronym="LINK_BCNTRLD180" offset="0x5694" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX180" acronym="SRC_DST_CIDX180" offset="0x5698" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT180" acronym="CCNT180" offset="0x569C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT181" acronym="OPT181" offset="0x56A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC181" acronym="SRC181" offset="0x56A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT181" acronym="A_B_CNT181" offset="0x56A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST181" acronym="DST181" offset="0x56AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX181" acronym="SRC_DST_BIDX181" offset="0x56B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD181" acronym="LINK_BCNTRLD181" offset="0x56B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX181" acronym="SRC_DST_CIDX181" offset="0x56B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT181" acronym="CCNT181" offset="0x56BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT182" acronym="OPT182" offset="0x56C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC182" acronym="SRC182" offset="0x56C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT182" acronym="A_B_CNT182" offset="0x56C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST182" acronym="DST182" offset="0x56CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX182" acronym="SRC_DST_BIDX182" offset="0x56D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD182" acronym="LINK_BCNTRLD182" offset="0x56D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX182" acronym="SRC_DST_CIDX182" offset="0x56D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT182" acronym="CCNT182" offset="0x56DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT183" acronym="OPT183" offset="0x56E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC183" acronym="SRC183" offset="0x56E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT183" acronym="A_B_CNT183" offset="0x56E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST183" acronym="DST183" offset="0x56EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX183" acronym="SRC_DST_BIDX183" offset="0x56F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD183" acronym="LINK_BCNTRLD183" offset="0x56F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX183" acronym="SRC_DST_CIDX183" offset="0x56F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT183" acronym="CCNT183" offset="0x56FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT184" acronym="OPT184" offset="0x5700" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC184" acronym="SRC184" offset="0x5704" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT184" acronym="A_B_CNT184" offset="0x5708" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST184" acronym="DST184" offset="0x570C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX184" acronym="SRC_DST_BIDX184" offset="0x5710" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD184" acronym="LINK_BCNTRLD184" offset="0x5714" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX184" acronym="SRC_DST_CIDX184" offset="0x5718" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT184" acronym="CCNT184" offset="0x571C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT185" acronym="OPT185" offset="0x5720" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC185" acronym="SRC185" offset="0x5724" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT185" acronym="A_B_CNT185" offset="0x5728" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST185" acronym="DST185" offset="0x572C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX185" acronym="SRC_DST_BIDX185" offset="0x5730" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD185" acronym="LINK_BCNTRLD185" offset="0x5734" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX185" acronym="SRC_DST_CIDX185" offset="0x5738" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT185" acronym="CCNT185" offset="0x573C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT186" acronym="OPT186" offset="0x5740" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC186" acronym="SRC186" offset="0x5744" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT186" acronym="A_B_CNT186" offset="0x5748" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST186" acronym="DST186" offset="0x574C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX186" acronym="SRC_DST_BIDX186" offset="0x5750" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD186" acronym="LINK_BCNTRLD186" offset="0x5754" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX186" acronym="SRC_DST_CIDX186" offset="0x5758" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT186" acronym="CCNT186" offset="0x575C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT187" acronym="OPT187" offset="0x5760" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC187" acronym="SRC187" offset="0x5764" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT187" acronym="A_B_CNT187" offset="0x5768" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST187" acronym="DST187" offset="0x576C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX187" acronym="SRC_DST_BIDX187" offset="0x5770" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD187" acronym="LINK_BCNTRLD187" offset="0x5774" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX187" acronym="SRC_DST_CIDX187" offset="0x5778" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT187" acronym="CCNT187" offset="0x577C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT188" acronym="OPT188" offset="0x5780" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC188" acronym="SRC188" offset="0x5784" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT188" acronym="A_B_CNT188" offset="0x5788" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST188" acronym="DST188" offset="0x578C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX188" acronym="SRC_DST_BIDX188" offset="0x5790" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD188" acronym="LINK_BCNTRLD188" offset="0x5794" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX188" acronym="SRC_DST_CIDX188" offset="0x5798" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT188" acronym="CCNT188" offset="0x579C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT189" acronym="OPT189" offset="0x57A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC189" acronym="SRC189" offset="0x57A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT189" acronym="A_B_CNT189" offset="0x57A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST189" acronym="DST189" offset="0x57AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX189" acronym="SRC_DST_BIDX189" offset="0x57B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD189" acronym="LINK_BCNTRLD189" offset="0x57B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX189" acronym="SRC_DST_CIDX189" offset="0x57B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT189" acronym="CCNT189" offset="0x57BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT190" acronym="OPT190" offset="0x57C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC190" acronym="SRC190" offset="0x57C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT190" acronym="A_B_CNT190" offset="0x57C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST190" acronym="DST190" offset="0x57CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX190" acronym="SRC_DST_BIDX190" offset="0x57D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD190" acronym="LINK_BCNTRLD190" offset="0x57D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX190" acronym="SRC_DST_CIDX190" offset="0x57D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT190" acronym="CCNT190" offset="0x57DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT191" acronym="OPT191" offset="0x57E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC191" acronym="SRC191" offset="0x57E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT191" acronym="A_B_CNT191" offset="0x57E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST191" acronym="DST191" offset="0x57EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX191" acronym="SRC_DST_BIDX191" offset="0x57F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD191" acronym="LINK_BCNTRLD191" offset="0x57F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX191" acronym="SRC_DST_CIDX191" offset="0x57F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT191" acronym="CCNT191" offset="0x57FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT192" acronym="OPT192" offset="0x5800" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC192" acronym="SRC192" offset="0x5804" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT192" acronym="A_B_CNT192" offset="0x5808" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST192" acronym="DST192" offset="0x580C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX192" acronym="SRC_DST_BIDX192" offset="0x5810" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD192" acronym="LINK_BCNTRLD192" offset="0x5814" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX192" acronym="SRC_DST_CIDX192" offset="0x5818" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT192" acronym="CCNT192" offset="0x581C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT193" acronym="OPT193" offset="0x5820" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC193" acronym="SRC193" offset="0x5824" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT193" acronym="A_B_CNT193" offset="0x5828" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST193" acronym="DST193" offset="0x582C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX193" acronym="SRC_DST_BIDX193" offset="0x5830" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD193" acronym="LINK_BCNTRLD193" offset="0x5834" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX193" acronym="SRC_DST_CIDX193" offset="0x5838" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT193" acronym="CCNT193" offset="0x583C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT194" acronym="OPT194" offset="0x5840" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC194" acronym="SRC194" offset="0x5844" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT194" acronym="A_B_CNT194" offset="0x5848" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST194" acronym="DST194" offset="0x584C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX194" acronym="SRC_DST_BIDX194" offset="0x5850" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD194" acronym="LINK_BCNTRLD194" offset="0x5854" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX194" acronym="SRC_DST_CIDX194" offset="0x5858" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT194" acronym="CCNT194" offset="0x585C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT195" acronym="OPT195" offset="0x5860" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC195" acronym="SRC195" offset="0x5864" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT195" acronym="A_B_CNT195" offset="0x5868" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST195" acronym="DST195" offset="0x586C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX195" acronym="SRC_DST_BIDX195" offset="0x5870" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD195" acronym="LINK_BCNTRLD195" offset="0x5874" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX195" acronym="SRC_DST_CIDX195" offset="0x5878" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT195" acronym="CCNT195" offset="0x587C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT196" acronym="OPT196" offset="0x5880" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC196" acronym="SRC196" offset="0x5884" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT196" acronym="A_B_CNT196" offset="0x5888" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST196" acronym="DST196" offset="0x588C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX196" acronym="SRC_DST_BIDX196" offset="0x5890" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD196" acronym="LINK_BCNTRLD196" offset="0x5894" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX196" acronym="SRC_DST_CIDX196" offset="0x5898" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT196" acronym="CCNT196" offset="0x589C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT197" acronym="OPT197" offset="0x58A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC197" acronym="SRC197" offset="0x58A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT197" acronym="A_B_CNT197" offset="0x58A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST197" acronym="DST197" offset="0x58AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX197" acronym="SRC_DST_BIDX197" offset="0x58B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD197" acronym="LINK_BCNTRLD197" offset="0x58B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX197" acronym="SRC_DST_CIDX197" offset="0x58B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT197" acronym="CCNT197" offset="0x58BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT198" acronym="OPT198" offset="0x58C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC198" acronym="SRC198" offset="0x58C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT198" acronym="A_B_CNT198" offset="0x58C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST198" acronym="DST198" offset="0x58CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX198" acronym="SRC_DST_BIDX198" offset="0x58D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD198" acronym="LINK_BCNTRLD198" offset="0x58D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX198" acronym="SRC_DST_CIDX198" offset="0x58D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT198" acronym="CCNT198" offset="0x58DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT199" acronym="OPT199" offset="0x58E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC199" acronym="SRC199" offset="0x58E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT199" acronym="A_B_CNT199" offset="0x58E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST199" acronym="DST199" offset="0x58EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX199" acronym="SRC_DST_BIDX199" offset="0x58F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD199" acronym="LINK_BCNTRLD199" offset="0x58F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX199" acronym="SRC_DST_CIDX199" offset="0x58F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT199" acronym="CCNT199" offset="0x58FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT200" acronym="OPT200" offset="0x5900" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC200" acronym="SRC200" offset="0x5904" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT200" acronym="A_B_CNT200" offset="0x5908" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST200" acronym="DST200" offset="0x590C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX200" acronym="SRC_DST_BIDX200" offset="0x5910" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD200" acronym="LINK_BCNTRLD200" offset="0x5914" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX200" acronym="SRC_DST_CIDX200" offset="0x5918" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT200" acronym="CCNT200" offset="0x591C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT201" acronym="OPT201" offset="0x5920" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC201" acronym="SRC201" offset="0x5924" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT201" acronym="A_B_CNT201" offset="0x5928" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST201" acronym="DST201" offset="0x592C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX201" acronym="SRC_DST_BIDX201" offset="0x5930" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD201" acronym="LINK_BCNTRLD201" offset="0x5934" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX201" acronym="SRC_DST_CIDX201" offset="0x5938" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT201" acronym="CCNT201" offset="0x593C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT202" acronym="OPT202" offset="0x5940" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC202" acronym="SRC202" offset="0x5944" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT202" acronym="A_B_CNT202" offset="0x5948" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST202" acronym="DST202" offset="0x594C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX202" acronym="SRC_DST_BIDX202" offset="0x5950" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD202" acronym="LINK_BCNTRLD202" offset="0x5954" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX202" acronym="SRC_DST_CIDX202" offset="0x5958" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT202" acronym="CCNT202" offset="0x595C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT203" acronym="OPT203" offset="0x5960" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC203" acronym="SRC203" offset="0x5964" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT203" acronym="A_B_CNT203" offset="0x5968" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST203" acronym="DST203" offset="0x596C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX203" acronym="SRC_DST_BIDX203" offset="0x5970" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD203" acronym="LINK_BCNTRLD203" offset="0x5974" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX203" acronym="SRC_DST_CIDX203" offset="0x5978" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT203" acronym="CCNT203" offset="0x597C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT204" acronym="OPT204" offset="0x5980" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC204" acronym="SRC204" offset="0x5984" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT204" acronym="A_B_CNT204" offset="0x5988" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST204" acronym="DST204" offset="0x598C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX204" acronym="SRC_DST_BIDX204" offset="0x5990" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD204" acronym="LINK_BCNTRLD204" offset="0x5994" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX204" acronym="SRC_DST_CIDX204" offset="0x5998" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT204" acronym="CCNT204" offset="0x599C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT205" acronym="OPT205" offset="0x59A0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC205" acronym="SRC205" offset="0x59A4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT205" acronym="A_B_CNT205" offset="0x59A8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST205" acronym="DST205" offset="0x59AC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX205" acronym="SRC_DST_BIDX205" offset="0x59B0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD205" acronym="LINK_BCNTRLD205" offset="0x59B4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX205" acronym="SRC_DST_CIDX205" offset="0x59B8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT205" acronym="CCNT205" offset="0x59BC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT206" acronym="OPT206" offset="0x59C0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC206" acronym="SRC206" offset="0x59C4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT206" acronym="A_B_CNT206" offset="0x59C8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST206" acronym="DST206" offset="0x59CC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX206" acronym="SRC_DST_BIDX206" offset="0x59D0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD206" acronym="LINK_BCNTRLD206" offset="0x59D4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX206" acronym="SRC_DST_CIDX206" offset="0x59D8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT206" acronym="CCNT206" offset="0x59DC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT207" acronym="OPT207" offset="0x59E0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC207" acronym="SRC207" offset="0x59E4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT207" acronym="A_B_CNT207" offset="0x59E8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST207" acronym="DST207" offset="0x59EC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX207" acronym="SRC_DST_BIDX207" offset="0x59F0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD207" acronym="LINK_BCNTRLD207" offset="0x59F4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX207" acronym="SRC_DST_CIDX207" offset="0x59F8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT207" acronym="CCNT207" offset="0x59FC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT208" acronym="OPT208" offset="0x5A00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC208" acronym="SRC208" offset="0x5A04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT208" acronym="A_B_CNT208" offset="0x5A08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST208" acronym="DST208" offset="0x5A0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX208" acronym="SRC_DST_BIDX208" offset="0x5A10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD208" acronym="LINK_BCNTRLD208" offset="0x5A14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX208" acronym="SRC_DST_CIDX208" offset="0x5A18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT208" acronym="CCNT208" offset="0x5A1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT209" acronym="OPT209" offset="0x5A20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC209" acronym="SRC209" offset="0x5A24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT209" acronym="A_B_CNT209" offset="0x5A28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST209" acronym="DST209" offset="0x5A2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX209" acronym="SRC_DST_BIDX209" offset="0x5A30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD209" acronym="LINK_BCNTRLD209" offset="0x5A34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX209" acronym="SRC_DST_CIDX209" offset="0x5A38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT209" acronym="CCNT209" offset="0x5A3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT210" acronym="OPT210" offset="0x5A40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC210" acronym="SRC210" offset="0x5A44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT210" acronym="A_B_CNT210" offset="0x5A48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST210" acronym="DST210" offset="0x5A4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX210" acronym="SRC_DST_BIDX210" offset="0x5A50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD210" acronym="LINK_BCNTRLD210" offset="0x5A54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX210" acronym="SRC_DST_CIDX210" offset="0x5A58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT210" acronym="CCNT210" offset="0x5A5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT211" acronym="OPT211" offset="0x5A60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC211" acronym="SRC211" offset="0x5A64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT211" acronym="A_B_CNT211" offset="0x5A68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST211" acronym="DST211" offset="0x5A6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX211" acronym="SRC_DST_BIDX211" offset="0x5A70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD211" acronym="LINK_BCNTRLD211" offset="0x5A74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX211" acronym="SRC_DST_CIDX211" offset="0x5A78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT211" acronym="CCNT211" offset="0x5A7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT212" acronym="OPT212" offset="0x5A80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC212" acronym="SRC212" offset="0x5A84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT212" acronym="A_B_CNT212" offset="0x5A88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST212" acronym="DST212" offset="0x5A8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX212" acronym="SRC_DST_BIDX212" offset="0x5A90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD212" acronym="LINK_BCNTRLD212" offset="0x5A94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX212" acronym="SRC_DST_CIDX212" offset="0x5A98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT212" acronym="CCNT212" offset="0x5A9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT213" acronym="OPT213" offset="0x5AA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC213" acronym="SRC213" offset="0x5AA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT213" acronym="A_B_CNT213" offset="0x5AA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST213" acronym="DST213" offset="0x5AAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX213" acronym="SRC_DST_BIDX213" offset="0x5AB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD213" acronym="LINK_BCNTRLD213" offset="0x5AB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX213" acronym="SRC_DST_CIDX213" offset="0x5AB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT213" acronym="CCNT213" offset="0x5ABC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT214" acronym="OPT214" offset="0x5AC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC214" acronym="SRC214" offset="0x5AC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT214" acronym="A_B_CNT214" offset="0x5AC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST214" acronym="DST214" offset="0x5ACC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX214" acronym="SRC_DST_BIDX214" offset="0x5AD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD214" acronym="LINK_BCNTRLD214" offset="0x5AD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX214" acronym="SRC_DST_CIDX214" offset="0x5AD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT214" acronym="CCNT214" offset="0x5ADC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT215" acronym="OPT215" offset="0x5AE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC215" acronym="SRC215" offset="0x5AE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT215" acronym="A_B_CNT215" offset="0x5AE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST215" acronym="DST215" offset="0x5AEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX215" acronym="SRC_DST_BIDX215" offset="0x5AF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD215" acronym="LINK_BCNTRLD215" offset="0x5AF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX215" acronym="SRC_DST_CIDX215" offset="0x5AF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT215" acronym="CCNT215" offset="0x5AFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT216" acronym="OPT216" offset="0x5B00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC216" acronym="SRC216" offset="0x5B04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT216" acronym="A_B_CNT216" offset="0x5B08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST216" acronym="DST216" offset="0x5B0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX216" acronym="SRC_DST_BIDX216" offset="0x5B10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD216" acronym="LINK_BCNTRLD216" offset="0x5B14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX216" acronym="SRC_DST_CIDX216" offset="0x5B18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT216" acronym="CCNT216" offset="0x5B1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT217" acronym="OPT217" offset="0x5B20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC217" acronym="SRC217" offset="0x5B24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT217" acronym="A_B_CNT217" offset="0x5B28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST217" acronym="DST217" offset="0x5B2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX217" acronym="SRC_DST_BIDX217" offset="0x5B30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD217" acronym="LINK_BCNTRLD217" offset="0x5B34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX217" acronym="SRC_DST_CIDX217" offset="0x5B38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT217" acronym="CCNT217" offset="0x5B3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT218" acronym="OPT218" offset="0x5B40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC218" acronym="SRC218" offset="0x5B44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT218" acronym="A_B_CNT218" offset="0x5B48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST218" acronym="DST218" offset="0x5B4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX218" acronym="SRC_DST_BIDX218" offset="0x5B50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD218" acronym="LINK_BCNTRLD218" offset="0x5B54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX218" acronym="SRC_DST_CIDX218" offset="0x5B58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT218" acronym="CCNT218" offset="0x5B5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT219" acronym="OPT219" offset="0x5B60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC219" acronym="SRC219" offset="0x5B64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT219" acronym="A_B_CNT219" offset="0x5B68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST219" acronym="DST219" offset="0x5B6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX219" acronym="SRC_DST_BIDX219" offset="0x5B70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD219" acronym="LINK_BCNTRLD219" offset="0x5B74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX219" acronym="SRC_DST_CIDX219" offset="0x5B78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT219" acronym="CCNT219" offset="0x5B7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT220" acronym="OPT220" offset="0x5B80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC220" acronym="SRC220" offset="0x5B84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT220" acronym="A_B_CNT220" offset="0x5B88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST220" acronym="DST220" offset="0x5B8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX220" acronym="SRC_DST_BIDX220" offset="0x5B90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD220" acronym="LINK_BCNTRLD220" offset="0x5B94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX220" acronym="SRC_DST_CIDX220" offset="0x5B98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT220" acronym="CCNT220" offset="0x5B9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT221" acronym="OPT221" offset="0x5BA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC221" acronym="SRC221" offset="0x5BA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT221" acronym="A_B_CNT221" offset="0x5BA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST221" acronym="DST221" offset="0x5BAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX221" acronym="SRC_DST_BIDX221" offset="0x5BB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD221" acronym="LINK_BCNTRLD221" offset="0x5BB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX221" acronym="SRC_DST_CIDX221" offset="0x5BB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT221" acronym="CCNT221" offset="0x5BBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT222" acronym="OPT222" offset="0x5BC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC222" acronym="SRC222" offset="0x5BC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT222" acronym="A_B_CNT222" offset="0x5BC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST222" acronym="DST222" offset="0x5BCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX222" acronym="SRC_DST_BIDX222" offset="0x5BD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD222" acronym="LINK_BCNTRLD222" offset="0x5BD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX222" acronym="SRC_DST_CIDX222" offset="0x5BD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT222" acronym="CCNT222" offset="0x5BDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT223" acronym="OPT223" offset="0x5BE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC223" acronym="SRC223" offset="0x5BE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT223" acronym="A_B_CNT223" offset="0x5BE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST223" acronym="DST223" offset="0x5BEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX223" acronym="SRC_DST_BIDX223" offset="0x5BF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD223" acronym="LINK_BCNTRLD223" offset="0x5BF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX223" acronym="SRC_DST_CIDX223" offset="0x5BF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT223" acronym="CCNT223" offset="0x5BFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT224" acronym="OPT224" offset="0x5C00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC224" acronym="SRC224" offset="0x5C04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT224" acronym="A_B_CNT224" offset="0x5C08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST224" acronym="DST224" offset="0x5C0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX224" acronym="SRC_DST_BIDX224" offset="0x5C10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD224" acronym="LINK_BCNTRLD224" offset="0x5C14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX224" acronym="SRC_DST_CIDX224" offset="0x5C18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT224" acronym="CCNT224" offset="0x5C1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT225" acronym="OPT225" offset="0x5C20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC225" acronym="SRC225" offset="0x5C24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT225" acronym="A_B_CNT225" offset="0x5C28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST225" acronym="DST225" offset="0x5C2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX225" acronym="SRC_DST_BIDX225" offset="0x5C30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD225" acronym="LINK_BCNTRLD225" offset="0x5C34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX225" acronym="SRC_DST_CIDX225" offset="0x5C38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT225" acronym="CCNT225" offset="0x5C3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT226" acronym="OPT226" offset="0x5C40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC226" acronym="SRC226" offset="0x5C44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT226" acronym="A_B_CNT226" offset="0x5C48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST226" acronym="DST226" offset="0x5C4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX226" acronym="SRC_DST_BIDX226" offset="0x5C50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD226" acronym="LINK_BCNTRLD226" offset="0x5C54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX226" acronym="SRC_DST_CIDX226" offset="0x5C58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT226" acronym="CCNT226" offset="0x5C5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT227" acronym="OPT227" offset="0x5C60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC227" acronym="SRC227" offset="0x5C64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT227" acronym="A_B_CNT227" offset="0x5C68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST227" acronym="DST227" offset="0x5C6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX227" acronym="SRC_DST_BIDX227" offset="0x5C70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD227" acronym="LINK_BCNTRLD227" offset="0x5C74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX227" acronym="SRC_DST_CIDX227" offset="0x5C78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT227" acronym="CCNT227" offset="0x5C7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT228" acronym="OPT228" offset="0x5C80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC228" acronym="SRC228" offset="0x5C84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT228" acronym="A_B_CNT228" offset="0x5C88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST228" acronym="DST228" offset="0x5C8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX228" acronym="SRC_DST_BIDX228" offset="0x5C90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD228" acronym="LINK_BCNTRLD228" offset="0x5C94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX228" acronym="SRC_DST_CIDX228" offset="0x5C98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT228" acronym="CCNT228" offset="0x5C9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT229" acronym="OPT229" offset="0x5CA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC229" acronym="SRC229" offset="0x5CA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT229" acronym="A_B_CNT229" offset="0x5CA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST229" acronym="DST229" offset="0x5CAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX229" acronym="SRC_DST_BIDX229" offset="0x5CB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD229" acronym="LINK_BCNTRLD229" offset="0x5CB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX229" acronym="SRC_DST_CIDX229" offset="0x5CB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT229" acronym="CCNT229" offset="0x5CBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT230" acronym="OPT230" offset="0x5CC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC230" acronym="SRC230" offset="0x5CC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT230" acronym="A_B_CNT230" offset="0x5CC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST230" acronym="DST230" offset="0x5CCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX230" acronym="SRC_DST_BIDX230" offset="0x5CD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD230" acronym="LINK_BCNTRLD230" offset="0x5CD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX230" acronym="SRC_DST_CIDX230" offset="0x5CD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT230" acronym="CCNT230" offset="0x5CDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT231" acronym="OPT231" offset="0x5CE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC231" acronym="SRC231" offset="0x5CE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT231" acronym="A_B_CNT231" offset="0x5CE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST231" acronym="DST231" offset="0x5CEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX231" acronym="SRC_DST_BIDX231" offset="0x5CF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD231" acronym="LINK_BCNTRLD231" offset="0x5CF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX231" acronym="SRC_DST_CIDX231" offset="0x5CF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT231" acronym="CCNT231" offset="0x5CFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT232" acronym="OPT232" offset="0x5D00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC232" acronym="SRC232" offset="0x5D04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT232" acronym="A_B_CNT232" offset="0x5D08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST232" acronym="DST232" offset="0x5D0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX232" acronym="SRC_DST_BIDX232" offset="0x5D10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD232" acronym="LINK_BCNTRLD232" offset="0x5D14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX232" acronym="SRC_DST_CIDX232" offset="0x5D18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT232" acronym="CCNT232" offset="0x5D1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT233" acronym="OPT233" offset="0x5D20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC233" acronym="SRC233" offset="0x5D24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT233" acronym="A_B_CNT233" offset="0x5D28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST233" acronym="DST233" offset="0x5D2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX233" acronym="SRC_DST_BIDX233" offset="0x5D30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD233" acronym="LINK_BCNTRLD233" offset="0x5D34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX233" acronym="SRC_DST_CIDX233" offset="0x5D38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT233" acronym="CCNT233" offset="0x5D3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT234" acronym="OPT234" offset="0x5D40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC234" acronym="SRC234" offset="0x5D44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT234" acronym="A_B_CNT234" offset="0x5D48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST234" acronym="DST234" offset="0x5D4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX234" acronym="SRC_DST_BIDX234" offset="0x5D50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD234" acronym="LINK_BCNTRLD234" offset="0x5D54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX234" acronym="SRC_DST_CIDX234" offset="0x5D58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT234" acronym="CCNT234" offset="0x5D5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT235" acronym="OPT235" offset="0x5D60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC235" acronym="SRC235" offset="0x5D64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT235" acronym="A_B_CNT235" offset="0x5D68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST235" acronym="DST235" offset="0x5D6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX235" acronym="SRC_DST_BIDX235" offset="0x5D70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD235" acronym="LINK_BCNTRLD235" offset="0x5D74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX235" acronym="SRC_DST_CIDX235" offset="0x5D78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT235" acronym="CCNT235" offset="0x5D7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT236" acronym="OPT236" offset="0x5D80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC236" acronym="SRC236" offset="0x5D84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT236" acronym="A_B_CNT236" offset="0x5D88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST236" acronym="DST236" offset="0x5D8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX236" acronym="SRC_DST_BIDX236" offset="0x5D90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD236" acronym="LINK_BCNTRLD236" offset="0x5D94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX236" acronym="SRC_DST_CIDX236" offset="0x5D98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT236" acronym="CCNT236" offset="0x5D9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT237" acronym="OPT237" offset="0x5DA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC237" acronym="SRC237" offset="0x5DA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT237" acronym="A_B_CNT237" offset="0x5DA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST237" acronym="DST237" offset="0x5DAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX237" acronym="SRC_DST_BIDX237" offset="0x5DB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD237" acronym="LINK_BCNTRLD237" offset="0x5DB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX237" acronym="SRC_DST_CIDX237" offset="0x5DB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT237" acronym="CCNT237" offset="0x5DBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT238" acronym="OPT238" offset="0x5DC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC238" acronym="SRC238" offset="0x5DC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT238" acronym="A_B_CNT238" offset="0x5DC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST238" acronym="DST238" offset="0x5DCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX238" acronym="SRC_DST_BIDX238" offset="0x5DD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD238" acronym="LINK_BCNTRLD238" offset="0x5DD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX238" acronym="SRC_DST_CIDX238" offset="0x5DD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT238" acronym="CCNT238" offset="0x5DDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT239" acronym="OPT239" offset="0x5DE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC239" acronym="SRC239" offset="0x5DE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT239" acronym="A_B_CNT239" offset="0x5DE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST239" acronym="DST239" offset="0x5DEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX239" acronym="SRC_DST_BIDX239" offset="0x5DF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD239" acronym="LINK_BCNTRLD239" offset="0x5DF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX239" acronym="SRC_DST_CIDX239" offset="0x5DF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT239" acronym="CCNT239" offset="0x5DFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT240" acronym="OPT240" offset="0x5E00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC240" acronym="SRC240" offset="0x5E04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT240" acronym="A_B_CNT240" offset="0x5E08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST240" acronym="DST240" offset="0x5E0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX240" acronym="SRC_DST_BIDX240" offset="0x5E10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD240" acronym="LINK_BCNTRLD240" offset="0x5E14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX240" acronym="SRC_DST_CIDX240" offset="0x5E18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT240" acronym="CCNT240" offset="0x5E1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT241" acronym="OPT241" offset="0x5E20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC241" acronym="SRC241" offset="0x5E24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT241" acronym="A_B_CNT241" offset="0x5E28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST241" acronym="DST241" offset="0x5E2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX241" acronym="SRC_DST_BIDX241" offset="0x5E30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD241" acronym="LINK_BCNTRLD241" offset="0x5E34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX241" acronym="SRC_DST_CIDX241" offset="0x5E38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT241" acronym="CCNT241" offset="0x5E3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT242" acronym="OPT242" offset="0x5E40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC242" acronym="SRC242" offset="0x5E44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT242" acronym="A_B_CNT242" offset="0x5E48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST242" acronym="DST242" offset="0x5E4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX242" acronym="SRC_DST_BIDX242" offset="0x5E50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD242" acronym="LINK_BCNTRLD242" offset="0x5E54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX242" acronym="SRC_DST_CIDX242" offset="0x5E58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT242" acronym="CCNT242" offset="0x5E5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT243" acronym="OPT243" offset="0x5E60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC243" acronym="SRC243" offset="0x5E64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT243" acronym="A_B_CNT243" offset="0x5E68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST243" acronym="DST243" offset="0x5E6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX243" acronym="SRC_DST_BIDX243" offset="0x5E70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD243" acronym="LINK_BCNTRLD243" offset="0x5E74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX243" acronym="SRC_DST_CIDX243" offset="0x5E78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT243" acronym="CCNT243" offset="0x5E7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT244" acronym="OPT244" offset="0x5E80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC244" acronym="SRC244" offset="0x5E84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT244" acronym="A_B_CNT244" offset="0x5E88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST244" acronym="DST244" offset="0x5E8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX244" acronym="SRC_DST_BIDX244" offset="0x5E90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD244" acronym="LINK_BCNTRLD244" offset="0x5E94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX244" acronym="SRC_DST_CIDX244" offset="0x5E98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT244" acronym="CCNT244" offset="0x5E9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT245" acronym="OPT245" offset="0x5EA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC245" acronym="SRC245" offset="0x5EA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT245" acronym="A_B_CNT245" offset="0x5EA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST245" acronym="DST245" offset="0x5EAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX245" acronym="SRC_DST_BIDX245" offset="0x5EB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD245" acronym="LINK_BCNTRLD245" offset="0x5EB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX245" acronym="SRC_DST_CIDX245" offset="0x5EB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT245" acronym="CCNT245" offset="0x5EBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT246" acronym="OPT246" offset="0x5EC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC246" acronym="SRC246" offset="0x5EC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT246" acronym="A_B_CNT246" offset="0x5EC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST246" acronym="DST246" offset="0x5ECC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX246" acronym="SRC_DST_BIDX246" offset="0x5ED0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD246" acronym="LINK_BCNTRLD246" offset="0x5ED4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX246" acronym="SRC_DST_CIDX246" offset="0x5ED8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT246" acronym="CCNT246" offset="0x5EDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT247" acronym="OPT247" offset="0x5EE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC247" acronym="SRC247" offset="0x5EE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT247" acronym="A_B_CNT247" offset="0x5EE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST247" acronym="DST247" offset="0x5EEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX247" acronym="SRC_DST_BIDX247" offset="0x5EF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD247" acronym="LINK_BCNTRLD247" offset="0x5EF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX247" acronym="SRC_DST_CIDX247" offset="0x5EF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT247" acronym="CCNT247" offset="0x5EFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT248" acronym="OPT248" offset="0x5F00" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC248" acronym="SRC248" offset="0x5F04" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT248" acronym="A_B_CNT248" offset="0x5F08" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST248" acronym="DST248" offset="0x5F0C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX248" acronym="SRC_DST_BIDX248" offset="0x5F10" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD248" acronym="LINK_BCNTRLD248" offset="0x5F14" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX248" acronym="SRC_DST_CIDX248" offset="0x5F18" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT248" acronym="CCNT248" offset="0x5F1C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT249" acronym="OPT249" offset="0x5F20" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC249" acronym="SRC249" offset="0x5F24" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT249" acronym="A_B_CNT249" offset="0x5F28" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST249" acronym="DST249" offset="0x5F2C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX249" acronym="SRC_DST_BIDX249" offset="0x5F30" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD249" acronym="LINK_BCNTRLD249" offset="0x5F34" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX249" acronym="SRC_DST_CIDX249" offset="0x5F38" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT249" acronym="CCNT249" offset="0x5F3C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT250" acronym="OPT250" offset="0x5F40" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC250" acronym="SRC250" offset="0x5F44" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT250" acronym="A_B_CNT250" offset="0x5F48" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST250" acronym="DST250" offset="0x5F4C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX250" acronym="SRC_DST_BIDX250" offset="0x5F50" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD250" acronym="LINK_BCNTRLD250" offset="0x5F54" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX250" acronym="SRC_DST_CIDX250" offset="0x5F58" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT250" acronym="CCNT250" offset="0x5F5C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT251" acronym="OPT251" offset="0x5F60" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC251" acronym="SRC251" offset="0x5F64" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT251" acronym="A_B_CNT251" offset="0x5F68" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST251" acronym="DST251" offset="0x5F6C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX251" acronym="SRC_DST_BIDX251" offset="0x5F70" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD251" acronym="LINK_BCNTRLD251" offset="0x5F74" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX251" acronym="SRC_DST_CIDX251" offset="0x5F78" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT251" acronym="CCNT251" offset="0x5F7C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT252" acronym="OPT252" offset="0x5F80" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC252" acronym="SRC252" offset="0x5F84" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT252" acronym="A_B_CNT252" offset="0x5F88" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST252" acronym="DST252" offset="0x5F8C" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX252" acronym="SRC_DST_BIDX252" offset="0x5F90" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD252" acronym="LINK_BCNTRLD252" offset="0x5F94" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX252" acronym="SRC_DST_CIDX252" offset="0x5F98" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT252" acronym="CCNT252" offset="0x5F9C" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT253" acronym="OPT253" offset="0x5FA0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC253" acronym="SRC253" offset="0x5FA4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT253" acronym="A_B_CNT253" offset="0x5FA8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST253" acronym="DST253" offset="0x5FAC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX253" acronym="SRC_DST_BIDX253" offset="0x5FB0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD253" acronym="LINK_BCNTRLD253" offset="0x5FB4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX253" acronym="SRC_DST_CIDX253" offset="0x5FB8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT253" acronym="CCNT253" offset="0x5FBC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT254" acronym="OPT254" offset="0x5FC0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC254" acronym="SRC254" offset="0x5FC4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT254" acronym="A_B_CNT254" offset="0x5FC8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST254" acronym="DST254" offset="0x5FCC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX254" acronym="SRC_DST_BIDX254" offset="0x5FD0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD254" acronym="LINK_BCNTRLD254" offset="0x5FD4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX254" acronym="SRC_DST_CIDX254" offset="0x5FD8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT254" acronym="CCNT254" offset="0x5FDC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="OPT255" acronym="OPT255" offset="0x5FE0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="CONST" value="1" token="CONST" description="" />
</bitfield>
</register>
	     <register id="SRC255" acronym="SRC255" offset="0x5FE4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT255" acronym="A_B_CNT255" offset="0x5FE8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST255" acronym="DST255" offset="0x5FEC" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX255" acronym="SRC_DST_BIDX255" offset="0x5FF0" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD255" acronym="LINK_BCNTRLD255" offset="0x5FF4" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX255" acronym="SRC_DST_CIDX255" offset="0x5FF8" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT255" acronym="CCNT255" offset="0x5FFC" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="ER0" acronym="ER0" offset="0x2000" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH0" acronym="ERH0" offset="0x2004" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR0" acronym="ECR0" offset="0x2008" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH0" acronym="ECRH0" offset="0x200C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR0" acronym="ESR0" offset="0x2010" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH0" acronym="ESRH0" offset="0x2014" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER0" acronym="CER0" offset="0x2018" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH0" acronym="CERH0" offset="0x201C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER0" acronym="EER0" offset="0x2020" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH0" acronym="EERH0" offset="0x2024" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR0" acronym="EECR0" offset="0x2028" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH0" acronym="EECRH0" offset="0x202C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR0" acronym="EESR0" offset="0x2030" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH0" acronym="EESRH0" offset="0x2034" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER0" acronym="SER0" offset="0x2038" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH0" acronym="SERH0" offset="0x203C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR0" acronym="SECR0" offset="0x2040" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH0" acronym="SECRH0" offset="0x2044" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER0" acronym="IER0" offset="0x2050" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH0" acronym="IERH0" offset="0x2054" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR0" acronym="IECR0" offset="0x2058" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH0" acronym="IECRH0" offset="0x205C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR0" acronym="IESR0" offset="0x2060" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH0" acronym="IESRH0" offset="0x2064" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR0" acronym="IPR0" offset="0x2068" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH0" acronym="IPRH0" offset="0x206C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR0" acronym="ICR0" offset="0x2070" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH0" acronym="ICRH0" offset="0x2074" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL0" acronym="IEVAL0" offset="0x2078" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER0" acronym="QER0" offset="0x2080" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER0" acronym="QEER0" offset="0x2084" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR0" acronym="QEECR0" offset="0x2088" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR0" acronym="QEESR0" offset="0x208C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER0" acronym="QSER0" offset="0x2090" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR0" acronym="QSECR0" offset="0x2094" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER1" acronym="ER1" offset="0x2200" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH1" acronym="ERH1" offset="0x2204" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR1" acronym="ECR1" offset="0x2208" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH1" acronym="ECRH1" offset="0x220C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR1" acronym="ESR1" offset="0x2210" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH1" acronym="ESRH1" offset="0x2214" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER1" acronym="CER1" offset="0x2218" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH1" acronym="CERH1" offset="0x221C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER1" acronym="EER1" offset="0x2220" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH1" acronym="EERH1" offset="0x2224" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR1" acronym="EECR1" offset="0x2228" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH1" acronym="EECRH1" offset="0x222C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR1" acronym="EESR1" offset="0x2230" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH1" acronym="EESRH1" offset="0x2234" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER1" acronym="SER1" offset="0x2238" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH1" acronym="SERH1" offset="0x223C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR1" acronym="SECR1" offset="0x2240" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH1" acronym="SECRH1" offset="0x2244" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER1" acronym="IER1" offset="0x2250" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH1" acronym="IERH1" offset="0x2254" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR1" acronym="IECR1" offset="0x2258" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH1" acronym="IECRH1" offset="0x225C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR1" acronym="IESR1" offset="0x2260" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH1" acronym="IESRH1" offset="0x2264" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR1" acronym="IPR1" offset="0x2268" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH1" acronym="IPRH1" offset="0x226C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR1" acronym="ICR1" offset="0x2270" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH1" acronym="ICRH1" offset="0x2274" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL1" acronym="IEVAL1" offset="0x2278" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER1" acronym="QER1" offset="0x2280" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER1" acronym="QEER1" offset="0x2284" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR1" acronym="QEECR1" offset="0x2288" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR1" acronym="QEESR1" offset="0x228C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER1" acronym="QSER1" offset="0x2290" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR1" acronym="QSECR1" offset="0x2294" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER2" acronym="ER2" offset="0x2400" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH2" acronym="ERH2" offset="0x2404" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR2" acronym="ECR2" offset="0x2408" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH2" acronym="ECRH2" offset="0x240C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR2" acronym="ESR2" offset="0x2410" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH2" acronym="ESRH2" offset="0x2414" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER2" acronym="CER2" offset="0x2418" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH2" acronym="CERH2" offset="0x241C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER2" acronym="EER2" offset="0x2420" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH2" acronym="EERH2" offset="0x2424" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR2" acronym="EECR2" offset="0x2428" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH2" acronym="EECRH2" offset="0x242C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR2" acronym="EESR2" offset="0x2430" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH2" acronym="EESRH2" offset="0x2434" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER2" acronym="SER2" offset="0x2438" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH2" acronym="SERH2" offset="0x243C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR2" acronym="SECR2" offset="0x2440" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH2" acronym="SECRH2" offset="0x2444" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER2" acronym="IER2" offset="0x2450" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH2" acronym="IERH2" offset="0x2454" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR2" acronym="IECR2" offset="0x2458" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH2" acronym="IECRH2" offset="0x245C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR2" acronym="IESR2" offset="0x2460" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH2" acronym="IESRH2" offset="0x2464" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR2" acronym="IPR2" offset="0x2468" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH2" acronym="IPRH2" offset="0x246C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR2" acronym="ICR2" offset="0x2470" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH2" acronym="ICRH2" offset="0x2474" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL2" acronym="IEVAL2" offset="0x2478" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER2" acronym="QER2" offset="0x2480" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER2" acronym="QEER2" offset="0x2484" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR2" acronym="QEECR2" offset="0x2488" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR2" acronym="QEESR2" offset="0x248C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER2" acronym="QSER2" offset="0x2490" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR2" acronym="QSECR2" offset="0x2494" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER3" acronym="ER3" offset="0x2600" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH3" acronym="ERH3" offset="0x2604" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR3" acronym="ECR3" offset="0x2608" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH3" acronym="ECRH3" offset="0x260C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR3" acronym="ESR3" offset="0x2610" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH3" acronym="ESRH3" offset="0x2614" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER3" acronym="CER3" offset="0x2618" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH3" acronym="CERH3" offset="0x261C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER3" acronym="EER3" offset="0x2620" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH3" acronym="EERH3" offset="0x2624" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR3" acronym="EECR3" offset="0x2628" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH3" acronym="EECRH3" offset="0x262C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR3" acronym="EESR3" offset="0x2630" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH3" acronym="EESRH3" offset="0x2634" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER3" acronym="SER3" offset="0x2638" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH3" acronym="SERH3" offset="0x263C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR3" acronym="SECR3" offset="0x2640" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH3" acronym="SECRH3" offset="0x2644" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER3" acronym="IER3" offset="0x2650" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH3" acronym="IERH3" offset="0x2654" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR3" acronym="IECR3" offset="0x2658" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH3" acronym="IECRH3" offset="0x265C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR3" acronym="IESR3" offset="0x2660" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH3" acronym="IESRH3" offset="0x2664" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR3" acronym="IPR3" offset="0x2668" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH3" acronym="IPRH3" offset="0x266C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR3" acronym="ICR3" offset="0x2670" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH3" acronym="ICRH3" offset="0x2674" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL3" acronym="IEVAL3" offset="0x2678" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER3" acronym="QER3" offset="0x2680" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER3" acronym="QEER3" offset="0x2684" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR3" acronym="QEECR3" offset="0x2688" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR3" acronym="QEESR3" offset="0x268C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER3" acronym="QSER3" offset="0x2690" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR3" acronym="QSECR3" offset="0x2694" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER4" acronym="ER4" offset="0x2800" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH4" acronym="ERH4" offset="0x2804" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR4" acronym="ECR4" offset="0x2808" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH4" acronym="ECRH4" offset="0x280C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR4" acronym="ESR4" offset="0x2810" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH4" acronym="ESRH4" offset="0x2814" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER4" acronym="CER4" offset="0x2818" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH4" acronym="CERH4" offset="0x281C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER4" acronym="EER4" offset="0x2820" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH4" acronym="EERH4" offset="0x2824" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR4" acronym="EECR4" offset="0x2828" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH4" acronym="EECRH4" offset="0x282C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR4" acronym="EESR4" offset="0x2830" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH4" acronym="EESRH4" offset="0x2834" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER4" acronym="SER4" offset="0x2838" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH4" acronym="SERH4" offset="0x283C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR4" acronym="SECR4" offset="0x2840" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH4" acronym="SECRH4" offset="0x2844" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER4" acronym="IER4" offset="0x2850" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH4" acronym="IERH4" offset="0x2854" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR4" acronym="IECR4" offset="0x2858" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH4" acronym="IECRH4" offset="0x285C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR4" acronym="IESR4" offset="0x2860" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH4" acronym="IESRH4" offset="0x2864" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR4" acronym="IPR4" offset="0x2868" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH4" acronym="IPRH4" offset="0x286C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR4" acronym="ICR4" offset="0x2870" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH4" acronym="ICRH4" offset="0x2874" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL4" acronym="IEVAL4" offset="0x2878" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER4" acronym="QER4" offset="0x2880" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER4" acronym="QEER4" offset="0x2884" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR4" acronym="QEECR4" offset="0x2888" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR4" acronym="QEESR4" offset="0x288C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER4" acronym="QSER4" offset="0x2890" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR4" acronym="QSECR4" offset="0x2894" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER5" acronym="ER5" offset="0x2A00" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH5" acronym="ERH5" offset="0x2A04" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR5" acronym="ECR5" offset="0x2A08" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH5" acronym="ECRH5" offset="0x2A0C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR5" acronym="ESR5" offset="0x2A10" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH5" acronym="ESRH5" offset="0x2A14" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER5" acronym="CER5" offset="0x2A18" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH5" acronym="CERH5" offset="0x2A1C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER5" acronym="EER5" offset="0x2A20" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH5" acronym="EERH5" offset="0x2A24" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR5" acronym="EECR5" offset="0x2A28" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH5" acronym="EECRH5" offset="0x2A2C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR5" acronym="EESR5" offset="0x2A30" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH5" acronym="EESRH5" offset="0x2A34" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER5" acronym="SER5" offset="0x2A38" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH5" acronym="SERH5" offset="0x2A3C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR5" acronym="SECR5" offset="0x2A40" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH5" acronym="SECRH5" offset="0x2A44" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER5" acronym="IER5" offset="0x2A50" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH5" acronym="IERH5" offset="0x2A54" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR5" acronym="IECR5" offset="0x2A58" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH5" acronym="IECRH5" offset="0x2A5C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR5" acronym="IESR5" offset="0x2A60" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH5" acronym="IESRH5" offset="0x2A64" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR5" acronym="IPR5" offset="0x2A68" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH5" acronym="IPRH5" offset="0x2A6C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR5" acronym="ICR5" offset="0x2A70" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH5" acronym="ICRH5" offset="0x2A74" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL5" acronym="IEVAL5" offset="0x2A78" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER5" acronym="QER5" offset="0x2A80" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER5" acronym="QEER5" offset="0x2A84" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR5" acronym="QEECR5" offset="0x2A88" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR5" acronym="QEESR5" offset="0x2A8C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER5" acronym="QSER5" offset="0x2A90" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR5" acronym="QSECR5" offset="0x2A94" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER6" acronym="ER6" offset="0x2C00" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH6" acronym="ERH6" offset="0x2C04" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR6" acronym="ECR6" offset="0x2C08" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH6" acronym="ECRH6" offset="0x2C0C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR6" acronym="ESR6" offset="0x2C10" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH6" acronym="ESRH6" offset="0x2C14" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER6" acronym="CER6" offset="0x2C18" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH6" acronym="CERH6" offset="0x2C1C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER6" acronym="EER6" offset="0x2C20" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH6" acronym="EERH6" offset="0x2C24" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR6" acronym="EECR6" offset="0x2C28" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH6" acronym="EECRH6" offset="0x2C2C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR6" acronym="EESR6" offset="0x2C30" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH6" acronym="EESRH6" offset="0x2C34" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER6" acronym="SER6" offset="0x2C38" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH6" acronym="SERH6" offset="0x2C3C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR6" acronym="SECR6" offset="0x2C40" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH6" acronym="SECRH6" offset="0x2C44" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER6" acronym="IER6" offset="0x2C50" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH6" acronym="IERH6" offset="0x2C54" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR6" acronym="IECR6" offset="0x2C58" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH6" acronym="IECRH6" offset="0x2C5C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR6" acronym="IESR6" offset="0x2C60" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH6" acronym="IESRH6" offset="0x2C64" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR6" acronym="IPR6" offset="0x2C68" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH6" acronym="IPRH6" offset="0x2C6C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR6" acronym="ICR6" offset="0x2C70" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH6" acronym="ICRH6" offset="0x2C74" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL6" acronym="IEVAL6" offset="0x2C78" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER6" acronym="QER6" offset="0x2C80" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER6" acronym="QEER6" offset="0x2C84" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR6" acronym="QEECR6" offset="0x2C88" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR6" acronym="QEESR6" offset="0x2C8C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER6" acronym="QSER6" offset="0x2C90" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR6" acronym="QSECR6" offset="0x2C94" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ER7" acronym="ER7" offset="0x2E00" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH7" acronym="ERH7" offset="0x2E04" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR7" acronym="ECR7" offset="0x2E08" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH7" acronym="ECRH7" offset="0x2E0C" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR7" acronym="ESR7" offset="0x2E10" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH7" acronym="ESRH7" offset="0x2E14" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER7" acronym="CER7" offset="0x2E18" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH7" acronym="CERH7" offset="0x2E1C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER7" acronym="EER7" offset="0x2E20" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH7" acronym="EERH7" offset="0x2E24" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR7" acronym="EECR7" offset="0x2E28" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH7" acronym="EECRH7" offset="0x2E2C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR7" acronym="EESR7" offset="0x2E30" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH7" acronym="EESRH7" offset="0x2E34" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER7" acronym="SER7" offset="0x2E38" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH7" acronym="SERH7" offset="0x2E3C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR7" acronym="SECR7" offset="0x2E40" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH7" acronym="SECRH7" offset="0x2E44" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER7" acronym="IER7" offset="0x2E50" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH7" acronym="IERH7" offset="0x2E54" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR7" acronym="IECR7" offset="0x2E58" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH7" acronym="IECRH7" offset="0x2E5C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR7" acronym="IESR7" offset="0x2E60" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH7" acronym="IESRH7" offset="0x2E64" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR7" acronym="IPR7" offset="0x2E68" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH7" acronym="IPRH7" offset="0x2E6C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR7" acronym="ICR7" offset="0x2E70" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH7" acronym="ICRH7" offset="0x2E74" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL7" acronym="IEVAL7" offset="0x2E78" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER7" acronym="QER7" offset="0x2E80" width="32" description="QDMA Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER7" acronym="QEER7" offset="0x2E84" width="32" description="QDMA Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR7" acronym="QEECR7" offset="0x2E88" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QEESR7" acronym="QEESR7" offset="0x2E8C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER7" acronym="QSER7" offset="0x2E90" width="32" description="QDMA Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR7" acronym="QSECR7" offset="0x2E94" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision ">
<bitfield id="PID" width="32" begin="31" end="0" resetval="1073842944" description="Peripheral identifier uniquely identifies the EDMA3CC and the specific revision of the EDMA3CC" range="" rwaccess="R"></bitfield>
</register>
     <register id="CCCFG" acronym="CCCFG" offset="4" width="32" description="CC Configuration">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="1" description="Memory Protection Existence" range="" rwaccess="R">
<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Memory protection logic included" />
</bitfield>
<bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="1" description="Channel Mapping Existence" range="" rwaccess="R">
<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Channel mapping logic included" />
</bitfield>
<bitfield id="_RESV_4" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="3" description="Number of MP and Shadow regions" range="" rwaccess="R">
<bitenum id="8" value="3" token="8" description="8 Regions" />
</bitfield>
<bitfield id="_RESV_6" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="5" description="Number of Queues/Number of TCs" range="" rwaccess="R">
<bitenum id="6" value="5" token="6" description="6 TC/Event Queue" />
</bitfield>
<bitfield id="_RESV_8" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="4" description="Number of PaRAM entries " range="" rwaccess="R">
<bitenum id="256" value="4" token="256" description="256 Entries" />
</bitfield>
<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="4" description="Number of Interrupt Channels" range="" rwaccess="R">
<bitenum id="64" value="4" token="64" description="64 Interrupt Channels" />
</bitfield>
<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="4" description="Number of QDMA Channels" range="" rwaccess="R">
<bitenum id="8" value="4" token="8" description="8 QDMA Channels" />
</bitfield>
<bitfield id="_RESV_14" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="5" description="Number of DMA Channels" range="" rwaccess="R">
<bitenum id="64" value="5" token="64" description="64 DMA Channels" />
</bitfield>
</register>
     <register id="DCHMAP0" acronym="DCHMAP0" offset="0x100" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP1" acronym="DCHMAP1" offset="0x104" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP2" acronym="DCHMAP2" offset="0x108" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP3" acronym="DCHMAP3" offset="0x10C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP4" acronym="DCHMAP4" offset="0x110" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP5" acronym="DCHMAP5" offset="0x114" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP6" acronym="DCHMAP6" offset="0x118" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP7" acronym="DCHMAP7" offset="0x11C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP8" acronym="DCHMAP8" offset="0x120" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP9" acronym="DCHMAP9" offset="0x124" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP10" acronym="DCHMAP10" offset="0x128" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP11" acronym="DCHMAP11" offset="0x12C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP12" acronym="DCHMAP12" offset="0x130" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP13" acronym="DCHMAP13" offset="0x134" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP14" acronym="DCHMAP14" offset="0x138" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP15" acronym="DCHMAP15" offset="0x13C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP16" acronym="DCHMAP16" offset="0x140" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP17" acronym="DCHMAP17" offset="0x144" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP18" acronym="DCHMAP18" offset="0x148" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP19" acronym="DCHMAP19" offset="0x14C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP20" acronym="DCHMAP20" offset="0x150" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP21" acronym="DCHMAP21" offset="0x154" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP22" acronym="DCHMAP22" offset="0x158" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP23" acronym="DCHMAP23" offset="0x15C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP24" acronym="DCHMAP24" offset="0x160" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP25" acronym="DCHMAP25" offset="0x164" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP26" acronym="DCHMAP26" offset="0x168" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP27" acronym="DCHMAP27" offset="0x16C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP28" acronym="DCHMAP28" offset="0x170" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP29" acronym="DCHMAP29" offset="0x174" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP30" acronym="DCHMAP30" offset="0x178" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP31" acronym="DCHMAP31" offset="0x17C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP32" acronym="DCHMAP32" offset="0x180" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP33" acronym="DCHMAP33" offset="0x184" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP34" acronym="DCHMAP34" offset="0x188" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP35" acronym="DCHMAP35" offset="0x18C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP36" acronym="DCHMAP36" offset="0x190" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP37" acronym="DCHMAP37" offset="0x194" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP38" acronym="DCHMAP38" offset="0x198" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP39" acronym="DCHMAP39" offset="0x19C" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP40" acronym="DCHMAP40" offset="0x1A0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP41" acronym="DCHMAP41" offset="0x1A4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP42" acronym="DCHMAP42" offset="0x1A8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP43" acronym="DCHMAP43" offset="0x1AC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP44" acronym="DCHMAP44" offset="0x1B0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP45" acronym="DCHMAP45" offset="0x1B4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP46" acronym="DCHMAP46" offset="0x1B8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP47" acronym="DCHMAP47" offset="0x1BC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP48" acronym="DCHMAP48" offset="0x1C0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP49" acronym="DCHMAP49" offset="0x1C4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP50" acronym="DCHMAP50" offset="0x1C8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP51" acronym="DCHMAP51" offset="0x1CC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP52" acronym="DCHMAP52" offset="0x1D0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP53" acronym="DCHMAP53" offset="0x1D4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP54" acronym="DCHMAP54" offset="0x1D8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP55" acronym="DCHMAP55" offset="0x1DC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP56" acronym="DCHMAP56" offset="0x1E0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP57" acronym="DCHMAP57" offset="0x1E4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP58" acronym="DCHMAP58" offset="0x1E8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP59" acronym="DCHMAP59" offset="0x1EC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP60" acronym="DCHMAP60" offset="0x1F0" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP61" acronym="DCHMAP61" offset="0x1F4" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP62" acronym="DCHMAP62" offset="0x1F8" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHMAP63" acronym="DCHMAP63" offset="0x1FC" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP0" acronym="QCHMAP0" offset="0x200" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP1" acronym="QCHMAP1" offset="0x204" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP2" acronym="QCHMAP2" offset="0x208" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP3" acronym="QCHMAP3" offset="0x20C" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP4" acronym="QCHMAP4" offset="0x210" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP5" acronym="QCHMAP5" offset="0x214" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP6" acronym="QCHMAP6" offset="0x218" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP7" acronym="QCHMAP7" offset="0x21C" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DMAQNUM0" acronym="DMAQNUM0" offset="0x240" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM1" acronym="DMAQNUM1" offset="0x244" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM2" acronym="DMAQNUM2" offset="0x248" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM3" acronym="DMAQNUM3" offset="0x24C" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM4" acronym="DMAQNUM4" offset="0x250" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM5" acronym="DMAQNUM5" offset="0x254" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM6" acronym="DMAQNUM6" offset="0x258" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMAQNUM7" acronym="DMAQNUM7" offset="0x25C" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QDMAQNUM" acronym="QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QUETCMAP" acronym="QUETCMAP" offset="0x280" width="32" description="Queue-to-TC Mapping Register">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ5" width="3" begin="22" end="20" resetval="5" description="TC number for queue 5." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ4" width="3" begin="18" end="16" resetval="4" description="TC number for queue 4." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ3" width="3" begin="14" end="12" resetval="3" description="TC number for queue 3." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ2" width="3" begin="10" end="8" resetval="2" description="TC number for queue 2." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ1" width="3" begin="6" end="4" resetval="1" description="TC number for queue 1." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCNUMQ0" width="3" begin="2" end="0" resetval="0" description="TC number for queue 0." range="" rwaccess="RW"></bitfield>
</register>
     <register id="QUEPRI" acronym="QUEPRI" offset="0x284" width="32" description="Queue Priority">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ5" width="3" begin="22" end="20" resetval="0" description="Priority level for Queue 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ4" width="3" begin="18" end="16" resetval="0" description="Priority level for Queue 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ3" width="3" begin="14" end="12" resetval="0" description="Priority level for Queue 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ2" width="3" begin="10" end="8" resetval="0" description="Priority level for Queue 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0" description="Priority level for Queue 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0" description="Priority level for Queue 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="EMR" acronym="EMR" offset="0x0300" width="32" description="Event Miss Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="EMRH" acronym="EMRH" offset="0x0304" width="32" description="Event Miss Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EMCR" acronym="EMCR" offset="0x0308" width="32" description="Event Miss Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed 31 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed 30 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed 29 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed 28 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed 27 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed 26 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed 25 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed 24 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed 23 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed 22 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed 21 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed 20 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed 19 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed 18 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed 17 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed 16 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed 15 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed 14 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed 13 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed 12 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed 11 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed 10 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed 9 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed 8 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed 7 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed 6 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed 5 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed  4 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed  3 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed  2 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed  1 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed  0 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EMCRH" acronym="EMCRH" offset="0x030C" width="32" description="Event Miss Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed  63 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed  62 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed  61 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed  60 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed  59 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed  58 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed  57 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed  56 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed  55 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed  54 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed  53 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed  52 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed  51 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed  50 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed  49 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed  48 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed  47 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed  46 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed  45 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed  44 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed  43 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed  42 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed  41 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed  40 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed  39 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed  38 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed  37 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed  36 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed  35 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed  34 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed  33 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed  32 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="QEMR" acronym="QEMR" offset="0x0310" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="QEMCR" acronym="QEMCR" offset="0x0314" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA miss event 7clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA miss event 6 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA miss event 5 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA miss event 4 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA miss event 3 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA miss event 2 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA miss event 1 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA miss event 0 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="CCERR" acronym="CCERR" offset="0x0318" width="32" description="CC Error Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="10" begin="15" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0" description="Queue Threshold Error for Queue 5" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0" description="Queue Threshold Error for Queue 4" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error for Queue 3" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="CCERRCLR" acronym="CCERRCLR" offset="0x031C" width="32" description="CC Error Clear Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="15" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0" description="Queue Threshold Error Clear for Queue 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0" description="Queue Threshold Error Clear for Queue 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error Clear for Queue 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error  Clear for Queue 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error  Clear for Queue 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error Clear for Queue 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EEVAL" acronym="EEVAL" offset="0x0320" width="32" description="Error Evaluation Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Error Interrupt Evaluate" />
</bitfield>
</register>
     <register id="QRAE0" acronym="QRAE0" offset="0x380" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE1" acronym="QRAE1" offset="0x384" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE2" acronym="QRAE2" offset="0x388" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE3" acronym="QRAE3" offset="0x38C" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE4" acronym="QRAE4" offset="0x390" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE5" acronym="QRAE5" offset="0x394" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE6" acronym="QRAE6" offset="0x398" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QRAE7" acronym="QRAE7" offset="0x39C" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QSTAT0" acronym="QSTAT0" offset="0x600" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QSTAT1" acronym="QSTAT1" offset="0x604" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QSTAT2" acronym="QSTAT2" offset="0x608" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QSTAT3" acronym="QSTAT3" offset="0x60C" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QSTAT4" acronym="QSTAT4" offset="0x610" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QSTAT5" acronym="QSTAT5" offset="0x614" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QWMTHRA" acronym="QWMTHRA" offset="0x0620" width="32" description="Queue Watermark Threshold A Register">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q3" width="5" begin="28" end="24" resetval="16" description="Queue threshold for queue 3 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q2" width="5" begin="20" end="16" resetval="16" description="Queue threshold for queue 2 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q1" width="5" begin="12" end="8" resetval="16" description="Queue threshold for queue 1 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q0" width="5" begin="4" end="0" resetval="16" description="Queue threshold for queue 0 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
</register>
     <register id="QWMTHRb" acronym="QWMTHRb" offset="0x0624" width="32" description="Queue Watermark Threshold B Register">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q5" width="5" begin="12" end="8" resetval="16" description="Queue threshold for queue 5 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q4" width="5" begin="4" end="0" resetval="16" description="Queue threshold for queue 4 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
</register>
     <register id="CCSTAT" acronym="CCSTAT" offset="0x0640" width="32" description="Channel Controller Status">
<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QUEACTV5" width="1" begin="21" end="21" resetval="0" description="Queue 5 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV4" width="1" begin="20" end="20" resetval="0" description="Queue 4 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0" description="Queue 3 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0" description="Completion Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
</bitfield>
<bitfield id="_RESV_10" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="" />
<bitenum id="BUSY" value="1" token="BUSY" description="" />
</bitfield>
<bitfield id="WSTATACTV" width="1" begin="3" end="3" resetval="0" description="Write Status iterface Active" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="" />
<bitenum id="BUSY" value="1" token="BUSY" description="" />
</bitfield>
<bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="MPFAR" acronym="MPFAR" offset="0x800" width="32" description="Memory Protect Fault address">
<bitfield id="FADDR" width="32" begin="31" end="0" resetval="0" description="Fault Address" range="" rwaccess="R"></bitfield>
</register>
     <register id="MPFSR" acronym="MPFSR" offset="0x804" width="32" description="Memory Protect Fault Status">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FID" width="4" begin="12" end="9" resetval="9" description="Faulted ID" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="3" begin="8" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SRE" width="1" begin="5" end="5" resetval="0" description="Supervisor Read Error" range="" rwaccess="R"></bitfield>
<bitfield id="SWE" width="1" begin="4" end="4" resetval="0" description="Supervisor Write Error" range="" rwaccess="R"></bitfield>
<bitfield id="SXE" width="1" begin="3" end="3" resetval="0" description="Supervisor Executer Error" range="" rwaccess="R"></bitfield>
<bitfield id="URE" width="1" begin="2" end="2" resetval="0" description="User Read Error" range="" rwaccess="R"></bitfield>
<bitfield id="UWE" width="1" begin="1" end="1" resetval="0" description="User Write Error" range="" rwaccess="R"></bitfield>
<bitfield id="UXE" width="1" begin="0" end="0" resetval="0" description="User Execute Error" range="" rwaccess="R"></bitfield>
</register>
     <register id="MPFCR" acronym="MPFCR" offset="0x808" width="32" description="Memory Protect Fault Command">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Fault Clear register" range="" rwaccess="W"></bitfield>
</register>
     <register id="MPPAG" acronym="MPPAG" offset="0x80c" width="32" description="MP Permission attribute for Gbl Regs">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA0" acronym="MPPA0" offset="0x810" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA1" acronym="MPPA1" offset="0x814" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA2" acronym="MPPA2" offset="0x818" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA3" acronym="MPPA3" offset="0x81C" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA4" acronym="MPPA4" offset="0x820" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA5" acronym="MPPA5" offset="0x824" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA6" acronym="MPPA6" offset="0x828" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="MPPA7" acronym="MPPA7" offset="0x82C" width="32" description="MP Permission attribute for DMA Regs{MPPA}">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 5" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 5" />
</bitfield>
<bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 4" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 4" />
</bitfield>
<bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 3" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 3" />
</bitfield>
<bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 2" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 2" />
</bitfield>
<bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 1" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 1" />
</bitfield>
<bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID = 0" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID = 0" />
</bitfield>
<bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External allowed ID" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Block  requests with privID &gt;= 6 " />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Permit  requests with privID &gt;= 6" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_10" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_11" width="1" begin="6" end="6" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
<bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Read accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Read accesses allowed in this region" />
</bitfield>
<bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Write accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Write accesses allowed in this region" />
</bitfield>
<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permissions" range="" rwaccess="RW">
<bitenum id="BLOCK" value="0" token="BLOCK" description="Execute accesses not allowed in this region" />
<bitenum id="PERMIT" value="1" token="PERMIT" description="Execute accesses allowed in this region" />
</bitfield>
</register>
     <register id="ER" acronym="ER" offset="0x1000" width="32" description="Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="ERH" acronym="ERH" offset="0x1004" width="32" description="Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="ECR" acronym="ECR" offset="0x1008" width="32" description="Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event clear for event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event clear for event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event clear for event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event clear for event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event clear for event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event clear for event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event clear for event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event clear for event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event clear for event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event clear for event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event clear for event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event clear for event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event clear for event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event clear for event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event clear for event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event clear for event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event clear for event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event clear for event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event clear for event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event clear for event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event clear for event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event clear for event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event clear for event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event clear for event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event clear for event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event clear for event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event clear for event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event clear for event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event clear for event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event clear for event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event clear for event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event clear for event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ECRH" acronym="ECRH" offset="0x100C" width="32" description="Event Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event clear for event 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event clear for event 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event clear for event 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event clear for event 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event clear for event 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event clear for event 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event clear for event 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event clear for event 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event clear for event 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event clear for event 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event clear for event 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event clear for event 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event clear for event 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event clear for event 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event clear for event 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event clear for event 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event clear for event 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event clear for event 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event clear for event 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event clear for event 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event clear for event 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event clear for event 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event clear for event 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event clear for event 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event clear for event 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event clear for event 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event clear for event 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event clear for event 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event clear for event 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event clear for event 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event clear for event 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event clear for event 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ESR" acronym="ESR" offset="0x1010" width="32" description="Event Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event set for event 31" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event set for event 30" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event set for event 29" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event set for event 28" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event set for event 27" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event set for event 26" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event set for event 25" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event set for event 24" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event set for event 23" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event set for event 22" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event set for event 21" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event set for event 20" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event set for event 19" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event set for event 18" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event set for event 17" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event set for event 16" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event set for event 15" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event set for event 14" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event set for event 13" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event set for event 12" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event set for event 11" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event set for event 10" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event set for event 9" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event set for event 8" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event set for event 7" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event set for event 6" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event set for event 5" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event set for event 4" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event set for event 3" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event set for event 2" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event set for event 1" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event set for event 0" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="ESRH" acronym="ESRH" offset="0x1014" width="32" description="Event Set Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event set for event 63" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event set for event 62" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event set for event 61" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event set for event 60" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event set for event 59" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event set for event 58" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event set for event 57" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event set for event 56" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event set for event 55" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event set for event 54" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event set for event 53" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event set for event 52" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event set for event 51" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event set for event 50" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event set for event 49" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event set for event 48" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event set for event 47" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event set for event 46" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event set for event 45" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event set for event 44" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event set for event 43" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event set for event 42" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event set for event 41" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event set for event 40" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event set for event 39" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event set for event 38" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event set for event 37" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event set for event 36" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event set for event 35" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event set for event 34" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event set for event 33" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event set for event 32" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="CER" acronym="CER" offset="0x1018" width="32" description="Chained Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Chained event for event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Chained event for event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Chained event for event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Chained event for event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Chained event for event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Chained event for event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Chained event for event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Chained event for event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Chained event for event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Chained event for event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Chained event for event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Chained event for event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Chained event for event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Chained event for event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Chained event for event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Chained event for event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Chained event for event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Chained event for event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Chained event for event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Chained event for event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Chained event for event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Chained event for event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Chained event for event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Chained event for event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Chained event for event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Chained event for event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Chained event for event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Chained event for event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Chained event for event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Chained event for event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Chained event for event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Chained event for event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="CERH" acronym="CERH" offset="0x101C" width="32" description="Chained Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Chained event for event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Chained event for event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Chained event for event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Chained event for event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Chained event for event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Chained event for event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Chained event for event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Chained event for event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Chained event for event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Chained event for event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Chained event for event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Chained event for event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Chained event for event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Chained event for event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Chained event for event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Chained event for event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Chained event for event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Chained event for event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Chained event for event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Chained event for event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Chained event for event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Chained event for event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Chained event for event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Chained event for event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Chained event for event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Chained event for event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Chained event for event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Chained event for event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Chained event for event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Chained event for event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Chained event for event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Chained event for event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EER" acronym="EER" offset="0x1020" width="32" description="Event Enable Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable for events 31" range="" rwaccess="R">
<bitenum id="" value="1" token="" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable for events 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable for events 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable for events 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable for events 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable for events 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable for events 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable for events 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable for events 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable for events 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable for events 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable for events 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable for events 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable for events 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable for events 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable for events 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable for events 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable for events 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable for events 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable for events 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable for events 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable for events 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable for events 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable for events 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable for events 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable for events 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable for events 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable for events 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable for events 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable for events 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable for events 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable for events 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="EERH" acronym="EERH" offset="0x1024" width="32" description="Event Enable Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable for events 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable for events 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable for events 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable for events 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable for events 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable for events 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable for events 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable for events 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable for events 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable for events 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable for events 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable for events 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable for events 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable for events 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable for events 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable for events 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable for events 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable for events 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable for events 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable for events 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable for events 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable for events 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable for events 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable for events 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable for events 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable for events 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable for events 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable for events 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable for events 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable for events 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable for events 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable for events 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EECR" acronym="EECR" offset="0x1028" width="32" description="Event Enable Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable clear for events 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable clear for events 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable clear for events 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable clear for events 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable clear for events 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable clear for events 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable clear for events 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable clear for events 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable clear for events 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable clear for events 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable clear for events 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable clear for events 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable clear for events 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable clear for events 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable clear for events 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable clear for events 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable clear for events 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable clear for events 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable clear for events 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable clear for events 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable clear for events 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable clear for events 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable clear for events 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable clear for events 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable clear for events 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable clear for events 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable clear for events 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable clear for events 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable clear for events 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable clear for events 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable clear for events 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable clear for events 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EECRH" acronym="EECRH" offset="0x102C" width="32" description="Event Enable Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable clear for events 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable clear for events 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable clear for events 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable clear for events 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable clear for events 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable clear for events 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable clear for events 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable clear for events 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable clear for events 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable clear for events 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable clear for events 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable clear for events 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable clear for events 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable clear for events 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable clear for events 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable clear for events 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable clear for events 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable clear for events 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable clear for events 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable clear for events 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable clear for events 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable clear for events 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable clear for events 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable clear for events 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable clear for events 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable clear for events 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable clear for events 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable clear for events 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable clear for events 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable clear for events 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable clear for events 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable clear for events 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EESR" acronym="EESR" offset="0x1030" width="32" description="Event Enable Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable set for events 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable set for events 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable set for events 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable set for events 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable set for events 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable set for events 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable set for events 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable set for events 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable set for events 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable set for events 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable set for events 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable set for events 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable set for events 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable set for events 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable set for events 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable set for events 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable set for events 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable set for events 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable set for events 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable set for events 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable set for events 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable set for events 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable set for events 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable set for events 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable set for events 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable set for events 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable set for events 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable set for events 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable set for events 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable set for events 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable set for events 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable set for events 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="EESRH" acronym="EESRH" offset="0x1034" width="32" description="Event Enable Set Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable set for events 63" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable set for events 62" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable set for events 61" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable set for events 60" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable set for events 59" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable set for events 58" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable set for events 57" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable set for events 56" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable set for events 55" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable set for events 54" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable set for events 53" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable set for events 52" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable set for events 51" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable set for events 50" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable set for events 49" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable set for events 48" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable set for events 47" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable set for events 46" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable set for events 45" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable set for events 44" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable set for events 43" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable set for events 42" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable set for events 41" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable set for events 40" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable set for events 39" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable set for events 38" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable set for events 37" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable set for events 36" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable set for events 35" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable set for events 34" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable set for events 33" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable set for events 32" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="SER" acronym="SER" offset="0x1038" width="32" description="Secondary Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="SERH" acronym="SERH" offset="0x103C" width="32" description="Secondary Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="SECR" acronym="SECR" offset="0x1040" width="32" description="Secondary Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Secondary event clear for event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Secondary event clear for event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Secondary event clear for event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Secondary event clear for event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Secondary event clear for event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Secondary event clear for event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Secondary event clear for event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Secondary event clear for event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Secondary event clear for event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Secondary event clear for event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Secondary event clear for event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Secondary event clear for event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Secondary event clear for event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Secondary event clear for event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Secondary event clear for event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Secondary event clear for event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Secondary event clear for event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Secondary event clear for event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Secondary event clear for event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Secondary event clear for event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Secondary event clear for event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Secondary event clear for event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Secondary event clear for event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Secondary event clear for event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Secondary event clear for event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Secondary event clear for event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Secondary event clear for event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Secondary event clear for event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Secondary event clear for event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Secondary event clear for event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Secondary event clear for event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Secondary event clear for event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="SECRH" acronym="SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Secondary event clear for event 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Secondary event clear for event 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Secondary event clear for event 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Secondary event clear for event 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Secondary event clear for event 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Secondary event clear for event 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Secondary event clear for event 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Secondary event clear for event 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Secondary event clear for event 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Secondary event clear for event 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Secondary event clear for event 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Secondary event clear for event 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Secondary event clear for event 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Secondary event clear for event 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Secondary event clear for event 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Secondary event clear for event 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Secondary event clear for event 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Secondary event clear for event 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Secondary event clear for event 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Secondary event clear for event 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Secondary event clear for event 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Secondary event clear for event 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Secondary event clear for event 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Secondary event clear for event 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Secondary event clear for event 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Secondary event clear for event 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Secondary event clear for event 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Secondary event clear for event 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Secondary event clear for event 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Secondary event clear for event 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Secondary event clear for event 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Secondary event clear for event 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IER" acronym="IER" offset="0x1050" width="32" description="Interrupt Enable Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable for channels 31" range="" rwaccess="R"></bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable for channels 30" range="" rwaccess="R"></bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable for channels 29" range="" rwaccess="R"></bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable for channels 28" range="" rwaccess="R"></bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable for channels 27" range="" rwaccess="R"></bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable for channels 26" range="" rwaccess="R"></bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable for channels 25" range="" rwaccess="R"></bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable for channels 24" range="" rwaccess="R"></bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable for channels 23" range="" rwaccess="R"></bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable for channels 22" range="" rwaccess="R"></bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable for channels 21" range="" rwaccess="R"></bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable for channels 20" range="" rwaccess="R"></bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable for channels 19" range="" rwaccess="R"></bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable for channels 18" range="" rwaccess="R"></bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable for channels 17" range="" rwaccess="R"></bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable for channels 16" range="" rwaccess="R"></bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable for channels 15" range="" rwaccess="R"></bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable for channels 14" range="" rwaccess="R"></bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable for channels 13" range="" rwaccess="R"></bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable for channels 12" range="" rwaccess="R"></bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable for channels 11" range="" rwaccess="R"></bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable for channels 10" range="" rwaccess="R"></bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable for channels 9" range="" rwaccess="R"></bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable for channels 8" range="" rwaccess="R"></bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable for channels 7" range="" rwaccess="R"></bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for channels 6" range="" rwaccess="R"></bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for channels 5" range="" rwaccess="R"></bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable for channels 4" range="" rwaccess="R"></bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable for channels 3" range="" rwaccess="R"></bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for channels 2" range="" rwaccess="R"></bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for channels 1" range="" rwaccess="R"></bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable for channels 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="IERH" acronym="IERH" offset="0x1054" width="32" description="Interrupt Enable Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable for channels 63" range="" rwaccess="R"></bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable for channels 62" range="" rwaccess="R"></bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable for channels 61" range="" rwaccess="R"></bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable for channels 60" range="" rwaccess="R"></bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable for channels 59" range="" rwaccess="R"></bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable for channels 58" range="" rwaccess="R"></bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable for channels 57" range="" rwaccess="R"></bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable for channels 56" range="" rwaccess="R"></bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable for channels 55" range="" rwaccess="R"></bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable for channels 54" range="" rwaccess="R"></bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable for channels 53" range="" rwaccess="R"></bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable for channels 52" range="" rwaccess="R"></bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable for channels 51" range="" rwaccess="R"></bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable for channels 50" range="" rwaccess="R"></bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable for channels 49" range="" rwaccess="R"></bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable for channels 48" range="" rwaccess="R"></bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable for channels 47" range="" rwaccess="R"></bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable for channels 46" range="" rwaccess="R"></bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable for channels 45" range="" rwaccess="R"></bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable for channels 44" range="" rwaccess="R"></bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable for channels 43" range="" rwaccess="R"></bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable for channels 42" range="" rwaccess="R"></bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable for channels 41" range="" rwaccess="R"></bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable for channels 40" range="" rwaccess="R"></bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable for channels 39" range="" rwaccess="R"></bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for channels 38" range="" rwaccess="R"></bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for channels 37" range="" rwaccess="R"></bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable for channels 36" range="" rwaccess="R"></bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable for channels 35" range="" rwaccess="R"></bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for channels 34" range="" rwaccess="R"></bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for channels 33" range="" rwaccess="R"></bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable for channels 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="IECR" acronym="IECR" offset="0x1058" width="32" description="Interrupt Enable Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable clear for channels 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable clear for channels 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable clear for channels 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable clear for channels 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable clear for channels 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable clear for channels 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable clear for channels 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable clear for channels 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable clear for channels 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable clear for channels 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable clear for channels 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable clear for channels 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable clear for channels 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable clear for channels 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable clear for channels 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable clear for channels 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable clear for channels 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable clear for channels 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable clear for channels 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable clear for channels 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable clear for channels 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable clear for channels 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable clear for channels 9 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable clear for channels 8 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable clear for channels 7 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable clear for channels 6 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable clear for channels 5 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable clear for channels 4 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable clear for channels 3 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable clear for channels 2 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable clear for channels 1 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable clear for channels 0 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IECRH" acronym="IECRH" offset="0x105C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable clear for channels 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable clear for channels 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable clear for channels 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable clear for channels 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable clear for channels 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable clear for channels 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable clear for channels 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable clear for channels 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable clear for channels 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable clear for channels 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable clear for channels 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable clear for channels 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable clear for channels 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable clear for channels 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable clear for channels 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable clear for channels 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable clear for channels 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable clear for channels 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable clear for channels 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable clear for channels 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable clear for channels 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable clear for channels 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable clear for channels 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable clear for channels 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable clear for channels 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable clear for channels 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable clear for channels 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable clear for channels 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable clear for channels 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable clear for channels 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable clear for channels 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable clear for channels 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IESR" acronym="IESR" offset="0x1060" width="32" description="Interrupt Enable Set Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable set for channels 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable set for channels 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable set for channels 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable set for channels 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable set for channels 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable set for channels 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable set for channels 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable set for channels 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable set for channels 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable set for channels 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable set for channels 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable set for channels 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable set for channels 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable set for channels 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable set for channels 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable set for channels 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable set for channels 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable set for channels 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable set for channels 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable set for channels 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable set for channels 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable set for channels 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable set for channels 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable set for channels 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable set for channels 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable set for channels 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable set for channels 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable set for channels 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable set for channels 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable set for channels 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable set for channels 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable set for channels 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="IESRH" acronym="IESRH" offset="0x1064" width="32" description="Interrupt Enable Set Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable set for channels 63" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable set for channels 62" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable set for channels 61" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable set for channels 60" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable set for channels 59" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable set for channels 58" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable set for channels 57" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable set for channels 56" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable set for channels 55" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable set for channels 54" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable set for channels 53" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable set for channels 52" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable set for channels 51" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable set for channels 50" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable set for channels 49" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable set for channels 48" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable set for channels 47" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable set for channels 46" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable set for channels 45" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable set for channels 44" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable set for channels 43" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable set for channels 42" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable set for channels 41" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable set for channels 40" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable set for channels 39" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable set for channels 38" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable set for channels 37" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable set for channels 36" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable set for channels 35" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable set for channels 34" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable set for channels 33" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable set for channels 32" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="IPR" acronym="IPR" offset="0x1068" width="32" description="Interrupt Pending Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt pending for TCC = 31" range="" rwaccess="R"></bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt pending for TCC = 30" range="" rwaccess="R"></bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt pending for TCC = 29" range="" rwaccess="R"></bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt pending for TCC = 28" range="" rwaccess="R"></bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt pending for TCC = 27" range="" rwaccess="R"></bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt pending for TCC = 26" range="" rwaccess="R"></bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt pending for TCC = 25" range="" rwaccess="R"></bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt pending for TCC = 24" range="" rwaccess="R"></bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt pending for TCC = 23" range="" rwaccess="R"></bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt pending for TCC = 22" range="" rwaccess="R"></bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt pending for TCC = 21" range="" rwaccess="R"></bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt pending for TCC = 20" range="" rwaccess="R"></bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt pending for TCC = 19" range="" rwaccess="R"></bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt pending for TCC = 18" range="" rwaccess="R"></bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt pending for TCC = 17" range="" rwaccess="R"></bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt pending for TCC = 16" range="" rwaccess="R"></bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt pending for TCC = 15" range="" rwaccess="R"></bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt pending for TCC = 14" range="" rwaccess="R"></bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt pending for TCC = 13" range="" rwaccess="R"></bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt pending for TCC = 12" range="" rwaccess="R"></bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt pending for TCC = 11" range="" rwaccess="R"></bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt pending for TCC = 10" range="" rwaccess="R"></bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt pending for TCC = 9 " range="" rwaccess="R"></bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt pending for TCC = 8 " range="" rwaccess="R"></bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt pending for TCC = 7 " range="" rwaccess="R"></bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt pending for TCC = 6 " range="" rwaccess="R"></bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt pending for TCC = 5 " range="" rwaccess="R"></bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt pending for TCC = 4 " range="" rwaccess="R"></bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt pending for TCC = 3 " range="" rwaccess="R"></bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt pending for TCC = 2 " range="" rwaccess="R"></bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt pending for TCC = 1 " range="" rwaccess="R"></bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt pending for TCC = 0 " range="" rwaccess="R"></bitfield>
</register>
     <register id="IPRH" acronym="IPRH" offset="0x106C" width="32" description="Interrupt Pending Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt pending for TCC = 63" range="" rwaccess="R"></bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt pending for TCC = 62" range="" rwaccess="R"></bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt pending for TCC = 61" range="" rwaccess="R"></bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt pending for TCC = 60" range="" rwaccess="R"></bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt pending for TCC = 59" range="" rwaccess="R"></bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt pending for TCC = 58" range="" rwaccess="R"></bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt pending for TCC = 57" range="" rwaccess="R"></bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt pending for TCC = 56" range="" rwaccess="R"></bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt pending for TCC = 55" range="" rwaccess="R"></bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt pending for TCC = 54" range="" rwaccess="R"></bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt pending for TCC = 53" range="" rwaccess="R"></bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt pending for TCC = 52" range="" rwaccess="R"></bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt pending for TCC = 51" range="" rwaccess="R"></bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt pending for TCC = 50" range="" rwaccess="R"></bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt pending for TCC = 49" range="" rwaccess="R"></bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt pending for TCC = 48" range="" rwaccess="R"></bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt pending for TCC = 47" range="" rwaccess="R"></bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt pending for TCC = 46" range="" rwaccess="R"></bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt pending for TCC = 45" range="" rwaccess="R"></bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt pending for TCC = 44" range="" rwaccess="R"></bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt pending for TCC = 43" range="" rwaccess="R"></bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt pending for TCC = 42" range="" rwaccess="R"></bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt pending for TCC = 41" range="" rwaccess="R"></bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt pending for TCC = 40" range="" rwaccess="R"></bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt pending for TCC = 39" range="" rwaccess="R"></bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt pending for TCC = 38" range="" rwaccess="R"></bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt pending for TCC = 37" range="" rwaccess="R"></bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt pending for TCC = 36" range="" rwaccess="R"></bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt pending for TCC = 35" range="" rwaccess="R"></bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt pending for TCC = 34" range="" rwaccess="R"></bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt pending for TCC = 33" range="" rwaccess="R"></bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt pending for TCC = 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="ICR" acronym="ICR" offset="0x1070" width="32" description="Interrupt Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt clear for TCC = 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt clear for TCC = 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt clear for TCC = 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt clear for TCC = 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt clear for TCC = 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt clear for TCC = 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt clear for TCC = 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt clear for TCC = 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt clear for TCC = 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt clear for TCC = 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt clear for TCC = 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt clear for TCC = 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt clear for TCC = 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt clear for TCC = 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt clear for TCC = 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt clear for TCC = 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt clear for TCC = 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt clear for TCC = 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt clear for TCC = 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt clear for TCC = 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt clear for TCC = 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt clear for TCC = 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt clear for TCC = 9 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt clear for TCC = 8 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt clear for TCC = 7 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt clear for TCC = 6 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt clear for TCC = 5 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt clear for TCC = 4 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt clear for TCC = 3 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt clear for TCC = 2 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt clear for TCC = 1 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt clear for TCC = 0 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ICRH" acronym="ICRH" offset="0x1074" width="32" description="Interrupt Clear Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt clear for TCC = 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt clear for TCC = 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt clear for TCC = 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt clear for TCC = 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt clear for TCC = 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt clear for TCC = 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt clear for TCC = 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt clear for TCC = 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt clear for TCC = 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt clear for TCC = 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt clear for TCC = 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt clear for TCC = 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt clear for TCC = 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt clear for TCC = 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt clear for TCC = 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt clear for TCC = 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt clear for TCC = 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt clear for TCC = 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt clear for TCC = 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt clear for TCC = 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt clear for TCC = 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt clear for TCC = 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt clear for TCC = 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt clear for TCC = 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt clear for TCC = 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt clear for TCC = 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt clear for TCC = 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt clear for TCC = 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt clear for TCC = 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt clear for TCC = 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt clear for TCC = 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt clear for TCC = 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IEVAL" acronym="IEVAL" offset="0x1078" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Completion interrupt output to be pulsed is any enabled IERn and IPRn pending" />
</bitfield>
</register>
     <register id="QER" acronym="QER" offset="0x1080" width="32" description="QDMA Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QEER" acronym="QEER" offset="0x1084" width="32" description="QDMA Event Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QEECR" acronym="QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable clear for channels 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable clear for channels 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable clear for channels 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable clear for channels 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable clear for channels 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable clear for channels 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable clear for channels 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable clear for channels 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="QEESR" acronym="QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable set for channels 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable set for channels 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable set for channels 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable set for channels 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable set for channels 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable set for channels 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable set for channels 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable set for channels 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="QSER" acronym="QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA secondary event for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA secondary event for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA secondary event for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA secondary event for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA secondary event for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA secondary event for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA secondary event for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA secondary event for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QSECR" acronym="QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA secondary event clear for channels 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA secondary event clear for channels 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA secondary event clear for channels 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA secondary event clear for channels 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA secondary event clear for channels 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA secondary event clear for channels 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA secondary event clear for channels 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA secondary event clear for channels 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
</module>
