****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:12:32 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U145/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U146/Y (INVX1)                       705440.000 2912548.000 f
  U230/Y (NAND2X1)                     918764.000 3831312.000 r
  U231/Y (NAND2X1)                     1230392.000
                                                  5061704.000 f
  U161/Y (AND2X1)                      2439492.000
                                                  7501196.000 f
  U162/Y (INVX1)                       -1294860.000
                                                  6206336.000 r
  U159/Y (AND2X1)                      1881412.000
                                                  8087748.000 r
  U160/Y (INVX1)                       708152.000 8795900.000 f
  U197/Y (XNOR2X1)                     6004220.000
                                                  14800120.000 f
  U198/Y (INVX1)                       -1168860.000
                                                  13631260.000 r
  U111/Y (AND2X1)                      1879868.000
                                                  15511128.000 r
  U112/Y (INVX1)                       705216.000 16216344.000 f
  U256/Y (NAND2X1)                     1291604.000
                                                  17507948.000 r
  U200/Y (XNOR2X1)                     5496212.000
                                                  23004160.000 r
  U199/Y (INVX1)                       948990.000 23953150.000 f
  U257/Y (NAND2X1)                     919044.000 24872194.000 r
  U131/Y (AND2X1)                      2174628.000
                                                  27046822.000 r
  U132/Y (INVX1)                       715764.000 27762586.000 f
  U121/Y (NOR2X1)                      1621650.000
                                                  29384236.000 r
  U122/Y (INVX1)                       1002606.000
                                                  30386842.000 f
  U260/Y (NAND2X1)                     1284788.000
                                                  31671630.000 r
  U189/Y (AND2X1)                      2169610.000
                                                  33841240.000 r
  U190/Y (INVX1)                       721416.000 34562656.000 f
  U261/Y (NAND2X1)                     1285736.000
                                                  35848392.000 r
  U262/Y (NAND2X1)                     848316.000 36696708.000 f
  U185/Y (AND2X1)                      2441952.000
                                                  39138660.000 f
  U186/Y (INVX1)                       -1253860.000
                                                  37884800.000 r
  U266/Y (NAND2X1)                     1051748.000
                                                  38936548.000 f
  U157/Y (AND2X1)                      2441916.000
                                                  41378464.000 f
  U158/Y (INVX1)                       -1279196.000
                                                  40099268.000 r
  U187/Y (AND2X1)                      1895788.000
                                                  41995056.000 r
  U188/Y (INVX1)                       724228.000 42719284.000 f
  U281/Y (NAND2X1)                     1752764.000
                                                  44472048.000 r
  U282/Y (INVX1)                       1216748.000
                                                  45688796.000 f
  U283/Y (NAND2X1)                     1283892.000
                                                  46972688.000 r
  U284/Y (AND2X1)                      2564480.000
                                                  49537168.000 r
  U285/Y (NAND2X1)                     816408.000 50353576.000 f
  U293/Y (NAND2X1)                     1380712.000
                                                  51734288.000 r
  U298/Y (NAND2X1)                     863720.000 52598008.000 f
  U301/Y (AND2X1)                      1855388.000
                                                  54453396.000 f
  U303/Y (NOR2X1)                      1208520.000
                                                  55661916.000 r
  out[0] (out)                            0.000   55661916.000 r
  data arrival time                               55661916.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -55661916.000
  ---------------------------------------------------------------
  slack (MET)                                     144338080.000


1
