

================================================================
== Vitis HLS Report for 'bgr2hsv_9_2160_3840_1_s'
================================================================
* Date:           Wed Feb 23 11:16:19 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        3|  8294412|  30.000 ns|  82.944 ms|    3|  8294412|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_128_1_VITIS_LOOP_132_2  |        0|  8294409|        11|          1|          1|  0 ~ 8294400|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 14 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 15 [1/1] (3.40ns)   --->   "%rows = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_mat_rows" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:120]   --->   Operation 15 'read' 'rows' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "%cols = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_mat_cols" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:121]   --->   Operation 16 'read' 'cols' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput_499, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb2hsv_4100, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb2hsv_4100, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput_499, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %rows" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 23 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i32 %cols" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 24 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.05ns)   --->   "%mul_ln73 = mul i64 %zext_ln73, i64 %zext_ln73_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 25 'mul' 'mul_ln73' <Predicate = true> <Delay = 7.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%br_ln128 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 26 'br' 'br_ln128' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln128, void %._crit_edge.loopexit.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.69ns)   --->   "%add_ln128 = add i64 %indvar_flatten, i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 28 'add' 'add_ln128' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.26ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln73" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 29 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %._crit_edge.loopexit.i, void %.exit" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 30 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 31 [1/1] (3.40ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgInput_499" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!icmp_ln128)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%b_V = trunc i24 %tmp_V"   --->   Operation 32 'trunc' 'b_V' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%g_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15"   --->   Operation 33 'partselect' 'g_V' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23"   --->   Operation 34 'partselect' 'r_V' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.76>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %b_V" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:123]   --->   Operation 35 'zext' 'zext_ln123' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i8 %g_V"   --->   Operation 36 'zext' 'zext_ln1347' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1347 = sub i9 256, i9 %zext_ln123"   --->   Operation 37 'sub' 'sub_ln1347' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 38 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1346 = add i9 %sub_ln1347, i9 %zext_ln1347"   --->   Operation 38 'add' 'add_ln1346' <Predicate = (!icmp_ln128)> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i9 %add_ln1346"   --->   Operation 39 'zext' 'zext_ln534' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64 0, i64 %zext_ln534" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147]   --->   Operation 40 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147]   --->   Operation 41 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 42 [1/1] (1.30ns)   --->   "%ret_26 = sub i9 %zext_ln123, i9 %zext_ln1347"   --->   Operation 42 'sub' 'ret_26' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.80ns)   --->   "%ret_17 = xor i9 %ret_26, i9 256"   --->   Operation 43 'xor' 'ret_17' <Predicate = (!icmp_ln128)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln534_7 = zext i9 %ret_17"   --->   Operation 44 'zext' 'zext_ln534_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_2 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64 0, i64 %zext_ln534_7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:149]   --->   Operation 45 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:149]   --->   Operation 46 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 47 [1/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147]   --->   Operation 47 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_6 : Operation 48 [1/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:149]   --->   Operation 48 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %xf_cv_icvSaturate8u_cv_load" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147]   --->   Operation 49 'zext' 'zext_ln147' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.30ns)   --->   "%v_3 = add i9 %zext_ln147, i9 %zext_ln123" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147]   --->   Operation 50 'add' 'v_3' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i9 %v_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:123]   --->   Operation 51 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i8 %r_V"   --->   Operation 52 'zext' 'zext_ln1347_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_25 = sub i10 %zext_ln1347_1, i10 %zext_ln123_1"   --->   Operation 53 'sub' 'ret_25' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 54 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%ret = add i10 %ret_25, i10 256"   --->   Operation 54 'add' 'ret' <Predicate = (!icmp_ln128)> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i10 %ret"   --->   Operation 55 'sext' 'sext_ln534' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_1 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64 0, i64 %sext_ln534" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148]   --->   Operation 56 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148]   --->   Operation 57 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_7 : Operation 58 [1/1] (1.30ns)   --->   "%vmin_V = sub i8 %b_V, i8 %xf_cv_icvSaturate8u_cv_load_2"   --->   Operation 58 'sub' 'vmin_V' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %vmin_V"   --->   Operation 59 'zext' 'zext_ln215' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %r_V"   --->   Operation 60 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.30ns)   --->   "%ret_27 = sub i9 %zext_ln215, i9 %zext_ln215_1"   --->   Operation 61 'sub' 'ret_27' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.80ns)   --->   "%ret_19 = xor i9 %ret_27, i9 256"   --->   Operation 62 'xor' 'ret_19' <Predicate = (!icmp_ln128)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln534_8 = zext i9 %ret_19"   --->   Operation 63 'zext' 'zext_ln534_8' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_3 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64 0, i64 %zext_ln534_8" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 64 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 65 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 8 <SV = 7> <Delay = 6.90>
ST_8 : Operation 66 [1/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148]   --->   Operation 66 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %xf_cv_icvSaturate8u_cv_load_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148]   --->   Operation 67 'zext' 'zext_ln148' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.36ns)   --->   "%v = add i10 %zext_ln123_1, i10 %zext_ln148" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148]   --->   Operation 68 'add' 'v' <Predicate = (!icmp_ln128)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (2.77ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 69 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213 = add i8 %xf_cv_icvSaturate8u_cv_load_1, i8 %b_V"   --->   Operation 70 'add' 'add_ln213' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 71 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln213_1 = add i8 %add_ln213, i8 %xf_cv_icvSaturate8u_cv_load"   --->   Operation 71 'add' 'add_ln213_1' <Predicate = (!icmp_ln128)> <Delay = 2.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 72 [1/1] (1.94ns)   --->   "%vr = icmp_eq  i10 %v, i10 %zext_ln1347_1"   --->   Operation 72 'icmp' 'vr' <Predicate = (!icmp_ln128)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i8 %g_V"   --->   Operation 73 'zext' 'zext_ln870' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.94ns)   --->   "%vg = icmp_eq  i10 %v, i10 %zext_ln870"   --->   Operation 74 'icmp' 'vg' <Predicate = (!icmp_ln128)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i10 %v" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 75 'zext' 'zext_ln156' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_addr = getelementptr i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv, i64 0, i64 %zext_ln156" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 76 'getelementptr' 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (2.77ns)   --->   "%rhs_3 = load i8 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 77 'load' 'rhs_3' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 6.74>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213 = sub i8 %xf_cv_icvSaturate8u_cv_load_3, i8 %vmin_V"   --->   Operation 78 'sub' 'sub_ln213' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 79 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%diff_V = add i8 %sub_ln213, i8 %add_ln213_1"   --->   Operation 79 'add' 'diff_V' <Predicate = (!icmp_ln128)> <Delay = 2.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node ret_22)   --->   "%select_ln126 = select i1 %vr, i9 511, i9 0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:126]   --->   Operation 80 'select' 'select_ln126' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%select_ln126_1 = select i1 %vg, i11 2047, i11 0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:126]   --->   Operation 81 'select' 'select_ln126_1' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 82 [1/2] (2.77ns)   --->   "%rhs_3 = load i8 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 82 'load' 'rhs_3' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %diff_V"   --->   Operation 83 'zext' 'zext_ln1346' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1345 = trunc i32 %rhs_3"   --->   Operation 84 'trunc' 'trunc_ln1345' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 85 [3/3] (0.98ns) (grouped into DSP with root node ret_20)   --->   "%mul_ln1346 = mul i20 %trunc_ln1345, i20 %zext_ln1346"   --->   Operation 85 'mul' 'mul_ln1346' <Predicate = (!icmp_ln128)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 86 [1/1] (1.30ns)   --->   "%ret_28 = sub i9 %zext_ln1347, i9 %zext_ln123"   --->   Operation 86 'sub' 'ret_28' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.81ns) (out node of the LUT)   --->   "%ret_22 = and i9 %ret_28, i9 %select_ln126"   --->   Operation 87 'and' 'ret_22' <Predicate = (!icmp_ln128)> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln157_2)   --->   "%xor_ln157 = xor i1 %vr, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 88 'xor' 'xor_ln157' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln157_2)   --->   "%select_ln1347 = select i1 %xor_ln157, i13 8191, i13 0"   --->   Operation 89 'select' 'select_ln1347' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (1.30ns)   --->   "%ret_23 = sub i9 %zext_ln123, i9 %zext_ln215_1"   --->   Operation 90 'sub' 'ret_23' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i9 %ret_23" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 91 'sext' 'sext_ln157' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %diff_V, i1 0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i9 %shl_ln" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 93 'zext' 'zext_ln157' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.36ns)   --->   "%add_ln157 = add i11 %zext_ln157, i11 %sext_ln157" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 94 'add' 'add_ln157' <Predicate = (!icmp_ln128)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%and_ln157 = and i11 %add_ln157, i11 %select_ln126_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 95 'and' 'and_ln157' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%sext_ln157_1 = sext i11 %and_ln157" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 96 'sext' 'sext_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%xor_ln157_1 = xor i1 %vg, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 97 'xor' 'xor_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%select_ln1347_1 = select i1 %xor_ln157_1, i12 4095, i12 0"   --->   Operation 98 'select' 'select_ln1347_1' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.30ns)   --->   "%ret_24 = sub i9 %zext_ln215_1, i9 %zext_ln1347"   --->   Operation 99 'sub' 'ret_24' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln157_2 = sext i9 %ret_24" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 100 'sext' 'sext_ln157_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln157_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %diff_V, i2 0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 101 'bitconcatenate' 'shl_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i10 %shl_ln157_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 102 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.41ns)   --->   "%add_ln157_1 = add i12 %zext_ln157_1, i12 %sext_ln157_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 103 'add' 'add_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%and_ln157_1 = and i12 %add_ln157_1, i12 %select_ln1347_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 104 'and' 'and_ln157_1' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_2)   --->   "%sext_ln157_3 = sext i12 %and_ln157_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 105 'sext' 'sext_ln157_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln157_2 = add i13 %sext_ln157_3, i13 %sext_ln157_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 106 'add' 'add_ln157_2' <Predicate = (!icmp_ln128)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.82ns) (out node of the LUT)   --->   "%and_ln157_2 = and i13 %add_ln157_2, i13 %select_ln1347" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 107 'and' 'and_ln157_2' <Predicate = (!icmp_ln128)> <Delay = 0.82> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln534_9 = zext i8 %diff_V"   --->   Operation 108 'zext' 'zext_ln534_9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_addr = getelementptr i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv, i64 0, i64 %zext_ln534_9" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 109 'getelementptr' 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (2.77ns)   --->   "%void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load = load i8 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 110 'load' 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 3.75>
ST_10 : Operation 111 [2/3] (0.98ns) (grouped into DSP with root node ret_20)   --->   "%mul_ln1346 = mul i20 %trunc_ln1345, i20 %zext_ln1346"   --->   Operation 111 'mul' 'mul_ln1346' <Predicate = (!icmp_ln128)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i9 %ret_22"   --->   Operation 112 'sext' 'sext_ln1348' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln157_4 = sext i13 %and_ln157_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 113 'sext' 'sext_ln157_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.58ns) (grouped into DSP with root node add_ln158)   --->   "%h = add i14 %sext_ln157_4, i14 %sext_ln1348" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157]   --->   Operation 114 'add' 'h' <Predicate = (!icmp_ln128)> <Delay = 1.58> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node add_ln158)   --->   "%sext_ln158 = sext i14 %h" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 115 'sext' 'sext_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 116 [1/2] (2.77ns)   --->   "%void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load = load i8 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 116 'load' 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load' <Predicate = (!icmp_ln128)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 117 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i17 %trunc_ln158" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 118 'zext' 'zext_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_10 : Operation 119 [3/3] (0.98ns) (grouped into DSP with root node add_ln158)   --->   "%mul_ln158 = mul i30 %zext_ln158, i30 %sext_ln158" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 119 'mul' 'mul_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node ret_20)   --->   "%mul_ln1346 = mul i20 %trunc_ln1345, i20 %zext_ln1346"   --->   Operation 120 'mul' 'mul_ln1346' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [2/2] (1.76ns) (root node of the DSP)   --->   "%ret_20 = add i20 %mul_ln1346, i20 2048"   --->   Operation 121 'add' 'ret_20' <Predicate = (!icmp_ln128)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [2/3] (0.98ns) (grouped into DSP with root node add_ln158)   --->   "%mul_ln158 = mul i30 %zext_ln158, i30 %sext_ln158" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 122 'mul' 'mul_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 123 [1/2] (1.76ns) (root node of the DSP)   --->   "%ret_20 = add i20 %mul_ln1346, i20 2048"   --->   Operation 123 'add' 'ret_20' <Predicate = (!icmp_ln128)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln158)   --->   "%mul_ln158 = mul i30 %zext_ln158, i30 %sext_ln158" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 124 'mul' 'mul_ln158' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 125 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln158 = add i30 %mul_ln158, i30 2048" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 125 'add' 'add_ln158' <Predicate = (!icmp_ln128)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %ret_20, i32 12, i32 19" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:162]   --->   Operation 126 'partselect' 'op_assign_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.46>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_1_VITIS_LOOP_132_2_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8294400, i64 2073600"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:117]   --->   Operation 129 'specpipeline' 'specpipeline_ln117' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:117]   --->   Operation 130 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 131 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln158 = add i30 %mul_ln158, i30 2048" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158]   --->   Operation 131 'add' 'add_ln158' <Predicate = (!icmp_ln128)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln161)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln158, i32 29" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:159]   --->   Operation 132 'bitselect' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln161)   --->   "%trunc_ln159_1 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln158, i32 12, i32 19" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:159]   --->   Operation 133 'partselect' 'trunc_ln159_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln161)   --->   "%select_ln159 = select i1 %tmp, i8 180, i8 0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:159]   --->   Operation 134 'select' 'select_ln159' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln161 = add i8 %select_ln159, i8 %trunc_ln159_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:161]   --->   Operation 135 'add' 'add_ln161' <Predicate = (!icmp_ln128)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %add_ln213_1, i8 %op_assign_1, i8 %add_ln161"   --->   Operation 136 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %rgb2hsv_4100, i24 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = (!icmp_ln128)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'p_src_mat_rows' (/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:120) [17]  (3.4 ns)

 <State 2>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln73', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:73) [21]  (7.05 ns)

 <State 3>: 2.69ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128) with incoming values : ('add_ln128', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128) [24]  (0 ns)
	'add' operation ('add_ln128', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128) [25]  (2.69 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	fifo read on port 'imgInput_499' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [33]  (3.4 ns)

 <State 5>: 5.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln1347') [39]  (0 ns)
	'add' operation ('add_ln1346') [40]  (2.99 ns)
	'getelementptr' operation ('xf_cv_icvSaturate8u_cv_addr', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147) [42]  (0 ns)
	'load' operation ('xf_cv_icvSaturate8u_cv_load', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147) on array 'xf_cv_icvSaturate8u_cv' [43]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('xf_cv_icvSaturate8u_cv_load', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147) on array 'xf_cv_icvSaturate8u_cv' [43]  (2.77 ns)

 <State 7>: 7.1ns
The critical path consists of the following:
	'add' operation ('v', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147) [45]  (1.31 ns)
	'sub' operation ('ret') [48]  (0 ns)
	'add' operation ('ret') [49]  (3.02 ns)
	'getelementptr' operation ('xf_cv_icvSaturate8u_cv_addr_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148) [51]  (0 ns)
	'load' operation ('xf_cv_icvSaturate8u_cv_load_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148) on array 'xf_cv_icvSaturate8u_cv' [52]  (2.77 ns)

 <State 8>: 6.9ns
The critical path consists of the following:
	'load' operation ('xf_cv_icvSaturate8u_cv_load_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148) on array 'xf_cv_icvSaturate8u_cv' [52]  (2.77 ns)
	'add' operation ('v', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148) [54]  (1.36 ns)
	'getelementptr' operation ('void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_addr', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156) [78]  (0 ns)
	'load' operation ('i_op', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:156) on array 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv' [79]  (2.77 ns)

 <State 9>: 6.75ns
The critical path consists of the following:
	'sub' operation ('sub_ln213') [70]  (0 ns)
	'add' operation ('diff.V') [71]  (2.97 ns)
	'add' operation ('add_ln157_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157) [102]  (1.42 ns)
	'and' operation ('and_ln157_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157) [103]  (0 ns)
	'add' operation ('add_ln157_2', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157) [105]  (1.55 ns)
	'and' operation ('and_ln157_2', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157) [106]  (0.82 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'load' operation ('void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_load', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158) on array 'void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv' [112]  (2.77 ns)
	'mul' operation of DSP[116] ('mul_ln158', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158) [115]  (0.98 ns)

 <State 11>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[83] ('mul_ln1346') [82]  (0 ns)
	'add' operation of DSP[83] ('ret') [83]  (1.76 ns)

 <State 12>: 1.76ns
The critical path consists of the following:
	'add' operation of DSP[83] ('ret') [83]  (1.76 ns)

 <State 13>: 6.47ns
The critical path consists of the following:
	'add' operation of DSP[116] ('add_ln158', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158) [116]  (1.76 ns)
	'select' operation ('select_ln159', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:159) [119]  (0 ns)
	'add' operation ('op', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_bgr2hsv.hpp:161) [120]  (1.31 ns)
	fifo write on port 'rgb2hsv_4100' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [123]  (3.4 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
