Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Jason H. Anderson , Stephen Brown , Tomasz Czajkowski, LegUp: high-level synthesis for FPGA-based processor/accelerator systems, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950423]
Ben Cope , Peter Y. K. Cheung , Wayne Luk , Lee Howes, Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study, IEEE Transactions on Computers, v.59 n.4, p.433-448, April 2010[doi>10.1109/TC.2009.179]
EN 302 307 V1. 1.1, European Telecommunications Standards Institute (ETSI). 2005. Digital video broadcasting (DVB); second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broad-band satellite applications. (2005).
M. Eroz, F. W. Sun, and L. N. Lee. 2004. Dvb-s2 low density parity check codes with near Shannon limit performance. International Journal of Satellite Communications and Networking 22 (2004), 269--279.
G. Falcao, J. Andrade, V. Silva, and L. Sousa. 2011. GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection. Electronics Letters 47, 9 (April 2011), 542--543.
G. Falcao, V. Silva, L. Sousa, and J. Andrade. 2012. Portable LDPC decoding on multicores using OpenCL. IEEE Signal Processing Magazine 29, 4 (2012), 81--109.
R. G. Gallager. 1962. Low-density parity-check codes. IRE Transactions on Information Theory 8, 1 (1962), 21--28.
Andy Gill , Tristan Bull , Dan DePardo , Andrew Farmer , Ed Komp , Erik Perrins, Using Functional Programming to Generate an LDPC Forward Error Corrector, Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, p.133-140, May 01-03, 2011[doi>10.1109/FCCM.2011.31]
H. Jin, A. Khandekar, and R. McEliece. 2000. Irregular repeat-accumulate codes. In Proceedings of the 2nd International Symposium on Turbo Codes & Related Topics.
Vinod Kathail , Shail Aditya , Robert Schreiber , B. Ramakrishna Rau , Darren C. Cronquist , Mukund Sivaraman, PICO: Automatically Designing Custom Computers, Computer, v.35 n.9, p.39-47, September 2002[doi>10.1109/MC.2002.1033026]
Group Khronos. 2010. OpenCL -- The Open Standard for Parallel Programming of Heterogeneous Systems. Retrieved from http://www.khronos.org/opencl.
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Mingjie Lin , Ilia Lebedev , John Wawrzynek, OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.458-463, August 31-September 02, 2010[doi>10.1109/FPL.2010.93]
Josep Llosa, Swing Modulo Scheduling: A Lifetime-Sensitive Approach, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.80, October 20-23, 1996
NVIDIA. 2007. CUDA -- Compute Unified Device Architecture. Retrieved from http://www.nvidia.com/object/cuda_home_new.html.
Muhsen Owaida, Christos D. Antonopoulos, and Nikolaos Bellas. 2013. A Grammar Induction Method for Reducing Routing Overhead in Complex FPGA Designs. Technical Report. Department of Computer and Communication Engineering, University of Thessaly, Greece.
Muhsen Owaida , Nikolaos Bellas , Christos D. Antonopoulos , Konstantis Daloukas , Charalambos Antoniadis, Massively parallel programming models used as hardware description languages: the OpenCL case, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Muhsen Owaida , Nikolaos Bellas , Konstantis Daloukas , Christos D. Antonopoulos, Synthesis of Platform Architectures from OpenCL Programs, Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, p.186-193, May 01-03, 2011[doi>10.1109/FCCM.2011.19]
A. Papakonstantinou, K. Gururaj, J. A. Stratton, D. Chen, J. Cong, and Wen-mei Hwu. 2009. FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs. In Proceedings of the 7th IEEE Symposium on Application Specific Processors. 35--42.
Markus Rupp , Andreas Burg , Eric Beck, Rapid prototyping for wireless designs: the five-ones approach, Signal Processing, v.83 n.7, p.1427-1444, July 2003[doi>10.1016/S0165-1684(03)00090-2]
B. Smith, A. Farhood, A. Hunt, F. Kschischang, and J. Lodge. 2011. Staircase codes: FEC for 100 Gb/s OTN. IEEE/OSA Lightwave Technology PP, 99 (2011), 1.
Mark Stephenson , Jonathan Babb , Saman Amarasinghe, Bidwidth analysis with application to silicon compilation, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.108-120, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349317]
Rick Weber , Akila Gothandaraman , Robert J. Hinde , Gregory D. Peterson, Comparing Hardware Accelerators in Scientific Applications: A Case Study, IEEE Transactions on Parallel and Distributed Systems, v.22 n.1, p.58-68, January 2011[doi>10.1109/TPDS.2010.125]
Stephen B. Wicker , Saejoon Kim, Fundamentals of Codes, Graphs, and Iterative Decoding, Kluwer Academic Publishers, Norwell, MA, 2002
Chi-Li Yu and C. Chakrabarti. 2012. Transpose-free sar imaging on fpga platform. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'12). 762--765. DOI:http://dx.doi.org/10.1109/ISCAS.2012.6272149
Philippe Coussy , Adam Morawiec, High-Level Synthesis: from Algorithm to Digital Circuit, Springer Publishing Company, Incorporated, 2008
