Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Mon Mar  2 17:42:03 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[79]:D
  Delay (ns):              0.166
  Slack (ns):              0.018
  Arrival (ns):            3.771
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[80]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[80]:D
  Delay (ns):              0.166
  Slack (ns):              0.018
  Arrival (ns):            3.771
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[40]:D
  Delay (ns):              0.167
  Slack (ns):              0.019
  Arrival (ns):            3.776
  Required (ns):           3.757
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[60]:D
  Delay (ns):              0.166
  Slack (ns):              0.021
  Arrival (ns):            3.765
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[3]:D
  Delay (ns):              0.173
  Slack (ns):              0.023
  Arrival (ns):            3.788
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[4]:D
  Delay (ns):              0.174
  Slack (ns):              0.025
  Arrival (ns):            1.935
  Required (ns):           1.910
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[7]:D
  Delay (ns):              0.180
  Slack (ns):              0.030
  Arrival (ns):            3.795
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[6]:D
  Delay (ns):              0.182
  Slack (ns):              0.032
  Arrival (ns):            3.797
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[85]:D
  Delay (ns):              0.182
  Slack (ns):              0.034
  Arrival (ns):            3.783
  Required (ns):           3.749
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[78]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[78]:D
  Delay (ns):              0.182
  Slack (ns):              0.034
  Arrival (ns):            3.787
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[34]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[34]:D
  Delay (ns):              0.187
  Slack (ns):              0.035
  Arrival (ns):            3.799
  Required (ns):           3.764
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:D
  Delay (ns):              0.187
  Slack (ns):              0.035
  Arrival (ns):            3.799
  Required (ns):           3.764
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[45]:D
  Delay (ns):              0.184
  Slack (ns):              0.036
  Arrival (ns):            3.793
  Required (ns):           3.757
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[11]:D
  Delay (ns):              0.187
  Slack (ns):              0.037
  Arrival (ns):            3.802
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[13]:D
  Delay (ns):              0.183
  Slack (ns):              0.037
  Arrival (ns):            3.782
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[1]:D
  Delay (ns):              0.188
  Slack (ns):              0.038
  Arrival (ns):            3.803
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[82]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[82]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.792
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[36]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.796
  Required (ns):           3.757
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.796
  Required (ns):           3.757
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][33]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:D
  Delay (ns):              0.192
  Slack (ns):              0.049
  Arrival (ns):            3.791
  Required (ns):           3.742
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[4]:D
  Delay (ns):              0.221
  Slack (ns):              0.062
  Arrival (ns):            3.827
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[63]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[63]:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            3.809
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_69/s0:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.735
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[2]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.741
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[16]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[15]:D
  Delay (ns):              0.169
  Slack (ns):              0.064
  Arrival (ns):            3.752
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.749
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_2_0:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.703
  Required (ns):           3.639
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/rd_start_attr_assignment[0].rd_start_attr_sr[0][3]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.755
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_4:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_3:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.704
  Required (ns):           3.639
  Operating Conditions: fast_hv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_13:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_12:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.702
  Required (ns):           3.636
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_0_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.773
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_1:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            1.918
  Required (ns):           1.851
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[4]:D
  Delay (ns):              0.215
  Slack (ns):              0.067
  Arrival (ns):            3.810
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.722
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[127]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[127]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p0_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p1_r2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[38].data_shifter[38][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[37].data_shifter[37][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.752
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[5].data_shifter[5][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.758
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.756
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[25]:D
  Delay (ns):              0.215
  Slack (ns):              0.068
  Arrival (ns):            3.827
  Required (ns):           3.759
  Operating Conditions: fast_hv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_tag[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.923
  Required (ns):           1.855
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[39].data_shifter[39][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[38].data_shifter[38][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.753
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.775
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_cas_n_r1:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.754
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[117]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.755
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.754
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.769
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[82]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[82]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.758
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.714
  Required (ns):           3.645
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][118]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[112]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.725
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][63]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[61]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.744
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.714
  Required (ns):           3.644
  Operating Conditions: fast_hv_lt

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.919
  Required (ns):           1.849
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.755
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.752
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 59
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[9]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
  Delay (ns):              0.283
  Slack (ns):              0.070
  Arrival (ns):            2.026
  Required (ns):           1.956
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[9]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.760
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_cs_n_r1[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.778
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.769
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 63
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[60]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.907
  Required (ns):           1.836
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[56]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.759
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
  Delay (ns):              0.283
  Slack (ns):              0.071
  Arrival (ns):            3.890
  Required (ns):           3.819
  Operating Conditions: fast_hv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.715
  Required (ns):           3.644
  Operating Conditions: fast_hv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_26:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.717
  Required (ns):           3.646
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.766
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[11]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.759
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[7]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_147/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][113]:D
  Delay (ns):              0.214
  Slack (ns):              0.071
  Arrival (ns):            3.814
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.730
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 73
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.920
  Required (ns):           1.849
  Operating Conditions: fast_hv_lt

Path 74
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_f1:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            1.874
  Required (ns):           1.802
  Operating Conditions: fast_hv_lt

Path 75
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[27]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
  Delay (ns):              0.276
  Slack (ns):              0.072
  Arrival (ns):            2.021
  Required (ns):           1.949
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[10]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.726
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.727
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.741
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:D
  Delay (ns):              0.136
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][17]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.771
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_ras_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_ras_n_r2:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.756
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.760
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[24]:D
  Delay (ns):              0.224
  Slack (ns):              0.072
  Arrival (ns):            3.836
  Required (ns):           3.764
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[76]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.754
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[119]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.730
  Required (ns):           3.658
  Operating Conditions: fast_hv_lt

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[10]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[23]:D
  Delay (ns):              0.136
  Slack (ns):              0.072
  Arrival (ns):            1.896
  Required (ns):           1.824
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_124/s0:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 88
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[37]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.887
  Required (ns):           1.815
  Operating Conditions: fast_hv_lt

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_30:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_29:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.712
  Required (ns):           3.640
  Operating Conditions: fast_hv_lt

Path 90
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.889
  Required (ns):           1.817
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.758
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[5].data_shifter[5][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][1]:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.758
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 93
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[35]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            1.888
  Required (ns):           1.815
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.754
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.727
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/MSC_i_226/MSC_i_227/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/MSC_i_226/MSC_i_227/s1:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.732
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.761
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_175/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][107]:D
  Delay (ns):              0.225
  Slack (ns):              0.073
  Arrival (ns):            3.825
  Required (ns):           3.752
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][98]:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.736
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[38]:D
  Delay (ns):              0.133
  Slack (ns):              0.073
  Arrival (ns):            1.861
  Required (ns):           1.788
  Operating Conditions: fast_hv_lt

