+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[3]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                      SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[30]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[26]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[22]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[31]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[27]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[14]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[23]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[19]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[10]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[15]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                              SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[6]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                             SCS_ST_TEST_i/SCS_ST_0/U0/TIME_DATA_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
