{"sha": "7e4713f8872d775aebfcd7b342f799230552c373", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2U0NzEzZjg4NzJkNzc1YWViZmNkN2IzNDJmNzk5MjMwNTUyYzM3Mw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-09-02T14:04:22Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-09-02T14:04:22Z"}, "message": "[AArch64_be] Fix vldX/vstX AdvSIMD intrinsics.\n\n2015-09-02  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\tPR target/59810\n\tPR target/63652\n\tPR target/63653\n\t* config/aarch64/aarch64-simd.md\n\t(aarch64_ld<VSTRUCT:nregs><VQ:mode>): Call\n\tgen_aarch64_simd_ld<VSTRUCT:nregs><VQ:mode>.\n\t(aarch64_st<VSTRUCT:nregs><VQ:mode>): Call\n\tgen_aarch64_simd_st<VSTRUCT:nregs><VQ:mode>.\n\nFrom-SVN: r227402", "tree": {"sha": "0615cf1d6d290893cfdea15e27519680f66a74a7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0615cf1d6d290893cfdea15e27519680f66a74a7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7e4713f8872d775aebfcd7b342f799230552c373", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7e4713f8872d775aebfcd7b342f799230552c373", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7e4713f8872d775aebfcd7b342f799230552c373", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7e4713f8872d775aebfcd7b342f799230552c373/comments", "author": null, "committer": null, "parents": [{"sha": "dfda198c74713f28f5159da31bcc52615e3c4423", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dfda198c74713f28f5159da31bcc52615e3c4423", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dfda198c74713f28f5159da31bcc52615e3c4423"}], "stats": {"total": 15, "additions": 13, "deletions": 2}, "files": [{"sha": "8ae96fe9d29ab35e8f22d2bb7b7bf617b3f82af4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7e4713f8872d775aebfcd7b342f799230552c373/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7e4713f8872d775aebfcd7b342f799230552c373/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7e4713f8872d775aebfcd7b342f799230552c373", "patch": "@@ -1,3 +1,14 @@\n+2015-09-02  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\tPR target/59810\n+\tPR target/63652\n+\tPR target/63653\n+\t* config/aarch64/aarch64-simd.md\n+\t(aarch64_ld<VSTRUCT:nregs><VQ:mode>): Call\n+\tgen_aarch64_simd_ld<VSTRUCT:nregs><VQ:mode>.\n+\t(aarch64_st<VSTRUCT:nregs><VQ:mode>): Call\n+\tgen_aarch64_simd_st<VSTRUCT:nregs><VQ:mode>.\n+\n 2015-09-02  Alan Modra  <amodra@gmail.com>\n \n \t* config/rs6000/sysv4le.h (LINK_TARGET_SPEC): Don't define."}, {"sha": "75fa0ab714c95c9e37b90bc5b931efe92ee0c78e", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7e4713f8872d775aebfcd7b342f799230552c373/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7e4713f8872d775aebfcd7b342f799230552c373/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=7e4713f8872d775aebfcd7b342f799230552c373", "patch": "@@ -4566,7 +4566,7 @@\n   machine_mode mode = <VSTRUCT:MODE>mode;\n   rtx mem = gen_rtx_MEM (mode, operands[1]);\n \n-  emit_insn (gen_vec_load_lanes<VSTRUCT:mode><VQ:mode> (operands[0], mem));\n+  emit_insn (gen_aarch64_simd_ld<VSTRUCT:nregs><VQ:mode> (operands[0], mem));\n   DONE;\n })\n \n@@ -4849,7 +4849,7 @@\n   machine_mode mode = <VSTRUCT:MODE>mode;\n   rtx mem = gen_rtx_MEM (mode, operands[0]);\n \n-  emit_insn (gen_vec_store_lanes<VSTRUCT:mode><VQ:mode> (mem, operands[1]));\n+  emit_insn (gen_aarch64_simd_st<VSTRUCT:nregs><VQ:mode> (mem, operands[1]));\n   DONE;\n })\n "}]}