Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Thu Feb 23 23:23:03 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     68
    Multiply driven inputs (LINT-6)                                 4
    Unconnected ports (LINT-28)                                    64

Cells                                                              65
    Connected to power or ground (LINT-32)                         64
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                          298
    A tristate bus has a non tri-state driver (LINT-34)           298
--------------------------------------------------------------------------------

Warning: In design 'POOL_BIAS_ACT', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'POOL_BIAS_ACT', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'pool_avg', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'pool_avg', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][15]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][14]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][13]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][12]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][11]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][10]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][9]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][8]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][7]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][6]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][5]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][4]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][3]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][2]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][1]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][4][0]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][15]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][14]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][13]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][12]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][11]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][10]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][9]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][8]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][7]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][6]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][5]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][4]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][3]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][2]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][1]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][3][0]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][15]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][14]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][13]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][12]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][11]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][10]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][9]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][8]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][7]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][6]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][5]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][4]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][3]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][2]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][1]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][2][0]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][15]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][14]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][13]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][12]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][11]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][10]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][9]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][8]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][7]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][6]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][5]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][4]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][3]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][2]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][1]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', a pin on submodule 'ReLU0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'relu_in_pk[data][1][0]' is connected to logic 0. 
Warning: In design 'POOL_BIAS_ACT', the same net is connected to more than one pin on submodule 'ReLU0'. (LINT-33)
   Net 'n64' is connected to pins 'relu_in_pk[data][4][15]', 'relu_in_pk[data][4][14]'', 'relu_in_pk[data][4][13]', 'relu_in_pk[data][4][12]', 'relu_in_pk[data][4][11]', 'relu_in_pk[data][4][10]', 'relu_in_pk[data][4][9]', 'relu_in_pk[data][4][8]', 'relu_in_pk[data][4][7]', 'relu_in_pk[data][4][6]', 'relu_in_pk[data][4][5]', 'relu_in_pk[data][4][4]', 'relu_in_pk[data][4][3]', 'relu_in_pk[data][4][2]', 'relu_in_pk[data][4][1]', 'relu_in_pk[data][4][0]', 'relu_in_pk[data][3][15]', 'relu_in_pk[data][3][14]', 'relu_in_pk[data][3][13]', 'relu_in_pk[data][3][12]', 'relu_in_pk[data][3][11]', 'relu_in_pk[data][3][10]', 'relu_in_pk[data][3][9]', 'relu_in_pk[data][3][8]', 'relu_in_pk[data][3][7]', 'relu_in_pk[data][3][6]', 'relu_in_pk[data][3][5]', 'relu_in_pk[data][3][4]', 'relu_in_pk[data][3][3]', 'relu_in_pk[data][3][2]', 'relu_in_pk[data][3][1]', 'relu_in_pk[data][3][0]', 'relu_in_pk[data][2][15]', 'relu_in_pk[data][2][14]', 'relu_in_pk[data][2][13]', 'relu_in_pk[data][2][12]', 'relu_in_pk[data][2][11]', 'relu_in_pk[data][2][10]', 'relu_in_pk[data][2][9]', 'relu_in_pk[data][2][8]', 'relu_in_pk[data][2][7]', 'relu_in_pk[data][2][6]', 'relu_in_pk[data][2][5]', 'relu_in_pk[data][2][4]', 'relu_in_pk[data][2][3]', 'relu_in_pk[data][2][2]', 'relu_in_pk[data][2][1]', 'relu_in_pk[data][2][0]', 'relu_in_pk[data][1][15]', 'relu_in_pk[data][1][14]', 'relu_in_pk[data][1][13]', 'relu_in_pk[data][1][12]', 'relu_in_pk[data][1][11]', 'relu_in_pk[data][1][10]', 'relu_in_pk[data][1][9]', 'relu_in_pk[data][1][8]', 'relu_in_pk[data][1][7]', 'relu_in_pk[data][1][6]', 'relu_in_pk[data][1][5]', 'relu_in_pk[data][1][4]', 'relu_in_pk[data][1][3]', 'relu_in_pk[data][1][2]', 'relu_in_pk[data][1][1]', 'relu_in_pk[data][1][0]'.
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_LSTM]' has non three-state driver 'POOLING_TOP0/U822/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_act]' has non three-state driver 'POOLING_TOP0/U824/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][0]' has non three-state driver 'POOLING_TOP0/U825/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][1]' has non three-state driver 'POOLING_TOP0/U826/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][2]' has non three-state driver 'POOLING_TOP0/U827/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][3]' has non three-state driver 'POOLING_TOP0/U828/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][4]' has non three-state driver 'POOLING_TOP0/U829/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][5]' has non three-state driver 'POOLING_TOP0/U830/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][6]' has non three-state driver 'POOLING_TOP0/U831/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][7]' has non three-state driver 'POOLING_TOP0/U832/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][8]' has non three-state driver 'POOLING_TOP0/U833/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][9]' has non three-state driver 'POOLING_TOP0/U834/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][10]' has non three-state driver 'POOLING_TOP0/U836/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][11]' has non three-state driver 'POOLING_TOP0/U837/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][12]' has non three-state driver 'POOLING_TOP0/U838/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][13]' has non three-state driver 'POOLING_TOP0/U841/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][14]' has non three-state driver 'POOLING_TOP0/U843/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][15]' has non three-state driver 'POOLING_TOP0/U845/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][0]' has non three-state driver 'POOLING_TOP0/U846/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][1]' has non three-state driver 'POOLING_TOP0/U847/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][2]' has non three-state driver 'POOLING_TOP0/U848/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][3]' has non three-state driver 'POOLING_TOP0/U849/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][4]' has non three-state driver 'POOLING_TOP0/U850/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][5]' has non three-state driver 'POOLING_TOP0/U851/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][6]' has non three-state driver 'POOLING_TOP0/U852/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][7]' has non three-state driver 'POOLING_TOP0/U853/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][8]' has non three-state driver 'POOLING_TOP0/U854/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][9]' has non three-state driver 'POOLING_TOP0/U855/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][10]' has non three-state driver 'POOLING_TOP0/U856/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][11]' has non three-state driver 'POOLING_TOP0/U857/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][12]' has non three-state driver 'POOLING_TOP0/U858/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][13]' has non three-state driver 'POOLING_TOP0/U859/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][14]' has non three-state driver 'POOLING_TOP0/U860/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][15]' has non three-state driver 'POOLING_TOP0/U861/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][0]' has non three-state driver 'POOLING_TOP0/U862/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][1]' has non three-state driver 'POOLING_TOP0/U863/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][2]' has non three-state driver 'POOLING_TOP0/U865/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][3]' has non three-state driver 'POOLING_TOP0/U866/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][4]' has non three-state driver 'POOLING_TOP0/U867/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][5]' has non three-state driver 'POOLING_TOP0/U868/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][6]' has non three-state driver 'POOLING_TOP0/U869/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][7]' has non three-state driver 'POOLING_TOP0/U870/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][8]' has non three-state driver 'POOLING_TOP0/U871/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][9]' has non three-state driver 'POOLING_TOP0/U872/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][10]' has non three-state driver 'POOLING_TOP0/U873/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][11]' has non three-state driver 'POOLING_TOP0/U874/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][12]' has non three-state driver 'POOLING_TOP0/U875/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][13]' has non three-state driver 'POOLING_TOP0/U876/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][14]' has non three-state driver 'POOLING_TOP0/U877/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][15]' has non three-state driver 'POOLING_TOP0/U879/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][0]' has non three-state driver 'POOLING_TOP0/U880/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][1]' has non three-state driver 'POOLING_TOP0/U881/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][2]' has non three-state driver 'POOLING_TOP0/U882/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][3]' has non three-state driver 'POOLING_TOP0/U883/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][4]' has non three-state driver 'POOLING_TOP0/U884/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][5]' has non three-state driver 'POOLING_TOP0/U885/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][6]' has non three-state driver 'POOLING_TOP0/U886/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][7]' has non three-state driver 'POOLING_TOP0/U887/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][8]' has non three-state driver 'POOLING_TOP0/U888/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][9]' has non three-state driver 'POOLING_TOP0/U889/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][10]' has non three-state driver 'POOLING_TOP0/U890/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][11]' has non three-state driver 'POOLING_TOP0/U891/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][12]' has non three-state driver 'POOLING_TOP0/U892/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][13]' has non three-state driver 'POOLING_TOP0/U893/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][14]' has non three-state driver 'POOLING_TOP0/U894/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][15]' has non three-state driver 'POOLING_TOP0/U895/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][0]' has non three-state driver 'POOLING_TOP0/U896/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][1]' has non three-state driver 'POOLING_TOP0/U897/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][2]' has non three-state driver 'POOLING_TOP0/U899/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][3]' has non three-state driver 'POOLING_TOP0/U900/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][4]' has non three-state driver 'POOLING_TOP0/U901/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][5]' has non three-state driver 'POOLING_TOP0/U902/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][6]' has non three-state driver 'POOLING_TOP0/U903/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][7]' has non three-state driver 'POOLING_TOP0/U904/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][8]' has non three-state driver 'POOLING_TOP0/U905/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][9]' has non three-state driver 'POOLING_TOP0/U906/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][10]' has non three-state driver 'POOLING_TOP0/U907/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][11]' has non three-state driver 'POOLING_TOP0/U908/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][12]' has non three-state driver 'POOLING_TOP0/U909/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][13]' has non three-state driver 'POOLING_TOP0/U910/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][14]' has non three-state driver 'POOLING_TOP0/U911/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][15]' has non three-state driver 'POOLING_TOP0/U912/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][0]' has non three-state driver 'POOLING_TOP0/U777/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][1]' has non three-state driver 'POOLING_TOP0/U747/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][2]' has non three-state driver 'POOLING_TOP0/U751/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][3]' has non three-state driver 'POOLING_TOP0/U755/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][4]' has non three-state driver 'POOLING_TOP0/U760/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][5]' has non three-state driver 'POOLING_TOP0/U764/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][6]' has non three-state driver 'POOLING_TOP0/U768/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][7]' has non three-state driver 'POOLING_TOP0/U772/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][8]' has non three-state driver 'POOLING_TOP0/U718/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][9]' has non three-state driver 'POOLING_TOP0/U721/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][10]' has non three-state driver 'POOLING_TOP0/U724/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][11]' has non three-state driver 'POOLING_TOP0/U727/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][12]' has non three-state driver 'POOLING_TOP0/U730/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][13]' has non three-state driver 'POOLING_TOP0/U733/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][14]' has non three-state driver 'POOLING_TOP0/U737/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][15]' has non three-state driver 'POOLING_TOP0/U742/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][0]' has non three-state driver 'POOLING_TOP0/U913/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][1]' has non three-state driver 'POOLING_TOP0/U914/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][2]' has non three-state driver 'POOLING_TOP0/U915/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][3]' has non three-state driver 'POOLING_TOP0/U916/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][4]' has non three-state driver 'POOLING_TOP0/U917/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][5]' has non three-state driver 'POOLING_TOP0/U918/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][6]' has non three-state driver 'POOLING_TOP0/U919/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][7]' has non three-state driver 'POOLING_TOP0/U920/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][8]' has non three-state driver 'POOLING_TOP0/U921/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][9]' has non three-state driver 'POOLING_TOP0/U922/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][10]' has non three-state driver 'POOLING_TOP0/U923/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][11]' has non three-state driver 'POOLING_TOP0/U924/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][12]' has non three-state driver 'POOLING_TOP0/U925/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][13]' has non three-state driver 'POOLING_TOP0/U926/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][14]' has non three-state driver 'POOLING_TOP0/U927/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][15]' has non three-state driver 'POOLING_TOP0/U928/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][0]' has non three-state driver 'POOLING_TOP0/U929/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][1]' has non three-state driver 'POOLING_TOP0/U930/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][2]' has non three-state driver 'POOLING_TOP0/U931/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][3]' has non three-state driver 'POOLING_TOP0/U932/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][4]' has non three-state driver 'POOLING_TOP0/U933/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][5]' has non three-state driver 'POOLING_TOP0/U934/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][6]' has non three-state driver 'POOLING_TOP0/U935/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][7]' has non three-state driver 'POOLING_TOP0/U936/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][8]' has non three-state driver 'POOLING_TOP0/U937/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][9]' has non three-state driver 'POOLING_TOP0/U938/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][10]' has non three-state driver 'POOLING_TOP0/U939/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][11]' has non three-state driver 'POOLING_TOP0/U940/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][12]' has non three-state driver 'POOLING_TOP0/U941/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][13]' has non three-state driver 'POOLING_TOP0/U942/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][14]' has non three-state driver 'POOLING_TOP0/U943/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][15]' has non three-state driver 'POOLING_TOP0/U944/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][0]' has non three-state driver 'POOLING_TOP0/U945/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][1]' has non three-state driver 'POOLING_TOP0/U946/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][2]' has non three-state driver 'POOLING_TOP0/U947/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][3]' has non three-state driver 'POOLING_TOP0/U948/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][4]' has non three-state driver 'POOLING_TOP0/U949/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][5]' has non three-state driver 'POOLING_TOP0/U950/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][6]' has non three-state driver 'POOLING_TOP0/U951/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][7]' has non three-state driver 'POOLING_TOP0/U952/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][8]' has non three-state driver 'POOLING_TOP0/U953/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][9]' has non three-state driver 'POOLING_TOP0/U954/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][10]' has non three-state driver 'POOLING_TOP0/U955/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][11]' has non three-state driver 'POOLING_TOP0/U956/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][12]' has non three-state driver 'POOLING_TOP0/U957/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][13]' has non three-state driver 'POOLING_TOP0/U958/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][14]' has non three-state driver 'POOLING_TOP0/U959/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][15]' has non three-state driver 'POOLING_TOP0/U960/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][0]' has non three-state driver 'POOLING_TOP0/U961/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][1]' has non three-state driver 'POOLING_TOP0/U962/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][2]' has non three-state driver 'POOLING_TOP0/U963/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][3]' has non three-state driver 'POOLING_TOP0/U964/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][4]' has non three-state driver 'POOLING_TOP0/U965/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][5]' has non three-state driver 'POOLING_TOP0/U966/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][6]' has non three-state driver 'POOLING_TOP0/U967/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][7]' has non three-state driver 'POOLING_TOP0/U968/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][8]' has non three-state driver 'POOLING_TOP0/U969/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][9]' has non three-state driver 'POOLING_TOP0/U970/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][10]' has non three-state driver 'POOLING_TOP0/U971/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][11]' has non three-state driver 'POOLING_TOP0/U972/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][12]' has non three-state driver 'POOLING_TOP0/U973/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][13]' has non three-state driver 'POOLING_TOP0/U974/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][14]' has non three-state driver 'POOLING_TOP0/U975/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][15]' has non three-state driver 'POOLING_TOP0/U976/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_bias]' has non three-state driver 'POOLING_TOP0/U977/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[pool_state][0]' has non three-state driver 'POOLING_TOP0/U978/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[pool_state][1]' has non three-state driver 'POOLING_TOP0/U979/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_LSTM]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_LSTM]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_act]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_act]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_bias]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_bias]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[pool_state][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[pool_state][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[pool_state][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[pool_state][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U107/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U106/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U105/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U104/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U103/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U102/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U101/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U100/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U99/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U98/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U97/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U96/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U95/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U94/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U93/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U92/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U123/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U122/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U121/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U120/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U119/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U118/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U117/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U116/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U115/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U114/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U113/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U112/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U111/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U110/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U109/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U108/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U139/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U138/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U137/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U136/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U135/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U134/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U133/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U132/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U131/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U130/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U129/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U128/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U127/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U126/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U125/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U124/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U155/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U154/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U153/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U152/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U151/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U150/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U149/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U148/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U147/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U146/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U145/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U144/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U143/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U142/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U141/Y'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/U140/Y'. (LINT-34)
1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                         1099
Number of nets:                          2778
Number of cells:                         1570
Number of combinational cells:           1255
Number of sequential cells:               309
Number of macros/black boxes:               0
Number of buf/inv:                        270
Number of references:                      10

Combinational area:              11160.000055
Buf/Inv area:                     1784.160057
Noncombinational area:            7835.039862
Macro/Black Box area:                0.000000
Net Interconnect area:          223581.134186

Total cell area:                 18995.039917
Total area:                     242576.174103

Information: This design contains black box (unknown) components. (RPT-8)
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
POOL_BIAS_ACT          ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
POOL_BIAS_ACT                             3.494    3.268 5.82e+05    6.763 100.0
  ReLU0 (ReLU)                         2.15e-02    0.150 1.57e+04    0.171   2.5
  POOLING_TOP0 (POOLING_top)              2.340    3.072 5.28e+05    5.412  80.0
    pool_avg0 (pool_avg)                  1.157    0.615 8.53e+04    1.772  26.2
      pool_avg_st10 (pool_avg_st1)        0.142    0.615 8.48e+04    0.756  11.2
1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : design
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains black box (unknown) components. (RPT-8)
1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : cell
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    p - parameterized
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
BIAS_STAGE0               BIAS_STAGE                      0.000000  b, p
POOLING_TOP0              POOLING_top                     17498.879928
                                                                    b, h, n, p
ReLU0                     ReLU                            594.719989
                                                                    h, n, p
U135                      AND2X1TR        typical         7.200000  
U136                      AND2X1TR        typical         7.200000  
U137                      AND2X1TR        typical         7.200000  
U138                      AND2X1TR        typical         7.200000  
U139                      AND2X1TR        typical         7.200000  
U140                      AND2X1TR        typical         7.200000  
U141                      AND2X1TR        typical         7.200000  
U142                      AND2X1TR        typical         7.200000  
U143                      AND2X1TR        typical         7.200000  
U144                      AND2X1TR        typical         7.200000  
U145                      AND2X1TR        typical         7.200000  
U146                      AND2X1TR        typical         7.200000  
U147                      AND2X1TR        typical         7.200000  
U148                      AND2X1TR        typical         7.200000  
U149                      AND2X1TR        typical         7.200000  
U150                      AND2X1TR        typical         7.200000  
U151                      AND2X1TR        typical         7.200000  
U152                      AND2X1TR        typical         7.200000  
U153                      AND2X1TR        typical         7.200000  
U154                      AND2X1TR        typical         7.200000  
U155                      AND2X1TR        typical         7.200000  
U156                      AND2X1TR        typical         7.200000  
U157                      AND2X1TR        typical         7.200000  
U158                      AND2X1TR        typical         7.200000  
U159                      AND2X1TR        typical         7.200000  
U160                      AND2X1TR        typical         7.200000  
U161                      AND2X1TR        typical         7.200000  
U162                      AND2X1TR        typical         7.200000  
U163                      AND2X1TR        typical         7.200000  
U164                      AND2X1TR        typical         7.200000  
U165                      AND2X1TR        typical         7.200000  
U166                      AND2X1TR        typical         7.200000  
U167                      AND2X1TR        typical         7.200000  
U168                      AND2X1TR        typical         7.200000  
U169                      AND2X1TR        typical         7.200000  
U170                      AND2X1TR        typical         7.200000  
U171                      AND2X1TR        typical         7.200000  
U172                      AND2X1TR        typical         7.200000  
U173                      AND2X1TR        typical         7.200000  
U174                      AND2X1TR        typical         7.200000  
U175                      AND2X1TR        typical         7.200000  
U176                      AND2X1TR        typical         7.200000  
U177                      AND2X1TR        typical         7.200000  
U178                      AND2X1TR        typical         7.200000  
U179                      AND2X1TR        typical         7.200000  
U180                      AND2X1TR        typical         7.200000  
U181                      AND2X1TR        typical         7.200000  
U182                      AND2X1TR        typical         7.200000  
U183                      AND2X1TR        typical         7.200000  
U184                      AND2X1TR        typical         7.200000  
U185                      AND2X1TR        typical         7.200000  
U186                      AND2X1TR        typical         7.200000  
U187                      AND2X1TR        typical         7.200000  
U188                      AND2X1TR        typical         7.200000  
U189                      AND2X1TR        typical         7.200000  
U190                      AND2X1TR        typical         7.200000  
U191                      AND2X1TR        typical         7.200000  
U192                      AND2X1TR        typical         7.200000  
U193                      AND2X1TR        typical         7.200000  
U194                      AND2X1TR        typical         7.200000  
U195                      AND2X1TR        typical         7.200000  
U196                      AND2X1TR        typical         7.200000  
U197                      AND2X1TR        typical         7.200000  
U198                      AND2X1TR        typical         7.200000  
U199                      AND2X1TR        typical         7.200000  
U200                      AND2X1TR        typical         7.200000  
U202                      BUFX4TR         typical         8.640000  
U203                      BUFX6TR         typical         11.520000 
U204                      BUFX6TR         typical         11.520000 
U205                      BUFX6TR         typical         11.520000 
U206                      BUFX6TR         typical         11.520000 
U207                      BUFX6TR         typical         11.520000 
U208                      BUFX6TR         typical         11.520000 
U209                      BUFX6TR         typical         11.520000 
U210                      BUFX4TR         typical         8.640000  
U211                      BUFX4TR         typical         8.640000  
U212                      BUFX4TR         typical         8.640000  
U213                      BUFX4TR         typical         8.640000  
U214                      BUFX8TR         typical         12.960000 
U215                      BUFX6TR         typical         11.520000 
U216                      BUFX6TR         typical         11.520000 
U217                      BUFX4TR         typical         8.640000  
U218                      BUFX8TR         typical         12.960000 
U219                      BUFX6TR         typical         11.520000 
U220                      BUFX6TR         typical         11.520000 
U221                      BUFX6TR         typical         11.520000 
U222                      BUFX12TR        typical         15.840000 
U223                      BUFX12TR        typical         15.840000 
U224                      BUFX6TR         typical         11.520000 
U225                      BUFX6TR         typical         11.520000 
U226                      BUFX6TR         typical         11.520000 
U227                      BUFX8TR         typical         12.960000 
U228                      BUFX12TR        typical         15.840000 
U229                      INVX1TR         typical         4.320000  
U230                      BUFX4TR         typical         8.640000  
U231                      BUFX4TR         typical         8.640000  
U232                      BUFX6TR         typical         11.520000 
U233                      BUFX4TR         typical         8.640000  
U234                      BUFX4TR         typical         8.640000  
U235                      BUFX6TR         typical         11.520000 
U236                      CLKINVX2TR      typical         4.320000  
U237                      CLKINVX2TR      typical         4.320000  
U238                      CLKINVX2TR      typical         4.320000  
U239                      CLKINVX2TR      typical         4.320000  
U240                      CLKINVX2TR      typical         4.320000  
U241                      BUFX12TR        typical         15.840000 
U242                      BUFX12TR        typical         15.840000 
--------------------------------------------------------------------------------
Total 110 cells                                           18995.039917
1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : port
        -verbose
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.17   --         d
pk_in[AVG_NUM][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[AVG_NUM][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][0][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][1][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][2][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[bias][3][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][0][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][1][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][2][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][3]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][4]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][5]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][6]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][7]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][8]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][9]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][10]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][11]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][12]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][13]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][14]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[data][3][15]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[if_LSTM] in      0.0000   0.0000    1.02    0.17   --         
pk_in[if_act]  in      0.0000   0.0000    1.02    0.17   --         
pk_in[if_bias] in      0.0000   0.0000    1.02    0.17   --         
pk_in[if_pool] in      0.0000   0.0000    1.02    0.17   --         
pk_in[pool_op_mode]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[pool_state][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[pool_state][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[valid][0]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[valid][1]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[valid][2]
               in      0.0000   0.0000    1.02    0.17   --         
pk_in[valid][3]
               in      0.0000   0.0000    1.02    0.17   --         
reset          in      0.0000   0.0000    1.02    0.17   --         
lstm_pk[LSTM_state][0]
               out     0.0100   0.0000   --      --      --         
lstm_pk[LSTM_state][1]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][0]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][1]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][2]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][3]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][4]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][5]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][6]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][7]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][8]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][9]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][10]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][11]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][12]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][13]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][14]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_c][15]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][0]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][1]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][2]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][3]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][4]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][5]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][6]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][7]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][8]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][9]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][10]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][11]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][12]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][13]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][14]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_f][15]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][0]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][1]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][2]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][3]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][4]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][5]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][6]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][7]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][8]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][9]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][10]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][11]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][12]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][13]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][14]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_i][15]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][0]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][1]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][2]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][3]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][4]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][5]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][6]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][7]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][8]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][9]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][10]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][11]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][12]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][13]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][14]
               out     0.0100   0.0000   --      --      --         
lstm_pk[data_o][15]
               out     0.0100   0.0000   --      --      --         
pk_out[act_state][0]
               out     0.0100   0.0000   --      --      --         
pk_out[act_state][1]
               out     0.0100   0.0000   --      --      --         
pk_out[data][0]
               out     0.0100   0.0000   --      --      --         
pk_out[data][1]
               out     0.0100   0.0000   --      --      --         
pk_out[data][2]
               out     0.0100   0.0000   --      --      --         
pk_out[data][3]
               out     0.0100   0.0000   --      --      --         
pk_out[data][4]
               out     0.0100   0.0000   --      --      --         
pk_out[data][5]
               out     0.0100   0.0000   --      --      --         
pk_out[data][6]
               out     0.0100   0.0000   --      --      --         
pk_out[data][7]
               out     0.0100   0.0000   --      --      --         
pk_out[data][8]
               out     0.0100   0.0000   --      --      --         
pk_out[data][9]
               out     0.0100   0.0000   --      --      --         
pk_out[data][10]
               out     0.0100   0.0000   --      --      --         
pk_out[data][11]
               out     0.0100   0.0000   --      --      --         
pk_out[data][12]
               out     0.0100   0.0000   --      --      --         
pk_out[data][13]
               out     0.0100   0.0000   --      --      --         
pk_out[data][14]
               out     0.0100   0.0000   --      --      --         
pk_out[data][15]
               out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
pk_in[AVG_NUM][0]
                   1      --              --              --        -- 
pk_in[AVG_NUM][1]
                   1      --              --              --        -- 
pk_in[AVG_NUM][2]
                   1      --              --              --        -- 
pk_in[AVG_NUM][3]
                   1      --              --              --        -- 
pk_in[AVG_NUM][4]
                   1      --              --              --        -- 
pk_in[AVG_NUM][5]
                   1      --              --              --        -- 
pk_in[AVG_NUM][6]
                   1      --              --              --        -- 
pk_in[AVG_NUM][7]
                   1      --              --              --        -- 
pk_in[AVG_NUM][8]
                   1      --              --              --        -- 
pk_in[AVG_NUM][9]
                   1      --              --              --        -- 
pk_in[AVG_NUM][10]
                   1      --              --              --        -- 
pk_in[AVG_NUM][11]
                   1      --              --              --        -- 
pk_in[AVG_NUM][12]
                   1      --              --              --        -- 
pk_in[AVG_NUM][13]
                   1      --              --              --        -- 
pk_in[AVG_NUM][14]
                   1      --              --              --        -- 
pk_in[AVG_NUM][15]
                   1      --              --              --        -- 
pk_in[bias][0][0]
                   1      --              --              --        -- 
pk_in[bias][0][1]
                   1      --              --              --        -- 
pk_in[bias][0][2]
                   1      --              --              --        -- 
pk_in[bias][0][3]
                   1      --              --              --        -- 
pk_in[bias][0][4]
                   1      --              --              --        -- 
pk_in[bias][0][5]
                   1      --              --              --        -- 
pk_in[bias][0][6]
                   1      --              --              --        -- 
pk_in[bias][0][7]
                   1      --              --              --        -- 
pk_in[bias][0][8]
                   1      --              --              --        -- 
pk_in[bias][0][9]
                   1      --              --              --        -- 
pk_in[bias][0][10]
                   1      --              --              --        -- 
pk_in[bias][0][11]
                   1      --              --              --        -- 
pk_in[bias][0][12]
                   1      --              --              --        -- 
pk_in[bias][0][13]
                   1      --              --              --        -- 
pk_in[bias][0][14]
                   1      --              --              --        -- 
pk_in[bias][0][15]
                   1      --              --              --        -- 
pk_in[bias][1][0]
                   1      --              --              --        -- 
pk_in[bias][1][1]
                   1      --              --              --        -- 
pk_in[bias][1][2]
                   1      --              --              --        -- 
pk_in[bias][1][3]
                   1      --              --              --        -- 
pk_in[bias][1][4]
                   1      --              --              --        -- 
pk_in[bias][1][5]
                   1      --              --              --        -- 
pk_in[bias][1][6]
                   1      --              --              --        -- 
pk_in[bias][1][7]
                   1      --              --              --        -- 
pk_in[bias][1][8]
                   1      --              --              --        -- 
pk_in[bias][1][9]
                   1      --              --              --        -- 
pk_in[bias][1][10]
                   1      --              --              --        -- 
pk_in[bias][1][11]
                   1      --              --              --        -- 
pk_in[bias][1][12]
                   1      --              --              --        -- 
pk_in[bias][1][13]
                   1      --              --              --        -- 
pk_in[bias][1][14]
                   1      --              --              --        -- 
pk_in[bias][1][15]
                   1      --              --              --        -- 
pk_in[bias][2][0]
                   1      --              --              --        -- 
pk_in[bias][2][1]
                   1      --              --              --        -- 
pk_in[bias][2][2]
                   1      --              --              --        -- 
pk_in[bias][2][3]
                   1      --              --              --        -- 
pk_in[bias][2][4]
                   1      --              --              --        -- 
pk_in[bias][2][5]
                   1      --              --              --        -- 
pk_in[bias][2][6]
                   1      --              --              --        -- 
pk_in[bias][2][7]
                   1      --              --              --        -- 
pk_in[bias][2][8]
                   1      --              --              --        -- 
pk_in[bias][2][9]
                   1      --              --              --        -- 
pk_in[bias][2][10]
                   1      --              --              --        -- 
pk_in[bias][2][11]
                   1      --              --              --        -- 
pk_in[bias][2][12]
                   1      --              --              --        -- 
pk_in[bias][2][13]
                   1      --              --              --        -- 
pk_in[bias][2][14]
                   1      --              --              --        -- 
pk_in[bias][2][15]
                   1      --              --              --        -- 
pk_in[bias][3][0]
                   1      --              --              --        -- 
pk_in[bias][3][1]
                   1      --              --              --        -- 
pk_in[bias][3][2]
                   1      --              --              --        -- 
pk_in[bias][3][3]
                   1      --              --              --        -- 
pk_in[bias][3][4]
                   1      --              --              --        -- 
pk_in[bias][3][5]
                   1      --              --              --        -- 
pk_in[bias][3][6]
                   1      --              --              --        -- 
pk_in[bias][3][7]
                   1      --              --              --        -- 
pk_in[bias][3][8]
                   1      --              --              --        -- 
pk_in[bias][3][9]
                   1      --              --              --        -- 
pk_in[bias][3][10]
                   1      --              --              --        -- 
pk_in[bias][3][11]
                   1      --              --              --        -- 
pk_in[bias][3][12]
                   1      --              --              --        -- 
pk_in[bias][3][13]
                   1      --              --              --        -- 
pk_in[bias][3][14]
                   1      --              --              --        -- 
pk_in[bias][3][15]
                   1      --              --              --        -- 
pk_in[data][0][0]
                   1      --              --              --        -- 
pk_in[data][0][1]
                   1      --              --              --        -- 
pk_in[data][0][2]
                   1      --              --              --        -- 
pk_in[data][0][3]
                   1      --              --              --        -- 
pk_in[data][0][4]
                   1      --              --              --        -- 
pk_in[data][0][5]
                   1      --              --              --        -- 
pk_in[data][0][6]
                   1      --              --              --        -- 
pk_in[data][0][7]
                   1      --              --              --        -- 
pk_in[data][0][8]
                   1      --              --              --        -- 
pk_in[data][0][9]
                   1      --              --              --        -- 
pk_in[data][0][10]
                   1      --              --              --        -- 
pk_in[data][0][11]
                   1      --              --              --        -- 
pk_in[data][0][12]
                   1      --              --              --        -- 
pk_in[data][0][13]
                   1      --              --              --        -- 
pk_in[data][0][14]
                   1      --              --              --        -- 
pk_in[data][0][15]
                   1      --              --              --        -- 
pk_in[data][1][0]
                   1      --              --              --        -- 
pk_in[data][1][1]
                   1      --              --              --        -- 
pk_in[data][1][2]
                   1      --              --              --        -- 
pk_in[data][1][3]
                   1      --              --              --        -- 
pk_in[data][1][4]
                   1      --              --              --        -- 
pk_in[data][1][5]
                   1      --              --              --        -- 
pk_in[data][1][6]
                   1      --              --              --        -- 
pk_in[data][1][7]
                   1      --              --              --        -- 
pk_in[data][1][8]
                   1      --              --              --        -- 
pk_in[data][1][9]
                   1      --              --              --        -- 
pk_in[data][1][10]
                   1      --              --              --        -- 
pk_in[data][1][11]
                   1      --              --              --        -- 
pk_in[data][1][12]
                   1      --              --              --        -- 
pk_in[data][1][13]
                   1      --              --              --        -- 
pk_in[data][1][14]
                   1      --              --              --        -- 
pk_in[data][1][15]
                   1      --              --              --        -- 
pk_in[data][2][0]
                   1      --              --              --        -- 
pk_in[data][2][1]
                   1      --              --              --        -- 
pk_in[data][2][2]
                   1      --              --              --        -- 
pk_in[data][2][3]
                   1      --              --              --        -- 
pk_in[data][2][4]
                   1      --              --              --        -- 
pk_in[data][2][5]
                   1      --              --              --        -- 
pk_in[data][2][6]
                   1      --              --              --        -- 
pk_in[data][2][7]
                   1      --              --              --        -- 
pk_in[data][2][8]
                   1      --              --              --        -- 
pk_in[data][2][9]
                   1      --              --              --        -- 
pk_in[data][2][10]
                   1      --              --              --        -- 
pk_in[data][2][11]
                   1      --              --              --        -- 
pk_in[data][2][12]
                   1      --              --              --        -- 
pk_in[data][2][13]
                   1      --              --              --        -- 
pk_in[data][2][14]
                   1      --              --              --        -- 
pk_in[data][2][15]
                   1      --              --              --        -- 
pk_in[data][3][0]
                   1      --              --              --        -- 
pk_in[data][3][1]
                   1      --              --              --        -- 
pk_in[data][3][2]
                   1      --              --              --        -- 
pk_in[data][3][3]
                   1      --              --              --        -- 
pk_in[data][3][4]
                   1      --              --              --        -- 
pk_in[data][3][5]
                   1      --              --              --        -- 
pk_in[data][3][6]
                   1      --              --              --        -- 
pk_in[data][3][7]
                   1      --              --              --        -- 
pk_in[data][3][8]
                   1      --              --              --        -- 
pk_in[data][3][9]
                   1      --              --              --        -- 
pk_in[data][3][10]
                   1      --              --              --        -- 
pk_in[data][3][11]
                   1      --              --              --        -- 
pk_in[data][3][12]
                   1      --              --              --        -- 
pk_in[data][3][13]
                   1      --              --              --        -- 
pk_in[data][3][14]
                   1      --              --              --        -- 
pk_in[data][3][15]
                   1      --              --              --        -- 
pk_in[if_LSTM]
                   1      --              --              --        -- 
pk_in[if_act]      1      --              --              --        -- 
pk_in[if_bias]
                   1      --              --              --        -- 
pk_in[if_pool]
                   1      --              --              --        -- 
pk_in[pool_op_mode]
                   1      --              --              --        -- 
pk_in[pool_state][0]
                   1      --              --              --        -- 
pk_in[pool_state][1]
                   1      --              --              --        -- 
pk_in[valid][0]
                   1      --              --              --        -- 
pk_in[valid][1]
                   1      --              --              --        -- 
pk_in[valid][2]
                   1      --              --              --        -- 
pk_in[valid][3]
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
lstm_pk[LSTM_state][0]
                   1      --              --              --        -- 
lstm_pk[LSTM_state][1]
                   1      --              --              --        -- 
lstm_pk[data_c][0]
                   1      --              --              --        -- 
lstm_pk[data_c][1]
                   1      --              --              --        -- 
lstm_pk[data_c][2]
                   1      --              --              --        -- 
lstm_pk[data_c][3]
                   1      --              --              --        -- 
lstm_pk[data_c][4]
                   1      --              --              --        -- 
lstm_pk[data_c][5]
                   1      --              --              --        -- 
lstm_pk[data_c][6]
                   1      --              --              --        -- 
lstm_pk[data_c][7]
                   1      --              --              --        -- 
lstm_pk[data_c][8]
                   1      --              --              --        -- 
lstm_pk[data_c][9]
                   1      --              --              --        -- 
lstm_pk[data_c][10]
                   1      --              --              --        -- 
lstm_pk[data_c][11]
                   1      --              --              --        -- 
lstm_pk[data_c][12]
                   1      --              --              --        -- 
lstm_pk[data_c][13]
                   1      --              --              --        -- 
lstm_pk[data_c][14]
                   1      --              --              --        -- 
lstm_pk[data_c][15]
                   1      --              --              --        -- 
lstm_pk[data_f][0]
                   1      --              --              --        -- 
lstm_pk[data_f][1]
                   1      --              --              --        -- 
lstm_pk[data_f][2]
                   1      --              --              --        -- 
lstm_pk[data_f][3]
                   1      --              --              --        -- 
lstm_pk[data_f][4]
                   1      --              --              --        -- 
lstm_pk[data_f][5]
                   1      --              --              --        -- 
lstm_pk[data_f][6]
                   1      --              --              --        -- 
lstm_pk[data_f][7]
                   1      --              --              --        -- 
lstm_pk[data_f][8]
                   1      --              --              --        -- 
lstm_pk[data_f][9]
                   1      --              --              --        -- 
lstm_pk[data_f][10]
                   1      --              --              --        -- 
lstm_pk[data_f][11]
                   1      --              --              --        -- 
lstm_pk[data_f][12]
                   1      --              --              --        -- 
lstm_pk[data_f][13]
                   1      --              --              --        -- 
lstm_pk[data_f][14]
                   1      --              --              --        -- 
lstm_pk[data_f][15]
                   1      --              --              --        -- 
lstm_pk[data_i][0]
                   1      --              --              --        -- 
lstm_pk[data_i][1]
                   1      --              --              --        -- 
lstm_pk[data_i][2]
                   1      --              --              --        -- 
lstm_pk[data_i][3]
                   1      --              --              --        -- 
lstm_pk[data_i][4]
                   1      --              --              --        -- 
lstm_pk[data_i][5]
                   1      --              --              --        -- 
lstm_pk[data_i][6]
                   1      --              --              --        -- 
lstm_pk[data_i][7]
                   1      --              --              --        -- 
lstm_pk[data_i][8]
                   1      --              --              --        -- 
lstm_pk[data_i][9]
                   1      --              --              --        -- 
lstm_pk[data_i][10]
                   1      --              --              --        -- 
lstm_pk[data_i][11]
                   1      --              --              --        -- 
lstm_pk[data_i][12]
                   1      --              --              --        -- 
lstm_pk[data_i][13]
                   1      --              --              --        -- 
lstm_pk[data_i][14]
                   1      --              --              --        -- 
lstm_pk[data_i][15]
                   1      --              --              --        -- 
lstm_pk[data_o][0]
                   1      --              --              --        -- 
lstm_pk[data_o][1]
                   1      --              --              --        -- 
lstm_pk[data_o][2]
                   1      --              --              --        -- 
lstm_pk[data_o][3]
                   1      --              --              --        -- 
lstm_pk[data_o][4]
                   1      --              --              --        -- 
lstm_pk[data_o][5]
                   1      --              --              --        -- 
lstm_pk[data_o][6]
                   1      --              --              --        -- 
lstm_pk[data_o][7]
                   1      --              --              --        -- 
lstm_pk[data_o][8]
                   1      --              --              --        -- 
lstm_pk[data_o][9]
                   1      --              --              --        -- 
lstm_pk[data_o][10]
                   1      --              --              --        -- 
lstm_pk[data_o][11]
                   1      --              --              --        -- 
lstm_pk[data_o][12]
                   1      --              --              --        -- 
lstm_pk[data_o][13]
                   1      --              --              --        -- 
lstm_pk[data_o][14]
                   1      --              --              --        -- 
lstm_pk[data_o][15]
                   1      --              --              --        -- 
pk_out[act_state][0]
                   1      --              --              --        -- 
pk_out[act_state][1]
                   1      --              --              --        -- 
pk_out[data][0]
                   1      --              --              --        -- 
pk_out[data][1]
                   1      --              --              --        -- 
pk_out[data][2]
                   1      --              --              --        -- 
pk_out[data][3]
                   1      --              --              --        -- 
pk_out[data][4]
                   1      --              --              --        -- 
pk_out[data][5]
                   1      --              --              --        -- 
pk_out[data][6]
                   1      --              --              --        -- 
pk_out[data][7]
                   1      --              --              --        -- 
pk_out[data][8]
                   1      --              --              --        -- 
pk_out[data][9]
                   1      --              --              --        -- 
pk_out[data][10]
                   1      --              --              --        -- 
pk_out[data][11]
                   1      --              --              --        -- 
pk_out[data][12]
                   1      --              --              --        -- 
pk_out[data][13]
                   1      --              --              --        -- 
pk_out[data][14]
                   1      --              --              --        -- 
pk_out[data][15]
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      -- 
pk_in[AVG_NUM][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[AVG_NUM][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][0][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][1][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][2][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[bias][3][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][0][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][1][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][2][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][3]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][4]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][5]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][6]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][7]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][8]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][9]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][10]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][11]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][12]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][13]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][14]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[data][3][15]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[if_LSTM]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[if_act]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[if_bias]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[if_pool]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[pool_op_mode]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[pool_state][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[pool_state][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[valid][0]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[valid][1]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[valid][2]
              0.10    0.10    0.10    0.10  clk       --    
pk_in[valid][3]
              0.10    0.10    0.10    0.10  clk       --    
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[AVG_NUM][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][0][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][1][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][2][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[bias][3][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][0][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][1][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][2][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][3]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][4]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][5]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][6]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][7]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][8]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][9]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][10]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][11]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][12]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][13]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][14]
             INVX2TR            INVX2TR              -- /  --     
pk_in[data][3][15]
             INVX2TR            INVX2TR              -- /  --     
pk_in[if_LSTM]
             INVX2TR            INVX2TR              -- /  --     
pk_in[if_act]
             INVX2TR            INVX2TR              -- /  --     
pk_in[if_bias]
             INVX2TR            INVX2TR              -- /  --     
pk_in[if_pool]
             INVX2TR            INVX2TR              -- /  --     
pk_in[pool_op_mode]
             INVX2TR            INVX2TR              -- /  --     
pk_in[pool_state][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[pool_state][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[valid][0]
             INVX2TR            INVX2TR              -- /  --     
pk_in[valid][1]
             INVX2TR            INVX2TR              -- /  --     
pk_in[valid][2]
             INVX2TR            INVX2TR              -- /  --     
pk_in[valid][3]
             INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[AVG_NUM][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][0][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][1][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][2][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[bias][3][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][0][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][1][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][2][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][3]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][4]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][5]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][6]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][7]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][8]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][9]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][10]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][11]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][12]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][13]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][14]
              --      --     --      --     --      --     --     --        -- 
pk_in[data][3][15]
              --      --     --      --     --      --     --     --        -- 
pk_in[if_LSTM]
              --      --     --      --     --      --     --     --        -- 
pk_in[if_act]
              --      --     --      --     --      --     --     --        -- 
pk_in[if_bias]
              --      --     --      --     --      --     --     --        -- 
pk_in[if_pool]
              --      --     --      --     --      --     --     --        -- 
pk_in[pool_op_mode]
              --      --     --      --     --      --     --     --        -- 
pk_in[pool_state][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[pool_state][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[valid][0]
              --      --     --      --     --      --     --     --        -- 
pk_in[valid][1]
              --      --     --      --     --      --     --     --        -- 
pk_in[valid][2]
              --      --     --      --     --      --     --     --        -- 
pk_in[valid][3]
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
pk_in[AVG_NUM][0]
              --      --      --      -- 
pk_in[AVG_NUM][1]
              --      --      --      -- 
pk_in[AVG_NUM][2]
              --      --      --      -- 
pk_in[AVG_NUM][3]
              --      --      --      -- 
pk_in[AVG_NUM][4]
              --      --      --      -- 
pk_in[AVG_NUM][5]
              --      --      --      -- 
pk_in[AVG_NUM][6]
              --      --      --      -- 
pk_in[AVG_NUM][7]
              --      --      --      -- 
pk_in[AVG_NUM][8]
              --      --      --      -- 
pk_in[AVG_NUM][9]
              --      --      --      -- 
pk_in[AVG_NUM][10]
              --      --      --      -- 
pk_in[AVG_NUM][11]
              --      --      --      -- 
pk_in[AVG_NUM][12]
              --      --      --      -- 
pk_in[AVG_NUM][13]
              --      --      --      -- 
pk_in[AVG_NUM][14]
              --      --      --      -- 
pk_in[AVG_NUM][15]
              --      --      --      -- 
pk_in[bias][0][0]
              --      --      --      -- 
pk_in[bias][0][1]
              --      --      --      -- 
pk_in[bias][0][2]
              --      --      --      -- 
pk_in[bias][0][3]
              --      --      --      -- 
pk_in[bias][0][4]
              --      --      --      -- 
pk_in[bias][0][5]
              --      --      --      -- 
pk_in[bias][0][6]
              --      --      --      -- 
pk_in[bias][0][7]
              --      --      --      -- 
pk_in[bias][0][8]
              --      --      --      -- 
pk_in[bias][0][9]
              --      --      --      -- 
pk_in[bias][0][10]
              --      --      --      -- 
pk_in[bias][0][11]
              --      --      --      -- 
pk_in[bias][0][12]
              --      --      --      -- 
pk_in[bias][0][13]
              --      --      --      -- 
pk_in[bias][0][14]
              --      --      --      -- 
pk_in[bias][0][15]
              --      --      --      -- 
pk_in[bias][1][0]
              --      --      --      -- 
pk_in[bias][1][1]
              --      --      --      -- 
pk_in[bias][1][2]
              --      --      --      -- 
pk_in[bias][1][3]
              --      --      --      -- 
pk_in[bias][1][4]
              --      --      --      -- 
pk_in[bias][1][5]
              --      --      --      -- 
pk_in[bias][1][6]
              --      --      --      -- 
pk_in[bias][1][7]
              --      --      --      -- 
pk_in[bias][1][8]
              --      --      --      -- 
pk_in[bias][1][9]
              --      --      --      -- 
pk_in[bias][1][10]
              --      --      --      -- 
pk_in[bias][1][11]
              --      --      --      -- 
pk_in[bias][1][12]
              --      --      --      -- 
pk_in[bias][1][13]
              --      --      --      -- 
pk_in[bias][1][14]
              --      --      --      -- 
pk_in[bias][1][15]
              --      --      --      -- 
pk_in[bias][2][0]
              --      --      --      -- 
pk_in[bias][2][1]
              --      --      --      -- 
pk_in[bias][2][2]
              --      --      --      -- 
pk_in[bias][2][3]
              --      --      --      -- 
pk_in[bias][2][4]
              --      --      --      -- 
pk_in[bias][2][5]
              --      --      --      -- 
pk_in[bias][2][6]
              --      --      --      -- 
pk_in[bias][2][7]
              --      --      --      -- 
pk_in[bias][2][8]
              --      --      --      -- 
pk_in[bias][2][9]
              --      --      --      -- 
pk_in[bias][2][10]
              --      --      --      -- 
pk_in[bias][2][11]
              --      --      --      -- 
pk_in[bias][2][12]
              --      --      --      -- 
pk_in[bias][2][13]
              --      --      --      -- 
pk_in[bias][2][14]
              --      --      --      -- 
pk_in[bias][2][15]
              --      --      --      -- 
pk_in[bias][3][0]
              --      --      --      -- 
pk_in[bias][3][1]
              --      --      --      -- 
pk_in[bias][3][2]
              --      --      --      -- 
pk_in[bias][3][3]
              --      --      --      -- 
pk_in[bias][3][4]
              --      --      --      -- 
pk_in[bias][3][5]
              --      --      --      -- 
pk_in[bias][3][6]
              --      --      --      -- 
pk_in[bias][3][7]
              --      --      --      -- 
pk_in[bias][3][8]
              --      --      --      -- 
pk_in[bias][3][9]
              --      --      --      -- 
pk_in[bias][3][10]
              --      --      --      -- 
pk_in[bias][3][11]
              --      --      --      -- 
pk_in[bias][3][12]
              --      --      --      -- 
pk_in[bias][3][13]
              --      --      --      -- 
pk_in[bias][3][14]
              --      --      --      -- 
pk_in[bias][3][15]
              --      --      --      -- 
pk_in[data][0][0]
              --      --      --      -- 
pk_in[data][0][1]
              --      --      --      -- 
pk_in[data][0][2]
              --      --      --      -- 
pk_in[data][0][3]
              --      --      --      -- 
pk_in[data][0][4]
              --      --      --      -- 
pk_in[data][0][5]
              --      --      --      -- 
pk_in[data][0][6]
              --      --      --      -- 
pk_in[data][0][7]
              --      --      --      -- 
pk_in[data][0][8]
              --      --      --      -- 
pk_in[data][0][9]
              --      --      --      -- 
pk_in[data][0][10]
              --      --      --      -- 
pk_in[data][0][11]
              --      --      --      -- 
pk_in[data][0][12]
              --      --      --      -- 
pk_in[data][0][13]
              --      --      --      -- 
pk_in[data][0][14]
              --      --      --      -- 
pk_in[data][0][15]
              --      --      --      -- 
pk_in[data][1][0]
              --      --      --      -- 
pk_in[data][1][1]
              --      --      --      -- 
pk_in[data][1][2]
              --      --      --      -- 
pk_in[data][1][3]
              --      --      --      -- 
pk_in[data][1][4]
              --      --      --      -- 
pk_in[data][1][5]
              --      --      --      -- 
pk_in[data][1][6]
              --      --      --      -- 
pk_in[data][1][7]
              --      --      --      -- 
pk_in[data][1][8]
              --      --      --      -- 
pk_in[data][1][9]
              --      --      --      -- 
pk_in[data][1][10]
              --      --      --      -- 
pk_in[data][1][11]
              --      --      --      -- 
pk_in[data][1][12]
              --      --      --      -- 
pk_in[data][1][13]
              --      --      --      -- 
pk_in[data][1][14]
              --      --      --      -- 
pk_in[data][1][15]
              --      --      --      -- 
pk_in[data][2][0]
              --      --      --      -- 
pk_in[data][2][1]
              --      --      --      -- 
pk_in[data][2][2]
              --      --      --      -- 
pk_in[data][2][3]
              --      --      --      -- 
pk_in[data][2][4]
              --      --      --      -- 
pk_in[data][2][5]
              --      --      --      -- 
pk_in[data][2][6]
              --      --      --      -- 
pk_in[data][2][7]
              --      --      --      -- 
pk_in[data][2][8]
              --      --      --      -- 
pk_in[data][2][9]
              --      --      --      -- 
pk_in[data][2][10]
              --      --      --      -- 
pk_in[data][2][11]
              --      --      --      -- 
pk_in[data][2][12]
              --      --      --      -- 
pk_in[data][2][13]
              --      --      --      -- 
pk_in[data][2][14]
              --      --      --      -- 
pk_in[data][2][15]
              --      --      --      -- 
pk_in[data][3][0]
              --      --      --      -- 
pk_in[data][3][1]
              --      --      --      -- 
pk_in[data][3][2]
              --      --      --      -- 
pk_in[data][3][3]
              --      --      --      -- 
pk_in[data][3][4]
              --      --      --      -- 
pk_in[data][3][5]
              --      --      --      -- 
pk_in[data][3][6]
              --      --      --      -- 
pk_in[data][3][7]
              --      --      --      -- 
pk_in[data][3][8]
              --      --      --      -- 
pk_in[data][3][9]
              --      --      --      -- 
pk_in[data][3][10]
              --      --      --      -- 
pk_in[data][3][11]
              --      --      --      -- 
pk_in[data][3][12]
              --      --      --      -- 
pk_in[data][3][13]
              --      --      --      -- 
pk_in[data][3][14]
              --      --      --      -- 
pk_in[data][3][15]
              --      --      --      -- 
pk_in[if_LSTM]
              --      --      --      -- 
pk_in[if_act]
              --      --      --      -- 
pk_in[if_bias]
              --      --      --      -- 
pk_in[if_pool]
              --      --      --      -- 
pk_in[pool_op_mode]
              --      --      --      -- 
pk_in[pool_state][0]
              --      --      --      -- 
pk_in[pool_state][1]
              --      --      --      -- 
pk_in[valid][0]
              --      --      --      -- 
pk_in[valid][1]
              --      --      --      -- 
pk_in[valid][2]
              --      --      --      -- 
pk_in[valid][3]
              --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
lstm_pk[LSTM_state][0]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[LSTM_state][1]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][0]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][1]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][2]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][3]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][4]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][5]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][6]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][7]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][8]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][9]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][10]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][11]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][12]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][13]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][14]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_c][15]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][0]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][1]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][2]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][3]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][4]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][5]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][6]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][7]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][8]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][9]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][10]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][11]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][12]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][13]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][14]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_f][15]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][0]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][1]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][2]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][3]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][4]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][5]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][6]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][7]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][8]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][9]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][10]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][11]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][12]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][13]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][14]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_i][15]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][0]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][1]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][2]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][3]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][4]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][5]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][6]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][7]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][8]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][9]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][10]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][11]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][12]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][13]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][14]
              0.10    0.10    0.10    0.10  clk       0.00  
lstm_pk[data_o][15]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[act_state][0]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[act_state][1]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][0]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][1]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][2]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][3]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][4]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][5]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][6]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][7]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][8]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][9]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][10]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][11]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][12]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][13]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][14]
              0.10    0.10    0.10    0.10  clk       0.00  
pk_out[data][15]
              0.10    0.10    0.10    0.10  clk       0.00  

1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : compile_options
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
POOL_BIAS_ACT                            flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false

POOLING_top                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

pool_avg                                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

pool_avg_st1                             flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

ReLU                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************


1
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : POOL_BIAS_ACT
Version: T-2022.03-SP3
Date   : Thu Feb 23 23:23:03 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U30/Y (AND2X4TR)                           0.12       1.22 r
  POOLING_TOP0/U294/Y (NAND3X6TR)                         0.05       1.27 f
  POOLING_TOP0/U197/Y (NAND3X4TR)                         0.06       1.34 r
  POOLING_TOP0/U291/Y (AOI21X4TR)                         0.04       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_376
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U798/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_376/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_376/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_383
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U795/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_383/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_383/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_323
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U789/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_323/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_323/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_362
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U797/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_362/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_362/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_380
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U805/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_380/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_380/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_373
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U799/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_373/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_373/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][3][3]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_379
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][3][3] (in)                                  0.19       0.29 r
  POOLING_TOP0/pool_in_pk[data][3][3] (POOLING_top)       0.00       0.29 r
  POOLING_TOP0/U305/Y (NAND2X4TR)                         0.09       0.38 f
  POOLING_TOP0/U235/Y (NAND3X4TR)                         0.07       0.45 r
  POOLING_TOP0/U518/Y (OAI2BB1X2TR)                       0.13       0.58 r
  POOLING_TOP0/U520/Y (NAND3X6TR)                         0.07       0.66 f
  POOLING_TOP0/U300/Y (NAND3X6TR)                         0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.10       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U806/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_379/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_379/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][1][4]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][1][4] (in)                                  0.04       0.14 r
  U214/Y (BUFX8TR)                                        0.10       0.24 r
  POOLING_TOP0/pool_in_pk[data][1][4] (POOLING_top)       0.00       0.24 r
  POOLING_TOP0/U317/Y (NAND2BX2TR)                        0.15       0.39 r
  POOLING_TOP0/U533/Y (AND4X4TR)                          0.13       0.52 r
  POOLING_TOP0/U534/Y (OAI2BB1X4TR)                       0.04       0.56 f
  POOLING_TOP0/U255/Y (NAND4X4TR)                         0.07       0.63 r
  POOLING_TOP0/U275/Y (NAND3X6TR)                         0.06       0.69 f
  POOLING_TOP0/U274/Y (NAND2X8TR)                         0.07       0.76 r
  POOLING_TOP0/U280/Y (NOR2X8TR)                          0.04       0.80 f
  POOLING_TOP0/U332/Y (INVX12TR)                          0.05       0.86 r
  POOLING_TOP0/U64/Y (INVX12TR)                           0.04       0.90 f
  POOLING_TOP0/U96/Y (NAND2X1TR)                          0.14       1.04 r
  POOLING_TOP0/U550/Y (NAND2X4TR)                         0.10       1.14 f
  POOLING_TOP0/U205/Y (NOR2X6TR)                          0.10       1.24 r
  POOLING_TOP0/U292/Y (NOR2X8TR)                          0.03       1.27 f
  POOLING_TOP0/U197/Y (NAND3X4TR)                         0.07       1.34 r
  POOLING_TOP0/U291/Y (AOI21X4TR)                         0.04       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U30/Y (AND2X4TR)                           0.12       1.22 r
  POOLING_TOP0/U294/Y (NAND3X6TR)                         0.05       1.27 f
  POOLING_TOP0/U197/Y (NAND3X4TR)                         0.06       1.34 r
  POOLING_TOP0/U291/Y (AOI21X4TR)                         0.04       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][2][12]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_312
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][2][12] (in)                                 0.04       0.14 r
  U221/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[data][2][12] (POOLING_top)      0.00       0.26 r
  POOLING_TOP0/U495/Y (NAND2BX4TR)                        0.04       0.30 f
  POOLING_TOP0/U232/Y (AND2X6TR)                          0.09       0.39 f
  POOLING_TOP0/U322/Y (NAND4X4TR)                         0.08       0.46 r
  POOLING_TOP0/U181/Y (INVX3TR)                           0.05       0.51 f
  POOLING_TOP0/U180/Y (NAND2X4TR)                         0.07       0.58 r
  POOLING_TOP0/U68/Y (INVX2TR)                            0.05       0.63 f
  POOLING_TOP0/U524/Y (AOI21X4TR)                         0.10       0.73 r
  POOLING_TOP0/U65/Y (NAND3X6TR)                          0.08       0.81 f
  POOLING_TOP0/U127/Y (INVX8TR)                           0.09       0.90 r
  POOLING_TOP0/U24/Y (NAND2X1TR)                          0.08       0.98 f
  POOLING_TOP0/U21/Y (NAND2X2TR)                          0.17       1.16 r
  POOLING_TOP0/U109/Y (NAND2X1TR)                         0.23       1.38 f
  POOLING_TOP0/U384/Y (NOR2X2TR)                          0.20       1.59 r
  POOLING_TOP0/U116/Y (INVX2TR)                           0.08       1.67 f
  POOLING_TOP0/U382/Y (NAND3X1TR)                         0.12       1.78 r
  POOLING_TOP0/R_312/D (DFFQX1TR)                         0.00       1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_312/CK (DFFQX1TR)                        0.00       1.90 r
  library setup time                                     -0.11       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_376
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U798/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_376/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_376/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_383
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U795/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_383/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_383/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_323
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U789/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_323/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_323/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_362
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U797/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_362/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_362/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_380
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U805/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_380/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_380/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[data][0][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_385
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[data][0][2] (in)                                  0.05       0.15 r
  U228/Y (BUFX12TR)                                       0.08       0.23 r
  POOLING_TOP0/pool_in_pk[data][0][2] (POOLING_top)       0.00       0.23 r
  POOLING_TOP0/U318/Y (CLKINVX2TR)                        0.10       0.33 f
  POOLING_TOP0/U529/Y (AOI2BB2X2TR)                       0.12       0.45 r
  POOLING_TOP0/U534/Y (OAI2BB1X4TR)                       0.11       0.57 r
  POOLING_TOP0/U255/Y (NAND4X4TR)                         0.06       0.62 f
  POOLING_TOP0/U275/Y (NAND3X6TR)                         0.07       0.70 r
  POOLING_TOP0/U274/Y (NAND2X8TR)                         0.05       0.75 f
  POOLING_TOP0/U266/Y (NOR2X8TR)                          0.08       0.83 r
  POOLING_TOP0/U265/Y (INVX16TR)                          0.06       0.89 f
  POOLING_TOP0/U97/Y (NAND3X2TR)                          0.08       0.97 r
  POOLING_TOP0/U210/Y (AND2X6TR)                          0.12       1.09 r
  POOLING_TOP0/U204/Y (INVX6TR)                           0.05       1.14 f
  POOLING_TOP0/U201/Y (NOR2X4TR)                          0.07       1.22 r
  POOLING_TOP0/U198/Y (NAND2X4TR)                         0.05       1.26 f
  POOLING_TOP0/U20/Y (NAND3X4TR)                          0.07       1.33 r
  POOLING_TOP0/U290/Y (NAND2BX4TR)                        0.05       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U593/Y (BUFX20TR)                          0.09       1.65 r
  POOLING_TOP0/U609/Y (MXI2X4TR)                          0.10       1.75 f
  POOLING_TOP0/U4/Y (INVX2TR)                             0.07       1.82 r
  POOLING_TOP0/R_385/D (DFFHQX1TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_385/CK (DFFHQX1TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: pk_in[valid][2]
              (input port clocked by clk)
  Endpoint: POOLING_TOP0/R_373
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  POOL_BIAS_ACT      ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  pk_in[valid][2] (in)                                    0.04       0.14 r
  U205/Y (BUFX6TR)                                        0.12       0.26 r
  POOLING_TOP0/pool_in_pk[valid][2] (POOLING_top)         0.00       0.26 r
  POOLING_TOP0/U83/Y (NAND2X2TR)                          0.07       0.32 f
  POOLING_TOP0/U498/Y (NAND2X4TR)                         0.05       0.38 r
  POOLING_TOP0/U183/Y (AND2X4TR)                          0.12       0.50 r
  POOLING_TOP0/U499/Y (OAI2BB1X4TR)                       0.04       0.55 f
  POOLING_TOP0/U502/Y (AND2X8TR)                          0.10       0.65 f
  POOLING_TOP0/U67/Y (NAND2X4TR)                          0.06       0.71 r
  POOLING_TOP0/U299/Y (AND3X8TR)                          0.11       0.82 r
  POOLING_TOP0/U298/Y (INVX16TR)                          0.05       0.87 f
  POOLING_TOP0/U51/Y (OR2X2TR)                            0.13       1.00 f
  POOLING_TOP0/U213/Y (NAND2X4TR)                         0.09       1.10 r
  POOLING_TOP0/U576/Y (AOI2BB2X4TR)                       0.10       1.20 r
  POOLING_TOP0/U577/Y (NAND2X4TR)                         0.06       1.26 f
  POOLING_TOP0/U13/Y (INVX4TR)                            0.06       1.32 r
  POOLING_TOP0/U254/Y (NAND4X4TR)                         0.06       1.38 f
  POOLING_TOP0/U289/Y (NAND3X6TR)                         0.06       1.44 r
  POOLING_TOP0/U590/Y (NAND3X6TR)                         0.05       1.49 f
  POOLING_TOP0/U592/Y (NAND2X8TR)                         0.07       1.56 r
  POOLING_TOP0/U598/Y (BUFX20TR)                          0.09       1.66 r
  POOLING_TOP0/U799/Y (MXI2X1TR)                          0.16       1.82 r
  POOLING_TOP0/R_373/D (DFFHQX4TR)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  POOLING_TOP0/R_373/CK (DFFHQX4TR)                       0.00       1.90 r
  library setup time                                     -0.08       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
