{
  "module_name": "hevc_regs.h",
  "hash_id": "ded69c8a337d7e503efb3f3b04f4738726eb14636185ec6f5adbe281f954a5ae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/meson/vdec/hevc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __MESON_VDEC_HEVC_REGS_H_\n#define __MESON_VDEC_HEVC_REGS_H_\n\n#define HEVC_ASSIST_MMU_MAP_ADDR 0xc024\n\n#define HEVC_ASSIST_MBOX1_CLR_REG 0xc1d4\n#define HEVC_ASSIST_MBOX1_MASK 0xc1d8\n\n#define HEVC_ASSIST_SCRATCH_0 0xc300\n#define HEVC_ASSIST_SCRATCH_1 0xc304\n#define HEVC_ASSIST_SCRATCH_2 0xc308\n#define HEVC_ASSIST_SCRATCH_3 0xc30c\n#define HEVC_ASSIST_SCRATCH_4 0xc310\n#define HEVC_ASSIST_SCRATCH_5 0xc314\n#define HEVC_ASSIST_SCRATCH_6 0xc318\n#define HEVC_ASSIST_SCRATCH_7 0xc31c\n#define HEVC_ASSIST_SCRATCH_8 0xc320\n#define HEVC_ASSIST_SCRATCH_9 0xc324\n#define HEVC_ASSIST_SCRATCH_A 0xc328\n#define HEVC_ASSIST_SCRATCH_B 0xc32c\n#define HEVC_ASSIST_SCRATCH_C 0xc330\n#define HEVC_ASSIST_SCRATCH_D 0xc334\n#define HEVC_ASSIST_SCRATCH_E 0xc338\n#define HEVC_ASSIST_SCRATCH_F 0xc33c\n#define HEVC_ASSIST_SCRATCH_G 0xc340\n#define HEVC_ASSIST_SCRATCH_H 0xc344\n#define HEVC_ASSIST_SCRATCH_I 0xc348\n#define HEVC_ASSIST_SCRATCH_J 0xc34c\n#define HEVC_ASSIST_SCRATCH_K 0xc350\n#define HEVC_ASSIST_SCRATCH_L 0xc354\n#define HEVC_ASSIST_SCRATCH_M 0xc358\n#define HEVC_ASSIST_SCRATCH_N 0xc35c\n\n#define HEVC_PARSER_VERSION 0xc400\n#define HEVC_STREAM_CONTROL 0xc404\n#define HEVC_STREAM_START_ADDR 0xc408\n#define HEVC_STREAM_END_ADDR 0xc40c\n#define HEVC_STREAM_WR_PTR 0xc410\n#define HEVC_STREAM_RD_PTR 0xc414\n#define HEVC_STREAM_LEVEL 0xc418\n#define HEVC_STREAM_FIFO_CTL 0xc41c\n#define HEVC_SHIFT_CONTROL 0xc420\n#define HEVC_SHIFT_STARTCODE 0xc424\n#define HEVC_SHIFT_EMULATECODE 0xc428\n#define HEVC_SHIFT_STATUS 0xc42c\n#define HEVC_SHIFTED_DATA 0xc430\n#define HEVC_SHIFT_BYTE_COUNT 0xc434\n#define HEVC_SHIFT_COMMAND 0xc438\n#define HEVC_ELEMENT_RESULT 0xc43c\n#define HEVC_CABAC_CONTROL 0xc440\n#define HEVC_PARSER_SLICE_INFO 0xc444\n#define HEVC_PARSER_CMD_WRITE 0xc448\n#define HEVC_PARSER_CORE_CONTROL 0xc44c\n#define HEVC_PARSER_CMD_FETCH 0xc450\n#define HEVC_PARSER_CMD_STATUS 0xc454\n#define HEVC_PARSER_LCU_INFO 0xc458\n#define HEVC_PARSER_HEADER_INFO 0xc45c\n#define HEVC_PARSER_INT_CONTROL 0xc480\n#define HEVC_PARSER_INT_STATUS 0xc484\n#define HEVC_PARSER_IF_CONTROL 0xc488\n#define HEVC_PARSER_PICTURE_SIZE 0xc48c\n#define HEVC_PARSER_LCU_START 0xc490\n#define HEVC_PARSER_HEADER_INFO2 0xc494\n#define HEVC_PARSER_QUANT_READ 0xc498\n#define HEVC_PARSER_RESERVED_27 0xc49c\n#define HEVC_PARSER_CMD_SKIP_0 0xc4a0\n#define HEVC_PARSER_CMD_SKIP_1 0xc4a4\n#define HEVC_PARSER_CMD_SKIP_2 0xc4a8\n#define HEVC_SAO_IF_STATUS 0xc4c0\n#define HEVC_SAO_IF_DATA_Y 0xc4c4\n#define HEVC_SAO_IF_DATA_U 0xc4c8\n#define HEVC_SAO_IF_DATA_V 0xc4cc\n#define HEVC_STREAM_SWAP_ADDR 0xc4d0\n#define HEVC_STREAM_SWAP_CTRL 0xc4d4\n#define HEVC_IQIT_IF_WAIT_CNT 0xc4d8\n#define HEVC_MPRED_IF_WAIT_CNT 0xc4dc\n#define HEVC_SAO_IF_WAIT_CNT 0xc4e0\n\n#define HEVC_MPRED_VERSION 0xc800\n#define HEVC_MPRED_CTRL0 0xc804\n\t#define MPRED_CTRL0_NEW_PIC\tBIT(2)\n\t#define MPRED_CTRL0_NEW_TILE\tBIT(3)\n\t#define MPRED_CTRL0_NEW_SLI_SEG\tBIT(4)\n\t#define MPRED_CTRL0_TMVP\tBIT(5)\n\t#define MPRED_CTRL0_LDC\t\tBIT(6)\n\t#define MPRED_CTRL0_COL_FROM_L0\tBIT(7)\n\t#define MPRED_CTRL0_ABOVE_EN\tBIT(9)\n\t#define MPRED_CTRL0_MV_WR_EN\tBIT(10)\n\t#define MPRED_CTRL0_MV_RD_EN\tBIT(11)\n\t#define MPRED_CTRL0_BUF_LINEAR\tBIT(13)\n#define HEVC_MPRED_CTRL1 0xc808\n#define HEVC_MPRED_INT_EN 0xc80c\n#define HEVC_MPRED_INT_STATUS 0xc810\n#define HEVC_MPRED_PIC_SIZE 0xc814\n#define HEVC_MPRED_PIC_SIZE_LCU 0xc818\n#define HEVC_MPRED_TILE_START 0xc81c\n#define HEVC_MPRED_TILE_SIZE_LCU 0xc820\n#define HEVC_MPRED_REF_NUM 0xc824\n#define HEVC_MPRED_REF_EN_L0 0xc830\n#define HEVC_MPRED_REF_EN_L1 0xc834\n#define HEVC_MPRED_COLREF_EN_L0 0xc838\n#define HEVC_MPRED_COLREF_EN_L1 0xc83c\n#define HEVC_MPRED_AXI_WCTRL 0xc840\n#define HEVC_MPRED_AXI_RCTRL 0xc844\n#define HEVC_MPRED_ABV_START_ADDR 0xc848\n#define HEVC_MPRED_MV_WR_START_ADDR 0xc84c\n#define HEVC_MPRED_MV_RD_START_ADDR 0xc850\n#define HEVC_MPRED_MV_WPTR 0xc854\n#define HEVC_MPRED_MV_RPTR 0xc858\n#define HEVC_MPRED_MV_WR_ROW_JUMP 0xc85c\n#define HEVC_MPRED_MV_RD_ROW_JUMP 0xc860\n#define HEVC_MPRED_CURR_LCU 0xc864\n#define HEVC_MPRED_ABV_WPTR 0xc868\n#define HEVC_MPRED_ABV_RPTR 0xc86c\n#define HEVC_MPRED_CTRL2 0xc870\n#define HEVC_MPRED_CTRL3 0xc874\n#define HEVC_MPRED_L0_REF00_POC 0xc880\n#define HEVC_MPRED_L1_REF00_POC 0xc8c0\n\n#define HEVC_MPRED_CTRL4 0xc930\n\n#define HEVC_MPRED_CUR_POC 0xc980\n#define HEVC_MPRED_COL_POC 0xc984\n#define HEVC_MPRED_MV_RD_END_ADDR 0xc988\n\n#define HEVC_MSP 0xcc00\n#define HEVC_MPSR 0xcc04\n#define HEVC_MCPU_INTR_MSK 0xcc10\n#define HEVC_MCPU_INTR_REQ 0xcc14\n#define HEVC_CPSR 0xcc84\n\n#define HEVC_IMEM_DMA_CTRL 0xcd00\n#define HEVC_IMEM_DMA_ADR 0xcd04\n#define HEVC_IMEM_DMA_COUNT 0xcd08\n\n#define HEVCD_IPP_TOP_CNTL 0xd000\n#define HEVCD_IPP_LINEBUFF_BASE 0xd024\n#define HEVCD_IPP_AXIIF_CONFIG 0xd02c\n\n#define VP9D_MPP_REF_SCALE_ENBL\t\t0xd104\n#define VP9D_MPP_REFINFO_TBL_ACCCONFIG\t0xd108\n#define VP9D_MPP_REFINFO_DATA\t\t0xd10c\n\n#define HEVCD_MPP_ANC2AXI_TBL_CONF_ADDR 0xd180\n#define HEVCD_MPP_ANC2AXI_TBL_CMD_ADDR 0xd184\n#define HEVCD_MPP_ANC2AXI_TBL_DATA 0xd190\n\n#define HEVCD_MPP_ANC_CANVAS_ACCCONFIG_ADDR 0xd300\n#define HEVCD_MPP_ANC_CANVAS_DATA_ADDR 0xd304\n#define HEVCD_MPP_DECOMP_CTL1 0xd308\n#define HEVCD_MPP_DECOMP_CTL2 0xd30c\n#define HEVCD_MCRCC_CTL1 0xd3c0\n#define HEVCD_MCRCC_CTL2 0xd3c4\n#define HEVCD_MCRCC_CTL3 0xd3c8\n\n#define HEVC_DBLK_CFG0 0xd400\n#define HEVC_DBLK_CFG1 0xd404\n#define HEVC_DBLK_CFG2 0xd408\n#define HEVC_DBLK_CFG3 0xd40c\n#define HEVC_DBLK_CFG4 0xd410\n#define HEVC_DBLK_CFG5 0xd414\n#define HEVC_DBLK_CFG6 0xd418\n#define HEVC_DBLK_CFG7 0xd41c\n#define HEVC_DBLK_CFG8 0xd420\n#define HEVC_DBLK_CFG9 0xd424\n#define HEVC_DBLK_CFGA 0xd428\n#define HEVC_DBLK_STS0 0xd42c\n#define HEVC_DBLK_CFGB 0xd42c\n#define HEVC_DBLK_STS1 0xd430\n#define HEVC_DBLK_CFGE 0xd438\n\n#define HEVC_SAO_VERSION 0xd800\n#define HEVC_SAO_CTRL0 0xd804\n#define HEVC_SAO_CTRL1 0xd808\n#define HEVC_SAO_PIC_SIZE 0xd814\n#define HEVC_SAO_PIC_SIZE_LCU 0xd818\n#define HEVC_SAO_TILE_START 0xd81c\n#define HEVC_SAO_TILE_SIZE_LCU 0xd820\n#define HEVC_SAO_Y_START_ADDR 0xd82c\n#define HEVC_SAO_Y_LENGTH 0xd830\n#define HEVC_SAO_C_START_ADDR 0xd834\n#define HEVC_SAO_C_LENGTH 0xd838\n#define HEVC_SAO_Y_WPTR 0xd83c\n#define HEVC_SAO_C_WPTR 0xd840\n#define HEVC_SAO_ABV_START_ADDR 0xd844\n#define HEVC_SAO_VB_WR_START_ADDR 0xd848\n#define HEVC_SAO_VB_RD_START_ADDR 0xd84c\n#define HEVC_SAO_ABV_WPTR 0xd850\n#define HEVC_SAO_ABV_RPTR 0xd854\n#define HEVC_SAO_VB_WPTR 0xd858\n#define HEVC_SAO_VB_RPTR 0xd85c\n#define HEVC_SAO_CTRL2 0xd880\n#define HEVC_SAO_CTRL3 0xd884\n#define HEVC_SAO_CTRL4 0xd888\n#define HEVC_SAO_CTRL5 0xd88c\n#define HEVC_SAO_CTRL6 0xd890\n#define HEVC_SAO_CTRL7 0xd894\n#define HEVC_CM_BODY_START_ADDR 0xd898\n#define HEVC_CM_BODY_LENGTH 0xd89c\n#define HEVC_CM_HEADER_START_ADDR 0xd8a0\n#define HEVC_CM_HEADER_LENGTH 0xd8a4\n#define HEVC_CM_HEADER_OFFSET 0xd8ac\n#define HEVC_SAO_MMU_VH0_ADDR 0xd8e8\n#define HEVC_SAO_MMU_VH1_ADDR 0xd8ec\n\n#define HEVC_IQIT_CLK_RST_CTRL 0xdc00\n#define HEVC_IQIT_SCALELUT_WR_ADDR 0xdc08\n#define HEVC_IQIT_SCALELUT_RD_ADDR 0xdc0c\n#define HEVC_IQIT_SCALELUT_DATA 0xdc10\n\n#define HEVC_PSCALE_CTRL 0xe444\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}