$date
	Sat May 04 08:26:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! pe $end
$var wire 1 " ne $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % sig $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 " ne $end
$var wire 1 ! pe $end
$var wire 1 $ rst $end
$var wire 1 % sig $end
$var reg 1 & sig_dly $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
1$
0#
x"
0!
$end
#50
0"
0&
1#
#100
0#
#150
1!
1%
0$
1#
#200
0#
#250
0!
1&
1#
#300
1"
0%
0#
#350
0"
0&
1#
#400
0#
#450
1!
1%
1#
#500
0#
#550
0!
1&
1#
#600
1"
0%
0#
#650
0"
0&
1#
#700
0#
#750
1#
