#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c59bd0 .scope module, "testWrapper" "testWrapper" 2 5;
 .timescale 0 0;
v0x1ca5bb0_0 .var "buttons", 0 0;
v0x1ca5ca0_0 .var "clk", 0 0;
v0x1ca5d60_0 .net "leds", 3 0, L_0x1ca6090;  1 drivers
v0x1ca5e00_0 .var "switches", 1 0;
S_0x1c734b0 .scope module, "overallWrapper" "lab2_wrapper" 2 12, 3 14 0, S_0x1c59bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "sw"
    .port_info 2 /INPUT 1 "btn"
    .port_info 3 /OUTPUT 4 "led"
v0x1ca5020_0 .net "btn", 0 0, v0x1ca5bb0_0;  1 drivers
v0x1ca50e0_0 .net "clk", 0 0, v0x1ca5ca0_0;  1 drivers
v0x1ca5210_0 .net "condb0", 0 0, v0x1ca2860_0;  1 drivers
v0x1ca5310_0 .net "conds0", 0 0, v0x1ca3f10_0;  1 drivers
v0x1ca53b0_0 .net "conds1", 0 0, v0x1ca4a10_0;  1 drivers
v0x1ca54a0_0 .net "led", 3 0, L_0x1ca6090;  alias, 1 drivers
v0x1ca5540_0 .net "negb0", 0 0, v0x1ca2a10_0;  1 drivers
v0x1ca5630_0 .net "negs0", 0 0, v0x1ca40a0_0;  1 drivers
v0x1ca56d0_0 .net "negs1", 0 0, v0x1ca4b80_0;  1 drivers
v0x1ca5800_0 .net "posb0", 0 0, v0x1ca2be0_0;  1 drivers
v0x1ca58d0_0 .net "poss0", 0 0, v0x1ca4250_0;  1 drivers
v0x1ca59a0_0 .net "poss1", 0 0, v0x1ca4d50_0;  1 drivers
v0x1ca5a40_0 .net "serialout", 0 0, v0x1ca3740_0;  1 drivers
v0x1ca5ae0_0 .net "sw", 1 0, v0x1ca5e00_0;  1 drivers
L_0x1ca5ed0 .part v0x1ca5e00_0, 0, 1;
L_0x1ca5ff0 .part v0x1ca5e00_0, 1, 1;
L_0x1ca6090 .part v0x1ca33d0_0, 0, 4;
S_0x1c71800 .scope module, "butt0cond" "inputconditioner" 3 39, 4 8 0, S_0x1c734b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1c7b2d0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1c7b310 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1c71300_0 .net "clk", 0 0, v0x1ca5ca0_0;  alias, 1 drivers
v0x1ca2860_0 .var "conditioned", 0 0;
v0x1ca2920_0 .var "counter", 2 0;
v0x1ca2a10_0 .var "negativeedge", 0 0;
v0x1ca2ad0_0 .net "noisysignal", 0 0, v0x1ca5bb0_0;  alias, 1 drivers
v0x1ca2be0_0 .var "positiveedge", 0 0;
v0x1ca2ca0_0 .var "synchronizer0", 0 0;
v0x1ca2d60_0 .var "synchronizer1", 0 0;
E_0x1c73780 .event posedge, v0x1c71300_0;
S_0x1ca2ec0 .scope module, "register" "shiftregister" 3 43, 5 8 0, S_0x1c734b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1ca30b0 .param/l "width" 0 5 9, +C4<00000000000000000000000000001000>;
v0x1ca3240_0 .net "clk", 0 0, v0x1ca5ca0_0;  alias, 1 drivers
L_0x7f6d49e88018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1ca3310_0 .net "parallelDataIn", 7 0, L_0x7f6d49e88018;  1 drivers
v0x1ca33d0_0 .var "parallelDataOut", 7 0;
v0x1ca34c0_0 .net "parallelLoad", 0 0, v0x1ca2a10_0;  alias, 1 drivers
v0x1ca3590_0 .net "peripheralClkEdge", 0 0, v0x1ca4d50_0;  alias, 1 drivers
v0x1ca3680_0 .net "serialDataIn", 0 0, v0x1ca3f10_0;  alias, 1 drivers
v0x1ca3740_0 .var "serialDataOut", 0 0;
v0x1ca3800_0 .var "shiftregistermem", 7 0;
S_0x1ca3a00 .scope module, "sw0cond" "inputconditioner" 3 40, 4 8 0, S_0x1c734b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1ca3bd0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1ca3c10 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1ca3e20_0 .net "clk", 0 0, v0x1ca5ca0_0;  alias, 1 drivers
v0x1ca3f10_0 .var "conditioned", 0 0;
v0x1ca3fd0_0 .var "counter", 2 0;
v0x1ca40a0_0 .var "negativeedge", 0 0;
v0x1ca4140_0 .net "noisysignal", 0 0, L_0x1ca5ed0;  1 drivers
v0x1ca4250_0 .var "positiveedge", 0 0;
v0x1ca4310_0 .var "synchronizer0", 0 0;
v0x1ca43d0_0 .var "synchronizer1", 0 0;
S_0x1ca4530 .scope module, "sw1cond" "inputconditioner" 3 41, 4 8 0, S_0x1c734b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1ca4700 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1ca4740 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1ca4970_0 .net "clk", 0 0, v0x1ca5ca0_0;  alias, 1 drivers
v0x1ca4a10_0 .var "conditioned", 0 0;
v0x1ca4ab0_0 .var "counter", 2 0;
v0x1ca4b80_0 .var "negativeedge", 0 0;
v0x1ca4c40_0 .net "noisysignal", 0 0, L_0x1ca5ff0;  1 drivers
v0x1ca4d50_0 .var "positiveedge", 0 0;
v0x1ca4df0_0 .var "synchronizer0", 0 0;
v0x1ca4e90_0 .var "synchronizer1", 0 0;
    .scope S_0x1c71800;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ca2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca2ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca2d60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1c71800;
T_1 ;
    %wait E_0x1c73780;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca2a10_0, 0;
    %load/vec4 v0x1ca2860_0;
    %load/vec4 v0x1ca2d60_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca2920_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1ca2920_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca2920_0, 0;
    %load/vec4 v0x1ca2860_0;
    %nor/r;
    %load/vec4 v0x1ca2d60_0;
    %and;
    %assign/vec4 v0x1ca2be0_0, 0;
    %load/vec4 v0x1ca2860_0;
    %load/vec4 v0x1ca2d60_0;
    %nor/r;
    %and;
    %assign/vec4 v0x1ca2a10_0, 0;
    %load/vec4 v0x1ca2d60_0;
    %assign/vec4 v0x1ca2860_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1ca2920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1ca2920_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x1ca2ad0_0;
    %assign/vec4 v0x1ca2ca0_0, 0;
    %load/vec4 v0x1ca2ca0_0;
    %assign/vec4 v0x1ca2d60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ca3a00;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ca3fd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca43d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1ca3a00;
T_3 ;
    %wait E_0x1c73780;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca4250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca40a0_0, 0;
    %load/vec4 v0x1ca3f10_0;
    %load/vec4 v0x1ca43d0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca3fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ca3fd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca3fd0_0, 0;
    %load/vec4 v0x1ca3f10_0;
    %nor/r;
    %load/vec4 v0x1ca43d0_0;
    %and;
    %assign/vec4 v0x1ca4250_0, 0;
    %load/vec4 v0x1ca3f10_0;
    %load/vec4 v0x1ca43d0_0;
    %nor/r;
    %and;
    %assign/vec4 v0x1ca40a0_0, 0;
    %load/vec4 v0x1ca43d0_0;
    %assign/vec4 v0x1ca3f10_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1ca3fd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1ca3fd0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x1ca4140_0;
    %assign/vec4 v0x1ca4310_0, 0;
    %load/vec4 v0x1ca4310_0;
    %assign/vec4 v0x1ca43d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ca4530;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ca4ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca4e90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1ca4530;
T_5 ;
    %wait E_0x1c73780;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca4d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ca4b80_0, 0;
    %load/vec4 v0x1ca4a10_0;
    %load/vec4 v0x1ca4e90_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca4ab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ca4ab0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ca4ab0_0, 0;
    %load/vec4 v0x1ca4a10_0;
    %nor/r;
    %load/vec4 v0x1ca4e90_0;
    %and;
    %assign/vec4 v0x1ca4d50_0, 0;
    %load/vec4 v0x1ca4a10_0;
    %load/vec4 v0x1ca4e90_0;
    %nor/r;
    %and;
    %assign/vec4 v0x1ca4b80_0, 0;
    %load/vec4 v0x1ca4e90_0;
    %assign/vec4 v0x1ca4a10_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1ca4ab0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1ca4ab0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x1ca4c40_0;
    %assign/vec4 v0x1ca4df0_0, 0;
    %load/vec4 v0x1ca4df0_0;
    %assign/vec4 v0x1ca4e90_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ca2ec0;
T_6 ;
    %wait E_0x1c73780;
    %load/vec4 v0x1ca34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1ca3310_0;
    %assign/vec4 v0x1ca3800_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ca3590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1ca33d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1ca3680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ca3800_0, 0;
T_6.2 ;
T_6.1 ;
    %load/vec4 v0x1ca3800_0;
    %assign/vec4 v0x1ca33d0_0, 0;
    %load/vec4 v0x1ca3800_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1ca3740_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c59bd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca5ca0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1c59bd0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x1ca5ca0_0;
    %nor/r;
    %store/vec4 v0x1ca5ca0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1c59bd0;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "wrapper.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca5bb0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ca5e00_0, 0, 2;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ca5e00_0, 4, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ca5bb0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "wrapper.t.v";
    "./wrapper.v";
    "./inputconditioner.v";
    "./shiftregister.v";
