Loading plugins phase: Elapsed time ==> 0s.326ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.456ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.095ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PRACTICA 5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -dcpsoc3 PRACTICA 5.v -verilog
======================================================================

======================================================================
Compiling:  PRACTICA 5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -dcpsoc3 PRACTICA 5.v -verilog
======================================================================

======================================================================
Compiling:  PRACTICA 5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -dcpsoc3 -verilog PRACTICA 5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 18 04:49:21 2023


======================================================================
Compiling:  PRACTICA 5.v
Program  :   vpp
Options  :    -yv2 -q10 PRACTICA 5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 18 04:49:21 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PRACTICA 5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 129, col 48):  Note: Substituting module 'cmp_vi_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 132, col 42):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PRACTICA 5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -dcpsoc3 -verilog PRACTICA 5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 18 04:49:22 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\codegentemp\PRACTICA 5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\codegentemp\PRACTICA 5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PRACTICA 5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -dcpsoc3 -verilog PRACTICA 5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 18 04:49:22 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\codegentemp\PRACTICA 5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\codegentemp\PRACTICA 5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Segments:bLED_PWM:MODULE_1:g2:a0:gta_0\
	\Segments:bLED_PWM:MODULE_2:b_31\
	\Segments:bLED_PWM:MODULE_2:b_30\
	\Segments:bLED_PWM:MODULE_2:b_29\
	\Segments:bLED_PWM:MODULE_2:b_28\
	\Segments:bLED_PWM:MODULE_2:b_27\
	\Segments:bLED_PWM:MODULE_2:b_26\
	\Segments:bLED_PWM:MODULE_2:b_25\
	\Segments:bLED_PWM:MODULE_2:b_24\
	\Segments:bLED_PWM:MODULE_2:b_23\
	\Segments:bLED_PWM:MODULE_2:b_22\
	\Segments:bLED_PWM:MODULE_2:b_21\
	\Segments:bLED_PWM:MODULE_2:b_20\
	\Segments:bLED_PWM:MODULE_2:b_19\
	\Segments:bLED_PWM:MODULE_2:b_18\
	\Segments:bLED_PWM:MODULE_2:b_17\
	\Segments:bLED_PWM:MODULE_2:b_16\
	\Segments:bLED_PWM:MODULE_2:b_15\
	\Segments:bLED_PWM:MODULE_2:b_14\
	\Segments:bLED_PWM:MODULE_2:b_13\
	\Segments:bLED_PWM:MODULE_2:b_12\
	\Segments:bLED_PWM:MODULE_2:b_11\
	\Segments:bLED_PWM:MODULE_2:b_10\
	\Segments:bLED_PWM:MODULE_2:b_9\
	\Segments:bLED_PWM:MODULE_2:b_8\
	\Segments:bLED_PWM:MODULE_2:b_7\
	\Segments:bLED_PWM:MODULE_2:b_6\
	\Segments:bLED_PWM:MODULE_2:b_5\
	\Segments:bLED_PWM:MODULE_2:b_4\
	\Segments:bLED_PWM:MODULE_2:b_3\
	\Segments:bLED_PWM:MODULE_2:b_2\
	\Segments:bLED_PWM:MODULE_2:b_1\
	\Segments:bLED_PWM:MODULE_2:b_0\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_31\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_30\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_29\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_28\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_27\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_26\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_25\
	\Segments:bLED_PWM:MODULE_2:g2:a0:a_24\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_31\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_30\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_29\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_28\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_27\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_26\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_25\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_24\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_23\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_22\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_21\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_20\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_19\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_18\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_17\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_16\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_15\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_14\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_13\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_12\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_11\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_10\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_9\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_8\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_7\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_6\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_5\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_4\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_3\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_2\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_1\
	\Segments:bLED_PWM:MODULE_2:g2:a0:b_0\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_31\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_30\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_29\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_28\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_27\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_26\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_25\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_24\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_23\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_22\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_21\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_20\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_19\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_18\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_17\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_16\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_15\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_14\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_13\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_12\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_11\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_10\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_9\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_8\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_7\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_6\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_5\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_4\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_3\
	\Segments:bLED_PWM:MODULE_2:g2:a0:s_2\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Segments:Net_79\
	\Segments:Net_78\
	\Segments:segments_7\
	\Segments:Seg_Driver_L:control_out_7\
	\Segments:common_7\
	\Segments:Com_Driver:control_out_7\
	\Segments:common_6\
	\Segments:Com_Driver:control_out_6\
	\Segments:common_5\
	\Segments:Com_Driver:control_out_5\
	\Segments:common_4\
	\Segments:Com_Driver:control_out_4\
	\Segments:Net_127\
	\Segments:Net_124\
	\Segments:com_7\
	\Segments:com_6\
	\Segments:com_5\
	\Segments:com_4\
	\Segments:seg_23\
	\Segments:seg_22\
	\Segments:seg_21\
	\Segments:seg_20\
	\Segments:seg_19\
	\Segments:seg_18\
	\Segments:seg_17\
	\Segments:seg_16\
	\Segments:seg_15\
	\Segments:seg_14\
	\Segments:seg_13\
	\Segments:seg_12\
	\Segments:seg_11\
	\Segments:seg_10\
	\Segments:seg_9\
	\Segments:seg_8\
	\Segments:seg_7\
	Net_17
	\Contador:Net_89\
	\Contador:Net_95\
	\Contador:Net_102\

    Synthesized names
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_31\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_30\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_29\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_28\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_27\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_26\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_25\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_24\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_23\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_22\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_21\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_20\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_19\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_18\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_17\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_16\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_15\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_14\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_13\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_12\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_11\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_10\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_9\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_8\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_7\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_6\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_5\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_4\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_3\
	\Segments:bLED_PWM:add_vi_vv_MODGEN_2_2\

Deleted 149 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Button_net_0 to one
Aliasing tmpOE__SW_vel_net_0 to one
Aliasing tmpOE__Seg_net_6 to one
Aliasing tmpOE__Seg_net_5 to one
Aliasing tmpOE__Seg_net_4 to one
Aliasing tmpOE__Seg_net_3 to one
Aliasing tmpOE__Seg_net_2 to one
Aliasing tmpOE__Seg_net_1 to one
Aliasing tmpOE__Seg_net_0 to one
Aliasing tmpOE__Com_net_3 to one
Aliasing tmpOE__Com_net_2 to one
Aliasing tmpOE__Com_net_1 to one
Aliasing tmpOE__Com_net_0 to one
Aliasing \Segments:bLED_PWM:PwmDP:cs_addr_2\ to zero
Aliasing \Segments:bLED_PWM:MODULE_1:bb_1\ to one
Aliasing \Segments:bLED_PWM:MODULE_1:bb_0\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Segments:bLED_PWM:MODIN2_1\ to \Segments:bLED_PWM:MODIN1_1\
Aliasing \Segments:bLED_PWM:MODIN2_0\ to \Segments:bLED_PWM:MODIN1_0\
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Segments:Seg_Driver_L:clk\ to zero
Aliasing \Segments:Seg_Driver_L:rst\ to zero
Aliasing \Segments:Com_Driver:clk\ to zero
Aliasing \Segments:Com_Driver:rst\ to zero
Aliasing \Contador:Net_82\ to zero
Aliasing \Contador:Net_91\ to zero
Aliasing tmpOE__SW_net_0 to one
Aliasing tmpOE__LEDS_net_0 to one
Aliasing tmpOE__SW_buzz_net_0 to one
Aliasing tmpOE__Buzzer_net_0 to one
Aliasing tmpOE__DosP_net_0 to one
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_14
Aliasing Net_28D to zero
Aliasing Net_27D to zero
Aliasing Net_26D to zero
Aliasing \Segments:bLED_PWM:cnt_state_1\\D\ to \Segments:tc\\D\
Removing Rhs of wire Net_14[7] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[4]
Removing Lhs of wire tmpOE__Button_net_0[12] = one[2]
Removing Lhs of wire tmpOE__SW_vel_net_0[20] = one[2]
Removing Lhs of wire tmpOE__Seg_net_6[26] = one[2]
Removing Lhs of wire tmpOE__Seg_net_5[27] = one[2]
Removing Lhs of wire tmpOE__Seg_net_4[28] = one[2]
Removing Lhs of wire tmpOE__Seg_net_3[29] = one[2]
Removing Lhs of wire tmpOE__Seg_net_2[30] = one[2]
Removing Lhs of wire tmpOE__Seg_net_1[31] = one[2]
Removing Lhs of wire tmpOE__Seg_net_0[32] = one[2]
Removing Rhs of wire Net_7_6[33] = \Segments:segments_6\[358]
Removing Rhs of wire Net_7_6[33] = \Segments:Seg_Driver_L:control_out_6\[359]
Removing Rhs of wire Net_7_6[33] = \Segments:Seg_Driver_L:control_6\[374]
Removing Rhs of wire Net_7_5[34] = \Segments:segments_5\[360]
Removing Rhs of wire Net_7_5[34] = \Segments:Seg_Driver_L:control_out_5\[361]
Removing Rhs of wire Net_7_5[34] = \Segments:Seg_Driver_L:control_5\[375]
Removing Rhs of wire Net_7_4[35] = \Segments:segments_4\[362]
Removing Rhs of wire Net_7_4[35] = \Segments:Seg_Driver_L:control_out_4\[363]
Removing Rhs of wire Net_7_4[35] = \Segments:Seg_Driver_L:control_4\[376]
Removing Rhs of wire Net_7_3[36] = \Segments:segments_3\[364]
Removing Rhs of wire Net_7_3[36] = \Segments:Seg_Driver_L:control_out_3\[365]
Removing Rhs of wire Net_7_3[36] = \Segments:Seg_Driver_L:control_3\[377]
Removing Rhs of wire Net_7_2[37] = \Segments:segments_2\[366]
Removing Rhs of wire Net_7_2[37] = \Segments:Seg_Driver_L:control_out_2\[367]
Removing Rhs of wire Net_7_2[37] = \Segments:Seg_Driver_L:control_2\[378]
Removing Rhs of wire Net_7_1[38] = \Segments:segments_1\[368]
Removing Rhs of wire Net_7_1[38] = \Segments:Seg_Driver_L:control_out_1\[369]
Removing Rhs of wire Net_7_1[38] = \Segments:Seg_Driver_L:control_1\[379]
Removing Rhs of wire Net_7_0[39] = \Segments:segments_0\[370]
Removing Rhs of wire Net_7_0[39] = \Segments:Seg_Driver_L:control_out_0\[371]
Removing Rhs of wire Net_7_0[39] = \Segments:Seg_Driver_L:control_0\[380]
Removing Lhs of wire tmpOE__Com_net_3[57] = one[2]
Removing Lhs of wire tmpOE__Com_net_2[58] = one[2]
Removing Lhs of wire tmpOE__Com_net_1[59] = one[2]
Removing Lhs of wire tmpOE__Com_net_0[60] = one[2]
Removing Rhs of wire Net_8_3[61] = \Segments:common_3\[391]
Removing Rhs of wire Net_8_3[61] = \Segments:Com_Driver:control_out_3\[392]
Removing Rhs of wire Net_8_3[61] = \Segments:Com_Driver:control_3\[404]
Removing Rhs of wire Net_8_2[62] = \Segments:common_2\[393]
Removing Rhs of wire Net_8_2[62] = \Segments:Com_Driver:control_out_2\[394]
Removing Rhs of wire Net_8_2[62] = \Segments:Com_Driver:control_2\[405]
Removing Rhs of wire Net_8_1[63] = \Segments:common_1\[395]
Removing Rhs of wire Net_8_1[63] = \Segments:Com_Driver:control_out_1\[396]
Removing Rhs of wire Net_8_1[63] = \Segments:Com_Driver:control_1\[406]
Removing Rhs of wire Net_8_0[64] = \Segments:common_0\[397]
Removing Rhs of wire Net_8_0[64] = \Segments:Com_Driver:control_out_0\[398]
Removing Rhs of wire Net_8_0[64] = \Segments:Com_Driver:control_0\[407]
Removing Lhs of wire \Segments:Net_855\[77] = \Segments:Net_1501\[76]
Removing Lhs of wire \Segments:bLED_PWM:cnt_enable\[89] = \Segments:bLED_PWM:ctrl_0\[88]
Removing Lhs of wire \Segments:bLED_PWM:cmp_vi_vv_MODGEN_1\[96] = \Segments:bLED_PWM:MODULE_1:g2:a0:lta_0\[150]
Removing Lhs of wire \Segments:bLED_PWM:add_vi_vv_MODGEN_2_1\[97] = \Segments:bLED_PWM:MODULE_2:g2:a0:s_1\[310]
Removing Lhs of wire \Segments:bLED_PWM:add_vi_vv_MODGEN_2_0\[99] = \Segments:bLED_PWM:MODULE_2:g2:a0:s_0\[311]
Removing Lhs of wire \Segments:bLED_PWM:PwmDP:cs_addr_2\[103] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:aa_1\[134] = \Segments:bLED_PWM:MODIN1_1\[135]
Removing Lhs of wire \Segments:bLED_PWM:MODIN1_1\[135] = \Segments:bLED_PWM:init_cnt_1\[95]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:aa_0\[136] = \Segments:bLED_PWM:MODIN1_0\[137]
Removing Lhs of wire \Segments:bLED_PWM:MODIN1_0\[137] = \Segments:bLED_PWM:init_cnt_0\[98]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:bb_1\[138] = one[2]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:bb_0\[139] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:newa_1\[140] = \Segments:bLED_PWM:init_cnt_1\[95]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:newa_0\[141] = \Segments:bLED_PWM:init_cnt_0\[98]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:newb_1\[142] = one[2]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:newb_0\[143] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:dataa_1\[144] = \Segments:bLED_PWM:init_cnt_1\[95]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:dataa_0\[145] = \Segments:bLED_PWM:init_cnt_0\[98]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:datab_1\[146] = one[2]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_1:g2:a0:datab_0\[147] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_23\[192] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_22\[193] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_21\[194] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_20\[195] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_19\[196] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_18\[197] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_17\[198] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_16\[199] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_15\[200] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_14\[201] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_13\[202] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_12\[203] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_11\[204] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_10\[205] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_9\[206] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_8\[207] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_7\[208] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_6\[209] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_5\[210] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_4\[211] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_3\[212] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_2\[213] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_1\[214] = \Segments:bLED_PWM:init_cnt_1\[95]
Removing Lhs of wire \Segments:bLED_PWM:MODIN2_1\[215] = \Segments:bLED_PWM:init_cnt_1\[95]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:a_0\[216] = \Segments:bLED_PWM:init_cnt_0\[98]
Removing Lhs of wire \Segments:bLED_PWM:MODIN2_0\[217] = \Segments:bLED_PWM:init_cnt_0\[98]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[349] = one[2]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[350] = one[2]
Removing Lhs of wire \Segments:trigDMA\[351] = \Segments:Net_856\[90]
Removing Lhs of wire \Segments:Seg_Driver_L:clk\[354] = zero[13]
Removing Lhs of wire \Segments:Seg_Driver_L:rst\[355] = zero[13]
Removing Lhs of wire \Segments:Com_Driver:clk\[381] = zero[13]
Removing Lhs of wire \Segments:Com_Driver:rst\[382] = zero[13]
Removing Lhs of wire \Segments:Net_1418\[412] = \Segments:Net_856\[90]
Removing Lhs of wire \Segments:Net_1416\[416] = \Segments:tc\[94]
Removing Lhs of wire \Contador:Net_82\[460] = zero[13]
Removing Lhs of wire \Contador:Net_91\[461] = zero[13]
Removing Rhs of wire Net_20[466] = \Contador:Net_48\[462]
Removing Lhs of wire tmpOE__SW_net_0[472] = one[2]
Removing Lhs of wire tmpOE__LEDS_net_0[478] = one[2]
Removing Lhs of wire tmpOE__SW_buzz_net_0[484] = one[2]
Removing Lhs of wire tmpOE__Buzzer_net_0[491] = one[2]
Removing Lhs of wire tmpOE__DosP_net_0[497] = one[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[502] = Net_2[5]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[503] = Net_14[7]
Removing Lhs of wire Net_28D[504] = zero[13]
Removing Lhs of wire Net_27D[505] = zero[13]
Removing Lhs of wire Net_26D[506] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:cnt_state_1\\D\[512] = \Segments:tc\\D\[509]

------------------------------------------------------
Aliased 0 equations, 116 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_1:g2:a0:lta_1\' (cost = 0):
\Segments:bLED_PWM:MODULE_1:g2:a0:lta_1\ <= (not \Segments:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_1:g2:a0:gta_1\' (cost = 0):
\Segments:bLED_PWM:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_1:g2:a0:lta_0\' (cost = 0):
\Segments:bLED_PWM:MODULE_1:g2:a0:lta_0\ <= (not \Segments:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Segments:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:s_0\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:s_0\ <= (not \Segments:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Segments:bLED_PWM:init_cnt_1\ and \Segments:bLED_PWM:init_cnt_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:s_1\' (cost = 2):
\Segments:bLED_PWM:MODULE_2:g2:a0:s_1\ <= ((not \Segments:bLED_PWM:init_cnt_0\ and \Segments:bLED_PWM:init_cnt_1\)
	OR (not \Segments:bLED_PWM:init_cnt_1\ and \Segments:bLED_PWM:init_cnt_0\));

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[320] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[330] = zero[13]
Removing Lhs of wire \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[340] = zero[13]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj" -dcpsoc3 "PRACTICA 5.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.010ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 18 April 2023 04:49:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Esteban\OneDrive - Universidad de Antioquia\SEMESTRE 2023-1\DISPOSITIVOS PROGRAMABLES\INDIVIDUAL\Practica5 - copia\PRACTICA 5.cydsn\PRACTICA 5.cyprj -d CY8C5868LTI-LP039 PRACTICA 5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Segments:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_28 from registered to combinatorial
    Converted constant MacroCell: Net_27 from registered to combinatorial
    Converted constant MacroCell: Net_26 from registered to combinatorial
Assigning clock Segments_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_12
    Digital Clock 1: Automatic-assigning  clock 'Segments_ClkInternal'. Fanout=1, Signal=\Segments:Net_1501\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Segments:bLED_PWM:ClkSync\: with output requested to be synchronous
        ClockIn: Segments_ClkInternal was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Segments_ClkInternal, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Segments:bLED_PWM:cnt_state_1\, Duplicate of \Segments:tc\ 
    MacroCell: Name=\Segments:bLED_PWM:cnt_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\
        );
        Output = \Segments:bLED_PWM:cnt_state_1\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            fb => Net_2 ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_vel(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_vel(0)__PA ,
            pad => SW_vel(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pin_input => Net_7_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            pin_input => Net_7_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            pin_input => Net_7_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            pin_input => Net_7_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            pin_input => Net_7_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            pin_input => Net_7_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            pin_input => Net_7_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            pin_input => Net_8_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            pin_input => Net_8_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            pin_input => Net_8_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            pin_input => Net_8_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDS(0)__PA ,
            pad => LEDS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_buzz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_buzz(0)__PA ,
            pad => SW_buzz(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer(0)__PA ,
            pad => Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DosP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DosP(0)__PA ,
            pad => DosP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Segments:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:tc\ * \Segments:Net_1352\
            + \Segments:tc\ * !\Segments:Net_1352\
        );
        Output = \Segments:Net_1332\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=Net_14, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = Net_14 (fanout=1)

    MacroCell: Name=\Segments:Net_856\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Segments:bLED_PWM:ctrl_0\ * 
              !\Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:load_compare\
            + \Segments:bLED_PWM:ctrl_0\ * 
              !\Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:drive_pwm\
        );
        Output = \Segments:Net_856\ (fanout=1)

    MacroCell: Name=\Segments:bLED_PWM:initialization\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:bLED_PWM:ctrl_0\
            + \Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:load_compare\ * 
              !\Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:initialization\ (fanout=2)

    MacroCell: Name=\Segments:tc\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\
        );
        Output = \Segments:tc\ (fanout=3)

    MacroCell: Name=\Segments:bLED_PWM:init_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\ * 
              \Segments:bLED_PWM:init_cnt_0\
            + \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:init_cnt_1\ (fanout=3)

    MacroCell: Name=\Segments:bLED_PWM:init_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:init_cnt_0\
            + \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\ * 
              !\Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:init_cnt_0\ (fanout=2)

    MacroCell: Name=\Segments:bLED_PWM:cnt_state_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Segments:bLED_PWM:ctrl_0\ * !\Segments:bLED_PWM:load_compare\
        );
        Output = \Segments:bLED_PWM:cnt_state_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Segments:bLED_PWM:PwmDP:u0\
        PORT MAP (
            clock => \Segments:Net_1501\ ,
            cs_addr_1 => \Segments:tc\ ,
            cs_addr_0 => \Segments:bLED_PWM:cnt_state_0\ ,
            cl1_comb => \Segments:bLED_PWM:drive_pwm\ ,
            z1_comb => \Segments:bLED_PWM:load_compare\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Segments:bLED_PWM:CtlReg\
        PORT MAP (
            clock => \Segments:Net_1501\ ,
            control_7 => \Segments:bLED_PWM:ctrl_7\ ,
            control_6 => \Segments:bLED_PWM:ctrl_6\ ,
            control_5 => \Segments:bLED_PWM:ctrl_5\ ,
            control_4 => \Segments:bLED_PWM:ctrl_4\ ,
            control_3 => \Segments:bLED_PWM:ctrl_3\ ,
            control_2 => \Segments:bLED_PWM:ctrl_2\ ,
            control_1 => \Segments:bLED_PWM:ctrl_1\ ,
            control_0 => \Segments:bLED_PWM:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Segments:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Segments:Seg_Driver_L:control_7\ ,
            control_6 => Net_7_6 ,
            control_5 => Net_7_5 ,
            control_4 => Net_7_4 ,
            control_3 => Net_7_3 ,
            control_2 => Net_7_2 ,
            control_1 => Net_7_1 ,
            control_0 => Net_7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Segments:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Segments:Com_Driver:control_7\ ,
            control_6 => \Segments:Com_Driver:control_6\ ,
            control_5 => \Segments:Com_Driver:control_5\ ,
            control_4 => \Segments:Com_Driver:control_4\ ,
            control_3 => Net_8_3 ,
            control_2 => Net_8_2 ,
            control_1 => Net_8_1 ,
            control_0 => Net_8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Segments:DMA_Com\
        PORT MAP (
            dmareq => \Segments:Net_1332\ ,
            termin => zero ,
            termout => \Segments:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Segments:DMA_Seg\
        PORT MAP (
            dmareq => \Segments:Net_856\ ,
            termin => zero ,
            termout => \Segments:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Segments:DMA_BC\
        PORT MAP (
            dmareq => \Segments:tc\ ,
            termin => zero ,
            termout => \Segments:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Interrupt
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :  183 :  192 :  4.69 %
  Unique P-terms              :   13 :  371 :  384 :  3.39 %
  Total P-terms               :   13 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.152ms
Tech Mapping phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : Button(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Buzzer(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Com(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Com(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Com(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Com(3) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : DosP(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LEDS(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SW(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SW_buzz(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SW_vel(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Seg(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Seg(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Seg(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Seg(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Seg(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seg(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seg(6) (fixed)
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.633ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.75
                   Pterms :            3.25
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       2.25 :       2.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Segments:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Segments:Seg_Driver_L:control_7\ ,
        control_6 => Net_7_6 ,
        control_5 => Net_7_5 ,
        control_4 => Net_7_4 ,
        control_3 => Net_7_3 ,
        control_2 => Net_7_2 ,
        control_1 => Net_7_1 ,
        control_0 => Net_7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_14, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = Net_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Segments:Net_856\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Segments:bLED_PWM:ctrl_0\ * 
              !\Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:load_compare\
            + \Segments:bLED_PWM:ctrl_0\ * 
              !\Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:drive_pwm\
        );
        Output = \Segments:Net_856\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Segments:bLED_PWM:initialization\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:bLED_PWM:ctrl_0\
            + \Segments:bLED_PWM:initialization\ * 
              \Segments:bLED_PWM:load_compare\ * 
              !\Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:initialization\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Segments:bLED_PWM:init_cnt_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\ * 
              \Segments:bLED_PWM:init_cnt_0\
            + \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:init_cnt_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Segments:bLED_PWM:init_cnt_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:init_cnt_0\
            + \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\ * 
              !\Segments:bLED_PWM:init_cnt_1\
        );
        Output = \Segments:bLED_PWM:init_cnt_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Segments:bLED_PWM:cnt_state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Segments:bLED_PWM:ctrl_0\ * !\Segments:bLED_PWM:load_compare\
        );
        Output = \Segments:bLED_PWM:cnt_state_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Segments:tc\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Segments:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Segments:bLED_PWM:ctrl_0\ * \Segments:bLED_PWM:load_compare\
        );
        Output = \Segments:tc\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Segments:Net_1332\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Segments:tc\ * \Segments:Net_1352\
            + \Segments:tc\ * !\Segments:Net_1352\
        );
        Output = \Segments:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Segments:bLED_PWM:PwmDP:u0\
    PORT MAP (
        clock => \Segments:Net_1501\ ,
        cs_addr_1 => \Segments:tc\ ,
        cs_addr_0 => \Segments:bLED_PWM:cnt_state_0\ ,
        cl1_comb => \Segments:bLED_PWM:drive_pwm\ ,
        z1_comb => \Segments:bLED_PWM:load_compare\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Segments:bLED_PWM:CtlReg\
    PORT MAP (
        clock => \Segments:Net_1501\ ,
        control_7 => \Segments:bLED_PWM:ctrl_7\ ,
        control_6 => \Segments:bLED_PWM:ctrl_6\ ,
        control_5 => \Segments:bLED_PWM:ctrl_5\ ,
        control_4 => \Segments:bLED_PWM:ctrl_4\ ,
        control_3 => \Segments:bLED_PWM:ctrl_3\ ,
        control_2 => \Segments:bLED_PWM:ctrl_2\ ,
        control_1 => \Segments:bLED_PWM:ctrl_1\ ,
        control_0 => \Segments:bLED_PWM:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
controlcell: Name =\Segments:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Segments:Com_Driver:control_7\ ,
        control_6 => \Segments:Com_Driver:control_6\ ,
        control_5 => \Segments:Com_Driver:control_5\ ,
        control_4 => \Segments:Com_Driver:control_4\ ,
        control_3 => Net_8_3 ,
        control_2 => Net_8_2 ,
        control_1 => Net_8_1 ,
        control_0 => Net_8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Interrupt
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Segments:DMA_BC\
        PORT MAP (
            dmareq => \Segments:tc\ ,
            termin => zero ,
            termout => \Segments:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Segments:DMA_Com\
        PORT MAP (
            dmareq => \Segments:Net_1332\ ,
            termin => zero ,
            termout => \Segments:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Segments:DMA_Seg\
        PORT MAP (
            dmareq => \Segments:Net_856\ ,
            termin => zero ,
            termout => \Segments:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        fb => Net_2 ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DosP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DosP(0)__PA ,
        pad => DosP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW_vel(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_vel(0)__PA ,
        pad => SW_vel(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW_buzz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_buzz(0)__PA ,
        pad => SW_buzz(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = LEDS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDS(0)__PA ,
        pad => LEDS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pin_input => Net_7_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        pin_input => Net_7_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        pin_input => Net_7_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        pin_input => Net_7_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        pin_input => Net_7_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        pin_input => Net_7_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        pin_input => Net_7_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer(0)__PA ,
        pad => Buzzer(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        pin_input => Net_8_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        pin_input => Net_8_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        pin_input => Net_8_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        pin_input => Net_8_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_12 ,
            dclk_0 => Net_12_local ,
            dclk_glb_1 => \Segments:Net_1501\ ,
            dclk_1 => \Segments:Net_1501_local\ ,
            dclk_glb_2 => Net_1 ,
            dclk_2 => Net_1_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Contador:CounterHW\
        PORT MAP (
            clock => Net_12 ,
            enable => __ZERO__ ,
            tc => Net_20 ,
            cmp => \Contador:Net_47\ ,
            irq => \Contador:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   0 |   2 |     * |      NONE |     HI_Z_DIGITAL |  Button(0) | FB(Net_2)
     |   3 |     * |      NONE |         CMOS_OUT |    DosP(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      SW(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  SW_vel(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL | SW_buzz(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   1 |   7 |     * |      NONE |         CMOS_OUT |    LEDS(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     Seg(0) | In(Net_7_0)
     |   1 |     * |      NONE |         CMOS_OUT |     Seg(1) | In(Net_7_1)
     |   2 |     * |      NONE |         CMOS_OUT |     Seg(2) | In(Net_7_2)
     |   3 |     * |      NONE |         CMOS_OUT |     Seg(3) | In(Net_7_3)
     |   4 |     * |      NONE |         CMOS_OUT |     Seg(4) | In(Net_7_4)
     |   5 |     * |      NONE |         CMOS_OUT |     Seg(5) | In(Net_7_5)
     |   6 |     * |      NONE |         CMOS_OUT |     Seg(6) | In(Net_7_6)
     |   7 |     * |      NONE |         CMOS_OUT |  Buzzer(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     Com(0) | In(Net_8_0)
     |   1 |     * |      NONE |         CMOS_OUT |     Com(1) | In(Net_8_1)
     |   2 |     * |      NONE |         CMOS_OUT |     Com(2) | In(Net_8_2)
     |   3 |     * |      NONE |         CMOS_OUT |     Com(3) | In(Net_8_3)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.081ms
Digital Placement phase: Elapsed time ==> 1s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PRACTICA 5_r.vh2" --pcf-path "PRACTICA 5.pco" --des-name "PRACTICA 5" --dsf-path "PRACTICA 5.dsf" --sdc-path "PRACTICA 5.sdc" --lib-path "PRACTICA 5_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PRACTICA 5_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.467ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.433ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.008ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.013ms
API generation phase: Elapsed time ==> 3s.330ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.001ms
