 
****************************************
Report : qor
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec  5 21:15:51 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.68
  Critical Path Slack:          -0.21
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -3.29
  No. of Violating Paths:       29.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                670
  Buf/Inv Cell Count:             187
  Buf Cell Count:                   4
  Inv Cell Count:                 183
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       588
  Sequential Cell Count:           82
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1263.240015
  Noncombinational Area:   642.239988
  Buf/Inv Area:            213.840008
  Total Buffer Area:             5.76
  Total Inverter Area:         208.08
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1905.480003
  Design Area:            1905.480003


  Design Rules
  -----------------------------------
  Total Number of Nets:           688
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-16.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  1.95
  Mapping Optimization:               11.48
  -----------------------------------------
  Overall Compile Time:               20.54
  Overall Compile Wall Clock Time:    21.89

  --------------------------------------------------------------------

  Design  WNS: 0.21  TNS: 3.29  Number of Violating Paths: 29


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
