# RISC-V Pipelined CPU
RISC-V Pipelined CPU executing with fetch, decode, execute, memory and writeback cycles

Further debugging needed, but mostly working in simulation. 

Plan on using Vivado toolchain to synthesize code and emulate code on an fpga