// Seed: 1512108025
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    output tri1 id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    output supply1 id_18
);
  assign {1'h0, id_1, 1, 1 < 1, id_10 + 1, 1} = 1;
  module_0();
endmodule
