\hypertarget{icl_8hh_source}{}\doxysection{icl.\+hh}
\label{icl_8hh_source}\index{icl.hh@{icl.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::icl\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} icl : uint64\_t \{}
\DoxyCodeLine{00005         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00006         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00009         SQ\_MISC = 0x00f4, \textcolor{comment}{// SuperQueue miscellaneous.}}
\DoxyCodeLine{00010         SQ\_MISC\_\_MASK\_\_INTEL\_ICL\_SQ\_MISC\_\_SQ\_FULL = 0x0400ull, \textcolor{comment}{// Cycles the thread is active and superQ cannot take any more entries.}}
\DoxyCodeLine{00011         SQ\_MISC\_\_MASK\_\_INTEL\_ICL\_SQ\_MISC\_\_BUS\_LOCK = 0x1000ull, \textcolor{comment}{// Counts bus locks}}
\DoxyCodeLine{00012         L2\_LINES\_OUT = 0x00f2, \textcolor{comment}{// L2 lines evicted.}}
\DoxyCodeLine{00013         L2\_LINES\_OUT\_\_MASK\_\_INTEL\_ICL\_L2\_LINES\_OUT\_\_USELESS\_HWPF = 0x0400ull, \textcolor{comment}{// Cache lines that have been L2 hardware prefetched but not used by demand accesses}}
\DoxyCodeLine{00014         L2\_LINES\_OUT\_\_MASK\_\_INTEL\_ICL\_L2\_LINES\_OUT\_\_NON\_SILENT = 0x0200ull, \textcolor{comment}{// Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.}}
\DoxyCodeLine{00015         L2\_LINES\_OUT\_\_MASK\_\_INTEL\_ICL\_L2\_LINES\_OUT\_\_SILENT = 0x0100ull, \textcolor{comment}{// Non-\/modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.}}
\DoxyCodeLine{00016         L2\_LINES\_IN = 0x00f1, \textcolor{comment}{// L2 lines allocated.}}
\DoxyCodeLine{00017         L2\_LINES\_IN\_\_MASK\_\_INTEL\_ICL\_L2\_LINES\_IN\_\_ALL = 0x1f00ull, \textcolor{comment}{// L2 cache lines filling L2}}
\DoxyCodeLine{00018         L2\_TRANS = 0x00f0, \textcolor{comment}{// L2 transactions.}}
\DoxyCodeLine{00019         L2\_TRANS\_\_MASK\_\_INTEL\_ICL\_L2\_TRANS\_\_L2\_WB = 0x4000ull, \textcolor{comment}{// L2 writebacks that access L2 cache}}
\DoxyCodeLine{00020         BACLEARS = 0x00e6, \textcolor{comment}{// Branch re-\/steers.}}
\DoxyCodeLine{00021         BACLEARS\_\_MASK\_\_INTEL\_ICL\_BACLEARS\_\_ANY = 0x0100ull, \textcolor{comment}{// Counts the total number when the front end is resteered}}
\DoxyCodeLine{00022         MEM\_LOAD\_L3\_HIT\_RETIRED = 0x00d2, \textcolor{comment}{// L3 hit load uops retired.}}
\DoxyCodeLine{00023         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x0800ull, \textcolor{comment}{// Retired load instructions whose data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00024         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x0400ull, \textcolor{comment}{// Retired load instructions whose data sources were HitM responses from shared L3}}
\DoxyCodeLine{00025         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x0200ull, \textcolor{comment}{// Retired load instructions whose data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00026         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x0100ull, \textcolor{comment}{// Retired load instructions whose data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache.}}
\DoxyCodeLine{00027         MEM\_LOAD\_RETIRED = 0x00d1, \textcolor{comment}{// Retired load uops.}}
\DoxyCodeLine{00028         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_FB\_HIT = 0x4000ull, \textcolor{comment}{// Number of completed demand load requests that missed the L1}}
\DoxyCodeLine{00029         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L3\_MISS = 0x2000ull, \textcolor{comment}{// Retired load instructions missed L3 cache as data sources}}
\DoxyCodeLine{00030         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L2\_MISS = 0x1000ull, \textcolor{comment}{// Retired load instructions missed L2 cache as data sources}}
\DoxyCodeLine{00031         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L1\_MISS = 0x0800ull, \textcolor{comment}{// Retired load instructions missed L1 cache as data sources}}
\DoxyCodeLine{00032         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L3\_HIT = 0x0400ull, \textcolor{comment}{// Retired load instructions with L3 cache hits as data sources}}
\DoxyCodeLine{00033         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x0200ull, \textcolor{comment}{// Retired load instructions with L2 cache hits as data sources}}
\DoxyCodeLine{00034         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_L1\_HIT = 0x0100ull, \textcolor{comment}{// Retired load instructions with L1 cache hits as data sources}}
\DoxyCodeLine{00035         MEM\_LOAD\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_RETIRED\_\_LOCAL\_PMM = 0x8000ull, \textcolor{comment}{// Retired load instructions with local Intel Optane DC persistent memory as the data source where the data request missed all caches.}}
\DoxyCodeLine{00036         MEM\_INST\_RETIRED = 0x00d0, \textcolor{comment}{// Memory instructions retired.}}
\DoxyCodeLine{00037         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_ALL\_STORES = 0x8200ull, \textcolor{comment}{// All retired store instructions.}}
\DoxyCodeLine{00038         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_ALL\_LOADS = 0x8100ull, \textcolor{comment}{// All retired load instructions.}}
\DoxyCodeLine{00039         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_SPLIT\_STORES = 0x4200ull, \textcolor{comment}{// Retired store instructions that split across a cacheline boundary.}}
\DoxyCodeLine{00040         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_SPLIT\_LOADS = 0x4100ull, \textcolor{comment}{// Retired load instructions that split across a cacheline boundary.}}
\DoxyCodeLine{00041         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_LOCK\_LOADS = 0x2100ull, \textcolor{comment}{// Retired load instructions with locked access.}}
\DoxyCodeLine{00042         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200ull, \textcolor{comment}{// Retired store instructions that miss the STLB.}}
\DoxyCodeLine{00043         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100ull, \textcolor{comment}{// Retired load instructions that miss the STLB.}}
\DoxyCodeLine{00044         MEM\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_INST\_RETIRED\_\_ANY = 0x8300ull, \textcolor{comment}{// All retired memory instructions.}}
\DoxyCodeLine{00045         MEM\_LOAD\_L3\_MISS\_RETIRED = 0x00d3, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from local dram}}
\DoxyCodeLine{00046         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_PMM = 0x1000ull, \textcolor{comment}{// Retired load instructions with remote Intel Optane DC persistent memory as the data source where the data request missed all caches.}}
\DoxyCodeLine{00047         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x0800ull, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00048         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x0400ull, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00049         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x0200ull, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00050         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x0100ull, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from local dram}}
\DoxyCodeLine{00051         MEM\_TRANS\_RETIRED = 0x00cd, \textcolor{comment}{// Memory transactions retired}}
\DoxyCodeLine{00052         MEM\_TRANS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_TRANS\_RETIRED\_\_LOAD\_LATENCY = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00053         MISC\_RETIRED = 0x00cc, \textcolor{comment}{// Miscellaneous retired events.}}
\DoxyCodeLine{00054         MISC\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MISC\_RETIRED\_\_PAUSE\_INST = 0x4000ull, \textcolor{comment}{// Number of retired PAUSE instructions.}}
\DoxyCodeLine{00055         MISC\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MISC\_RETIRED\_\_LBR\_INSERTS = 0x2000ull, \textcolor{comment}{// Increments whenever there is an update to the LBR array.}}
\DoxyCodeLine{00056         RTM\_RETIRED = 0x00c9, \textcolor{comment}{// RTM (Restricted Transaction Memory) execution.}}
\DoxyCodeLine{00057         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_ABORTED\_EVENTS = 0x8000ull, \textcolor{comment}{// Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)}}
\DoxyCodeLine{00058         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_ABORTED\_MEMTYPE = 0x4000ull, \textcolor{comment}{// Number of times an RTM execution aborted due to incompatible memory type}}
\DoxyCodeLine{00059         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_ABORTED\_UNFRIENDLY = 0x2000ull, \textcolor{comment}{// Number of times an RTM execution aborted due to HLE-\/unfriendly instructions}}
\DoxyCodeLine{00060         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_ABORTED\_MEM = 0x0800ull, \textcolor{comment}{// Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)}}
\DoxyCodeLine{00061         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_ABORTED = 0x0400ull, \textcolor{comment}{// Number of times an RTM execution aborted.}}
\DoxyCodeLine{00062         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_COMMIT = 0x0200ull, \textcolor{comment}{// Number of times an RTM execution successfully committed}}
\DoxyCodeLine{00063         RTM\_RETIRED\_\_MASK\_\_INTEL\_ICL\_RTM\_RETIRED\_\_START = 0x0100ull, \textcolor{comment}{// Number of times an RTM execution started.}}
\DoxyCodeLine{00064         HLE\_RETIRED = 0x00c8, \textcolor{comment}{// HLE (Hardware Lock Elision) execution.}}
\DoxyCodeLine{00065         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_ABORTED\_EVENTS = 0x8000ull, \textcolor{comment}{// Number of times an HLE execution aborted due to unfriendly events (such as interrupts).}}
\DoxyCodeLine{00066         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_ABORTED\_UNFRIENDLY = 0x2000ull, \textcolor{comment}{// Number of times an HLE execution aborted due to HLE-\/unfriendly instructions and certain unfriendly events (such as AD assists etc.).}}
\DoxyCodeLine{00067         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_ABORTED\_MEM = 0x0800ull, \textcolor{comment}{// Number of times an HLE execution aborted due to various memory events (e.g.}}
\DoxyCodeLine{00068         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_ABORTED = 0x0400ull, \textcolor{comment}{// Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).}}
\DoxyCodeLine{00069         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_COMMIT = 0x0200ull, \textcolor{comment}{// Number of times an HLE execution successfully committed}}
\DoxyCodeLine{00070         HLE\_RETIRED\_\_MASK\_\_INTEL\_ICL\_HLE\_RETIRED\_\_START = 0x0100ull, \textcolor{comment}{// Number of times an HLE execution started.}}
\DoxyCodeLine{00071         FP\_ARITH\_INST\_RETIRED = 0x00c7, \textcolor{comment}{// Floating-\/point instructions retired.}}
\DoxyCodeLine{00072         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_512B\_PACKED\_SINGLE = 0x8000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 512-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations}}
\DoxyCodeLine{00073         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_512B\_PACKED\_DOUBLE = 0x4000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 512-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00074         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_256B\_PACKED\_SINGLE = 0x2000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 256-\/bit packed single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00075         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_256B\_PACKED\_DOUBLE = 0x1000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 256-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations}}
\DoxyCodeLine{00076         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_128B\_PACKED\_SINGLE = 0x0800ull, \textcolor{comment}{// Number of SSE/AVX computational 128-\/bit packed single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations}}
\DoxyCodeLine{00077         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_128B\_PACKED\_DOUBLE = 0x0400ull, \textcolor{comment}{// Counts number of SSE/AVX computational 128-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations}}
\DoxyCodeLine{00078         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x0200ull, \textcolor{comment}{// Counts number of SSE/AVX computational scalar single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-\/point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.}}
\DoxyCodeLine{00079         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x0100ull, \textcolor{comment}{// Counts number of SSE/AVX computational scalar double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-\/point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.}}
\DoxyCodeLine{00080         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR = 0x0300ull, \textcolor{comment}{// Number of SSE/AVX computational scalar floating-\/point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar}}
\DoxyCodeLine{00081         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_4\_FLOPS = 0x1800ull, \textcolor{comment}{// Number of SSE/AVX computational 128-\/bit packed single and 256-\/bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations}}
\DoxyCodeLine{00082         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_8\_FLOPS = 0x6000ull, \textcolor{comment}{// Number of SSE/AVX computational 256-\/bit packed single precision and 512-\/bit packed double precision  FP instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00083         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_VECTOR = 0xfc00ull, \textcolor{comment}{// Number of any Vector retired FP arithmetic instructions}}
\DoxyCodeLine{00084         FP\_ARITH = 0x00c7, \textcolor{comment}{// Floating-\/point instructions retired.}}
\DoxyCodeLine{00085         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_512B\_PACKED\_SINGLE = 0x8000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 512-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations}}
\DoxyCodeLine{00086         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_512B\_PACKED\_DOUBLE = 0x4000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 512-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00087         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_256B\_PACKED\_SINGLE = 0x2000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 256-\/bit packed single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00088         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_256B\_PACKED\_DOUBLE = 0x1000ull, \textcolor{comment}{// Counts number of SSE/AVX computational 256-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations}}
\DoxyCodeLine{00089         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_128B\_PACKED\_SINGLE = 0x0800ull, \textcolor{comment}{// Number of SSE/AVX computational 128-\/bit packed single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations}}
\DoxyCodeLine{00090         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_128B\_PACKED\_DOUBLE = 0x0400ull, \textcolor{comment}{// Counts number of SSE/AVX computational 128-\/bit packed double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations}}
\DoxyCodeLine{00091         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x0200ull, \textcolor{comment}{// Counts number of SSE/AVX computational scalar single precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-\/point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.}}
\DoxyCodeLine{00092         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x0100ull, \textcolor{comment}{// Counts number of SSE/AVX computational scalar double precision floating-\/point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-\/point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using this event.}}
\DoxyCodeLine{00093         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_SCALAR = 0x0300ull, \textcolor{comment}{// Number of SSE/AVX computational scalar floating-\/point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar}}
\DoxyCodeLine{00094         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_4\_FLOPS = 0x1800ull, \textcolor{comment}{// Number of SSE/AVX computational 128-\/bit packed single and 256-\/bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations}}
\DoxyCodeLine{00095         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_8\_FLOPS = 0x6000ull, \textcolor{comment}{// Number of SSE/AVX computational 256-\/bit packed single precision and 512-\/bit packed double precision  FP instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations}}
\DoxyCodeLine{00096         FP\_ARITH\_\_MASK\_\_INTEL\_ICL\_FP\_ARITH\_INST\_RETIRED\_\_VECTOR = 0xfc00ull, \textcolor{comment}{// Number of any Vector retired FP arithmetic instructions}}
\DoxyCodeLine{00097         FRONTEND\_RETIRED = 0x01c6, \textcolor{comment}{// Precise frontend retired events.}}
\DoxyCodeLine{00098         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_1 = 0x50010600ull, \textcolor{comment}{// Retired instructions after front-\/end starvation of at least 1 cycle}}
\DoxyCodeLine{00099         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_2\_BUBBLES\_GE\_1 = 0x10020600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end had at least 1 bubble-\/slot for a period of 2 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00100         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_512 = 0x52000600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 512 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00101         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_256 = 0x51000600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 256 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00102         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_128 = 0x50800600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 128 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00103         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_64 = 0x50400600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 64 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00104         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_32 = 0x50200600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 32 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00105         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_16 = 0x50100600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 16 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00106         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_8 = 0x50080600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 8 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00107         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_4 = 0x50040600ull, \textcolor{comment}{// Retired instructions that are fetched after an interval where the front-\/end delivered no uops for a period of 4 cycles which was not interrupted by a back-\/end stall.}}
\DoxyCodeLine{00108         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_LATENCY\_GE\_2 = 0x50020600ull, \textcolor{comment}{// Retired instructions after front-\/end starvation of at least 2 cycles}}
\DoxyCodeLine{00109         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_STLB\_MISS = 0x1500ull, \textcolor{comment}{// Retired Instructions who experienced STLB (2nd level TLB) true miss.}}
\DoxyCodeLine{00110         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_ITLB\_MISS = 0x1400ull, \textcolor{comment}{// Retired Instructions who experienced iTLB true miss.}}
\DoxyCodeLine{00111         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_L2\_MISS = 0x1300ull, \textcolor{comment}{// Retired Instructions who experienced Instruction L2 Cache true miss.}}
\DoxyCodeLine{00112         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_L1I\_MISS = 0x1200ull, \textcolor{comment}{// Retired Instructions who experienced Instruction L1 Cache true miss.}}
\DoxyCodeLine{00113         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_DSB\_MISS = 0x1100ull, \textcolor{comment}{// Retired Instructions experiencing a critical DSB miss.}}
\DoxyCodeLine{00114         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_ANY\_DSB\_MISS = 0x0100ull, \textcolor{comment}{// Retired Instructions experiencing a DSB miss.}}
\DoxyCodeLine{00115         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_IDQ\_4\_BUBBLES = (4 << 20 | 0x6) << 8, \textcolor{comment}{// Retired instructions after an interval where the front-\/end did not deliver any uops (4 bubbles) for a period determined by the fe\_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00116         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_IDQ\_3\_BUBBLES = (3 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe\_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00117         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_IDQ\_2\_BUBBLES = (2 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe\_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00118         FRONTEND\_RETIRED\_\_MASK\_\_INTEL\_ICL\_FRONTEND\_RETIRED\_\_IDQ\_1\_BUBBLE = (1 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 3 uops (1 bubble) for a period determined by the fe\_thres modifier (set to 1 cycle by default) and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00119         BR\_MISP\_RETIRED = 0x00c5, \textcolor{comment}{// Mispredicted branch instructions retired.}}
\DoxyCodeLine{00120         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_INDIRECT = 0x8000ull, \textcolor{comment}{// All miss-\/predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).}}
\DoxyCodeLine{00121         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_NEAR\_TAKEN = 0x2000ull, \textcolor{comment}{// Number of near branch instructions retired that were mispredicted and taken.}}
\DoxyCodeLine{00122         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_COND = 0x1100ull, \textcolor{comment}{// Mispredicted conditional branch instructions retired.}}
\DoxyCodeLine{00123         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_COND\_NTAKEN = 0x1000ull, \textcolor{comment}{// Mispredicted non-\/taken conditional branch instructions retired.}}
\DoxyCodeLine{00124         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_INDIRECT\_CALL = 0x0200ull, \textcolor{comment}{// Mispredicted indirect CALL instructions retired.}}
\DoxyCodeLine{00125         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_COND\_TAKEN = 0x0100ull, \textcolor{comment}{// number of branch instructions retired that were mispredicted and taken.}}
\DoxyCodeLine{00126         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000ull, \textcolor{comment}{// All mispredicted branch instructions retired.}}
\DoxyCodeLine{00127         BR\_INST\_RETIRED = 0x00c4, \textcolor{comment}{// Branch instructions retired.}}
\DoxyCodeLine{00128         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_INDIRECT = 0x8000ull, \textcolor{comment}{// Indirect near branch instructions retired (excluding returns)}}
\DoxyCodeLine{00129         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0x4000ull, \textcolor{comment}{// Far branch instructions retired.}}
\DoxyCodeLine{00130         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_NEAR\_TAKEN = 0x2000ull, \textcolor{comment}{// Taken branch instructions retired.}}
\DoxyCodeLine{00131         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_COND = 0x1100ull, \textcolor{comment}{// Conditional branch instructions retired.}}
\DoxyCodeLine{00132         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_COND\_NTAKEN = 0x1000ull, \textcolor{comment}{// Not taken branch instructions retired.}}
\DoxyCodeLine{00133         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_NEAR\_RETURN = 0x0800ull, \textcolor{comment}{// Return instructions retired.}}
\DoxyCodeLine{00134         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x0200ull, \textcolor{comment}{// Direct and indirect near call instructions retired.}}
\DoxyCodeLine{00135         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_COND\_TAKEN = 0x0100ull, \textcolor{comment}{// Taken conditional branch instructions retired.}}
\DoxyCodeLine{00136         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0000ull, \textcolor{comment}{// All branch instructions retired.}}
\DoxyCodeLine{00137         MACHINE\_CLEARS = 0x00c3, \textcolor{comment}{// Machine clear asserted.}}
\DoxyCodeLine{00138         MACHINE\_CLEARS\_\_MASK\_\_INTEL\_ICL\_MACHINE\_CLEARS\_\_SMC = 0x0400ull, \textcolor{comment}{// Self-\/modifying code (SMC) detected.}}
\DoxyCodeLine{00139         MACHINE\_CLEARS\_\_MASK\_\_INTEL\_ICL\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x0200ull, \textcolor{comment}{// Number of machine clears due to memory ordering conflicts.}}
\DoxyCodeLine{00140         MACHINE\_CLEARS\_\_MASK\_\_INTEL\_ICL\_MACHINE\_CLEARS\_\_COUNT = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Number of machine clears (nukes) of any type.}}
\DoxyCodeLine{00141         UOPS\_RETIRED = 0x00c2, \textcolor{comment}{// Retired uops.}}
\DoxyCodeLine{00142         UOPS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_UOPS\_RETIRED\_\_SLOTS = 0x0200ull, \textcolor{comment}{// Retirement slots used.}}
\DoxyCodeLine{00143         UOPS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_UOPS\_RETIRED\_\_TOTAL\_CYCLES = 0x0200ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0xa << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with less than 10 actually retired uops.}}
\DoxyCodeLine{00144         UOPS\_RETIRED\_\_MASK\_\_INTEL\_ICL\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x0200ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles without actually retired uops.}}
\DoxyCodeLine{00145         ASSISTS = 0x00c1, \textcolor{comment}{// Software assist.}}
\DoxyCodeLine{00146         ASSISTS\_\_MASK\_\_INTEL\_ICL\_ASSISTS\_\_ANY = 0x0700ull, \textcolor{comment}{// Number of occurrences where a microcode assist is invoked by hardware.}}
\DoxyCodeLine{00147         ASSISTS\_\_MASK\_\_INTEL\_ICL\_ASSISTS\_\_FP = 0x0200ull, \textcolor{comment}{// Counts all microcode FP assists.}}
\DoxyCodeLine{00148         TLB\_FLUSH = 0x00bd, \textcolor{comment}{// Data TLB flushes.}}
\DoxyCodeLine{00149         TLB\_FLUSH\_\_MASK\_\_INTEL\_ICL\_TLB\_FLUSH\_\_STLB\_ANY = 0x2000ull, \textcolor{comment}{// STLB flush attempts}}
\DoxyCodeLine{00150         TLB\_FLUSH\_\_MASK\_\_INTEL\_ICL\_TLB\_FLUSH\_\_DTLB\_THREAD = 0x0100ull, \textcolor{comment}{// DTLB flush attempts of the thread-\/specific entries}}
\DoxyCodeLine{00151         UOPS\_EXECUTED = 0x00b1, \textcolor{comment}{// Uops executed.}}
\DoxyCodeLine{00152         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_X87 = 0x1000ull, \textcolor{comment}{// Counts the number of x87 uops dispatched.}}
\DoxyCodeLine{00153         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_4 = 0x0200ull | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles at least 4 micro-\/op is executed from any thread on physical core.}}
\DoxyCodeLine{00154         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_3 = 0x0200ull | (0x3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles at least 3 micro-\/op is executed from any thread on physical core.}}
\DoxyCodeLine{00155         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_2 = 0x0200ull | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles at least 2 micro-\/op is executed from any thread on physical core.}}
\DoxyCodeLine{00156         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_1 = 0x0200ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles at least 1 micro-\/op is executed from any thread on physical core.}}
\DoxyCodeLine{00157         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CORE = 0x0200ull, \textcolor{comment}{// Number of uops executed on the core.}}
\DoxyCodeLine{00158         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CYCLES\_GE\_4 = 0x0100ull | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 4 uops were executed per-\/thread}}
\DoxyCodeLine{00159         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CYCLES\_GE\_3 = 0x0100ull | (0x3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 3 uops were executed per-\/thread}}
\DoxyCodeLine{00160         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CYCLES\_GE\_2 = 0x0100ull | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 2 uops were executed per-\/thread}}
\DoxyCodeLine{00161         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_CYCLES\_GE\_1 = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 uop was executed per-\/thread}}
\DoxyCodeLine{00162         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_STALL\_CYCLES = 0x0100ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts number of cycles no uops were dispatched to be executed on this thread.}}
\DoxyCodeLine{00163         UOPS\_EXECUTED\_\_MASK\_\_INTEL\_ICL\_UOPS\_EXECUTED\_\_THREAD = 0x0100ull, \textcolor{comment}{// Counts the number of uops to be executed per-\/thread each cycle.}}
\DoxyCodeLine{00164         OFFCORE\_REQUESTS = 0x00b0, \textcolor{comment}{// Requests sent to uncore.}}
\DoxyCodeLine{00165         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_ALL\_REQUESTS = 0x8000ull, \textcolor{comment}{// Any memory transaction that reached the SQ.}}
\DoxyCodeLine{00166         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000ull, \textcolor{comment}{// Demand Data Read requests who miss L3 cache}}
\DoxyCodeLine{00167         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_ALL\_DATA\_RD = 0x0800ull, \textcolor{comment}{// Demand and prefetch data reads}}
\DoxyCodeLine{00168         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x0400ull, \textcolor{comment}{// Demand RFO requests including regular RFOs}}
\DoxyCodeLine{00169         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_DEMAND\_DATA\_RD = 0x0100ull, \textcolor{comment}{// Demand Data Read requests sent to uncore}}
\DoxyCodeLine{00170         OFFCORE\_REQUESTS\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_\_DEMAND\_CODE\_RD = 0x0200ull, \textcolor{comment}{// Counts cacheable and non-\/cacheable code reads to the core.}}
\DoxyCodeLine{00171         DSB2MITE\_SWITCHES = 0x00ab, \textcolor{comment}{// Number of DSB to MITE switches.}}
\DoxyCodeLine{00172         DSB2MITE\_SWITCHES\_\_MASK\_\_INTEL\_ICL\_DSB2MITE\_SWITCHES\_\_COUNT = 0x0200ull | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// DSB-\/to-\/MITE transitions count.}}
\DoxyCodeLine{00173         DSB2MITE\_SWITCHES\_\_MASK\_\_INTEL\_ICL\_DSB2MITE\_SWITCHES\_\_PENALTY\_CYCLES = 0x0200ull, \textcolor{comment}{// DSB-\/to-\/MITE switch true penalty cycles.}}
\DoxyCodeLine{00174         LSD = 0x00a8, \textcolor{comment}{// LSD (Loop stream detector) operations.}}
\DoxyCodeLine{00175         LSD\_\_MASK\_\_INTEL\_ICL\_LSD\_\_CYCLES\_OK = 0x0100ull | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles optimal number of Uops delivered by the LSD}}
\DoxyCodeLine{00176         LSD\_\_MASK\_\_INTEL\_ICL\_LSD\_\_CYCLES\_ACTIVE = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Uops delivered by the LSD}}
\DoxyCodeLine{00177         LSD\_\_MASK\_\_INTEL\_ICL\_LSD\_\_UOPS = 0x0100ull, \textcolor{comment}{// Number of Uops delivered by the LSD.}}
\DoxyCodeLine{00178         EXE\_ACTIVITY = 0x00a6, \textcolor{comment}{// Execution activity}}
\DoxyCodeLine{00179         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_EXE\_BOUND\_0\_PORTS = 0x8000ull, \textcolor{comment}{// Cycles where no uops were executed}}
\DoxyCodeLine{00180         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_BOUND\_ON\_STORES = 0x4000ull | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where the Store Buffer was full and no loads caused an execution stall.}}
\DoxyCodeLine{00181         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_4\_PORTS\_UTIL = 0x1000ull, \textcolor{comment}{// Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.}}
\DoxyCodeLine{00182         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_3\_PORTS\_UTIL = 0x0800ull, \textcolor{comment}{// Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.}}
\DoxyCodeLine{00183         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_2\_PORTS\_UTIL = 0x0400ull, \textcolor{comment}{// Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.}}
\DoxyCodeLine{00184         EXE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_EXE\_ACTIVITY\_\_1\_PORTS\_UTIL = 0x0200ull, \textcolor{comment}{// Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.}}
\DoxyCodeLine{00185         CYCLE\_ACTIVITY = 0x00a3, \textcolor{comment}{// Stalled cycles.}}
\DoxyCodeLine{00186         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_STALLS\_MEM\_ANY = 0x1400ull | (0x14 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while memory subsystem has an outstanding load.}}
\DoxyCodeLine{00187         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_CYCLES\_MEM\_ANY = 0x1000ull | (0x10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles while memory subsystem has an outstanding load.}}
\DoxyCodeLine{00188         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_STALLS\_L1D\_MISS = 0x0c00ull | (0xc << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while L1 cache miss demand load is outstanding.}}
\DoxyCodeLine{00189         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_CYCLES\_L1D\_MISS = 0x0800ull | (0x8 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles while L1 cache miss demand load is outstanding.}}
\DoxyCodeLine{00190         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_STALLS\_L3\_MISS = 0x0600ull | (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while L3 cache miss demand load is outstanding.}}
\DoxyCodeLine{00191         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_STALLS\_L2\_MISS = 0x0500ull | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while L2 cache miss demand load is outstanding.}}
\DoxyCodeLine{00192         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_STALLS\_TOTAL = 0x0400ull | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total execution stalls.}}
\DoxyCodeLine{00193         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_CYCLES\_L3\_MISS = 0x0200ull | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles while L3 cache miss demand load is outstanding.}}
\DoxyCodeLine{00194         CYCLE\_ACTIVITY\_\_MASK\_\_INTEL\_ICL\_CYCLE\_ACTIVITY\_\_CYCLES\_L2\_MISS = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles while L2 cache miss demand load is outstanding.}}
\DoxyCodeLine{00195         RESOURCE\_STALLS = 0x00a2, \textcolor{comment}{// Cycles where Allocation is stalled due to Resource Related reasons.}}
\DoxyCodeLine{00196         RESOURCE\_STALLS\_\_MASK\_\_INTEL\_ICL\_RESOURCE\_STALLS\_\_SB = 0x0800ull, \textcolor{comment}{// Cycles stalled due to no store buffers available. (not including draining form sync).}}
\DoxyCodeLine{00197         RESOURCE\_STALLS\_\_MASK\_\_INTEL\_ICL\_RESOURCE\_STALLS\_\_SCOREBOARD = 0x0200ull, \textcolor{comment}{// Counts cycles where the pipeline is stalled due to serializing operations.}}
\DoxyCodeLine{00198         UOPS\_DISPATCHED = 0x00a1, \textcolor{comment}{// Uops dispatched to specific ports}}
\DoxyCodeLine{00199         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_7\_8 = 0x8000ull, \textcolor{comment}{// Number of uops executed on port 7 and 8}}
\DoxyCodeLine{00200         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_6 = 0x4000ull, \textcolor{comment}{// Number of uops executed on port 6}}
\DoxyCodeLine{00201         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_5 = 0x2000ull, \textcolor{comment}{// Number of uops executed on port 5}}
\DoxyCodeLine{00202         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_4\_9 = 0x1000ull, \textcolor{comment}{// Number of uops executed on port 4 and 9}}
\DoxyCodeLine{00203         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_2\_3 = 0x0400ull, \textcolor{comment}{// Number of uops executed on port 2 and 3}}
\DoxyCodeLine{00204         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_1 = 0x0200ull, \textcolor{comment}{// Number of uops executed on port 1}}
\DoxyCodeLine{00205         UOPS\_DISPATCHED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_0 = 0x0100ull, \textcolor{comment}{// Number of uops executed on port 0}}
\DoxyCodeLine{00206         UOPS\_DISPATCHED\_PORT = 0x00a1, \textcolor{comment}{// Uops dispatched to specific ports}}
\DoxyCodeLine{00207         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_7\_8 = 0x8000ull, \textcolor{comment}{// Number of uops executed on port 7 and 8}}
\DoxyCodeLine{00208         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_6 = 0x4000ull, \textcolor{comment}{// Number of uops executed on port 6}}
\DoxyCodeLine{00209         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_5 = 0x2000ull, \textcolor{comment}{// Number of uops executed on port 5}}
\DoxyCodeLine{00210         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_4\_9 = 0x1000ull, \textcolor{comment}{// Number of uops executed on port 4 and 9}}
\DoxyCodeLine{00211         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_2\_3 = 0x0400ull, \textcolor{comment}{// Number of uops executed on port 2 and 3}}
\DoxyCodeLine{00212         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_1 = 0x0200ull, \textcolor{comment}{// Number of uops executed on port 1}}
\DoxyCodeLine{00213         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_INTEL\_ICL\_UOPS\_DISPATCHED\_\_PORT\_0 = 0x0100ull, \textcolor{comment}{// Number of uops executed on port 0}}
\DoxyCodeLine{00214         IDQ\_UOPS\_NOT\_DELIVERED = 0x009c, \textcolor{comment}{// Uops not delivered.}}
\DoxyCodeLine{00215         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_INTEL\_ICL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_FE\_WAS\_OK = 0x0100ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when optimal number of uops was delivered to the back-\/end when the back-\/end is not stalled}}
\DoxyCodeLine{00216         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_INTEL\_ICL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_0\_UOPS\_DELIV\_CORE = 0x0100ull | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled}}
\DoxyCodeLine{00217         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_INTEL\_ICL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CORE = 0x0100ull, \textcolor{comment}{// Uops not delivered by IDQ when backend of the machine is not stalled}}
\DoxyCodeLine{00218         ILD\_STALL = 0x0087, \textcolor{comment}{// ILD (Instruction Length Decoder) stalls.}}
\DoxyCodeLine{00219         ILD\_STALL\_\_MASK\_\_INTEL\_ICL\_ILD\_STALL\_\_LCP = 0x0100ull, \textcolor{comment}{// Stalls caused by changing prefix length of the instruction.}}
\DoxyCodeLine{00220         ITLB\_MISSES = 0x0085, \textcolor{comment}{// Instruction TLB misses.}}
\DoxyCodeLine{00221         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_STLB\_HIT = 0x2000ull, \textcolor{comment}{// Instruction fetch requests that miss the ITLB and hit the STLB.}}
\DoxyCodeLine{00222         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_WALK\_ACTIVE = 0x1000ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.}}
\DoxyCodeLine{00223         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_WALK\_PENDING = 0x1000ull, \textcolor{comment}{// Number of page walks outstanding for an outstanding code request in the PMH each cycle.}}
\DoxyCodeLine{00224         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_WALK\_COMPLETED = 0x0e00ull, \textcolor{comment}{// Code miss in all TLB levels causes a page walk that completes. (All page sizes)}}
\DoxyCodeLine{00225         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Code miss in all TLB levels causes a page walk that completes. (2M/4M)}}
\DoxyCodeLine{00226         ITLB\_MISSES\_\_MASK\_\_INTEL\_ICL\_ITLB\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Code miss in all TLB levels causes a page walk that completes. (4K)}}
\DoxyCodeLine{00227         ICACHE\_64B = 0x0083, \textcolor{comment}{// Instruction Cache.}}
\DoxyCodeLine{00228         ICACHE\_64B\_\_MASK\_\_INTEL\_ICL\_ICACHE\_64B\_\_IFTAG\_STALL = 0x0400ull, \textcolor{comment}{// Cycles where a code fetch is stalled due to L1 instruction cache tag miss.}}
\DoxyCodeLine{00229         ICACHE\_64B\_\_MASK\_\_INTEL\_ICL\_ICACHE\_64B\_\_IFTAG\_MISS = 0x0200ull, \textcolor{comment}{// Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-\/byte cache-\/line granularity.}}
\DoxyCodeLine{00230         ICACHE\_64B\_\_MASK\_\_INTEL\_ICL\_ICACHE\_64B\_\_IFTAG\_HIT = 0x0100ull, \textcolor{comment}{// Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-\/byte cache-\/line granularity.}}
\DoxyCodeLine{00231         ICACHE\_16B = 0x0080, \textcolor{comment}{// Instruction Cache.}}
\DoxyCodeLine{00232         ICACHE\_16B\_\_MASK\_\_INTEL\_ICL\_ICACHE\_16B\_\_IFDATA\_STALL = 0x0400ull, \textcolor{comment}{// Cycles where a code fetch is stalled due to L1 instruction cache miss.}}
\DoxyCodeLine{00233         IDQ = 0x0079, \textcolor{comment}{// IDQ (Instruction Decoded Queue) operations}}
\DoxyCodeLine{00234         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MS\_CYCLES\_ANY = 0x3000ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops are being delivered to IDQ while MS is busy}}
\DoxyCodeLine{00235         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MS\_UOPS = 0x3000ull, \textcolor{comment}{// Uops delivered to IDQ while MS is busy}}
\DoxyCodeLine{00236         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MS\_SWITCHES = 0x3000ull | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Number of switches from DSB or MITE to the MS}}
\DoxyCodeLine{00237         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_DSB\_CYCLES\_ANY = 0x0800ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering any Uop}}
\DoxyCodeLine{00238         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_DSB\_CYCLES\_OK = 0x0800ull | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles DSB is delivering optimal number of Uops}}
\DoxyCodeLine{00239         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_DSB\_UOPS = 0x0800ull, \textcolor{comment}{// Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path}}
\DoxyCodeLine{00240         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MITE\_CYCLES\_ANY = 0x0400ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering any Uop}}
\DoxyCodeLine{00241         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MITE\_CYCLES\_OK = 0x0400ull | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering optimal number of Uops}}
\DoxyCodeLine{00242         IDQ\_\_MASK\_\_INTEL\_ICL\_IDQ\_\_MITE\_UOPS = 0x0400ull, \textcolor{comment}{// Uops delivered to Instruction Decode Queue (IDQ) from MITE path}}
\DoxyCodeLine{00243         OFFCORE\_REQUESTS\_OUTSTANDING = 0x0060, \textcolor{comment}{// Outstanding offcore requests.}}
\DoxyCodeLine{00244         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD = 0x0100ull, \textcolor{comment}{// For every cycle}}
\DoxyCodeLine{00245         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD = 0x0200ull, \textcolor{comment}{// For every cycle}}
\DoxyCodeLine{00246         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DEMAND\_CODE\_RD = 0x0200ull |  (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with outstanding code read requests pending.}}
\DoxyCodeLine{00247         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DEMAND\_RFO = 0x0400ull |  (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 outstanding Demand RFO request is pending.}}
\DoxyCodeLine{00248         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD = 0x0800ull, \textcolor{comment}{// For every cycle}}
\DoxyCodeLine{00249         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DATA\_RD = 0x0800ull |  (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 outstanding data read request is pending.}}
\DoxyCodeLine{00250         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000ull, \textcolor{comment}{// For every cycle}}
\DoxyCodeLine{00251         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000ull |  (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least one demand data read request known to have missed the L3 cache is pending.}}
\DoxyCodeLine{00252         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_INTEL\_ICL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_L3\_MISS\_DEMAND\_DATA\_RD\_GE\_6 = 0x1000ull |  (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where the core is waiting on at least 6 outstanding demand data read requests known to have missed the L3 cache.}}
\DoxyCodeLine{00253         RS\_EVENTS = 0x005e, \textcolor{comment}{// Reservation Station.}}
\DoxyCodeLine{00254         RS\_EVENTS\_\_MASK\_\_INTEL\_ICL\_RS\_EVENTS\_\_EMPTY\_END = 0x0100ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Counts end of periods where the Reservation Station (RS) was empty.}}
\DoxyCodeLine{00255         RS\_EVENTS\_\_MASK\_\_INTEL\_ICL\_RS\_EVENTS\_\_EMPTY\_CYCLES = 0x0100ull, \textcolor{comment}{// Cycles when Reservation Station (RS) is empty for the thread}}
\DoxyCodeLine{00256         TX\_EXEC = 0x005d, \textcolor{comment}{// Transactional execution.}}
\DoxyCodeLine{00257         TX\_EXEC\_\_MASK\_\_INTEL\_ICL\_TX\_EXEC\_\_MISC3 = 0x0400ull, \textcolor{comment}{// Number of times an instruction execution caused the transactional nest count supported to be exceeded}}
\DoxyCodeLine{00258         TX\_EXEC\_\_MASK\_\_INTEL\_ICL\_TX\_EXEC\_\_MISC2 = 0x0200ull, \textcolor{comment}{// Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region}}
\DoxyCodeLine{00259         TX\_MEM = 0x0054, \textcolor{comment}{// Transactional memory.}}
\DoxyCodeLine{00260         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_CAPACITY\_READ = 0x8000ull, \textcolor{comment}{// Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads}}
\DoxyCodeLine{00261         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_HLE\_ELISION\_BUFFER\_FULL = 0x4000ull, \textcolor{comment}{// Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.}}
\DoxyCodeLine{00262         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_UNSUPPORTED\_ALIGNMENT = 0x2000ull, \textcolor{comment}{// Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.}}
\DoxyCodeLine{00263         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_MISMATCH = 0x1000ull, \textcolor{comment}{// Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer}}
\DoxyCodeLine{00264         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_NOT\_EMPTY = 0x0800ull, \textcolor{comment}{// Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-\/zero.}}
\DoxyCodeLine{00265         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_HLE\_STORE\_TO\_ELIDED\_LOCK = 0x0400ull, \textcolor{comment}{// Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer}}
\DoxyCodeLine{00266         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_CAPACITY\_WRITE = 0x0200ull, \textcolor{comment}{// Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.}}
\DoxyCodeLine{00267         TX\_MEM\_\_MASK\_\_INTEL\_ICL\_TX\_MEM\_\_ABORT\_CONFLICT = 0x0100ull, \textcolor{comment}{// Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address}}
\DoxyCodeLine{00268         L1D = 0x0051, \textcolor{comment}{// L1D cache.}}
\DoxyCodeLine{00269         L1D\_\_MASK\_\_INTEL\_ICL\_L1D\_\_REPLACEMENT = 0x0100ull, \textcolor{comment}{// Counts the number of cache lines replaced in L1 data cache.}}
\DoxyCodeLine{00270         LOAD\_HIT\_PREFETCH = 0x004c, \textcolor{comment}{// Load dispatches.}}
\DoxyCodeLine{00271         LOAD\_HIT\_PREFETCH\_\_MASK\_\_INTEL\_ICL\_LOAD\_HIT\_PREFETCH\_\_SWPF = 0x0100ull, \textcolor{comment}{// Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.}}
\DoxyCodeLine{00272         LOAD\_HIT\_PRE = 0x004c, \textcolor{comment}{// Load dispatches.}}
\DoxyCodeLine{00273         LOAD\_HIT\_PRE\_\_MASK\_\_INTEL\_ICL\_LOAD\_HIT\_PREFETCH\_\_SWPF = 0x0100ull, \textcolor{comment}{// Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.}}
\DoxyCodeLine{00274         DTLB\_STORE\_MISSES = 0x0049, \textcolor{comment}{// Data TLB store misses.}}
\DoxyCodeLine{00275         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_STLB\_HIT = 0x2000ull, \textcolor{comment}{// Stores that miss the DTLB and hit the STLB.}}
\DoxyCodeLine{00276         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_WALK\_ACTIVE = 0x1000ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when at least one PMH is busy with a page walk for a store.}}
\DoxyCodeLine{00277         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_WALK\_PENDING = 0x1000ull, \textcolor{comment}{// Number of page walks outstanding for a store in the PMH each cycle.}}
\DoxyCodeLine{00278         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED = 0x0e00ull, \textcolor{comment}{// Store misses in all TLB levels causes a page walk that completes. (All page sizes)}}
\DoxyCodeLine{00279         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Page walks completed due to a demand data store to a 2M/4M page.}}
\DoxyCodeLine{00280         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Page walks completed due to a demand data store to a 4K page.}}
\DoxyCodeLine{00281         L1D\_PEND\_MISS = 0x0048, \textcolor{comment}{// L1D pending misses.}}
\DoxyCodeLine{00282         L1D\_PEND\_MISS\_\_MASK\_\_INTEL\_ICL\_L1D\_PEND\_MISS\_\_L2\_STALL = 0x0400ull, \textcolor{comment}{// Number of cycles a demand request has waited due to L1D due to lack of L2 resources.}}
\DoxyCodeLine{00283         L1D\_PEND\_MISS\_\_MASK\_\_INTEL\_ICL\_L1D\_PEND\_MISS\_\_FB\_FULL\_PERIODS = 0x0200ull | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.}}
\DoxyCodeLine{00284         L1D\_PEND\_MISS\_\_MASK\_\_INTEL\_ICL\_L1D\_PEND\_MISS\_\_FB\_FULL = 0x0200ull, \textcolor{comment}{// Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.}}
\DoxyCodeLine{00285         L1D\_PEND\_MISS\_\_MASK\_\_INTEL\_ICL\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L1D load Misses outstanding.}}
\DoxyCodeLine{00286         L1D\_PEND\_MISS\_\_MASK\_\_INTEL\_ICL\_L1D\_PEND\_MISS\_\_PENDING = 0x0100ull, \textcolor{comment}{// Number of L1D misses that are outstanding}}
\DoxyCodeLine{00287         SW\_PREFETCH\_ACCESS = 0x0032, \textcolor{comment}{// Software prefetches.}}
\DoxyCodeLine{00288         SW\_PREFETCH\_ACCESS\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_PREFETCHW = 0x0800ull, \textcolor{comment}{// Number of PREFETCHW instructions executed.}}
\DoxyCodeLine{00289         SW\_PREFETCH\_ACCESS\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_T1\_T2 = 0x0400ull, \textcolor{comment}{// Number of PREFETCHT1 or PREFETCHT2 instructions executed.}}
\DoxyCodeLine{00290         SW\_PREFETCH\_ACCESS\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_T0 = 0x0200ull, \textcolor{comment}{// Number of PREFETCHT0 instructions executed.}}
\DoxyCodeLine{00291         SW\_PREFETCH\_ACCESS\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_NTA = 0x0100ull, \textcolor{comment}{// Number of PREFETCHNTA instructions executed.}}
\DoxyCodeLine{00292         SW\_PREFETCH = 0x0032, \textcolor{comment}{// Software prefetches.}}
\DoxyCodeLine{00293         SW\_PREFETCH\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_PREFETCHW = 0x0800ull, \textcolor{comment}{// Number of PREFETCHW instructions executed.}}
\DoxyCodeLine{00294         SW\_PREFETCH\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_T1\_T2 = 0x0400ull, \textcolor{comment}{// Number of PREFETCHT1 or PREFETCHT2 instructions executed.}}
\DoxyCodeLine{00295         SW\_PREFETCH\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_T0 = 0x0200ull, \textcolor{comment}{// Number of PREFETCHT0 instructions executed.}}
\DoxyCodeLine{00296         SW\_PREFETCH\_\_MASK\_\_INTEL\_ICL\_SW\_PREFETCH\_ACCESS\_\_NTA = 0x0100ull, \textcolor{comment}{// Number of PREFETCHNTA instructions executed.}}
\DoxyCodeLine{00297         LONGEST\_LAT\_CACHE = 0x002e, \textcolor{comment}{// L3 cache.}}
\DoxyCodeLine{00298         LONGEST\_LAT\_CACHE\_\_MASK\_\_INTEL\_ICL\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100ull, \textcolor{comment}{// Core-\/originated cacheable demand requests missed L3 (except hardware prefetches to L3).}}
\DoxyCodeLine{00299         LONGEST\_LAT\_CACHE\_\_MASK\_\_INTEL\_ICL\_LONGEST\_LAT\_CACHE\_\_REFERENCES = 0x4f00ull, \textcolor{comment}{// Core-\/originated cacheable requests that refer to L3 (Except hardware prefetches to the L3).}}
\DoxyCodeLine{00300         CORE\_POWER = 0x0028, \textcolor{comment}{// Power power cycles.}}
\DoxyCodeLine{00301         CORE\_POWER\_\_MASK\_\_INTEL\_ICL\_CORE\_POWER\_\_LVL2\_TURBO\_LICENSE = 0x2000ull, \textcolor{comment}{// Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.}}
\DoxyCodeLine{00302         CORE\_POWER\_\_MASK\_\_INTEL\_ICL\_CORE\_POWER\_\_LVL1\_TURBO\_LICENSE = 0x1800ull, \textcolor{comment}{// Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.}}
\DoxyCodeLine{00303         CORE\_POWER\_\_MASK\_\_INTEL\_ICL\_CORE\_POWER\_\_LVL0\_TURBO\_LICENSE = 0x0700ull, \textcolor{comment}{// Core cycles where the core was running in a manner where Turbo may be clipped to the Non-\/AVX turbo schedule.}}
\DoxyCodeLine{00304         L2\_RQSTS = 0x0024, \textcolor{comment}{// L2 requests.}}
\DoxyCodeLine{00305         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_ALL\_DEMAND\_REFERENCES = 0xe700ull, \textcolor{comment}{// Demand requests to L2 cache}}
\DoxyCodeLine{00306         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_ALL\_CODE\_RD = 0xe400ull, \textcolor{comment}{// L2 code requests}}
\DoxyCodeLine{00307         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_ALL\_RFO = 0xe200ull, \textcolor{comment}{// RFO requests to L2 cache}}
\DoxyCodeLine{00308         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_ALL\_DEMAND\_DATA\_RD = 0xe100ull, \textcolor{comment}{// Demand Data Read requests}}
\DoxyCodeLine{00309         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_SWPF\_HIT = 0xc800ull, \textcolor{comment}{// SW prefetch requests that hit L2 cache. Accounts for PREFETCHNTA and PREFETCH0/1/2 instructions when FB is not full.}}
\DoxyCodeLine{00310         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_CODE\_RD\_HIT = 0xc400ull, \textcolor{comment}{// L2 cache hits when fetching instructions}}
\DoxyCodeLine{00311         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_RFO\_HIT = 0xc200ull, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00312         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_HIT = 0xc100ull, \textcolor{comment}{// Demand Data Read requests that hit L2 cache}}
\DoxyCodeLine{00313         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_SWPF\_MISS = 0x2800ull, \textcolor{comment}{// SW prefetch requests that miss L2 cache. Accounts for PREFETCHNTA and PREFETCH0/1/2 instructions when FB is not full.}}
\DoxyCodeLine{00314         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_ALL\_DEMAND\_MISS = 0x2700ull, \textcolor{comment}{// Demand requests that miss L2 cache}}
\DoxyCodeLine{00315         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_CODE\_RD\_MISS = 0x2400ull, \textcolor{comment}{// L2 cache misses when fetching instructions}}
\DoxyCodeLine{00316         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_RFO\_MISS = 0x2200ull, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00317         L2\_RQSTS\_\_MASK\_\_INTEL\_ICL\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_MISS = 0x2100ull, \textcolor{comment}{// Demand Data Read miss L2}}
\DoxyCodeLine{00318         ARITH = 0x0014, \textcolor{comment}{// Arithmetic uops.}}
\DoxyCodeLine{00319         ARITH\_\_MASK\_\_INTEL\_ICL\_ARITH\_\_DIVIDER\_ACTIVE = 0x0900ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when divide unit is busy executing divide or square root operations.}}
\DoxyCodeLine{00320         UOPS\_ISSUED = 0x000e, \textcolor{comment}{// Uops issued.}}
\DoxyCodeLine{00321         UOPS\_ISSUED\_\_MASK\_\_INTEL\_ICL\_UOPS\_ISSUED\_\_STALL\_CYCLES = 0x0100ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when RAT does not issue Uops to RS for the thread}}
\DoxyCodeLine{00322         UOPS\_ISSUED\_\_MASK\_\_INTEL\_ICL\_UOPS\_ISSUED\_\_VECTOR\_WIDTH\_MISMATCH = 0x0200ull, \textcolor{comment}{// Uops inserted at issue-\/stage in order to preserve upper bits of vector registers.}}
\DoxyCodeLine{00323         UOPS\_ISSUED\_\_MASK\_\_INTEL\_ICL\_UOPS\_ISSUED\_\_ANY = 0x0100ull, \textcolor{comment}{// Uops that RAT issues to RS}}
\DoxyCodeLine{00324         INT\_MISC = 0x000d, \textcolor{comment}{// Miscellaneous interruptions.}}
\DoxyCodeLine{00325         INT\_MISC\_\_MASK\_\_INTEL\_ICL\_INT\_MISC\_\_CLEAR\_RESTEER\_CYCLES = 0x8000ull, \textcolor{comment}{// Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.}}
\DoxyCodeLine{00326         INT\_MISC\_\_MASK\_\_INTEL\_ICL\_INT\_MISC\_\_UOP\_DROPPING = 0x1000ull, \textcolor{comment}{// TMA slots where uops got dropped}}
\DoxyCodeLine{00327         INT\_MISC\_\_MASK\_\_INTEL\_ICL\_INT\_MISC\_\_ALL\_RECOVERY\_CYCLES = 0x0300ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles the Backend cluster is recovering after a miss-\/speculation or a Store Buffer or Load Buffer drain stall.}}
\DoxyCodeLine{00328         INT\_MISC\_\_MASK\_\_INTEL\_ICL\_INT\_MISC\_\_RECOVERY\_CYCLES = 0x0100ull, \textcolor{comment}{// Core cycles the allocator was stalled due to recovery from earlier clear event for this thread}}
\DoxyCodeLine{00329         INT\_MISC\_\_MASK\_\_INTEL\_ICL\_INT\_MISC\_\_CLEARS\_COUNT = 0x0100ull | (0x1 << INTEL\_X86\_CMASK\_BIT) | (0x1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Clears speculative count}}
\DoxyCodeLine{00330         DTLB\_LOAD\_MISSES = 0x0008, \textcolor{comment}{// Data TLB load misses.}}
\DoxyCodeLine{00331         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x2000ull, \textcolor{comment}{// Loads that miss the DTLB and hit the STLB.}}
\DoxyCodeLine{00332         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_WALK\_ACTIVE = 0x1000ull | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when at least one PMH is busy with a page walk for a demand load.}}
\DoxyCodeLine{00333         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_WALK\_PENDING = 0x1000ull, \textcolor{comment}{// Number of page walks outstanding for a demand load in the PMH each cycle.}}
\DoxyCodeLine{00334         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0x0e00ull, \textcolor{comment}{// Load miss in all TLB levels causes a page walk that completes (All page sizes).}}
\DoxyCodeLine{00335         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Page walks completed due to a demand data load to a 2M/4M page.}}
\DoxyCodeLine{00336         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_ICL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Page walks completed due to a demand data load to a 4K page.}}
\DoxyCodeLine{00337         LD\_BLOCKS\_PARTIAL = 0x0007, \textcolor{comment}{// Partial load blocks.}}
\DoxyCodeLine{00338         LD\_BLOCKS\_PARTIAL\_\_MASK\_\_INTEL\_ICL\_LD\_BLOCKS\_PARTIAL\_\_ADDRESS\_ALIAS = 0x0100ull, \textcolor{comment}{// False dependencies in MOB due to partial compare on address.}}
\DoxyCodeLine{00339         LD\_BLOCKS = 0x0003, \textcolor{comment}{// Blocking loads.}}
\DoxyCodeLine{00340         LD\_BLOCKS\_\_MASK\_\_INTEL\_ICL\_LD\_BLOCKS\_\_NO\_SR = 0x0800ull, \textcolor{comment}{// The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.}}
\DoxyCodeLine{00341         LD\_BLOCKS\_\_MASK\_\_INTEL\_ICL\_LD\_BLOCKS\_\_STORE\_FORWARD = 0x0200ull, \textcolor{comment}{// Loads blocked due to overlapping with a preceding store that cannot be forwarded.}}
\DoxyCodeLine{00342         TOPDOWN = 0x0000, \textcolor{comment}{// TMA slots available for an unhalted logical processor.}}
\DoxyCodeLine{00343         TOPDOWN\_\_MASK\_\_INTEL\_ICL\_TOPDOWN\_\_BR\_MISPREDICT\_SLOTS = 0x0800ull, \textcolor{comment}{// TMA slots wasted due to incorrect speculation by branch mispredictions}}
\DoxyCodeLine{00344         TOPDOWN\_\_MASK\_\_INTEL\_ICL\_TOPDOWN\_\_BACKEND\_BOUND\_SLOTS = 0x0200ull, \textcolor{comment}{// TMA slots where no uops were being issued due to lack of back-\/end resources.}}
\DoxyCodeLine{00345         TOPDOWN\_\_MASK\_\_INTEL\_ICL\_TOPDOWN\_\_SLOTS\_P = 0x01a4ull, \textcolor{comment}{// TMA slots available for an unhalted logical processor. General counter -\/ architectural event}}
\DoxyCodeLine{00346         TOPDOWN\_\_MASK\_\_INTEL\_ICL\_TOPDOWN\_\_SLOTS = 0x0400ull, \textcolor{comment}{// TMA slots available for an unhalted logical processor. Fixed counter -\/ architectural event}}
\DoxyCodeLine{00347         CPU\_CLK\_UNHALTED = 0x003c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted).}}
\DoxyCodeLine{00348         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_DISTRIBUTED = 0x02ecull, \textcolor{comment}{// Cycle counts are evenly distributed between active threads in the Core.}}
\DoxyCodeLine{00349         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_REF\_DISTRIBUTED = 0x0800ull, \textcolor{comment}{// Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.}}
\DoxyCodeLine{00350         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_ONE\_THREAD\_ACTIVE = 0x0200ull, \textcolor{comment}{// Core crystal clock cycles when this thread is unhalted and the other thread is halted.}}
\DoxyCodeLine{00351         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_REF\_XCLK = 0x0100ull, \textcolor{comment}{// Core crystal clock cycles when the thread is unhalted.}}
\DoxyCodeLine{00352         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_THREAD\_P = 0x0000ull, \textcolor{comment}{// Thread cycles when thread is not in halt state}}
\DoxyCodeLine{00353         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_ICL\_CPU\_CLK\_UNHALTED\_\_REF\_TSC = 0x0300ull, \textcolor{comment}{// Reference cycles when the core is not in halt state.}}
\DoxyCodeLine{00354         INST\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00355         INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_INST\_RETIRED\_\_STALL\_CYCLES = 0x0100ull | (0x1 << INTEL\_X86\_INV\_BIT) | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles without actually retired instructions.}}
\DoxyCodeLine{00356         INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_INST\_RETIRED\_\_ANY\_P = 0x0000ull, \textcolor{comment}{// Number of instructions retired. General Counter -\/ architectural event}}
\DoxyCodeLine{00357         INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_INST\_RETIRED\_\_PREC\_DIST = 0x0100ull, \textcolor{comment}{// Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution (Fixed counter 0 only. c}}
\DoxyCodeLine{00358         INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_INST\_RETIRED\_\_ANY = 0x0100ull, \textcolor{comment}{// Number of instructions retired. Fixed Counter -\/ architectural event (c}}
\DoxyCodeLine{00359         INST\_RETIRED\_\_MASK\_\_INTEL\_ICL\_INST\_RETIRED\_\_NOP = 0x0200ull, \textcolor{comment}{// Number of retired NOP instructions.}}
\DoxyCodeLine{00360         UOPS\_DECODED = 0x56, \textcolor{comment}{// Number of instructions decoded}}
\DoxyCodeLine{00361         UOPS\_DECODED\_\_MASK\_\_INTEL\_ICL\_UOPS\_DECODED\_\_DEC0 = 0x0100ull, \textcolor{comment}{// Number of uops decoded out of instructions exclusively fetched by decoder 0}}
\DoxyCodeLine{00362         MEM\_LOAD\_MISC\_RETIRED = 0xc4, \textcolor{comment}{// Miscellaneous loads retired}}
\DoxyCodeLine{00363         MEM\_LOAD\_MISC\_RETIRED\_\_MASK\_\_INTEL\_ICL\_MEM\_LOAD\_MISC\_RETIRED\_\_UC = 0x0400ull, \textcolor{comment}{// Retired instructions with at least 1 uncacheable load or Bus Lock.}}
\DoxyCodeLine{00364         INST\_DECODED = 0x55, \textcolor{comment}{// Instructions decoders}}
\DoxyCodeLine{00365         INST\_DECODED\_\_MASK\_\_INTEL\_ICL\_INST\_DECODED\_\_DECODERS = 0x0100ull, \textcolor{comment}{// Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.}}
\DoxyCodeLine{00366         OFFCORE\_RESPONSE\_0 = 0x01b7, \textcolor{comment}{// Offcore response event}}
\DoxyCodeLine{00367         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_WRITE\_ESTIMATE\_MEMORY = 0xfbff8082200ull, \textcolor{comment}{// Counts Demand RFOs}}
\DoxyCodeLine{00368         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_MEMORY = 0x73180047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00369         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L2\_ANY\_RESPONSE = 0x1007000ull, \textcolor{comment}{// Counts hardware prefetch (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00370         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_PMM = 0x700c0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00371         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_DRAM = 0x70c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00372         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL\_SOCKET = 0x70cc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00373         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HITM = 0x100800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00374         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HITM = 0x100800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00375         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HITM = 0x100800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00376         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HITM = 0x100800000100ull, \textcolor{comment}{// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00377         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00378         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00379         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00380         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000100ull, \textcolor{comment}{// Counts demand data reads that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00381         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_HIT = 0x3f803c27f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00382         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_MISS\_LOCAL = 0x3f844027f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that were not supplied by the local socket's L1}}
\DoxyCodeLine{00383         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS = 0x9400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that missed the local socket's L1}}
\DoxyCodeLine{00384         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x9400080000ull, \textcolor{comment}{// Counts streaming stores that missed the local socket's L1}}
\DoxyCodeLine{00385         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS = 0x3f3fc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00386         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f3fc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00387         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_REMOTE = 0x9000000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00388         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_REMOTE = 0x9000238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00389         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE = 0x3f3300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00390         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_L3\_MISS\_LOCAL = 0x8400000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00391         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS\_LOCAL = 0x8400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00392         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS\_LOCAL = 0x8400080000ull, \textcolor{comment}{// Counts streaming stores that were not supplied by the local socket's L1}}
\DoxyCodeLine{00393         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL = 0x3f0440047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00394         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS\_LOCAL = 0x3f0440000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00395         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT = 0x3f003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00396         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_HIT = 0x8008238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00397         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_HIT = 0x8008080000ull, \textcolor{comment}{// Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00398         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_ANY\_RESPONSE = 0x3f3ffc047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00399         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x3f3ffc000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00400         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_DRAM = 0x70800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00401         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_DRAM = 0x70800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00402         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_DRAM = 0x70800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00403         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_DRAM = 0x70800000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00404         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_PMM = 0x70080047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00405         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_PMM = 0x10040047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00406         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_PMM = 0x70300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00407         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_DRAM = 0x73000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00408         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_DRAM = 0x10400047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00409         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_DRAM = 0x73c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00410         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_FWD = 0x183000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00411         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00412         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00413         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00414         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HITM = 0x10003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00415         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00416         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT = 0x3f803c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00417         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT = 0x3f803c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00418         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT = 0x3f803c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00419         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT = 0x3f803c000100ull, \textcolor{comment}{// Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00420         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_PMM = 0x70080000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00421         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_PMM = 0x70080000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00422         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS\_LOCAL = 0x3f8440800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00423         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS\_LOCAL = 0x3f8440040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00424         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x73c00040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00425         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS\_LOCAL = 0x3f8440000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00426         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x73c00000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.}}
\DoxyCodeLine{00427         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_PMM = 0x703c0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM.}}
\DoxyCodeLine{00428         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_PMM = 0x10040000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00429         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_REMOTE\_PMM = 0x70300000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00430         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_DRAM = 0x73c00000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00431         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_PMM = 0x703c0000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM.}}
\DoxyCodeLine{00432         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_PMM = 0x10040000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00433         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS\_LOCAL = 0x3f8440000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00434         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_PMM = 0x70300000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00435         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x73c00000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM.}}
\DoxyCodeLine{00436         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00437         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00438         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_DRAM = 0x73000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to another socket.}}
\DoxyCodeLine{00439         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_ANY\_RESPONSE = 0x1238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that have any type of response.}}
\DoxyCodeLine{00440         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS = 0x3fbfc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00441         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00442         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00443         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x10400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00444         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fbfc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00445         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x10400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00446         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fbfc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00447         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00448         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x10400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00449         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x10400000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00450         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fbfc0000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00451         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00452         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00453         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00454         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00455         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00456         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop that hit in another core}}
\DoxyCodeLine{00457         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_LOCAL\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00458         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_LOCAL\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00459         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00460         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_LOCAL\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00461         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_LOCAL\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00462         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00463         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00464         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00465         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_MISS = 0x3fffc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00466         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x3fffc0080000ull, \textcolor{comment}{// Counts streaming stores that was not supplied by the L3 cache.}}
\DoxyCodeLine{00467         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fffc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00468         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_MISS = 0x3fffc0002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00469         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_MISS = 0x3fffc0001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that was not supplied by the L3 cache.}}
\DoxyCodeLine{00470         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fffc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.}}
\DoxyCodeLine{00471         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3fffc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00472         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fffc0000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00473         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00474         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00475         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00476         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00477         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00478         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00479         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00480         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00481         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_SENT = 0x1e003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00482         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00483         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00484         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00485         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00486         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00487         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00488         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00489         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_ANY\_RESPONSE = 0x1040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00490         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_ANY\_RESPONSE = 0x1002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00491         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_ANY\_RESPONSE = 0x1001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that have any type of response.}}
\DoxyCodeLine{00492         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00493         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00494         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00495         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L3\_L3\_HIT\_ANY = 0x3fc03c238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00496         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00497         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_MISS = 0x2003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00498         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00499         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_HIT\_ANY = 0x3fc03c080000ull, \textcolor{comment}{// Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00500         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_ANY = 0x3fc03c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00501         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_MISS = 0x2003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00502         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00503         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_ANY = 0x3fc03c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00504         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00505         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00506         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00507         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00508         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00509         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00510         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00511         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00512         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00513         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_ANY = 0x3fc03c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00514         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00515         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00516         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00517         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00518         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_ANY = 0x3fc03c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00519         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00520         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00521         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00522         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00523         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00524         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00525         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00526         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00527         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00528         OFFCORE\_RESPONSE\_1 = 0x01bb, \textcolor{comment}{// Offcore response event}}
\DoxyCodeLine{00529         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_WRITE\_ESTIMATE\_MEMORY = 0xfbff8082200ull, \textcolor{comment}{// Counts Demand RFOs}}
\DoxyCodeLine{00530         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_MEMORY = 0x73180047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00531         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L2\_ANY\_RESPONSE = 0x1007000ull, \textcolor{comment}{// Counts hardware prefetch (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00532         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_PMM = 0x700c0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00533         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_DRAM = 0x70c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00534         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL\_SOCKET = 0x70cc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00535         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HITM = 0x100800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00536         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HITM = 0x100800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00537         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HITM = 0x100800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00538         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HITM = 0x100800000100ull, \textcolor{comment}{// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00539         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00540         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00541         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00542         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000100ull, \textcolor{comment}{// Counts demand data reads that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00543         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_HIT = 0x3f803c27f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00544         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_MISS\_LOCAL = 0x3f844027f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that were not supplied by the local socket's L1}}
\DoxyCodeLine{00545         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS = 0x9400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that missed the local socket's L1}}
\DoxyCodeLine{00546         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x9400080000ull, \textcolor{comment}{// Counts streaming stores that missed the local socket's L1}}
\DoxyCodeLine{00547         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS = 0x3f3fc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00548         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f3fc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00549         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_REMOTE = 0x9000000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00550         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_REMOTE = 0x9000238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00551         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE = 0x3f3300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00552         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_L3\_MISS\_LOCAL = 0x8400000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00553         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS\_LOCAL = 0x8400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00554         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS\_LOCAL = 0x8400080000ull, \textcolor{comment}{// Counts streaming stores that were not supplied by the local socket's L1}}
\DoxyCodeLine{00555         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL = 0x3f0440047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00556         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS\_LOCAL = 0x3f0440000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00557         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT = 0x3f003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00558         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_HIT = 0x8008238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00559         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_HIT = 0x8008080000ull, \textcolor{comment}{// Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00560         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_ANY\_RESPONSE = 0x3f3ffc047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00561         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x3f3ffc000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00562         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_DRAM = 0x70800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00563         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_DRAM = 0x70800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00564         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_DRAM = 0x70800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00565         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_DRAM = 0x70800000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00566         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_PMM = 0x70080047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00567         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_PMM = 0x10040047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00568         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_PMM = 0x70300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00569         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_DRAM = 0x73000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00570         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_DRAM = 0x10400047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00571         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_DRAM = 0x73c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00572         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_FWD = 0x183000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00573         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00574         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00575         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00576         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HITM = 0x10003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00577         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00578         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT = 0x3f803c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00579         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT = 0x3f803c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00580         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT = 0x3f803c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00581         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT = 0x3f803c000100ull, \textcolor{comment}{// Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00582         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_PMM = 0x70080000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00583         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_PMM = 0x70080000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00584         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS\_LOCAL = 0x3f8440800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00585         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS\_LOCAL = 0x3f8440040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00586         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x73c00040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00587         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS\_LOCAL = 0x3f8440000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00588         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x73c00000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.}}
\DoxyCodeLine{00589         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_PMM = 0x703c0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM.}}
\DoxyCodeLine{00590         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_PMM = 0x10040000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00591         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_REMOTE\_PMM = 0x70300000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00592         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_DRAM = 0x73c00000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00593         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_PMM = 0x703c0000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM.}}
\DoxyCodeLine{00594         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_PMM = 0x10040000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00595         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS\_LOCAL = 0x3f8440000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00596         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_PMM = 0x70300000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00597         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x73c00000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM.}}
\DoxyCodeLine{00598         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00599         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00600         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_DRAM = 0x73000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to another socket.}}
\DoxyCodeLine{00601         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_ANY\_RESPONSE = 0x1238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that have any type of response.}}
\DoxyCodeLine{00602         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS = 0x3fbfc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00603         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00604         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00605         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x10400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00606         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fbfc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00607         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x10400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00608         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fbfc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00609         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00610         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x10400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00611         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x10400000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00612         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fbfc0000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00613         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00614         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00615         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00616         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00617         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00618         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop that hit in another core}}
\DoxyCodeLine{00619         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_LOCAL\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00620         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_LOCAL\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00621         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00622         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_LOCAL\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00623         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_LOCAL\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00624         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00625         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00626         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00627         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_MISS = 0x3fffc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00628         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x3fffc0080000ull, \textcolor{comment}{// Counts streaming stores that was not supplied by the L3 cache.}}
\DoxyCodeLine{00629         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fffc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00630         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_MISS = 0x3fffc0002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00631         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_MISS = 0x3fffc0001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that was not supplied by the L3 cache.}}
\DoxyCodeLine{00632         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fffc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.}}
\DoxyCodeLine{00633         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3fffc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00634         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fffc0000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00635         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00636         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00637         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00638         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00639         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00640         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00641         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00642         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00643         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_SENT = 0x1e003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00644         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00645         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00646         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00647         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00648         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00649         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00650         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00651         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_ANY\_RESPONSE = 0x1040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00652         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_ANY\_RESPONSE = 0x1002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00653         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_ANY\_RESPONSE = 0x1001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that have any type of response.}}
\DoxyCodeLine{00654         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00655         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00656         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00657         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L3\_L3\_HIT\_ANY = 0x3fc03c238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00658         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00659         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_MISS = 0x2003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00660         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00661         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_HIT\_ANY = 0x3fc03c080000ull, \textcolor{comment}{// Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00662         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_ANY = 0x3fc03c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00663         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_MISS = 0x2003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00664         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00665         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_ANY = 0x3fc03c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00666         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00667         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00668         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00669         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00670         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00671         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00672         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00673         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00674         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00675         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_ANY = 0x3fc03c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00676         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00677         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00678         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00679         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00680         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_ANY = 0x3fc03c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00681         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00682         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00683         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00684         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00685         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00686         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00687         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00688         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00689         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00690         OCR = 0x01b7, \textcolor{comment}{// Offcore response event}}
\DoxyCodeLine{00691         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_WRITE\_ESTIMATE\_MEMORY = 0xfbff8082200ull, \textcolor{comment}{// Counts Demand RFOs}}
\DoxyCodeLine{00692         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_MEMORY = 0x73180047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00693         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L2\_ANY\_RESPONSE = 0x1007000ull, \textcolor{comment}{// Counts hardware prefetch (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00694         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_PMM = 0x700c0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00695         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_SOCKET\_DRAM = 0x70c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00696         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL\_SOCKET = 0x70cc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00697         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HITM = 0x100800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00698         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HITM = 0x100800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00699         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HITM = 0x100800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00700         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HITM = 0x100800000100ull, \textcolor{comment}{// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00701         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00702         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00703         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00704         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_CACHE\_HIT\_WITH\_FWD = 0x80800000100ull, \textcolor{comment}{// Counts demand data reads that either hit a non-\/modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00705         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_HIT = 0x3f803c27f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00706         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_PREFETCHES\_L3\_MISS\_LOCAL = 0x3f844027f000ull, \textcolor{comment}{// Counts hardware and software prefetches to all cache levels that were not supplied by the local socket's L1}}
\DoxyCodeLine{00707         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS = 0x9400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that missed the local socket's L1}}
\DoxyCodeLine{00708         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x9400080000ull, \textcolor{comment}{// Counts streaming stores that missed the local socket's L1}}
\DoxyCodeLine{00709         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS = 0x3f3fc0047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00710         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f3fc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00711         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_REMOTE = 0x9000000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00712         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_REMOTE = 0x9000238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00713         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE = 0x3f3300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00714         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_ITOM\_L3\_MISS\_LOCAL = 0x8400000200ull, \textcolor{comment}{// Counts full cacheline writes (ItoM) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00715         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_MISS\_LOCAL = 0x8400238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1}}
\DoxyCodeLine{00716         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_MISS\_LOCAL = 0x8400080000ull, \textcolor{comment}{// Counts streaming stores that were not supplied by the local socket's L1}}
\DoxyCodeLine{00717         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_MISS\_LOCAL = 0x3f0440047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00718         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_MISS\_LOCAL = 0x3f0440000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00719         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT = 0x3f003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00720         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_L3\_HIT = 0x8008238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00721         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_L3\_HIT = 0x8008080000ull, \textcolor{comment}{// Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00722         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_ANY\_RESPONSE = 0x3f3ffc047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00723         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x3f3ffc000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00724         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_DRAM = 0x70800047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00725         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_SNC\_DRAM = 0x70800000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00726         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_DRAM = 0x70800000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00727         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_DRAM = 0x70800000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00728         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_SNC\_PMM = 0x70080047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00729         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_PMM = 0x10040047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00730         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_PMM = 0x70300047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00731         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_DRAM = 0x73000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00732         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_LOCAL\_DRAM = 0x10400047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00733         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_DRAM = 0x73c00047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00734         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_FWD = 0x183000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00735         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00736         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00737         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00738         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HITM = 0x10003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00739         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_READS\_TO\_CORE\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c047700ull, \textcolor{comment}{// Counts all (cacheable) data read}}
\DoxyCodeLine{00740         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT = 0x3f803c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00741         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT = 0x3f803c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00742         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT = 0x3f803c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00743         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT = 0x3f803c000100ull, \textcolor{comment}{// Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.}}
\DoxyCodeLine{00744         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_SNC\_PMM = 0x70080000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00745         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_SNC\_PMM = 0x70080000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM on a distant memory controller of this socket when the system is in SNC (sub-\/NUMA cluster) mode.}}
\DoxyCodeLine{00746         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS\_LOCAL = 0x3f8440800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00747         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS\_LOCAL = 0x3f8440040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00748         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x73c00040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00749         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS\_LOCAL = 0x3f8440000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00750         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x73c00000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.}}
\DoxyCodeLine{00751         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_PMM = 0x703c0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM.}}
\DoxyCodeLine{00752         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_PMM = 0x10040000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00753         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_REMOTE\_PMM = 0x70300000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00754         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_DRAM = 0x73c00000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.}}
\DoxyCodeLine{00755         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_PMM = 0x703c0000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM.}}
\DoxyCodeLine{00756         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_PMM = 0x10040000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to this socket}}
\DoxyCodeLine{00757         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS\_LOCAL = 0x3f8440000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00758         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_PMM = 0x70300000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by PMM attached to another socket.}}
\DoxyCodeLine{00759         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x73c00000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM.}}
\DoxyCodeLine{00760         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HIT\_WITH\_FWD = 0x83000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00761         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_CACHE\_SNOOP\_HITM = 0x103000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00762         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_REMOTE\_DRAM = 0x73000000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to another socket.}}
\DoxyCodeLine{00763         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L3\_ANY\_RESPONSE = 0x1238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that have any type of response.}}
\DoxyCodeLine{00764         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_L3\_MISS = 0x3fbfc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00765         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00766         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00767         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x10400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00768         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fbfc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the local socket's L1}}
\DoxyCodeLine{00769         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x10400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00770         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fbfc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1}}
\DoxyCodeLine{00771         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00772         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x10400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00773         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x10400000100ull, \textcolor{comment}{// Counts demand data reads that were supplied by DRAM attached to this socket}}
\DoxyCodeLine{00774         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fbfc0000100ull, \textcolor{comment}{// Counts demand data reads that were not supplied by the local socket's L1}}
\DoxyCodeLine{00775         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00776         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00777         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00778         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_WITH\_FWD = 0x8003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.}}
\DoxyCodeLine{00779         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.}}
\DoxyCodeLine{00780         OCR\_\_MASK\_\_INTEL\_ICX\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that resulted in a snoop that hit in another core}}
\DoxyCodeLine{00781         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_LOCAL\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00782         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_LOCAL\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00783         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_LOCAL\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00784         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_LOCAL\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00785         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_LOCAL\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00786         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_LOCAL\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00787         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_LOCAL\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00788         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_LOCAL\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00789         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_MISS = 0x3fffc0800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00790         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_MISS = 0x3fffc0080000ull, \textcolor{comment}{// Counts streaming stores that was not supplied by the L3 cache.}}
\DoxyCodeLine{00791         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_MISS = 0x3fffc0040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00792         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_MISS = 0x3fffc0002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00793         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_MISS = 0x3fffc0001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that was not supplied by the L3 cache.}}
\DoxyCodeLine{00794         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_MISS = 0x3fffc0000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.}}
\DoxyCodeLine{00795         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3fffc0000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00796         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3fffc0000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00797         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_DRAM = 0x18400800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00798         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_DRAM = 0x18400080000ull, \textcolor{comment}{// Counts streaming stores that DRAM supplied the request.}}
\DoxyCodeLine{00799         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_DRAM = 0x18400040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00800         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_DRAM = 0x18400002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.}}
\DoxyCodeLine{00801         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_DRAM = 0x18400001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that DRAM supplied the request.}}
\DoxyCodeLine{00802         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_DRAM = 0x18400000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.}}
\DoxyCodeLine{00803         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_DRAM = 0x18400000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.}}
\DoxyCodeLine{00804         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_DRAM = 0x18400000100ull, \textcolor{comment}{// Counts demand data reads that DRAM supplied the request.}}
\DoxyCodeLine{00805         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_SENT = 0x1e003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00806         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00807         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00808         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00809         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00810         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_SENT = 0x1e003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.}}
\DoxyCodeLine{00811         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_ANY\_RESPONSE = 0x1800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00812         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_ANY\_RESPONSE = 0x1080000ull, \textcolor{comment}{// Counts streaming stores that have any type of response.}}
\DoxyCodeLine{00813         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_ANY\_RESPONSE = 0x1040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00814         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_ANY\_RESPONSE = 0x1002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.}}
\DoxyCodeLine{00815         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_ANY\_RESPONSE = 0x1001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that have any type of response.}}
\DoxyCodeLine{00816         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_ANY\_RESPONSE = 0x1000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.}}
\DoxyCodeLine{00817         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.}}
\DoxyCodeLine{00818         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any type of response.}}
\DoxyCodeLine{00819         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L3\_L3\_HIT\_ANY = 0x3fc03c238000ull, \textcolor{comment}{// Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00820         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00821         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_MISS = 0x2003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00822         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_OTHER\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c800000ull, \textcolor{comment}{// Counts miscellaneous requests}}
\DoxyCodeLine{00823         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_STREAMING\_WR\_L3\_HIT\_ANY = 0x3fc03c080000ull, \textcolor{comment}{// Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00824         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_ANY = 0x3fc03c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00825         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_MISS = 0x2003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00826         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L1D\_AND\_SWPF\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c040000ull, \textcolor{comment}{// Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00827         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_ANY = 0x3fc03c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00828         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00829         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00830         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00831         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c002000ull, \textcolor{comment}{// Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00832         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00833         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00834         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00835         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00836         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_HWPF\_L2\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c001000ull, \textcolor{comment}{// Counts hardware prefetch data reads (which bring data to L2)  that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00837         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_ANY = 0x3fc03c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00838         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00839         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00840         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00841         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_CODE\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000400ull, \textcolor{comment}{// Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00842         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_ANY = 0x3fc03c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00843         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HITM = 0x10003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00844         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00845         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_MISS = 0x2003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00846         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_RFO\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000200ull, \textcolor{comment}{// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00847         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_ANY = 0x3fc03c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.}}
\DoxyCodeLine{00848         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HITM = 0x10003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches}}
\DoxyCodeLine{00849         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_HIT\_NO\_FWD = 0x4003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core}}
\DoxyCodeLine{00850         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_MISS = 0x2003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.}}
\DoxyCodeLine{00851         OCR\_\_MASK\_\_INTEL\_ICL\_OCR\_\_DEMAND\_DATA\_RD\_L3\_HIT\_SNOOP\_NOT\_NEEDED = 0x1003c000100ull, \textcolor{comment}{// Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.}}
\DoxyCodeLine{00852         }
\DoxyCodeLine{00853     \};}
\DoxyCodeLine{00854 \};}
\DoxyCodeLine{00855 }
\DoxyCodeLine{00856 \textcolor{keyword}{namespace }icl = optkit::intel::icl;}

\end{DoxyCode}
