==39126== Cachegrind, a cache and branch-prediction profiler
==39126== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39126== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39126== Command: ./sift .
==39126== 
--39126-- warning: L3 cache found, using its data for the LL simulation.
--39126-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39126-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39126== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39126== (see section Limitations in user manual)
==39126== NOTE: further instances of this message will not be shown
==39126== 
==39126== I   refs:      3,167,698,658
==39126== I1  misses:            4,900
==39126== LLi misses:            2,288
==39126== I1  miss rate:          0.00%
==39126== LLi miss rate:          0.00%
==39126== 
==39126== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39126== D1  misses:       23,138,147  ( 18,403,213 rd   +   4,734,934 wr)
==39126== LLd misses:        3,618,634  (  1,863,171 rd   +   1,755,463 wr)
==39126== D1  miss rate:           2.4% (        2.7%     +         1.6%  )
==39126== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39126== 
==39126== LL refs:          23,143,047  ( 18,408,113 rd   +   4,734,934 wr)
==39126== LL misses:         3,620,922  (  1,865,459 rd   +   1,755,463 wr)
==39126== LL miss rate:            0.1% (        0.0%     +         0.6%  )
