[2025-09-18 03:12:41] START suite=qualcomm_srv trace=srv70_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv70_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2618688 heartbeat IPC: 3.819 cumulative IPC: 3.819 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5047139 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5047139 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5047140 heartbeat IPC: 4.118 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13517490 heartbeat IPC: 1.181 cumulative IPC: 1.181 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22012905 heartbeat IPC: 1.177 cumulative IPC: 1.179 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30596765 heartbeat IPC: 1.165 cumulative IPC: 1.174 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39316710 heartbeat IPC: 1.147 cumulative IPC: 1.167 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47929657 heartbeat IPC: 1.161 cumulative IPC: 1.166 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 56462404 heartbeat IPC: 1.172 cumulative IPC: 1.167 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 65252826 heartbeat IPC: 1.138 cumulative IPC: 1.163 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 73888113 heartbeat IPC: 1.158 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv70_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 82502329 heartbeat IPC: 1.161 cumulative IPC: 1.162 (Simulation time: 00 hr 11 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86164965 cumulative IPC: 1.161 (Simulation time: 00 hr 12 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86164965 cumulative IPC: 1.161 (Simulation time: 00 hr 12 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv70_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.161 instructions: 100000000 cycles: 86164965
CPU 0 Branch Prediction Accuracy: 91.57% MPKI: 14.87 Average ROB Occupancy at Mispredict: 27.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4193
BRANCH_CONDITIONAL: 12.49
BRANCH_DIRECT_CALL: 0.7105
BRANCH_INDIRECT_CALL: 0.5119
BRANCH_RETURN: 0.4538


====Backend Stall Breakdown====
ROB_STALL: 141509
LQ_STALL: 0
SQ_STALL: 569117


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.6
REPLAY_LOAD: 60.55725
NON_REPLAY_LOAD: 13.368368

== Total ==
ADDR_TRANS: 12873
REPLAY_LOAD: 7933
NON_REPLAY_LOAD: 120703

== Counts ==
ADDR_TRANS: 105
REPLAY_LOAD: 131
NON_REPLAY_LOAD: 9029

cpu0->cpu0_STLB TOTAL        ACCESS:    1751370 HIT:    1745834 MISS:       5536 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1751370 HIT:    1745834 MISS:       5536 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 218.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7972487 HIT:    6727744 MISS:    1244743 MSHR_MERGE:      80163
cpu0->cpu0_L2C LOAD         ACCESS:    6187554 HIT:    5238921 MISS:     948633 MSHR_MERGE:      12262
cpu0->cpu0_L2C RFO          ACCESS:     537985 HIT:     386652 MISS:     151333 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     321107 HIT:     202278 MISS:     118829 MSHR_MERGE:      67901
cpu0->cpu0_L2C WRITE        ACCESS:     915804 HIT:     898609 MISS:      17195 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10037 HIT:       1284 MISS:       8753 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     336256 ISSUED:     206378 USEFUL:      12166 USELESS:      10094
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14425928 HIT:    8081754 MISS:    6344174 MSHR_MERGE:    1523652
cpu0->cpu0_L1I LOAD         ACCESS:   14425928 HIT:    8081754 MISS:    6344174 MSHR_MERGE:    1523652
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30498553 HIT:   26961346 MISS:    3537207 MSHR_MERGE:    1481415
cpu0->cpu0_L1D LOAD         ACCESS:   16886682 HIT:   15162979 MISS:    1723703 MSHR_MERGE:     356661
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     566662 HIT:     341958 MISS:     224704 MSHR_MERGE:      83986
cpu0->cpu0_L1D WRITE        ACCESS:   13033733 HIT:   11454989 MISS:    1578744 MSHR_MERGE:    1040749
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11476 HIT:       1420 MISS:      10056 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:     812662 ISSUED:     566662 USEFUL:      31894 USELESS:      42132
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12072326 HIT:   10346448 MISS:    1725878 MSHR_MERGE:     871042
cpu0->cpu0_ITLB LOAD         ACCESS:   12072326 HIT:   10346448 MISS:    1725878 MSHR_MERGE:     871042
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.154 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28310637 HIT:   27111262 MISS:    1199375 MSHR_MERGE:     302841
cpu0->cpu0_DTLB LOAD         ACCESS:   28310637 HIT:   27111262 MISS:    1199375 MSHR_MERGE:     302841
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.21 cycles
cpu0->LLC TOTAL        ACCESS:    1376744 HIT:    1295698 MISS:      81046 MSHR_MERGE:       2157
cpu0->LLC LOAD         ACCESS:     936370 HIT:     910972 MISS:      25398 MSHR_MERGE:        423
cpu0->LLC RFO          ACCESS:     151333 HIT:     113743 MISS:      37590 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50928 HIT:      37849 MISS:      13079 MSHR_MERGE:       1734
cpu0->LLC WRITE        ACCESS:     229360 HIT:     228960 MISS:        400 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8753 HIT:       4174 MISS:       4579 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4372
  ROW_BUFFER_MISS:      74114
  AVG DBUS CONGESTED CYCLE: 3.697
Channel 0 WQ ROW_BUFFER_HIT:       1776
  ROW_BUFFER_MISS:      34688
  FULL:          0
Channel 0 REFRESHES ISSUED:       7181

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530021       391910        87832         4988
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          293          526          222
  STLB miss resolved @ L2C                0          373          250          677          154
  STLB miss resolved @ LLC                0          233          562         2175          887
  STLB miss resolved @ MEM                0            5          299         2068         2445

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157644        53183      1113829       144588          714
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          249          138           57
  STLB miss resolved @ L2C                0          232          253           61           12
  STLB miss resolved @ LLC                0           44          170          485           91
  STLB miss resolved @ MEM                0            2           97          327          225
[2025-09-18 03:25:12] END   suite=qualcomm_srv trace=srv70_ap (rc=0)
