# Nontrivial-RISCV

A light-weighted pipelined RISC-V CPU with BPU and I-Cache.

- RV32I, RV32A Extensions Support.
- RV32 Bitmanip Extensions and RV32 Cryptography Extensions support.
- RV32F Single Presicion Floating Point FPU support.
- SV32 virtual memory support.
- 8 stage fully-pipelined.
- BPU with RAS and 2-bit PHT enabled.
- Configurable ICACHE and DCACHE.
- Capable of runnnig THU Monitor.

