# Chapter 4.5: Pass Transistor Logic

## ğŸ“‹ Chapter Overview

**Pass transistor logic (PTL)** uses transistors as switches to pass signals directly, rather than only to VDD or GND. This reduces transistor count and can lower power consumption, but introduces **threshold voltage drop** issues that require careful design. This chapter covers transmission gates, pass transistor circuits, and level restoration techniques.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Explain NMOS pass transistor threshold voltage loss
- Design transmission gates using CMOS
- Implement logic functions using pass transistor techniques
- Apply level restoration for degraded signals

---

## 4.5.1 NMOS as Pass Transistor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMOS PASS TRANSISTOR                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Basic concept: Use NMOS to pass/block signals                     â”‚
â”‚                                                                      â”‚
â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚
â”‚           â”‚           â”‚                                             â”‚
â”‚    Vin â”€â”€â”€â”¤   NMOS    â”œâ”€â”€â”€ Vout                                     â”‚
â”‚           â”‚           â”‚                                             â”‚
â”‚           â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                             â”‚
â”‚                 â”‚                                                   â”‚
â”‚              Control                                                â”‚
â”‚                                                                      â”‚
â”‚   When Control = VDD:                                               â”‚
â”‚   â€¢ NMOS conducts                                                   â”‚
â”‚   â€¢ Vin "passed" to Vout                                           â”‚
â”‚   â€¢ BUT: Threshold voltage drop problem!                           â”‚
â”‚                                                                      â”‚
â”‚   When Control = 0:                                                 â”‚
â”‚   â€¢ NMOS is OFF                                                     â”‚
â”‚   â€¢ Vout isolated from Vin                                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.2 Threshold Voltage Drop Problem

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMOS Vt DROP                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   NMOS passing a '1' (Vin = VDD):                                  â”‚
â”‚                                                                      â”‚
â”‚                      Gate = VDD                                     â”‚
â”‚                          â”‚                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚     Vin = VDD â”€â”€â”€â”€â”€â”€â”¤  NMOS   â”œâ”€â”€â”€â”€â”€â”€ Vout                         â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚                                                                      â”‚
â”‚   For NMOS to conduct: VGS > Vtn                                   â”‚
â”‚   VGS = VG - VS = VDD - Vin                                        â”‚
â”‚                                                                      â”‚
â”‚   As Vout rises toward VDD:                                        â”‚
â”‚   VGS = VDD - Vout â†’ decreases                                     â”‚
â”‚                                                                      â”‚
â”‚   NMOS turns OFF when VGS = Vtn:                                   â”‚
â”‚   VDD - Vout = Vtn                                                 â”‚
â”‚   Vout = VDD - Vtn    â† Maximum output voltage!                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  NMOS passes STRONG 0 but WEAK 1                            â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  â€¢ Passing 0: Vout â†’ 0V (full swing) âœ“                     â”‚   â”‚
â”‚   â”‚  â€¢ Passing 1: Vout â†’ VDD - Vtn (degraded) âœ—                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  Example: VDD = 1.8V, Vtn = 0.4V                            â”‚   â”‚
â”‚   â”‚  Output for '1' = 1.8 - 0.4 = 1.4V (not full VDD)          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Signal degradation in cascaded stages:                           â”‚
â”‚                                                                      â”‚
â”‚   Vout                                                              â”‚
â”‚     â”‚                                                               â”‚
â”‚ VDD â”¼â•â•â•â•—                                                           â”‚
â”‚     â”‚   â•‘                                                           â”‚
â”‚VDD- â”¼â”€â”€â”€â• â•â•â•â•—       After each pass transistor stage,              â”‚
â”‚ Vtn â”‚   â•‘   â•‘       signal degrades by Vtn                         â”‚
â”‚     â”‚   â•‘   â• â•â•â•â•—                                                   â”‚
â”‚VDD- â”¼â”€â”€â”€â•«â”€â”€â”€â•«â”€â”€â”€â•¬                                                   â”‚
â”‚2Vtn â”‚   â•‘   â•‘   â•‘                                                   â”‚
â”‚     â”‚   â•‘   â•‘   â•‘                                                   â”‚
â”‚     â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â–º Cascaded stages                              â”‚
â”‚        1   2   3                                                    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.3 PMOS as Pass Transistor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PMOS PASS TRANSISTOR                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PMOS passing a '0' (Vin = 0):                                    â”‚
â”‚                                                                      â”‚
â”‚                      Gate = 0                                       â”‚
â”‚                          â”‚                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚     Vin = 0V â”€â”€â”€â”€â”€â”€â”€â”¤  PMOS   â”œâ”€â”€â”€â”€â”€â”€ Vout                         â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚                                                                      â”‚
â”‚   For PMOS to conduct: VGS < Vtp (Vtp is negative)                â”‚
â”‚   VGS = VG - VS = 0 - Vin                                          â”‚
â”‚                                                                      â”‚
â”‚   As Vout falls toward 0:                                          â”‚
â”‚   VSG = Vout - 0 = Vout â†’ decreases                                â”‚
â”‚                                                                      â”‚
â”‚   PMOS turns OFF when |VGS| = |Vtp|:                               â”‚
â”‚   Vout = |Vtp|    â† Minimum output voltage!                        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  PMOS passes STRONG 1 but WEAK 0                            â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  â€¢ Passing 1: Vout â†’ VDD (full swing) âœ“                    â”‚   â”‚
â”‚   â”‚  â€¢ Passing 0: Vout â†’ |Vtp| (degraded) âœ—                    â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  Example: VDD = 1.8V, Vtp = -0.4V                           â”‚   â”‚
â”‚   â”‚  Output for '0' = 0.4V (not 0V)                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Summary:                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚   â”‚ Device   â”‚ Passes STRONG       â”‚ Passes WEAK            â”‚     â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤     â”‚
â”‚   â”‚ NMOS     â”‚ 0 (to 0V)           â”‚ 1 (to VDD - Vtn)       â”‚     â”‚
â”‚   â”‚ PMOS     â”‚ 1 (to VDD)          â”‚ 0 (to |Vtp|)           â”‚     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.4 CMOS Transmission Gate

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSMISSION GATE (TG)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Solution: Combine NMOS and PMOS in parallel                      â”‚
â”‚                                                                      â”‚
â”‚   Schematic:                             Symbol:                    â”‚
â”‚                                                                      â”‚
â”‚                   CÌ„                                                â”‚
â”‚                   â”‚                           C                     â”‚
â”‚              â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                      â”‚                     â”‚
â”‚              â”‚  PMOS   â”‚                  â”Œâ”€â”€â”€â—â”€â”€â”€â”                 â”‚
â”‚    A â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€ B        â”‚   â”‚   â”‚                â”‚
â”‚              â”‚  NMOS   â”‚            A â”€â”€â”€â”€â”¤  TG   â”œâ”€â”€â”€â”€ B          â”‚
â”‚              â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                  â”‚   â”‚   â”‚                â”‚
â”‚                   â”‚                       â””â”€â”€â”€â—â”€â”€â”€â”˜                 â”‚
â”‚                   C                           â”‚                     â”‚
â”‚                                              CÌ„                     â”‚
â”‚   Operation:                                                        â”‚
â”‚                                                                      â”‚
â”‚   C = 1 (CÌ„ = 0): Both transistors ON                              â”‚
â”‚   â€¢ NMOS passes strong 0, PMOS passes strong 1                     â”‚
â”‚   â€¢ Full rail-to-rail swing: 0 to VDD                              â”‚
â”‚                                                                      â”‚
â”‚   C = 0 (CÌ„ = 1): Both transistors OFF                             â”‚
â”‚   â€¢ High impedance (open circuit)                                  â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  Transmission gate passes BOTH 0 and 1 at full swing!       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚  NMOS: Strong 0, weak 1    â”€â”                                â”‚   â”‚
â”‚   â”‚                              â”œâ”€â”€ Complement each other       â”‚   â”‚
â”‚   â”‚  PMOS: Strong 1, weak 0    â”€â”˜                                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Transmission Gate Resistance

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TG ON-RESISTANCE                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Ron vs Vin:                                                       â”‚
â”‚                                                                      â”‚
â”‚   Ron                                                               â”‚
â”‚     â”‚                                                               â”‚
â”‚     â”‚    â•²          â•±                                               â”‚
â”‚     â”‚     â•²   TG   â•±                                                â”‚
â”‚     â”‚      â•²______â•±                                                 â”‚
â”‚     â”‚       â•²    â•±                                                  â”‚
â”‚     â”‚    â•²   â•²  â•±   â•±                                               â”‚
â”‚     â”‚     â•²  Rp  â•±                                                  â”‚
â”‚     â”‚      â•²    â•±                                                   â”‚
â”‚     â”‚       â•²  â•±                                                    â”‚
â”‚     â”‚   Rn   â•²â•±   Rn                                                â”‚
â”‚     â”‚                                                               â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Vin                   â”‚
â”‚          0        VDD/2       VDD                                  â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Near Vin = 0: NMOS strong (low Rn), PMOS weak (high Rp)       â”‚
â”‚   â€¢ Near Vin = VDD: PMOS strong (low Rp), NMOS weak (high Rn)     â”‚
â”‚   â€¢ At Vin = VDD/2: Both contribute equally                        â”‚
â”‚                                                                      â”‚
â”‚   Total resistance: Ron = Rn âˆ¥ Rp                                  â”‚
â”‚                                                                      â”‚
â”‚   Result: Relatively constant Ron across all input voltages        â”‚
â”‚                                                                      â”‚
â”‚   Sizing: Make PMOS ~2-3Ã— wider than NMOS for symmetric Ron        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.5 Pass Transistor Logic Gates

### 2:1 Multiplexer

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    2:1 MUX USING PASS TRANSISTORS                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Function: F = SÌ„Â·A + SÂ·B                                          â”‚
â”‚                                                                      â”‚
â”‚   Using Transmission Gates:                                         â”‚
â”‚                                                                      â”‚
â”‚              SÌ„                S                                    â”‚
â”‚              â”‚                â”‚                                     â”‚
â”‚          â”Œâ”€â”€â”€â—â”€â”€â”€â”        â”Œâ”€â”€â”€â—â”€â”€â”€â”                                 â”‚
â”‚          â”‚   â”‚   â”‚        â”‚   â”‚   â”‚                                 â”‚
â”‚    A â”€â”€â”€â”€â”¤  TG1  â”œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¤  TG2  â”œâ”€â”€â”€â”€â”€ B                         â”‚
â”‚          â”‚   â”‚   â”‚    â”‚   â”‚   â”‚   â”‚                                 â”‚
â”‚          â””â”€â”€â”€â—â”€â”€â”€â”˜    â”‚   â””â”€â”€â”€â—â”€â”€â”€â”˜                                 â”‚
â”‚              â”‚        â”‚       â”‚                                     â”‚
â”‚              S        â”‚       SÌ„                                    â”‚
â”‚                       â”‚                                             â”‚
â”‚                       â–¼ F                                           â”‚
â”‚                                                                      â”‚
â”‚   â€¢ When S = 0: TG1 ON, TG2 OFF â†’ F = A                           â”‚
â”‚   â€¢ When S = 1: TG1 OFF, TG2 ON â†’ F = B                           â”‚
â”‚                                                                      â”‚
â”‚   Transistor count: 4 (2 TGs Ã— 2 transistors each)                 â”‚
â”‚   Compare: CMOS MUX = 6 transistors (2 AND + 1 OR equivalent)      â”‚
â”‚                                                                      â”‚
â”‚   Alternative: NMOS-only (with Vt drop issue):                     â”‚
â”‚                                                                      â”‚
â”‚          â”Œâ”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”                                     â”‚
â”‚    A â”€â”€â”€â”€â”¤  N  â”œâ”€â”€â”€â”€â”¬â”€â”€â”€â”¤  N  â”œâ”€â”€â”€â”€â”€ B                             â”‚
â”‚          â””â”€â”€â”¬â”€â”€â”˜    â”‚   â””â”€â”€â”¬â”€â”€â”˜                                     â”‚
â”‚             â”‚       â”‚      â”‚                                        â”‚
â”‚            SÌ„       â”‚      S                                        â”‚
â”‚                     â–¼ F                                             â”‚
â”‚                                                                      â”‚
â”‚   Transistor count: 2 (but degraded voltage levels)               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### XOR Gate

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    XOR USING PASS TRANSISTORS                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   XOR: F = AâŠ•B = ABÌ„ + Ä€B                                          â”‚
â”‚                                                                      â”‚
â”‚   Observation: When B = 0, F = A                                   â”‚
â”‚                When B = 1, F = Ä€                                   â”‚
â”‚                                                                      â”‚
â”‚   So: F = BÌ„Â·A + BÂ·Ä€ (MUX with A and Ä€)                            â”‚
â”‚                                                                      â”‚
â”‚   Circuit:                                                          â”‚
â”‚                                                                      â”‚
â”‚             BÌ„                 B                                    â”‚
â”‚             â”‚                 â”‚                                     â”‚
â”‚         â”Œâ”€â”€â”€â—â”€â”€â”€â”         â”Œâ”€â”€â”€â—â”€â”€â”€â”                                 â”‚
â”‚         â”‚   â”‚   â”‚         â”‚   â”‚   â”‚                                 â”‚
â”‚   A â”€â”€â”€â”€â”¤  TG1  â”œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¤  TG2  â”œâ”€â”€â”€â”€ Ä€                          â”‚
â”‚         â”‚   â”‚   â”‚    â”‚    â”‚   â”‚   â”‚                                 â”‚
â”‚         â””â”€â”€â”€â—â”€â”€â”€â”˜    â”‚    â””â”€â”€â”€â—â”€â”€â”€â”˜                                 â”‚
â”‚             â”‚        â”‚        â”‚                                     â”‚
â”‚             B        â”‚        BÌ„                                    â”‚
â”‚                      â”‚                                              â”‚
â”‚                      â–¼ F = AâŠ•B                                     â”‚
â”‚                                                                      â”‚
â”‚   Transistor count:                                                 â”‚
â”‚   â€¢ 2 TGs = 4 transistors                                          â”‚
â”‚   â€¢ Need Ä€ (1 inverter) = 2 transistors                            â”‚
â”‚   â€¢ May need BÌ„ = 2 transistors (or use complementary signals)     â”‚
â”‚   â€¢ Total: 4-8 transistors                                         â”‚
â”‚                                                                      â”‚
â”‚   Compare CMOS XOR: 8-12 transistors                               â”‚
â”‚                                                                      â”‚
â”‚   Truth Table:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                â”‚
â”‚   â”‚ A â”‚ B â”‚ F   â”‚ Which TG active â”‚                                â”‚
â”‚   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                                â”‚
â”‚   â”‚ 0 â”‚ 0 â”‚ 0   â”‚ TG1 â†’ passes A  â”‚                                â”‚
â”‚   â”‚ 0 â”‚ 1 â”‚ 1   â”‚ TG2 â†’ passes Ä€  â”‚                                â”‚
â”‚   â”‚ 1 â”‚ 0 â”‚ 1   â”‚ TG1 â†’ passes A  â”‚                                â”‚
â”‚   â”‚ 1 â”‚ 1 â”‚ 0   â”‚ TG2 â†’ passes Ä€  â”‚                                â”‚
â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.6 Complementary Pass Transistor Logic (CPL)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CPL STRUCTURE                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   CPL uses NMOS-only pass transistors with complementary signals   â”‚
â”‚                                                                      â”‚
â”‚   Key features:                                                     â”‚
â”‚   â€¢ All inputs available as complementary pairs (A, Ä€)             â”‚
â”‚   â€¢ Outputs also generated as complementary pairs (F, FÌ„)           â”‚
â”‚   â€¢ Small output swing restored with inverters                     â”‚
â”‚                                                                      â”‚
â”‚   CPL XOR Gate:                                                     â”‚
â”‚                                                                      â”‚
â”‚          B         BÌ„                                               â”‚
â”‚          â”‚         â”‚                                                â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â” â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                            â”‚
â”‚  Ä€ â”€â”€â”¤   N   â”œâ”€â”¤   N   â”œâ”€â”€ A                                       â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                            â”‚
â”‚          â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                                â”‚
â”‚               â”‚                                                     â”‚
â”‚               â–¼ F = AâŠ•B (degraded swing)                           â”‚
â”‚               â”‚                                                     â”‚
â”‚           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                 â”‚
â”‚           â”‚       â”‚                                                 â”‚
â”‚           â”‚  INV  â”‚ â† Level restorer                               â”‚
â”‚           â”‚       â”‚                                                 â”‚
â”‚           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                 â”‚
â”‚               â”‚                                                     â”‚
â”‚               â–¼ FÌ„ (full swing, also provides complement)           â”‚
â”‚                                                                      â”‚
â”‚   Transistor count: 2 NMOS + 2 for inverter = 4 total              â”‚
â”‚   Plus another branch for complementary output                     â”‚
â”‚                                                                      â”‚
â”‚   Advantages of CPL:                                                â”‚
â”‚   â€¢ Very low transistor count                                      â”‚
â”‚   â€¢ High speed (NMOS only in logic path)                           â”‚
â”‚   â€¢ Good for XOR-heavy circuits (adders, parity)                   â”‚
â”‚                                                                      â”‚
â”‚   Disadvantages:                                                    â”‚
â”‚   â€¢ Requires complementary inputs                                  â”‚
â”‚   â€¢ Threshold voltage drop needs restoration                       â”‚
â”‚   â€¢ More complex routing                                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.7 Level Restoration

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LEVEL RESTORATION TECHNIQUES                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: NMOS pass transistor output stuck at VDD - Vtn          â”‚
â”‚   Solution: Restore to full VDD using feedback or buffering        â”‚
â”‚                                                                      â”‚
â”‚   Method 1: Buffer/Inverter Chain                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚                                                                      â”‚
â”‚     Degraded     â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”     Full                       â”‚
â”‚     signal  â”€â”€â”€â”€â”€â”¤ INV â”œâ”€â”€â”€â”€â”¤ INV â”œâ”€â”€â”€â–º swing                      â”‚
â”‚     VDD-Vtn      â””â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                                                                      â”‚
â”‚   If degraded '1' is > VM of inverter, it's restored              â”‚
â”‚   Works only if VDD - Vtn > VM                                     â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Method 2: Weak PMOS Feedback (Level Restorer)                    â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”‚
â”‚                                                                      â”‚
â”‚                        VDD                                          â”‚
â”‚                         â”‚                                           â”‚
â”‚                     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”¤ weak Pâ”œ â† Restores high level               â”‚
â”‚               â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                       â”‚
â”‚          C    â”‚         â”‚                                           â”‚
â”‚          â”‚    â”‚    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                      â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”â”‚    â”‚         â”‚                                      â”‚
â”‚ Vin â”€â”¤   N   â”œâ”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â–º Vout (restored)                â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”˜â”‚    â”‚         â”‚                                      â”‚
â”‚               â”‚    â”‚ Strong  â”‚                                      â”‚
â”‚               â””â”€â”€â”€â”€â”¤ inverterâ”‚                                      â”‚
â”‚                    â”‚         â”‚                                      â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                      â”‚
â”‚                                                                      â”‚
â”‚   Operation when Vin = VDD (should pass '1'):                      â”‚
â”‚   1. Initially Vout tries to reach VDD - Vtn                       â”‚
â”‚   2. Inverter output goes LOW                                      â”‚
â”‚   3. Weak PMOS turns ON                                            â”‚
â”‚   4. PMOS pulls Vout to full VDD                                   â”‚
â”‚   5. Final: Vout = VDD âœ“                                           â”‚
â”‚                                                                      â”‚
â”‚   Sizing requirement:                                               â”‚
â”‚   â€¢ PMOS must be weak enough that NMOS can overpower it           â”‚
â”‚     when passing a '0'                                             â”‚
â”‚   â€¢ Ratio: (W/L)pmos << (W/L)nmos                                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Method 3: Transmission Gate (no restoration needed)              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                 â”‚
â”‚   â€¢ Inherently full swing                                          â”‚
â”‚   â€¢ Preferred solution when 2 extra transistors acceptable        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.5.8 Comparison of Logic Styles

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOGIC STYLE COMPARISON                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Property        â”‚ CMOS  â”‚Pseudo-N â”‚ TG-based â”‚ CPL        â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ Transistor countâ”‚ 2n    â”‚ n+1     â”‚ ~n       â”‚ n (NMOS)   â”‚    â”‚
â”‚   â”‚ Static power    â”‚ ~0    â”‚ Yes     â”‚ ~0       â”‚ ~0         â”‚    â”‚
â”‚   â”‚ Voltage swing   â”‚ Full  â”‚ Degradedâ”‚ Full     â”‚ Needs      â”‚    â”‚
â”‚   â”‚                 â”‚       â”‚ VOL     â”‚          â”‚ restorationâ”‚    â”‚
â”‚   â”‚ Speed           â”‚ Good  â”‚ Fast    â”‚ Good     â”‚ Fast       â”‚    â”‚
â”‚   â”‚ Noise margin    â”‚ Excel.â”‚ Reduced â”‚ Good     â”‚ Moderate   â”‚    â”‚
â”‚   â”‚ Complexity      â”‚ High  â”‚ Low     â”‚ Moderate â”‚ Moderate   â”‚    â”‚
â”‚   â”‚ Need comp.      â”‚ No    â”‚ No      â”‚ Yes      â”‚ Yes        â”‚    â”‚
â”‚   â”‚ inputs          â”‚       â”‚         â”‚ (control)â”‚ (all)      â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   When to use each:                                                 â”‚
â”‚                                                                      â”‚
â”‚   Full CMOS:                                                        â”‚
â”‚   â€¢ Default choice for most logic                                  â”‚
â”‚   â€¢ Best noise immunity                                            â”‚
â”‚   â€¢ Zero static power                                              â”‚
â”‚                                                                      â”‚
â”‚   Pseudo-NMOS:                                                      â”‚
â”‚   â€¢ ROM, PLA structures                                            â”‚
â”‚   â€¢ High fan-in gates                                              â”‚
â”‚   â€¢ Speed critical, power tolerant                                 â”‚
â”‚                                                                      â”‚
â”‚   Transmission Gate:                                                â”‚
â”‚   â€¢ Multiplexers                                                   â”‚
â”‚   â€¢ XOR/XNOR gates                                                 â”‚
â”‚   â€¢ Data selectors                                                 â”‚
â”‚                                                                      â”‚
â”‚   CPL:                                                              â”‚
â”‚   â€¢ Adders and arithmetic                                          â”‚
â”‚   â€¢ XOR-heavy circuits                                             â”‚
â”‚   â€¢ High-speed, compact logic                                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Feature | NMOS Pass | PMOS Pass | Transmission Gate |
|---------|-----------|-----------|-------------------|
| Passes '0' | Strong (0V) | Weak (|Vtp|) | Strong (0V) |
| Passes '1' | Weak (VDD-Vtn) | Strong (VDD) | Strong (VDD) |
| Transistor count | 1 | 1 | 2 |
| Control signals | 1 | 1 | 2 (complementary) |
| Level restoration | Needed for '1' | Needed for '0' | Not needed |
| Typical use | CPL circuits | Rarely alone | MUX, XOR |

---

## â“ Quick Revision Questions

1. **Why can't an NMOS pass transistor pass a full VDD to its output?**

2. **What is the maximum voltage an NMOS can pass when its gate is at VDD and Vtn = 0.5V?**

3. **How does a transmission gate achieve full rail-to-rail swing?**

4. **Draw a 2:1 MUX using two transmission gates. How many transistors?**

5. **What is the purpose of a level restorer circuit? When is it needed?**

6. **Compare CPL and complementary CMOS for implementing an XOR gate.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Pseudo-NMOS Logic](04-pseudo-nmos-logic.md) | [Unit 4 Home](README.md) | [Unit 5: Sequential CMOS Circuits â†’](../05-Sequential-CMOS-Circuits/README.md) |
