Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Apr 11 10:19:07 2017
| Host             : WLM3417EBAB1C33 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file datapath_top_power_routed.rpt -pb datapath_top_power_summary_routed.pb
| Design           : datapath_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.142  |
| Dynamic (W)              | 0.020  |
| Device Static (W)        | 0.122  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.4   |
| Junction Temperature (C) | 26.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        5 |       --- |             --- |
| Slice Logic              |     0.004 |     3405 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1235 |     53200 |            2.32 |
|   Register               |    <0.001 |     1707 |    106400 |            1.60 |
|   CARRY4                 |    <0.001 |       47 |     13300 |            0.35 |
|   LUT as Distributed RAM |    <0.001 |       60 |     17400 |            0.34 |
|   F7/F8 Muxes            |    <0.001 |       69 |     53200 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      102 |       --- |             --- |
| Signals                  |     0.006 |     2465 |       --- |             --- |
| Block RAM                |     0.001 |      0.5 |       140 |            0.36 |
| I/O                      |     0.001 |       10 |       200 |            5.00 |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     0.142 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.019 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Medium     |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| clk                                                                 | clk                                        |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| datapath_top                                       |     0.020 |
|   PmodOLEDCtrl_inst                                |     0.007 |
|     Example                                        |     0.006 |
|       CHAR_LIB_COMP                                |     0.001 |
|         U0                                         |     0.001 |
|           inst_blk_mem_gen                         |     0.001 |
|             gnativebmg.native_blk_mem_gen          |     0.001 |
|               valid.cstr                           |     0.001 |
|                 ramloop[0].ram.r                   |     0.001 |
|                   prim_init.ram                    |     0.001 |
|       DELAY_COMP                                   |    <0.001 |
|       SPI_COMP                                     |    <0.001 |
|     Init                                           |     0.001 |
|       DELAY_COMP                                   |    <0.001 |
|       SPI_COMP                                     |    <0.001 |
|   alu                                              |    <0.001 |
|   calculator_data_memory                           |    <0.001 |
|     U0                                             |    <0.001 |
|       synth_options.dist_mem_inst                  |    <0.001 |
|         gen_sp_ram.spram_inst                      |    <0.001 |
|           ram_reg_0_255_0_0                        |    <0.001 |
|           ram_reg_0_255_1_1                        |    <0.001 |
|           ram_reg_0_255_2_2                        |    <0.001 |
|           ram_reg_0_255_3_3                        |    <0.001 |
|           ram_reg_0_255_4_4                        |    <0.001 |
|           ram_reg_0_255_5_5                        |    <0.001 |
|           ram_reg_0_255_6_6                        |    <0.001 |
|           ram_reg_0_255_7_7                        |    <0.001 |
|           ram_reg_0_255_8_8                        |    <0.001 |
|   dbg_hub                                          |     0.003 |
|     inst                                           |     0.003 |
|       CORE_XSDB.UUT_MASTER                         |     0.003 |
|         U_ICON_INTERFACE                           |     0.002 |
|           U_CMD1                                   |    <0.001 |
|           U_CMD2                                   |    <0.001 |
|           U_CMD3                                   |    <0.001 |
|           U_CMD4                                   |    <0.001 |
|           U_CMD5                                   |    <0.001 |
|           U_CMD6_RD                                |    <0.001 |
|             U_RD_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gr1.rfwft                  |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD6_WR                                |    <0.001 |
|             U_WR_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD7_CTL                               |    <0.001 |
|           U_CMD7_STAT                              |    <0.001 |
|           U_STATIC_STATUS                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                      |    <0.001 |
|           U_RD_ABORT_FLAG                          |    <0.001 |
|           U_RD_REQ_FLAG                            |    <0.001 |
|           U_TIMER                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE              |    <0.001 |
|       CORE_XSDB.U_ICON                             |    <0.001 |
|         U_CMD                                      |    <0.001 |
|         U_STAT                                     |    <0.001 |
|         U_SYNC                                     |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                       |    <0.001 |
|   debounce_clk                                     |    <0.001 |
|   instruction_decoder                              |    <0.001 |
|   instruction_memory                               |    <0.001 |
|     U0                                             |    <0.001 |
|   pc_counter                                       |    <0.001 |
|   register_file                                    |    <0.001 |
|   vio_0                                            |     0.007 |
|     inst                                           |     0.007 |
|       DECODER_INST                                 |    <0.001 |
|       PROBE_IN_INST                                |     0.006 |
|       PROBE_IN_WIDTH_INST                          |    <0.001 |
|       U_XSDB_SLAVE                                 |    <0.001 |
+----------------------------------------------------+-----------+


