Release 14.6 Drc P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jul 13 17:33:07 2017

drc -z LVDS_test.ncd LVDS_test.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   videoencoder/clockgenerator/dcm_clk, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
