# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//gaia/leesam/CPE\ 64/Lab\ #3 {//gaia/leesam/CPE 64/Lab #3/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:42 on Apr 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//gaia/leesam/CPE 64/Lab #3" //gaia/leesam/CPE 64/Lab #3/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:50:42 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0 {C:/intelFPGA_lite/17.0/ComparatorTestBench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:42 on Apr 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0" C:/intelFPGA_lite/17.0/ComparatorTestBench.v 
# -- Compiling module ComparatorTestBench
# 
# Top level modules:
# 	ComparatorTestBench
# End time: 18:50:43 on Apr 16,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ComparatorTestBench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ComparatorTestBench 
# Start time: 18:50:43 on Apr 16,2018
# Loading work.ComparatorTestBench
# ** Error: (vsim-3033) C:/intelFPGA_lite/17.0/ComparatorTestBench.v(6): Instantiation of 'comparator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ComparatorTestBench File: C:/intelFPGA_lite/17.0/ComparatorTestBench.v
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cycloneive
#             //gaia/leesam/CPE 64/Lab #3/simulation/modelsim/rtl_work
#             //gaia/leesam/CPE 64/Lab #3/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab3_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 19:03:21 on Apr 16,2018, Elapsed time: 0:12:38
# Errors: 1, Warnings: 0
