// Seed: 1560452535
module module_0 ();
  assign module_2.type_7 = 0;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign {id_7} = -1 - -1;
  nor primCall (id_1, id_4, id_5, id_7, id_8);
  uwire id_8 = 1;
  module_0 modCall_1 ();
  parameter id_9 = 1'h0 == 1;
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1
);
  module_0 modCall_1 ();
  assign id_3 = id_3;
  for (id_4 = id_4; id_0 & {!1}; id_3 = id_1) wire id_5;
endmodule
