<stg><name>transmitter</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln20"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_q

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_q, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="64">
<![CDATA[
entry:8 %scrambledDataI = alloca i64 1

]]></Node>
<StgValue><ssdm name="scrambledDataI"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="64">
<![CDATA[
entry:9 %scrambledDataQ = alloca i64 1

]]></Node>
<StgValue><ssdm name="scrambledDataQ"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %input_i_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_i

]]></Node>
<StgValue><ssdm name="input_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="16">
<![CDATA[
entry:11 %trunc_ln32 = trunc i16 %input_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %input_q_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_q

]]></Node>
<StgValue><ssdm name="input_q_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="16">
<![CDATA[
entry:13 %trunc_ln29 = trunc i16 %input_q_read

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:14 %store_ln29 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln29 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.0.split:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
for.inc.0.split:1 %zext_ln29 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:3 %pnGenSequence_addr = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6">
<![CDATA[
for.inc.0.split:4 %pnGenSequence_load = load i6 %pnGenSequence_addr

]]></Node>
<StgValue><ssdm name="pnGenSequence_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:13 %or_ln29 = or i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
for.inc.0.split:14 %zext_ln31_2 = zext i6 %or_ln29

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:15 %pnGenSequence_addr_1 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6">
<![CDATA[
for.inc.0.split:16 %pnGenSequence_load_1 = load i6 %pnGenSequence_addr_1

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.0.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6">
<![CDATA[
for.inc.0.split:4 %pnGenSequence_load = load i6 %pnGenSequence_addr

]]></Node>
<StgValue><ssdm name="pnGenSequence_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="1">
<![CDATA[
for.inc.0.split:5 %zext_ln31 = zext i1 %pnGenSequence_load

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1">
<![CDATA[
for.inc.0.split:6 %zext_ln31_1 = zext i1 %pnGenSequence_load

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.0.split:7 %xor_ln31 = xor i5 %trunc_ln32, i5 %zext_ln31

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:8 %scrambledDataI_addr = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.0.split:9 %store_ln31 = store i5 %xor_ln31, i6 %scrambledDataI_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:10 %xor_ln32 = xor i6 %trunc_ln29, i6 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:11 %scrambledDataQ_addr = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:12 %store_ln32 = store i6 %xor_ln32, i6 %scrambledDataQ_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6">
<![CDATA[
for.inc.0.split:16 %pnGenSequence_load_1 = load i6 %pnGenSequence_addr_1

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="1">
<![CDATA[
for.inc.0.split:17 %zext_ln31_3 = zext i1 %pnGenSequence_load_1

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1">
<![CDATA[
for.inc.0.split:18 %zext_ln31_4 = zext i1 %pnGenSequence_load_1

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:19 %scrambledDataI_addr_1 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.0.split:20 %store_ln31 = store i5 %zext_ln31_3, i6 %scrambledDataI_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:21 %scrambledDataQ_addr_1 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:22 %store_ln32 = store i6 %zext_ln31_4, i6 %scrambledDataQ_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:23 %or_ln29_1 = or i6 %i_2, i6 2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
for.inc.0.split:24 %zext_ln29_1 = zext i6 %or_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.0.split:25 %icmp_ln29 = icmp_eq  i6 %or_ln29_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.0.split:26 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.split:27 %br_ln29 = br i1 %icmp_ln29, void %for.inc.2, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:0 %pnGenSequence_addr_2 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:1 %pnGenSequence_load_2 = load i6 %pnGenSequence_addr_2

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:8 %or_ln29_2 = or i6 %i_2, i6 3

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:9 %zext_ln31_7 = zext i6 %or_ln29_2

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:10 %pnGenSequence_addr_3 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:11 %pnGenSequence_load_3 = load i6 %pnGenSequence_addr_3

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:138 %add_ln29 = add i6 %i_2, i6 16

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.2:139 %store_ln29 = store i6 %add_ln29, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for.end:0 %and38_i3032 = alloca i32 1

]]></Node>
<StgValue><ssdm name="and38_i3032"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32">
<![CDATA[
for.end:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.end:2 %encoder_state_1_load = load i32 %encoder_state_1

]]></Node>
<StgValue><ssdm name="encoder_state_1_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:3 %store_ln43 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:4 %store_ln43 = store i32 %encoder_state_1_load, i32 %and38_i3032

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.end:5 %br_ln43 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:1 %pnGenSequence_load_2 = load i6 %pnGenSequence_addr_2

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:2 %zext_ln31_5 = zext i1 %pnGenSequence_load_2

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:3 %zext_ln31_6 = zext i1 %pnGenSequence_load_2

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:4 %scrambledDataI_addr_2 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:5 %store_ln31 = store i5 %zext_ln31_5, i6 %scrambledDataI_addr_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:6 %scrambledDataQ_addr_2 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:7 %store_ln32 = store i6 %zext_ln31_6, i6 %scrambledDataQ_addr_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:11 %pnGenSequence_load_3 = load i6 %pnGenSequence_addr_3

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:12 %zext_ln31_8 = zext i1 %pnGenSequence_load_3

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:13 %zext_ln31_9 = zext i1 %pnGenSequence_load_3

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:14 %scrambledDataI_addr_3 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:15 %store_ln31 = store i5 %zext_ln31_8, i6 %scrambledDataI_addr_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:16 %scrambledDataQ_addr_3 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:17 %store_ln32 = store i6 %zext_ln31_9, i6 %scrambledDataQ_addr_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:18 %or_ln29_3 = or i6 %i_2, i6 4

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:19 %zext_ln31_10 = zext i6 %or_ln29_3

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:20 %pnGenSequence_addr_4 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:21 %pnGenSequence_load_4 = load i6 %pnGenSequence_addr_4

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:28 %or_ln29_4 = or i6 %i_2, i6 5

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:29 %zext_ln31_13 = zext i6 %or_ln29_4

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:30 %pnGenSequence_addr_5 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_13

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:31 %pnGenSequence_load_5 = load i6 %pnGenSequence_addr_5

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:21 %pnGenSequence_load_4 = load i6 %pnGenSequence_addr_4

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:22 %zext_ln31_11 = zext i1 %pnGenSequence_load_4

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:23 %zext_ln31_12 = zext i1 %pnGenSequence_load_4

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:24 %scrambledDataI_addr_4 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:25 %store_ln31 = store i5 %zext_ln31_11, i6 %scrambledDataI_addr_4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:26 %scrambledDataQ_addr_4 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:27 %store_ln32 = store i6 %zext_ln31_12, i6 %scrambledDataQ_addr_4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:31 %pnGenSequence_load_5 = load i6 %pnGenSequence_addr_5

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:32 %zext_ln31_14 = zext i1 %pnGenSequence_load_5

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:33 %zext_ln31_15 = zext i1 %pnGenSequence_load_5

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:34 %scrambledDataI_addr_5 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_13

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:35 %store_ln31 = store i5 %zext_ln31_14, i6 %scrambledDataI_addr_5

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:36 %scrambledDataQ_addr_5 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_13

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:37 %store_ln32 = store i6 %zext_ln31_15, i6 %scrambledDataQ_addr_5

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:38 %or_ln29_5 = or i6 %i_2, i6 6

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:39 %zext_ln31_16 = zext i6 %or_ln29_5

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:40 %pnGenSequence_addr_6 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_6"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:41 %pnGenSequence_load_6 = load i6 %pnGenSequence_addr_6

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_6"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:48 %or_ln29_6 = or i6 %i_2, i6 7

]]></Node>
<StgValue><ssdm name="or_ln29_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:49 %zext_ln31_19 = zext i6 %or_ln29_6

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:50 %pnGenSequence_addr_7 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:51 %pnGenSequence_load_7 = load i6 %pnGenSequence_addr_7

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:41 %pnGenSequence_load_6 = load i6 %pnGenSequence_addr_6

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_6"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:42 %zext_ln31_17 = zext i1 %pnGenSequence_load_6

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:43 %zext_ln31_18 = zext i1 %pnGenSequence_load_6

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:44 %scrambledDataI_addr_6 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_6"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:45 %store_ln31 = store i5 %zext_ln31_17, i6 %scrambledDataI_addr_6

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:46 %scrambledDataQ_addr_6 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:47 %store_ln32 = store i6 %zext_ln31_18, i6 %scrambledDataQ_addr_6

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:51 %pnGenSequence_load_7 = load i6 %pnGenSequence_addr_7

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_7"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:52 %zext_ln31_20 = zext i1 %pnGenSequence_load_7

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:53 %zext_ln31_21 = zext i1 %pnGenSequence_load_7

]]></Node>
<StgValue><ssdm name="zext_ln31_21"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:54 %scrambledDataI_addr_7 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:55 %store_ln31 = store i5 %zext_ln31_20, i6 %scrambledDataI_addr_7

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:56 %scrambledDataQ_addr_7 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_7"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:57 %store_ln32 = store i6 %zext_ln31_21, i6 %scrambledDataQ_addr_7

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:58 %or_ln29_7 = or i6 %i_2, i6 8

]]></Node>
<StgValue><ssdm name="or_ln29_7"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:59 %zext_ln31_22 = zext i6 %or_ln29_7

]]></Node>
<StgValue><ssdm name="zext_ln31_22"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:60 %pnGenSequence_addr_8 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_8"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:61 %pnGenSequence_load_8 = load i6 %pnGenSequence_addr_8

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_8"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:68 %or_ln29_8 = or i6 %i_2, i6 9

]]></Node>
<StgValue><ssdm name="or_ln29_8"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:69 %zext_ln31_25 = zext i6 %or_ln29_8

]]></Node>
<StgValue><ssdm name="zext_ln31_25"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:70 %pnGenSequence_addr_9 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_25

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:71 %pnGenSequence_load_9 = load i6 %pnGenSequence_addr_9

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:61 %pnGenSequence_load_8 = load i6 %pnGenSequence_addr_8

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_8"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:62 %zext_ln31_23 = zext i1 %pnGenSequence_load_8

]]></Node>
<StgValue><ssdm name="zext_ln31_23"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:63 %zext_ln31_24 = zext i1 %pnGenSequence_load_8

]]></Node>
<StgValue><ssdm name="zext_ln31_24"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:64 %scrambledDataI_addr_8 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_8"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:65 %store_ln31 = store i5 %zext_ln31_23, i6 %scrambledDataI_addr_8

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:66 %scrambledDataQ_addr_8 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:67 %store_ln32 = store i6 %zext_ln31_24, i6 %scrambledDataQ_addr_8

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:71 %pnGenSequence_load_9 = load i6 %pnGenSequence_addr_9

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_9"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:72 %zext_ln31_26 = zext i1 %pnGenSequence_load_9

]]></Node>
<StgValue><ssdm name="zext_ln31_26"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:73 %zext_ln31_27 = zext i1 %pnGenSequence_load_9

]]></Node>
<StgValue><ssdm name="zext_ln31_27"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:74 %scrambledDataI_addr_9 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_25

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:75 %store_ln31 = store i5 %zext_ln31_26, i6 %scrambledDataI_addr_9

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:76 %scrambledDataQ_addr_9 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_25

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_9"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:77 %store_ln32 = store i6 %zext_ln31_27, i6 %scrambledDataQ_addr_9

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:78 %or_ln29_9 = or i6 %i_2, i6 10

]]></Node>
<StgValue><ssdm name="or_ln29_9"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:79 %zext_ln31_28 = zext i6 %or_ln29_9

]]></Node>
<StgValue><ssdm name="zext_ln31_28"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:80 %pnGenSequence_addr_10 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_28

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_10"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:81 %pnGenSequence_load_10 = load i6 %pnGenSequence_addr_10

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_10"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:88 %or_ln29_10 = or i6 %i_2, i6 11

]]></Node>
<StgValue><ssdm name="or_ln29_10"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:89 %zext_ln31_31 = zext i6 %or_ln29_10

]]></Node>
<StgValue><ssdm name="zext_ln31_31"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:90 %pnGenSequence_addr_11 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_31

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_11"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:91 %pnGenSequence_load_11 = load i6 %pnGenSequence_addr_11

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:81 %pnGenSequence_load_10 = load i6 %pnGenSequence_addr_10

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_10"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:82 %zext_ln31_29 = zext i1 %pnGenSequence_load_10

]]></Node>
<StgValue><ssdm name="zext_ln31_29"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:83 %zext_ln31_30 = zext i1 %pnGenSequence_load_10

]]></Node>
<StgValue><ssdm name="zext_ln31_30"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:84 %scrambledDataI_addr_10 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_28

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_10"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:85 %store_ln31 = store i5 %zext_ln31_29, i6 %scrambledDataI_addr_10

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:86 %scrambledDataQ_addr_10 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_28

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:87 %store_ln32 = store i6 %zext_ln31_30, i6 %scrambledDataQ_addr_10

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:91 %pnGenSequence_load_11 = load i6 %pnGenSequence_addr_11

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_11"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:92 %zext_ln31_32 = zext i1 %pnGenSequence_load_11

]]></Node>
<StgValue><ssdm name="zext_ln31_32"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:93 %zext_ln31_33 = zext i1 %pnGenSequence_load_11

]]></Node>
<StgValue><ssdm name="zext_ln31_33"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:94 %scrambledDataI_addr_11 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_31

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_11"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:95 %store_ln31 = store i5 %zext_ln31_32, i6 %scrambledDataI_addr_11

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:96 %scrambledDataQ_addr_11 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_31

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_11"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:97 %store_ln32 = store i6 %zext_ln31_33, i6 %scrambledDataQ_addr_11

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:98 %or_ln29_11 = or i6 %i_2, i6 12

]]></Node>
<StgValue><ssdm name="or_ln29_11"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:99 %zext_ln31_34 = zext i6 %or_ln29_11

]]></Node>
<StgValue><ssdm name="zext_ln31_34"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:100 %pnGenSequence_addr_12 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_34

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_12"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:101 %pnGenSequence_load_12 = load i6 %pnGenSequence_addr_12

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_12"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:108 %or_ln29_12 = or i6 %i_2, i6 13

]]></Node>
<StgValue><ssdm name="or_ln29_12"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:109 %zext_ln31_37 = zext i6 %or_ln29_12

]]></Node>
<StgValue><ssdm name="zext_ln31_37"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:110 %pnGenSequence_addr_13 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_37

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_13"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:111 %pnGenSequence_load_13 = load i6 %pnGenSequence_addr_13

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:101 %pnGenSequence_load_12 = load i6 %pnGenSequence_addr_12

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_12"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:102 %zext_ln31_35 = zext i1 %pnGenSequence_load_12

]]></Node>
<StgValue><ssdm name="zext_ln31_35"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:103 %zext_ln31_36 = zext i1 %pnGenSequence_load_12

]]></Node>
<StgValue><ssdm name="zext_ln31_36"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:104 %scrambledDataI_addr_12 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_34

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_12"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:105 %store_ln31 = store i5 %zext_ln31_35, i6 %scrambledDataI_addr_12

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:106 %scrambledDataQ_addr_12 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_34

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_12"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:107 %store_ln32 = store i6 %zext_ln31_36, i6 %scrambledDataQ_addr_12

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:111 %pnGenSequence_load_13 = load i6 %pnGenSequence_addr_13

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_13"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:112 %zext_ln31_38 = zext i1 %pnGenSequence_load_13

]]></Node>
<StgValue><ssdm name="zext_ln31_38"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:113 %zext_ln31_39 = zext i1 %pnGenSequence_load_13

]]></Node>
<StgValue><ssdm name="zext_ln31_39"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:114 %scrambledDataI_addr_13 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_37

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_13"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:115 %store_ln31 = store i5 %zext_ln31_38, i6 %scrambledDataI_addr_13

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:116 %scrambledDataQ_addr_13 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_37

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_13"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:117 %store_ln32 = store i6 %zext_ln31_39, i6 %scrambledDataQ_addr_13

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:118 %or_ln29_13 = or i6 %i_2, i6 14

]]></Node>
<StgValue><ssdm name="or_ln29_13"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:119 %zext_ln31_40 = zext i6 %or_ln29_13

]]></Node>
<StgValue><ssdm name="zext_ln31_40"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:120 %pnGenSequence_addr_14 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_40

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_14"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:121 %pnGenSequence_load_14 = load i6 %pnGenSequence_addr_14

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_14"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:128 %or_ln29_14 = or i6 %i_2, i6 15

]]></Node>
<StgValue><ssdm name="or_ln29_14"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
for.inc.2:129 %zext_ln31_43 = zext i6 %or_ln29_14

]]></Node>
<StgValue><ssdm name="zext_ln31_43"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:130 %pnGenSequence_addr_15 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_43

]]></Node>
<StgValue><ssdm name="pnGenSequence_addr_15"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:131 %pnGenSequence_load_15 = load i6 %pnGenSequence_addr_15

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="205" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:121 %pnGenSequence_load_14 = load i6 %pnGenSequence_addr_14

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_14"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:122 %zext_ln31_41 = zext i1 %pnGenSequence_load_14

]]></Node>
<StgValue><ssdm name="zext_ln31_41"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:123 %zext_ln31_42 = zext i1 %pnGenSequence_load_14

]]></Node>
<StgValue><ssdm name="zext_ln31_42"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:124 %scrambledDataI_addr_14 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_40

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_14"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:125 %store_ln31 = store i5 %zext_ln31_41, i6 %scrambledDataI_addr_14

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:126 %scrambledDataQ_addr_14 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_40

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_14"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:127 %store_ln32 = store i6 %zext_ln31_42, i6 %scrambledDataQ_addr_14

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6">
<![CDATA[
for.inc.2:131 %pnGenSequence_load_15 = load i6 %pnGenSequence_addr_15

]]></Node>
<StgValue><ssdm name="pnGenSequence_load_15"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="1">
<![CDATA[
for.inc.2:132 %zext_ln31_44 = zext i1 %pnGenSequence_load_15

]]></Node>
<StgValue><ssdm name="zext_ln31_44"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="1">
<![CDATA[
for.inc.2:133 %zext_ln31_45 = zext i1 %pnGenSequence_load_15

]]></Node>
<StgValue><ssdm name="zext_ln31_45"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:134 %scrambledDataI_addr_15 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_43

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_15"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
for.inc.2:135 %store_ln31 = store i5 %zext_ln31_44, i6 %scrambledDataI_addr_15

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:136 %scrambledDataQ_addr_15 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_43

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:137 %store_ln32 = store i6 %zext_ln31_45, i6 %scrambledDataQ_addr_15

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2:140 %br_ln29 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc33:0 %i_3 = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="6">
<![CDATA[
for.inc33:1 %zext_ln43 = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc33:2 %icmp_ln43 = icmp_eq  i6 %i_3, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33:3 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc33:4 %add_ln43 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33:5 %br_ln43 = br i1 %icmp_ln43, void %for.inc33.split, void %for.end35

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:2 %scrambledDataI_addr_16 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="scrambledDataI_addr_16"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="6">
<![CDATA[
for.inc33.split:3 %scrambledDataI_load = load i6 %scrambledDataI_addr_16

]]></Node>
<StgValue><ssdm name="scrambledDataI_load"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split:6 %scrambledDataQ_addr_16 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="scrambledDataQ_addr_16"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6">
<![CDATA[
for.inc33.split:7 %scrambledDataQ_load = load i6 %scrambledDataQ_addr_16

]]></Node>
<StgValue><ssdm name="scrambledDataQ_load"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.split:12 %store_ln43 = store i6 %add_ln43, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end35:0 %and38_i3032_load_1 = load i32 %and38_i3032

]]></Node>
<StgValue><ssdm name="and38_i3032_load_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end35:1 %store_ln220 = store i32 %and38_i3032_load_1, i32 %encoder_state_1

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end35:2 %write_ln179 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_i, i64 0

]]></Node>
<StgValue><ssdm name="write_ln179"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0">
<![CDATA[
for.end35:3 %ret_ln194 = ret

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc33.split:0 %and38_i3032_load = load i32 %and38_i3032

]]></Node>
<StgValue><ssdm name="and38_i3032_load"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.split:1 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="6">
<![CDATA[
for.inc33.split:3 %scrambledDataI_load = load i6 %scrambledDataI_addr_16

]]></Node>
<StgValue><ssdm name="scrambledDataI_load"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32">
<![CDATA[
for.inc33.split:4 %trunc_ln220 = trunc i32 %and38_i3032_load

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc33.split:5 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln220, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6">
<![CDATA[
for.inc33.split:7 %scrambledDataQ_load = load i6 %scrambledDataQ_addr_16

]]></Node>
<StgValue><ssdm name="scrambledDataQ_load"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc33.split:8 %or_ln220 = or i5 %scrambledDataI_load, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc33.split:9 %shl_ln220_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %or_ln220, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln220_1"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc33.split:10 %or_ln220_1 = or i6 %scrambledDataQ_load, i6 %shl_ln220_1

]]></Node>
<StgValue><ssdm name="or_ln220_1"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
for.inc33.split:11 %zext_ln43_1 = zext i6 %or_ln220_1

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.split:13 %store_ln43 = store i32 %zext_ln43_1, i32 %and38_i3032

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
for.inc33.split:14 %br_ln43 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
