Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Complete_Row.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Complete_Row.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Complete_Row"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Complete_Row
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\git\FPGA\Examination\aas\aaa.v" into library work
Parsing module <Complete_Row>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Complete_Row>.
WARNING:HDLCompiler:413 - "F:\git\FPGA\Examination\aas\aaa.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Complete_Row>.
    Related source file is "F:\git\FPGA\Examination\aas\aaa.v".
        BLOCKS_WIDE = 14
        BLOCKS_HIGH = 18
    Found 5-bit register for signal <Row>.
    Found 5-bit adder for signal <Row[4]_GND_1_o_add_5_OUT> created at line 46.
    Found 4x5-bit multiplier for signal <n0015> created at line 37.
    Found 490-bit shifter logical right for signal <n0011> created at line 38
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <Complete_Row> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 1
 5-bit register                                        : 1
# Logic shifters                                       : 1
 490-bit shifter logical right                         : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Complete_Row>.
The following registers are absorbed into counter <Row>: 1 register on signal <Row>.
Unit <Complete_Row> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x2-bit multiplier                                    : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Logic shifters                                       : 1
 490-bit shifter logical right                         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Complete_Row> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Complete_Row, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Complete_Row.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8
#      LUT2                        : 1
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 4
# FlipFlops/Latches                : 5
#      FD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 15
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  18224     0%  
 Number of Slice LUTs:                    8  out of   9112     0%  
    Number used as Logic:                 8  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     13
   Number with an unused Flip Flop:       8  out of     13    61%  
   Number with an unused LUT:             5  out of     13    38%  
   Number of fully used LUT-FF pairs:     0  out of     13     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         260
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.747ns (Maximum Frequency: 572.328MHz)
   Minimum input arrival time before clock: 2.606ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: 6.549ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 18 / 5
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            Row_4 (FF)
  Destination:       Row_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Row_4 to Row_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  Row_4 (Row_4)
     LUT6:I1->O            1   0.203   0.000  Row_1_rstpot1 (Row_1_rstpot1)
     FD:D                      0.102          Row_1
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 2)
  Source:            Pause (PAD)
  Destination:       Row_4 (FF)
  Destination Clock: Clk rising

  Data Path: Pause to Row_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  Pause_IBUF (Pause_IBUF)
     LUT6:I0->O            1   0.203   0.000  Row_1_rstpot1 (Row_1_rstpot1)
     FD:D                      0.102          Row_1
    ----------------------------------------
    Total                      2.606ns (1.527ns logic, 1.079ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            Row_0 (FF)
  Destination:       Row<0> (PAD)
  Source Clock:      Clk rising

  Data Path: Row_0 to Row<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  Row_0 (Row_0)
     OBUF:I->O                 2.571          Row_0_OBUF (Row<0>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Delay:               6.549ns (Levels of Logic = 4)
  Source:            Game<9> (PAD)
  Destination:       Enabled (PAD)

  Data Path: Game<9> to Enabled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Game_9_IBUF (Game_9_IBUF)
     LUT6:I0->O            1   0.203   0.827  out1 (out)
     LUT4:I0->O            1   0.203   0.579  out3 (Enabled_OBUF)
     OBUF:I->O                 2.571          Enabled_OBUF (Enabled)
    ----------------------------------------
    Total                      6.549ns (4.199ns logic, 2.350ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 

Total memory usage is 257608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

