// Seed: 1852245391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9, id_10;
  assign id_6 = -1;
  wor id_11 = -1'b0;
  assign id_7 = 1;
  assign module_1.type_21 = 0;
  wor id_12, id_13, id_14;
  assign id_6 = -1;
  uwire id_15, id_16 = id_14, id_17, id_18, id_19;
  genvar id_20;
  wand id_21, id_22, id_23, id_24, id_25;
  assign id_7  = -1;
  assign id_12 = id_11;
  parameter id_26 = 1'd0;
  id_27(
      1, 1
  );
  assign id_23 = id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = -1;
  tri0 id_14, id_15, id_16;
  assign id_10 = id_1;
  wire id_17;
  assign id_7 = -1'b0;
  initial id_9 <= 1;
  id_18(
      .id_0("" - 1),
      .id_1(1),
      .id_2(id_16),
      .id_3(id_13),
      .id_4(id_4),
      .id_5(id_4),
      .id_6(id_9),
      .id_7(-1),
      .id_8(id_5 - id_16),
      .id_9(("")),
      .id_10(id_3),
      .id_11(id_13),
      .id_12(-1),
      .id_13(1)
  );
  module_0 modCall_1 (
      id_16,
      id_17,
      id_6,
      id_2,
      id_2,
      id_14,
      id_14
  );
  wire id_19;
  id_20(
      .id_0(id_18),
      .id_1((-1) + 1'b0),
      .id_2(-1),
      .id_3(id_13),
      .id_4(("")),
      .id_5(1'b0),
      .id_6(id_8),
      .id_7(id_13)
  );
  assign id_3 = id_5;
endmodule
