
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011a  00800200  00001770  00001804  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001770  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  0080031a  0080031a  0000191e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000191e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000197c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  000019bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002800  00000000  00000000  00001be4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017d2  00000000  00000000  000043e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000138a  00000000  00000000  00005bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000590  00000000  00000000  00006f40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a33  00000000  00000000  000074d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000123b  00000000  00000000  00007f03  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  0000913e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	b3 c1       	rjmp	.+870    	; 0x374 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7a c3       	rjmp	.+1780   	; 0x732 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	50 c4       	rjmp	.+2208   	; 0x93e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	bd 04       	cpc	r11, r13
      e6:	0f 05       	cpc	r16, r15
      e8:	0f 05       	cpc	r16, r15
      ea:	0f 05       	cpc	r16, r15
      ec:	0f 05       	cpc	r16, r15
      ee:	0f 05       	cpc	r16, r15
      f0:	0f 05       	cpc	r16, r15
      f2:	0f 05       	cpc	r16, r15
      f4:	bd 04       	cpc	r11, r13
      f6:	0f 05       	cpc	r16, r15
      f8:	0f 05       	cpc	r16, r15
      fa:	0f 05       	cpc	r16, r15
      fc:	0f 05       	cpc	r16, r15
      fe:	0f 05       	cpc	r16, r15
     100:	0f 05       	cpc	r16, r15
     102:	0f 05       	cpc	r16, r15
     104:	bf 04       	cpc	r11, r15
     106:	0f 05       	cpc	r16, r15
     108:	0f 05       	cpc	r16, r15
     10a:	0f 05       	cpc	r16, r15
     10c:	0f 05       	cpc	r16, r15
     10e:	0f 05       	cpc	r16, r15
     110:	0f 05       	cpc	r16, r15
     112:	0f 05       	cpc	r16, r15
     114:	0f 05       	cpc	r16, r15
     116:	0f 05       	cpc	r16, r15
     118:	0f 05       	cpc	r16, r15
     11a:	0f 05       	cpc	r16, r15
     11c:	0f 05       	cpc	r16, r15
     11e:	0f 05       	cpc	r16, r15
     120:	0f 05       	cpc	r16, r15
     122:	0f 05       	cpc	r16, r15
     124:	bf 04       	cpc	r11, r15
     126:	0f 05       	cpc	r16, r15
     128:	0f 05       	cpc	r16, r15
     12a:	0f 05       	cpc	r16, r15
     12c:	0f 05       	cpc	r16, r15
     12e:	0f 05       	cpc	r16, r15
     130:	0f 05       	cpc	r16, r15
     132:	0f 05       	cpc	r16, r15
     134:	0f 05       	cpc	r16, r15
     136:	0f 05       	cpc	r16, r15
     138:	0f 05       	cpc	r16, r15
     13a:	0f 05       	cpc	r16, r15
     13c:	0f 05       	cpc	r16, r15
     13e:	0f 05       	cpc	r16, r15
     140:	0f 05       	cpc	r16, r15
     142:	0f 05       	cpc	r16, r15
     144:	0b 05       	cpc	r16, r11
     146:	0f 05       	cpc	r16, r15
     148:	0f 05       	cpc	r16, r15
     14a:	0f 05       	cpc	r16, r15
     14c:	0f 05       	cpc	r16, r15
     14e:	0f 05       	cpc	r16, r15
     150:	0f 05       	cpc	r16, r15
     152:	0f 05       	cpc	r16, r15
     154:	e8 04       	cpc	r14, r8
     156:	0f 05       	cpc	r16, r15
     158:	0f 05       	cpc	r16, r15
     15a:	0f 05       	cpc	r16, r15
     15c:	0f 05       	cpc	r16, r15
     15e:	0f 05       	cpc	r16, r15
     160:	0f 05       	cpc	r16, r15
     162:	0f 05       	cpc	r16, r15
     164:	0f 05       	cpc	r16, r15
     166:	0f 05       	cpc	r16, r15
     168:	0f 05       	cpc	r16, r15
     16a:	0f 05       	cpc	r16, r15
     16c:	0f 05       	cpc	r16, r15
     16e:	0f 05       	cpc	r16, r15
     170:	0f 05       	cpc	r16, r15
     172:	0f 05       	cpc	r16, r15
     174:	dc 04       	cpc	r13, r12
     176:	0f 05       	cpc	r16, r15
     178:	0f 05       	cpc	r16, r15
     17a:	0f 05       	cpc	r16, r15
     17c:	0f 05       	cpc	r16, r15
     17e:	0f 05       	cpc	r16, r15
     180:	0f 05       	cpc	r16, r15
     182:	0f 05       	cpc	r16, r15
     184:	fa 04       	cpc	r15, r10

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e7       	ldi	r30, 0x70	; 112
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 31       	cpi	r26, 0x1A	; 26
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	aa e1       	ldi	r26, 0x1A	; 26
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 33       	cpi	r26, 0x35	; 53
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	2b d1       	rcall	.+598    	; 0x418 <main>
     1c2:	0c 94 b6 0b 	jmp	0x176c	; 0x176c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
			return -1;
		}
	}
	
	return 0;
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	ab d1       	rcall	.+854    	; 0x524 <MCP_init>
     1ce:	48 e6       	ldi	r20, 0x68	; 104
     1d0:	60 e6       	ldi	r22, 0x60	; 96
     1d2:	80 e6       	ldi	r24, 0x60	; 96
     1d4:	c0 d1       	rcall	.+896    	; 0x556 <MCP_bit_modify>
     1d6:	41 e0       	ldi	r20, 0x01	; 1
     1d8:	63 e0       	ldi	r22, 0x03	; 3
     1da:	8b e2       	ldi	r24, 0x2B	; 43
     1dc:	bc d1       	rcall	.+888    	; 0x556 <MCP_bit_modify>
     1de:	40 e0       	ldi	r20, 0x00	; 0
     1e0:	60 ee       	ldi	r22, 0xE0	; 224
     1e2:	8f e0       	ldi	r24, 0x0F	; 15
     1e4:	b8 d1       	rcall	.+880    	; 0x556 <MCP_bit_modify>
     1e6:	8e e0       	ldi	r24, 0x0E	; 14
     1e8:	8b d1       	rcall	.+790    	; 0x500 <MCP_read>
     1ea:	1f 92       	push	r1
     1ec:	8f 93       	push	r24
     1ee:	c9 e0       	ldi	r28, 0x09	; 9
     1f0:	d2 e0       	ldi	r29, 0x02	; 2
     1f2:	df 93       	push	r29
     1f4:	cf 93       	push	r28
     1f6:	b8 d6       	rcall	.+3440   	; 0xf68 <printf>
     1f8:	8c e2       	ldi	r24, 0x2C	; 44
     1fa:	82 d1       	rcall	.+772    	; 0x500 <MCP_read>
     1fc:	1f 92       	push	r1
     1fe:	8f 93       	push	r24
     200:	df 93       	push	r29
     202:	cf 93       	push	r28
     204:	b1 d6       	rcall	.+3426   	; 0xf68 <printf>
     206:	8d e2       	ldi	r24, 0x2D	; 45
     208:	7b d1       	rcall	.+758    	; 0x500 <MCP_read>
     20a:	1f 92       	push	r1
     20c:	8f 93       	push	r24
     20e:	8e e1       	ldi	r24, 0x1E	; 30
     210:	92 e0       	ldi	r25, 0x02	; 2
     212:	9f 93       	push	r25
     214:	8f 93       	push	r24
     216:	a8 d6       	rcall	.+3408   	; 0xf68 <printf>
     218:	8e e0       	ldi	r24, 0x0E	; 14
     21a:	72 d1       	rcall	.+740    	; 0x500 <MCP_read>
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	2d b7       	in	r18, 0x3d	; 61
     220:	3e b7       	in	r19, 0x3e	; 62
     222:	24 5f       	subi	r18, 0xF4	; 244
     224:	3f 4f       	sbci	r19, 0xFF	; 255
     226:	0f b6       	in	r0, 0x3f	; 63
     228:	f8 94       	cli
     22a:	3e bf       	out	0x3e, r19	; 62
     22c:	0f be       	out	0x3f, r0	; 63
     22e:	2d bf       	out	0x3d, r18	; 61
     230:	88 23       	and	r24, r24
     232:	51 f0       	breq	.+20     	; 0x248 <CAN_init+0x80>
     234:	86 e3       	ldi	r24, 0x36	; 54
     236:	92 e0       	ldi	r25, 0x02	; 2
     238:	9f 93       	push	r25
     23a:	8f 93       	push	r24
     23c:	95 d6       	rcall	.+3370   	; 0xf68 <printf>
     23e:	0f 90       	pop	r0
     240:	0f 90       	pop	r0
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	02 c0       	rjmp	.+4      	; 0x24c <CAN_init+0x84>
     248:	80 e0       	ldi	r24, 0x00	; 0
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	df 91       	pop	r29
     24e:	cf 91       	pop	r28
     250:	08 95       	ret

00000252 <CAN_int_vect>:
	}
}

 int CAN_int_vect(void) {
 	//Clear interrupt flag
  	MCP_bit_modify(MCP_CANINTF, MCP_RXF0SIDL, MCP_RXF0SIDH);
     252:	40 e0       	ldi	r20, 0x00	; 0
     254:	61 e0       	ldi	r22, 0x01	; 1
     256:	8c e2       	ldi	r24, 0x2C	; 44
     258:	7e d1       	rcall	.+764    	; 0x556 <MCP_bit_modify>
  	rx_flag = 1;
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <__data_end>
 	return 0;
 }
     260:	80 e0       	ldi	r24, 0x00	; 0
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	08 95       	ret

00000266 <CAN_data_receive>:



can_msg CAN_data_receive(void) {
     266:	9f 92       	push	r9
     268:	af 92       	push	r10
     26a:	bf 92       	push	r11
     26c:	cf 92       	push	r12
     26e:	df 92       	push	r13
     270:	ef 92       	push	r14
     272:	ff 92       	push	r15
     274:	0f 93       	push	r16
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
     280:	2b 97       	sbiw	r28, 0x0b	; 11
     282:	0f b6       	in	r0, 0x3f	; 63
     284:	f8 94       	cli
     286:	de bf       	out	0x3e, r29	; 62
     288:	0f be       	out	0x3f, r0	; 63
     28a:	cd bf       	out	0x3d, r28	; 61
     28c:	6c 01       	movw	r12, r24
	printf("asdfassdf\n\r");
     28e:	8a e5       	ldi	r24, 0x5A	; 90
     290:	92 e0       	ldi	r25, 0x02	; 2
     292:	9f 93       	push	r25
     294:	8f 93       	push	r24
     296:	68 d6       	rcall	.+3280   	; 0xf68 <printf>
	uint8_t i=0;
	can_msg message;
	
	//Check if RX buffer has a message
	printf("RX: %d\n\r", rx_flag);
     298:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <__data_end>
     29c:	1f 92       	push	r1
     29e:	8f 93       	push	r24
     2a0:	86 e6       	ldi	r24, 0x66	; 102
     2a2:	92 e0       	ldi	r25, 0x02	; 2
     2a4:	9f 93       	push	r25
     2a6:	8f 93       	push	r24
     2a8:	5f d6       	rcall	.+3262   	; 0xf68 <printf>
	if (rx_flag == 1 ) {
     2aa:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <__data_end>
     2ae:	0f 90       	pop	r0
     2b0:	0f 90       	pop	r0
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	0f 90       	pop	r0
     2b8:	0f 90       	pop	r0
     2ba:	81 30       	cpi	r24, 0x01	; 1
     2bc:	09 f0       	breq	.+2      	; 0x2c0 <CAN_data_receive+0x5a>
     2be:	3c c0       	rjmp	.+120    	; 0x338 <CAN_data_receive+0xd2>
		printf("LESER\n\r");
     2c0:	8f e6       	ldi	r24, 0x6F	; 111
     2c2:	92 e0       	ldi	r25, 0x02	; 2
     2c4:	9f 93       	push	r25
     2c6:	8f 93       	push	r24
		//Get message id
		message.id  = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
     2c8:	4f d6       	rcall	.+3230   	; 0xf68 <printf>
     2ca:	81 e6       	ldi	r24, 0x61	; 97
     2cc:	19 d1       	rcall	.+562    	; 0x500 <MCP_read>
     2ce:	a8 2e       	mov	r10, r24
     2d0:	82 e6       	ldi	r24, 0x62	; 98
     2d2:	16 d1       	rcall	.+556    	; 0x500 <MCP_read>
     2d4:	b1 2c       	mov	r11, r1
     2d6:	aa 0c       	add	r10, r10
     2d8:	bb 1c       	adc	r11, r11
     2da:	aa 0c       	add	r10, r10
     2dc:	bb 1c       	adc	r11, r11
     2de:	aa 0c       	add	r10, r10
     2e0:	bb 1c       	adc	r11, r11
     2e2:	82 95       	swap	r24
     2e4:	86 95       	lsr	r24
     2e6:	87 70       	andi	r24, 0x07	; 7
		
		//Get message length
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
     2e8:	a8 2a       	or	r10, r24
     2ea:	85 e6       	ldi	r24, 0x65	; 101
     2ec:	09 d1       	rcall	.+530    	; 0x500 <MCP_read>
     2ee:	08 2f       	mov	r16, r24
     2f0:	0f 70       	andi	r16, 0x0F	; 15
		printf("len %d\n\r", message.length);
     2f2:	1f 92       	push	r1
     2f4:	0f 93       	push	r16
     2f6:	87 e7       	ldi	r24, 0x77	; 119
     2f8:	92 e0       	ldi	r25, 0x02	; 2
     2fa:	9f 93       	push	r25
     2fc:	8f 93       	push	r24
     2fe:	34 d6       	rcall	.+3176   	; 0xf68 <printf>
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
     304:	0f 90       	pop	r0
     306:	0f 90       	pop	r0
     308:	0f 90       	pop	r0
     30a:	0f 90       	pop	r0
     30c:	00 23       	and	r16, r16
     30e:	91 f0       	breq	.+36     	; 0x334 <CAN_data_receive+0xce>
     310:	7e 01       	movw	r14, r28
     312:	84 e0       	ldi	r24, 0x04	; 4
     314:	e8 0e       	add	r14, r24
     316:	f1 1c       	adc	r15, r1
     318:	0f 2e       	mov	r0, r31
     31a:	f6 e6       	ldi	r31, 0x66	; 102
     31c:	9f 2e       	mov	r9, r31
     31e:	f0 2d       	mov	r31, r0
     320:	90 0e       	add	r9, r16
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
     322:	16 e6       	ldi	r17, 0x66	; 102
     324:	81 2f       	mov	r24, r17
     326:	ec d0       	rcall	.+472    	; 0x500 <MCP_read>
     328:	f7 01       	movw	r30, r14
     32a:	81 93       	st	Z+, r24
     32c:	7f 01       	movw	r14, r30
     32e:	1f 5f       	subi	r17, 0xFF	; 255
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
		printf("len %d\n\r", message.length);
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     330:	19 11       	cpse	r17, r9
     332:	f8 cf       	rjmp	.-16     	; 0x324 <CAN_data_receive+0xbe>
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
		}

		
		//Clear interrupt flag
		rx_flag = 0;
     334:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <__data_end>
		//} else {
		//Message not received
		//message.id = -1;
	//}
	
	return message;
     338:	ba 82       	std	Y+2, r11	; 0x02
     33a:	a9 82       	std	Y+1, r10	; 0x01
     33c:	0b 83       	std	Y+3, r16	; 0x03
     33e:	8b e0       	ldi	r24, 0x0B	; 11
     340:	fe 01       	movw	r30, r28
     342:	31 96       	adiw	r30, 0x01	; 1
     344:	d6 01       	movw	r26, r12
     346:	01 90       	ld	r0, Z+
     348:	0d 92       	st	X+, r0
     34a:	8a 95       	dec	r24
     34c:	e1 f7       	brne	.-8      	; 0x346 <CAN_data_receive+0xe0>
}
     34e:	c6 01       	movw	r24, r12
     350:	2b 96       	adiw	r28, 0x0b	; 11
     352:	0f b6       	in	r0, 0x3f	; 63
     354:	f8 94       	cli
     356:	de bf       	out	0x3e, r29	; 62
     358:	0f be       	out	0x3f, r0	; 63
     35a:	cd bf       	out	0x3d, r28	; 61
     35c:	df 91       	pop	r29
     35e:	cf 91       	pop	r28
     360:	1f 91       	pop	r17
     362:	0f 91       	pop	r16
     364:	ff 90       	pop	r15
     366:	ef 90       	pop	r14
     368:	df 90       	pop	r13
     36a:	cf 90       	pop	r12
     36c:	bf 90       	pop	r11
     36e:	af 90       	pop	r10
     370:	9f 90       	pop	r9
     372:	08 95       	ret

00000374 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect){
     374:	1f 92       	push	r1
     376:	0f 92       	push	r0
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	0f 92       	push	r0
     37c:	11 24       	eor	r1, r1
     37e:	0b b6       	in	r0, 0x3b	; 59
     380:	0f 92       	push	r0
     382:	2f 93       	push	r18
     384:	3f 93       	push	r19
     386:	4f 93       	push	r20
     388:	5f 93       	push	r21
     38a:	6f 93       	push	r22
     38c:	7f 93       	push	r23
     38e:	8f 93       	push	r24
     390:	9f 93       	push	r25
     392:	af 93       	push	r26
     394:	bf 93       	push	r27
     396:	ef 93       	push	r30
     398:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     39a:	5b df       	rcall	.-330    	; 0x252 <CAN_int_vect>
 //  printf("INTERRUPT\r\n");
 	uint8_t interrupt = MCP_read(MCP_CANINTF);
     39c:	8c e2       	ldi	r24, 0x2C	; 44
     39e:	b0 d0       	rcall	.+352    	; 0x500 <MCP_read>
// 
	if (interrupt & MCP_RX0IF){
     3a0:	80 ff       	sbrs	r24, 0
     3a2:	08 c0       	rjmp	.+16     	; 0x3b4 <__vector_3+0x40>
		rx_flag = 1;
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <__data_end>
		//clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	d2 d0       	rcall	.+420    	; 0x556 <MCP_bit_modify>
     3b2:	09 c0       	rjmp	.+18     	; 0x3c6 <__vector_3+0x52>
	}
	else if (interrupt & MCP_RX1IF){
     3b4:	81 ff       	sbrs	r24, 1
     3b6:	07 c0       	rjmp	.+14     	; 0x3c6 <__vector_3+0x52>
		rx_flag = 1;
     3b8:	81 e0       	ldi	r24, 0x01	; 1
     3ba:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <__data_end>
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3be:	40 e0       	ldi	r20, 0x00	; 0
     3c0:	62 e0       	ldi	r22, 0x02	; 2
     3c2:	8c e2       	ldi	r24, 0x2C	; 44
     3c4:	c8 d0       	rcall	.+400    	; 0x556 <MCP_bit_modify>
	}
}
     3c6:	ff 91       	pop	r31
     3c8:	ef 91       	pop	r30
     3ca:	bf 91       	pop	r27
     3cc:	af 91       	pop	r26
     3ce:	9f 91       	pop	r25
     3d0:	8f 91       	pop	r24
     3d2:	7f 91       	pop	r23
     3d4:	6f 91       	pop	r22
     3d6:	5f 91       	pop	r21
     3d8:	4f 91       	pop	r20
     3da:	3f 91       	pop	r19
     3dc:	2f 91       	pop	r18
     3de:	0f 90       	pop	r0
     3e0:	0b be       	out	0x3b, r0	; 59
     3e2:	0f 90       	pop	r0
     3e4:	0f be       	out	0x3f, r0	; 63
     3e6:	0f 90       	pop	r0
     3e8:	1f 90       	pop	r1
     3ea:	18 95       	reti

000003ec <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     3ec:	78 94       	sei
	TWI_Master_Initialise();
     3ee:	7b c2       	rjmp	.+1270   	; 0x8e6 <TWI_Master_Initialise>
     3f0:	08 95       	ret

000003f2 <DAC_send>:
}

void DAC_send(uint8_t data) {
     3f2:	cf 93       	push	r28
     3f4:	df 93       	push	r29
     3f6:	00 d0       	rcall	.+0      	; 0x3f8 <DAC_send+0x6>
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     3fc:	9e e5       	ldi	r25, 0x5E	; 94
     3fe:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     400:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     402:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     404:	63 e0       	ldi	r22, 0x03	; 3
     406:	ce 01       	movw	r24, r28
     408:	01 96       	adiw	r24, 0x01	; 1
     40a:	77 d2       	rcall	.+1262   	; 0x8fa <TWI_Start_Transceiver_With_Data>
     40c:	0f 90       	pop	r0
     40e:	0f 90       	pop	r0
     410:	0f 90       	pop	r0
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	08 95       	ret

00000418 <main>:
	int ir_val;
	int prev_ir_val = 0;
	uint8_t slider_left;
	int16_t ref = 1000;

    int main(void){
     418:	cf 93       	push	r28
     41a:	df 93       	push	r29
     41c:	cd b7       	in	r28, 0x3d	; 61
     41e:	de b7       	in	r29, 0x3e	; 62
     420:	2b 97       	sbiw	r28, 0x0b	; 11
     422:	0f b6       	in	r0, 0x3f	; 63
     424:	f8 94       	cli
     426:	de bf       	out	0x3e, r29	; 62
     428:	0f be       	out	0x3f, r0	; 63
     42a:	cd bf       	out	0x3d, r28	; 61
		
		cli();
     42c:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     42e:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     430:	e9 e6       	ldi	r30, 0x69	; 105
     432:	f0 e0       	ldi	r31, 0x00	; 0
     434:	80 81       	ld	r24, Z
     436:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     438:	ea 9a       	sbi	0x1d, 2	; 29
		
		TIMSK1|= (1 << TOIE1);
     43a:	ef e6       	ldi	r30, 0x6F	; 111
     43c:	f0 e0       	ldi	r31, 0x00	; 0
     43e:	80 81       	ld	r24, Z
     440:	81 60       	ori	r24, 0x01	; 1
     442:	80 83       	st	Z, r24
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     444:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     446:	87 e6       	ldi	r24, 0x67	; 103
     448:	90 e0       	ldi	r25, 0x00	; 0
     44a:	12 d3       	rcall	.+1572   	; 0xa70 <UART_Init>
 		SPI_init();
     44c:	21 d2       	rcall	.+1090   	; 0x890 <SPI_init>
 		MCP_init();
     44e:	6a d0       	rcall	.+212    	; 0x524 <MCP_init>
     450:	bb de       	rcall	.-650    	; 0x1c8 <CAN_init>

		if (CAN_init() == 0) {
     452:	89 2b       	or	r24, r25
     454:	41 f4       	brne	.+16     	; 0x466 <main+0x4e>
     456:	80 e8       	ldi	r24, 0x80	; 128
     458:	92 e0       	ldi	r25, 0x02	; 2
			printf("CAN BE WORKING\n\r");
     45a:	9f 93       	push	r25
     45c:	8f 93       	push	r24
     45e:	84 d5       	rcall	.+2824   	; 0xf68 <printf>
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
     464:	07 c0       	rjmp	.+14     	; 0x474 <main+0x5c>
     466:	81 e9       	ldi	r24, 0x91	; 145
     468:	92 e0       	ldi	r25, 0x02	; 2
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     46a:	9f 93       	push	r25
     46c:	8f 93       	push	r24
     46e:	7c d5       	rcall	.+2808   	; 0xf68 <printf>
     470:	0f 90       	pop	r0
     472:	0f 90       	pop	r0
     474:	87 ea       	ldi	r24, 0xA7	; 167
     476:	92 e0       	ldi	r25, 0x02	; 2
		}
		printf("Kommer den hit? \n\r");
     478:	9f 93       	push	r25
     47a:	8f 93       	push	r24
     47c:	75 d5       	rcall	.+2794   	; 0xf68 <printf>
     47e:	b6 df       	rcall	.-148    	; 0x3ec <DAC_init>
     480:	ee d1       	rcall	.+988    	; 0x85e <motor_init>
		
		DAC_init();
     482:	2f ef       	ldi	r18, 0xFF	; 255
     484:	82 e5       	ldi	r24, 0x52	; 82
		motor_init();
     486:	97 e0       	ldi	r25, 0x07	; 7
     488:	21 50       	subi	r18, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     48a:	80 40       	sbci	r24, 0x00	; 0
     48c:	90 40       	sbci	r25, 0x00	; 0
     48e:	e1 f7       	brne	.-8      	; 0x488 <main+0x70>
     490:	00 c0       	rjmp	.+0      	; 0x492 <main+0x7a>
     492:	00 00       	nop
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	9a d1       	rcall	.+820    	; 0x7cc <motor_read_rotation>
		_delay_ms(150);
		motor_read_rotation(1);
     498:	76 d0       	rcall	.+236    	; 0x586 <PID_init>
     49a:	78 94       	sei
		PID_init();
     49c:	0f 90       	pop	r0
		sei();
     49e:	0f 90       	pop	r0
     4a0:	0a eb       	ldi	r16, 0xBA	; 186
     4a2:	12 e0       	ldi	r17, 0x02	; 2
		
 	can_msg_receive = CAN_data_receive();
 	slider_left = can_msg_receive.data[1];
 	x=can_msg_receive.data[0];
 //	y=can_msg_receive.data[1];
 	printf("loopyloop %d \n\r",slider_left);
     4a4:	8f e7       	ldi	r24, 0x7F	; 127
     4a6:	90 e0       	ldi	r25, 0x00	; 0
		motor_read_rotation(1);
		PID_init();
		sei();

	while(1){
		update_ref(127);
     4a8:	77 d0       	rcall	.+238    	; 0x598 <update_ref>
     4aa:	ce 01       	movw	r24, r28
     4ac:	01 96       	adiw	r24, 0x01	; 1
     4ae:	db de       	rcall	.-586    	; 0x266 <CAN_data_receive>
		
		
 	can_msg_receive = CAN_data_receive();
     4b0:	8d 81       	ldd	r24, Y+5	; 0x05
     4b2:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <slider_left>
 	slider_left = can_msg_receive.data[1];
     4b6:	9c 81       	ldd	r25, Y+4	; 0x04
     4b8:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <x>
 	x=can_msg_receive.data[0];
     4bc:	1f 92       	push	r1
     4be:	8f 93       	push	r24
     4c0:	1f 93       	push	r17
 //	y=can_msg_receive.data[1];
 	printf("loopyloop %d \n\r",slider_left);
     4c2:	0f 93       	push	r16
     4c4:	51 d5       	rcall	.+2722   	; 0xf68 <printf>
     4c6:	2f ef       	ldi	r18, 0xFF	; 255
     4c8:	89 e6       	ldi	r24, 0x69	; 105
     4ca:	98 e1       	ldi	r25, 0x18	; 24
     4cc:	21 50       	subi	r18, 0x01	; 1
     4ce:	80 40       	sbci	r24, 0x00	; 0
     4d0:	90 40       	sbci	r25, 0x00	; 0
     4d2:	e1 f7       	brne	.-8      	; 0x4cc <main+0xb4>
     4d4:	00 c0       	rjmp	.+0      	; 0x4d6 <main+0xbe>
     4d6:	00 00       	nop
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	0f 90       	pop	r0
     4de:	0f 90       	pop	r0
     4e0:	e1 cf       	rjmp	.-62     	; 0x4a4 <main+0x8c>

000004e2 <MCP_reset>:
     4e2:	80 e0       	ldi	r24, 0x00	; 0
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	f6 d1       	rcall	.+1004   	; 0x8d4 <SPI_set_ss>
     4e8:	80 ec       	ldi	r24, 0xC0	; 192
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     4ea:	ee d1       	rcall	.+988    	; 0x8c8 <SPI_send>
     4ec:	8f e1       	ldi	r24, 0x1F	; 31
     4ee:	93 e0       	ldi	r25, 0x03	; 3
     4f0:	01 97       	sbiw	r24, 0x01	; 1
     4f2:	f1 f7       	brne	.-4      	; 0x4f0 <MCP_reset+0xe>
     4f4:	00 c0       	rjmp	.+0      	; 0x4f6 <MCP_reset+0x14>
     4f6:	00 00       	nop
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	eb c1       	rjmp	.+982    	; 0x8d4 <SPI_set_ss>
     4fe:	08 95       	ret

00000500 <MCP_read>:
     500:	cf 93       	push	r28
     502:	c8 2f       	mov	r28, r24
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	e5 d1       	rcall	.+970    	; 0x8d4 <SPI_set_ss>
     50a:	83 e0       	ldi	r24, 0x03	; 3
     50c:	dd d1       	rcall	.+954    	; 0x8c8 <SPI_send>
     50e:	8c 2f       	mov	r24, r28
     510:	db d1       	rcall	.+950    	; 0x8c8 <SPI_send>
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	d9 d1       	rcall	.+946    	; 0x8c8 <SPI_send>
     516:	c8 2f       	mov	r28, r24
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	db d1       	rcall	.+950    	; 0x8d4 <SPI_set_ss>
     51e:	8c 2f       	mov	r24, r28
     520:	cf 91       	pop	r28
     522:	08 95       	ret

00000524 <MCP_init>:
     524:	b5 d1       	rcall	.+874    	; 0x890 <SPI_init>
     526:	dd df       	rcall	.-70     	; 0x4e2 <MCP_reset>
     528:	8a ec       	ldi	r24, 0xCA	; 202
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	9f 93       	push	r25
     52e:	8f 93       	push	r24
     530:	1b d5       	rcall	.+2614   	; 0xf68 <printf>
     532:	8e e0       	ldi	r24, 0x0E	; 14
     534:	e5 df       	rcall	.-54     	; 0x500 <MCP_read>
     536:	80 7e       	andi	r24, 0xE0	; 224
     538:	0f 90       	pop	r0
     53a:	0f 90       	pop	r0
     53c:	80 38       	cpi	r24, 0x80	; 128
     53e:	49 f0       	breq	.+18     	; 0x552 <MCP_init+0x2e>
     540:	84 ed       	ldi	r24, 0xD4	; 212
     542:	92 e0       	ldi	r25, 0x02	; 2
     544:	9f 93       	push	r25
     546:	8f 93       	push	r24
     548:	0f d5       	rcall	.+2590   	; 0xf68 <printf>
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	81 e0       	ldi	r24, 0x01	; 1
     550:	08 95       	ret
     552:	80 e0       	ldi	r24, 0x00	; 0
     554:	08 95       	ret

00000556 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	18 2f       	mov	r17, r24
     55e:	d6 2f       	mov	r29, r22
     560:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     562:	80 e0       	ldi	r24, 0x00	; 0
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	b6 d1       	rcall	.+876    	; 0x8d4 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     568:	85 e0       	ldi	r24, 0x05	; 5
     56a:	ae d1       	rcall	.+860    	; 0x8c8 <SPI_send>
	
	SPI_send(address);
     56c:	81 2f       	mov	r24, r17
     56e:	ac d1       	rcall	.+856    	; 0x8c8 <SPI_send>
	SPI_send(mask);
     570:	8d 2f       	mov	r24, r29
     572:	aa d1       	rcall	.+852    	; 0x8c8 <SPI_send>
	SPI_send(data);
     574:	8c 2f       	mov	r24, r28
     576:	a8 d1       	rcall	.+848    	; 0x8c8 <SPI_send>
	
	SPI_set_ss(1);
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	ab d1       	rcall	.+854    	; 0x8d4 <SPI_set_ss>
     57e:	df 91       	pop	r29
}
     580:	cf 91       	pop	r28
     582:	1f 91       	pop	r17
     584:	08 95       	ret

00000586 <PID_init>:

void PID_init(){
		 //-------------INITIALIZE TIMER INPUT-----------------
		 
		 // Disable global interrupts
		 cli();
     586:	f8 94       	cli
		 
		 // enable timer overflow interrupt for Timer2
		 TIMSK2=(1<<TOIE2);
     588:	81 e0       	ldi	r24, 0x01	; 1
     58a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
		 
		 // start timer2 with /1024 prescaler
		 
		 TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     58e:	87 e0       	ldi	r24, 0x07	; 7
     590:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
		 
		 // Enable global interrupts
		 sei();
     594:	78 94       	sei
     596:	08 95       	ret

00000598 <update_ref>:
		 
		 //---------------------------------------------------
}

int16_t update_ref(int16_t oppdatert_ref){
	ref=oppdatert_ref;
     598:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <ref+0x1>
     59c:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <ref>
}
     5a0:	08 95       	ret

000005a2 <PID_alg>:

void PID_alg(int16_t ref){
     5a2:	4f 92       	push	r4
     5a4:	5f 92       	push	r5
     5a6:	6f 92       	push	r6
     5a8:	7f 92       	push	r7
     5aa:	8f 92       	push	r8
     5ac:	9f 92       	push	r9
     5ae:	af 92       	push	r10
     5b0:	bf 92       	push	r11
     5b2:	cf 92       	push	r12
     5b4:	df 92       	push	r13
     5b6:	ef 92       	push	r14
     5b8:	ff 92       	push	r15
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	00 d0       	rcall	.+0      	; 0x5c0 <PID_alg+0x1e>
     5c0:	1f 92       	push	r1
     5c2:	cd b7       	in	r28, 0x3d	; 61
     5c4:	de b7       	in	r29, 0x3e	; 62
     5c6:	7c 01       	movw	r14, r24
float kp=0.5;
float Ti=1;
float h=0.00016;
float k= 255;
float k_1 = 9200;
int32_t possisjon = (motor_read_rotation(0)*-1);
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     5ca:	00 d1       	rcall	.+512    	; 0x7cc <motor_read_rotation>
possisjon = possisjon * k;
possisjon = possisjon / k_1;
     5cc:	91 95       	neg	r25
     5ce:	81 95       	neg	r24
     5d0:	91 09       	sbc	r25, r1
     5d2:	bc 01       	movw	r22, r24
     5d4:	99 0f       	add	r25, r25
     5d6:	88 0b       	sbc	r24, r24
     5d8:	99 0b       	sbc	r25, r25
     5da:	61 d3       	rcall	.+1730   	; 0xc9e <__floatsisf>
     5dc:	20 e0       	ldi	r18, 0x00	; 0
     5de:	30 e0       	ldi	r19, 0x00	; 0
     5e0:	4f e7       	ldi	r20, 0x7F	; 127
     5e2:	53 e4       	ldi	r21, 0x43	; 67
     5e4:	0c d4       	rcall	.+2072   	; 0xdfe <__mulsf3>
     5e6:	28 d3       	rcall	.+1616   	; 0xc38 <__fixsfsi>
     5e8:	5a d3       	rcall	.+1716   	; 0xc9e <__floatsisf>
     5ea:	20 e0       	ldi	r18, 0x00	; 0
     5ec:	30 ec       	ldi	r19, 0xC0	; 192
     5ee:	4f e0       	ldi	r20, 0x0F	; 15
     5f0:	56 e4       	ldi	r21, 0x46	; 70
     5f2:	ba d2       	rcall	.+1396   	; 0xb68 <__divsf3>
     5f4:	21 d3       	rcall	.+1602   	; 0xc38 <__fixsfsi>
     5f6:	4b 01       	movw	r8, r22
     5f8:	5c 01       	movw	r10, r24
double error = ref - possisjon;
     5fa:	c7 01       	movw	r24, r14
     5fc:	ff 0c       	add	r15, r15
     5fe:	aa 0b       	sbc	r26, r26
     600:	bb 0b       	sbc	r27, r27
     602:	bc 01       	movw	r22, r24
     604:	cd 01       	movw	r24, r26
     606:	68 19       	sub	r22, r8
     608:	79 09       	sbc	r23, r9
     60a:	8a 09       	sbc	r24, r10
     60c:	9b 09       	sbc	r25, r11
     60e:	47 d3       	rcall	.+1678   	; 0xc9e <__floatsisf>
     610:	69 83       	std	Y+1, r22	; 0x01
     612:	7a 83       	std	Y+2, r23	; 0x02
     614:	8b 83       	std	Y+3, r24	; 0x03
     616:	9c 83       	std	Y+4, r25	; 0x04
prev_error = prev_error + error;
     618:	20 91 27 03 	lds	r18, 0x0327	; 0x800327 <prev_error>
     61c:	30 91 28 03 	lds	r19, 0x0328	; 0x800328 <prev_error+0x1>
     620:	40 91 29 03 	lds	r20, 0x0329	; 0x800329 <prev_error+0x2>
     624:	50 91 2a 03 	lds	r21, 0x032A	; 0x80032a <prev_error+0x3>
     628:	37 d2       	rcall	.+1134   	; 0xa98 <__addsf3>
     62a:	6b 01       	movw	r12, r22
     62c:	7c 01       	movw	r14, r24
int32_t padrag = kp*error + h*Ti*prev_error;
     62e:	20 e0       	ldi	r18, 0x00	; 0
     630:	30 e0       	ldi	r19, 0x00	; 0
     632:	40 e0       	ldi	r20, 0x00	; 0
     634:	5f e3       	ldi	r21, 0x3F	; 63
     636:	69 81       	ldd	r22, Y+1	; 0x01
     638:	7a 81       	ldd	r23, Y+2	; 0x02
     63a:	8b 81       	ldd	r24, Y+3	; 0x03
     63c:	9c 81       	ldd	r25, Y+4	; 0x04
     63e:	df d3       	rcall	.+1982   	; 0xdfe <__mulsf3>
     640:	2b 01       	movw	r4, r22
     642:	3c 01       	movw	r6, r24
     644:	2c ea       	ldi	r18, 0xAC	; 172
     646:	35 ec       	ldi	r19, 0xC5	; 197
     648:	47 e2       	ldi	r20, 0x27	; 39
     64a:	59 e3       	ldi	r21, 0x39	; 57
     64c:	c7 01       	movw	r24, r14
     64e:	b6 01       	movw	r22, r12
     650:	d6 d3       	rcall	.+1964   	; 0xdfe <__mulsf3>
     652:	9b 01       	movw	r18, r22
     654:	ac 01       	movw	r20, r24
     656:	c3 01       	movw	r24, r6
     658:	b2 01       	movw	r22, r4
     65a:	1e d2       	rcall	.+1084   	; 0xa98 <__addsf3>
     65c:	ed d2       	rcall	.+1498   	; 0xc38 <__fixsfsi>
     65e:	2b 01       	movw	r4, r22
     660:	3c 01       	movw	r6, r24

//hindrer at integratoren bygger seg for mye op
if(possisjon==error){
     662:	c5 01       	movw	r24, r10
     664:	b4 01       	movw	r22, r8
     666:	1b d3       	rcall	.+1590   	; 0xc9e <__floatsisf>
     668:	9b 01       	movw	r18, r22
     66a:	ac 01       	movw	r20, r24
     66c:	69 81       	ldd	r22, Y+1	; 0x01
     66e:	7a 81       	ldd	r23, Y+2	; 0x02
     670:	8b 81       	ldd	r24, Y+3	; 0x03
     672:	9c 81       	ldd	r25, Y+4	; 0x04
     674:	75 d2       	rcall	.+1258   	; 0xb60 <__cmpsf2>
     676:	88 23       	and	r24, r24
     678:	49 f0       	breq	.+18     	; 0x68c <PID_alg+0xea>
     67a:	c0 92 27 03 	sts	0x0327, r12	; 0x800327 <prev_error>
float k_1 = 9200;
int32_t possisjon = (motor_read_rotation(0)*-1);
possisjon = possisjon * k;
possisjon = possisjon / k_1;
double error = ref - possisjon;
prev_error = prev_error + error;
     67e:	d0 92 28 03 	sts	0x0328, r13	; 0x800328 <prev_error+0x1>
     682:	e0 92 29 03 	sts	0x0329, r14	; 0x800329 <prev_error+0x2>
     686:	f0 92 2a 03 	sts	0x032A, r15	; 0x80032a <prev_error+0x3>
     68a:	08 c0       	rjmp	.+16     	; 0x69c <PID_alg+0xfa>
     68c:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <prev_error>
int32_t padrag = kp*error + h*Ti*prev_error;

//hindrer at integratoren bygger seg for mye op
if(possisjon==error){
	prev_error=0;
     690:	10 92 28 03 	sts	0x0328, r1	; 0x800328 <prev_error+0x1>
     694:	10 92 29 03 	sts	0x0329, r1	; 0x800329 <prev_error+0x2>
     698:	10 92 2a 03 	sts	0x032A, r1	; 0x80032a <prev_error+0x3>
     69c:	8f ef       	ldi	r24, 0xFF	; 255
     69e:	48 16       	cp	r4, r24
}

//printf("padrag = %li, possisjon = %li \r\n", padrag, possisjon);

if(padrag>255){
     6a0:	51 04       	cpc	r5, r1
     6a2:	61 04       	cpc	r6, r1
     6a4:	71 04       	cpc	r7, r1
     6a6:	09 f0       	breq	.+2      	; 0x6aa <PID_alg+0x108>
     6a8:	04 f5       	brge	.+64     	; 0x6ea <PID_alg+0x148>
     6aa:	81 e0       	ldi	r24, 0x01	; 1
	padrag = 100;
}
else if(padrag<-255){
     6ac:	48 16       	cp	r4, r24
     6ae:	8f ef       	ldi	r24, 0xFF	; 255
     6b0:	58 06       	cpc	r5, r24
     6b2:	68 06       	cpc	r6, r24
     6b4:	78 06       	cpc	r7, r24
     6b6:	5c f0       	brlt	.+22     	; 0x6ce <PID_alg+0x12c>
     6b8:	c3 01       	movw	r24, r6
	padrag=-100;
}	
if(signbit(padrag)==signbit(-1)){
     6ba:	b2 01       	movw	r22, r4
     6bc:	f0 d2       	rcall	.+1504   	; 0xc9e <__floatsisf>
     6be:	89 2f       	mov	r24, r25
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	80 78       	andi	r24, 0x80	; 128
     6c4:	99 27       	eor	r25, r25
     6c6:	81 30       	cpi	r24, 0x01	; 1
     6c8:	91 05       	cpc	r25, r1
     6ca:	61 f4       	brne	.+24     	; 0x6e4 <PID_alg+0x142>
     6cc:	08 c0       	rjmp	.+16     	; 0x6de <PID_alg+0x13c>
     6ce:	0f 2e       	mov	r0, r31

if(padrag>255){
	padrag = 100;
}
else if(padrag<-255){
	padrag=-100;
     6d0:	fc e9       	ldi	r31, 0x9C	; 156
     6d2:	4f 2e       	mov	r4, r31
     6d4:	55 24       	eor	r5, r5
     6d6:	5a 94       	dec	r5
     6d8:	65 2c       	mov	r6, r5
     6da:	75 2c       	mov	r7, r5
     6dc:	f0 2d       	mov	r31, r0
}	
if(signbit(padrag)==signbit(-1)){
	motor_set_direction(LEFT);
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	62 d0       	rcall	.+196    	; 0x7a6 <motor_set_direction>
     6e2:	0c c0       	rjmp	.+24     	; 0x6fc <PID_alg+0x15a>
     6e4:	89 2b       	or	r24, r25
}
else if(signbit(padrag)==signbit(1)){
     6e6:	51 f4       	brne	.+20     	; 0x6fc <PID_alg+0x15a>
     6e8:	07 c0       	rjmp	.+14     	; 0x6f8 <PID_alg+0x156>
}

//printf("padrag = %li, possisjon = %li \r\n", padrag, possisjon);

if(padrag>255){
	padrag = 100;
     6ea:	0f 2e       	mov	r0, r31
     6ec:	f4 e6       	ldi	r31, 0x64	; 100
     6ee:	4f 2e       	mov	r4, r31
     6f0:	51 2c       	mov	r5, r1
     6f2:	61 2c       	mov	r6, r1
     6f4:	71 2c       	mov	r7, r1
     6f6:	f0 2d       	mov	r31, r0
}	
if(signbit(padrag)==signbit(-1)){
	motor_set_direction(LEFT);
}
else if(signbit(padrag)==signbit(1)){
	motor_set_direction(RIGHT);
     6f8:	81 e0       	ldi	r24, 0x01	; 1
     6fa:	55 d0       	rcall	.+170    	; 0x7a6 <motor_set_direction>
     6fc:	c2 01       	movw	r24, r4
}
padrag = abs(padrag);
//if(padrag<50){
//	padrag=50;
//}
motor_set_speed(padrag);
     6fe:	99 23       	and	r25, r25
     700:	24 f4       	brge	.+8      	; 0x70a <PID_alg+0x168>
     702:	88 27       	eor	r24, r24
     704:	99 27       	eor	r25, r25
     706:	84 19       	sub	r24, r4
     708:	95 09       	sbc	r25, r5
     70a:	5e d0       	rcall	.+188    	; 0x7c8 <motor_set_speed>
     70c:	0f 90       	pop	r0
     70e:	0f 90       	pop	r0
}
     710:	0f 90       	pop	r0
     712:	0f 90       	pop	r0
     714:	df 91       	pop	r29
     716:	cf 91       	pop	r28
     718:	ff 90       	pop	r15
     71a:	ef 90       	pop	r14
     71c:	df 90       	pop	r13
     71e:	cf 90       	pop	r12
     720:	bf 90       	pop	r11
     722:	af 90       	pop	r10
     724:	9f 90       	pop	r9
     726:	8f 90       	pop	r8
     728:	7f 90       	pop	r7
     72a:	6f 90       	pop	r6
     72c:	5f 90       	pop	r5
     72e:	4f 90       	pop	r4
     730:	08 95       	ret

00000732 <__vector_15>:
     732:	1f 92       	push	r1
     734:	0f 92       	push	r0
int16_t ref;
double  prev_error;



ISR(TIMER2_OVF_vect){
     736:	0f b6       	in	r0, 0x3f	; 63
     738:	0f 92       	push	r0
     73a:	11 24       	eor	r1, r1
     73c:	0b b6       	in	r0, 0x3b	; 59
     73e:	0f 92       	push	r0
     740:	2f 93       	push	r18
     742:	3f 93       	push	r19
     744:	4f 93       	push	r20
     746:	5f 93       	push	r21
     748:	6f 93       	push	r22
     74a:	7f 93       	push	r23
     74c:	8f 93       	push	r24
     74e:	9f 93       	push	r25
     750:	af 93       	push	r26
     752:	bf 93       	push	r27
     754:	ef 93       	push	r30
     756:	ff 93       	push	r31
	PID_alg(ref);
     758:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <ref>
     75c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <ref+0x1>
     760:	20 df       	rcall	.-448    	; 0x5a2 <PID_alg>
	
}
     762:	ff 91       	pop	r31
     764:	ef 91       	pop	r30
     766:	bf 91       	pop	r27
     768:	af 91       	pop	r26
     76a:	9f 91       	pop	r25
     76c:	8f 91       	pop	r24
     76e:	7f 91       	pop	r23
     770:	6f 91       	pop	r22
     772:	5f 91       	pop	r21
     774:	4f 91       	pop	r20
     776:	3f 91       	pop	r19
     778:	2f 91       	pop	r18
     77a:	0f 90       	pop	r0
     77c:	0b be       	out	0x3b, r0	; 59
     77e:	0f 90       	pop	r0
     780:	0f be       	out	0x3f, r0	; 63
     782:	0f 90       	pop	r0
     784:	1f 90       	pop	r1
     786:	18 95       	reti

00000788 <motor_reset_encoder>:
// 	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     788:	e2 e0       	ldi	r30, 0x02	; 2
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	80 81       	ld	r24, Z
     78e:	8f 7b       	andi	r24, 0xBF	; 191
     790:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     792:	8f e1       	ldi	r24, 0x1F	; 31
     794:	93 e0       	ldi	r25, 0x03	; 3
     796:	01 97       	sbiw	r24, 0x01	; 1
     798:	f1 f7       	brne	.-4      	; 0x796 <motor_reset_encoder+0xe>
     79a:	00 c0       	rjmp	.+0      	; 0x79c <motor_reset_encoder+0x14>
     79c:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     79e:	80 81       	ld	r24, Z
     7a0:	80 64       	ori	r24, 0x40	; 64
     7a2:	80 83       	st	Z, r24
     7a4:	08 95       	ret

000007a6 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     7a6:	88 23       	and	r24, r24
     7a8:	19 f0       	breq	.+6      	; 0x7b0 <motor_set_direction+0xa>
     7aa:	81 30       	cpi	r24, 0x01	; 1
     7ac:	39 f0       	breq	.+14     	; 0x7bc <motor_set_direction+0x16>
     7ae:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     7b0:	e2 e0       	ldi	r30, 0x02	; 2
     7b2:	f1 e0       	ldi	r31, 0x01	; 1
     7b4:	80 81       	ld	r24, Z
     7b6:	8d 7f       	andi	r24, 0xFD	; 253
     7b8:	80 83       	st	Z, r24
			break;
     7ba:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     7bc:	e2 e0       	ldi	r30, 0x02	; 2
     7be:	f1 e0       	ldi	r31, 0x01	; 1
     7c0:	80 81       	ld	r24, Z
     7c2:	82 60       	ori	r24, 0x02	; 2
     7c4:	80 83       	st	Z, r24
     7c6:	08 95       	ret

000007c8 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     7c8:	14 ce       	rjmp	.-984    	; 0x3f2 <DAC_send>
     7ca:	08 95       	ret

000007cc <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     7cc:	cf 93       	push	r28
     7ce:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     7d0:	e2 e0       	ldi	r30, 0x02	; 2
     7d2:	f1 e0       	ldi	r31, 0x01	; 1
     7d4:	90 81       	ld	r25, Z
     7d6:	9f 7d       	andi	r25, 0xDF	; 223
     7d8:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     7da:	90 81       	ld	r25, Z
     7dc:	98 60       	ori	r25, 0x08	; 8
     7de:	90 83       	st	Z, r25
     7e0:	af ee       	ldi	r26, 0xEF	; 239
     7e2:	b0 e0       	ldi	r27, 0x00	; 0
     7e4:	11 97       	sbiw	r26, 0x01	; 1
     7e6:	f1 f7       	brne	.-4      	; 0x7e4 <motor_read_rotation+0x18>
     7e8:	00 c0       	rjmp	.+0      	; 0x7ea <motor_read_rotation+0x1e>
     7ea:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     7ec:	a6 e0       	ldi	r26, 0x06	; 6
     7ee:	b1 e0       	ldi	r27, 0x01	; 1
     7f0:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     7f2:	90 81       	ld	r25, Z
     7f4:	97 7f       	andi	r25, 0xF7	; 247
     7f6:	90 83       	st	Z, r25
     7f8:	ef ee       	ldi	r30, 0xEF	; 239
     7fa:	f0 e0       	ldi	r31, 0x00	; 0
     7fc:	31 97       	sbiw	r30, 0x01	; 1
     7fe:	f1 f7       	brne	.-4      	; 0x7fc <motor_read_rotation+0x30>
     800:	00 c0       	rjmp	.+0      	; 0x802 <motor_read_rotation+0x36>
     802:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     804:	dc 91       	ld	r29, X
	if (reset_flag) {
     806:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     808:	bf df       	rcall	.-130    	; 0x788 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     80a:	e2 e0       	ldi	r30, 0x02	; 2
     80c:	f1 e0       	ldi	r31, 0x01	; 1
     80e:	80 81       	ld	r24, Z
     810:	80 62       	ori	r24, 0x20	; 32
     812:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     814:	8c 2f       	mov	r24, r28
     816:	90 e0       	ldi	r25, 0x00	; 0
}
     818:	9d 2b       	or	r25, r29
     81a:	df 91       	pop	r29
     81c:	cf 91       	pop	r28
     81e:	08 95       	ret

00000820 <motor_calibrate>:

void motor_calibrate() {
     820:	cf 93       	push	r28
     822:	df 93       	push	r29
	motor_set_direction(LEFT);
     824:	80 e0       	ldi	r24, 0x00	; 0
     826:	bf df       	rcall	.-130    	; 0x7a6 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     828:	84 e6       	ldi	r24, 0x64	; 100
     82a:	e3 dd       	rcall	.-1082   	; 0x3f2 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     82c:	80 e0       	ldi	r24, 0x00	; 0
     82e:	ce df       	rcall	.-100    	; 0x7cc <motor_read_rotation>
     830:	ec 01       	movw	r28, r24
     832:	01 c0       	rjmp	.+2      	; 0x836 <motor_calibrate+0x16>
     834:	ec 01       	movw	r28, r24
	// tester encodern for  se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
     836:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     838:	81 ee       	ldi	r24, 0xE1	; 225
     83a:	94 e0       	ldi	r25, 0x04	; 4
     83c:	21 50       	subi	r18, 0x01	; 1
     83e:	80 40       	sbci	r24, 0x00	; 0
     840:	90 40       	sbci	r25, 0x00	; 0
     842:	e1 f7       	brne	.-8      	; 0x83c <motor_calibrate+0x1c>
     844:	00 c0       	rjmp	.+0      	; 0x846 <motor_calibrate+0x26>
     846:	00 00       	nop
     848:	80 e0       	ldi	r24, 0x00	; 0
     84a:	c0 df       	rcall	.-128    	; 0x7cc <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for  se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     84c:	8c 17       	cp	r24, r28
     84e:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     850:	89 f7       	brne	.-30     	; 0x834 <motor_calibrate+0x14>
     852:	9a df       	rcall	.-204    	; 0x788 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	cd dd       	rcall	.-1126   	; 0x3f2 <DAC_send>
     858:	df 91       	pop	r29
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     85a:	cf 91       	pop	r28
     85c:	08 95       	ret

0000085e <motor_init>:
     85e:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     860:	f1 e0       	ldi	r31, 0x01	; 1
     862:	80 81       	ld	r24, Z
     864:	80 61       	ori	r24, 0x10	; 16
     866:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     868:	a2 e0       	ldi	r26, 0x02	; 2
     86a:	b1 e0       	ldi	r27, 0x01	; 1
     86c:	8c 91       	ld	r24, X
     86e:	80 61       	ori	r24, 0x10	; 16
     870:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     872:	80 81       	ld	r24, Z
     874:	82 60       	ori	r24, 0x02	; 2
     876:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     878:	80 81       	ld	r24, Z
     87a:	80 62       	ori	r24, 0x20	; 32
     87c:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     87e:	80 81       	ld	r24, Z
     880:	88 60       	ori	r24, 0x08	; 8
     882:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     884:	80 81       	ld	r24, Z
     886:	80 64       	ori	r24, 0x40	; 64
     888:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     88a:	7e df       	rcall	.-260    	; 0x788 <motor_reset_encoder>
// 	clear_bit(DDRK, PK4);
// 	clear_bit(DDRK, PK5);
// 	clear_bit(DDRK, PK6);
// 	clear_bit(DDRK, PK7);
// 	
	motor_calibrate();
     88c:	c9 cf       	rjmp	.-110    	; 0x820 <motor_calibrate>
     88e:	08 95       	ret

00000890 <SPI_init>:
     890:	86 ef       	ldi	r24, 0xF6	; 246
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     892:	92 e0       	ldi	r25, 0x02	; 2
     894:	9f 93       	push	r25
     896:	8f 93       	push	r24
     898:	67 d3       	rcall	.+1742   	; 0xf68 <printf>
     89a:	84 b1       	in	r24, 0x04	; 4
     89c:	87 68       	ori	r24, 0x87	; 135
     89e:	84 b9       	out	0x04, r24	; 4
     8a0:	23 98       	cbi	0x04, 3	; 4
     8a2:	84 e0       	ldi	r24, 0x04	; 4
     8a4:	93 e0       	ldi	r25, 0x03	; 3
     8a6:	9f 93       	push	r25
     8a8:	8f 93       	push	r24
     8aa:	5e d3       	rcall	.+1724   	; 0xf68 <printf>
     8ac:	81 e5       	ldi	r24, 0x51	; 81
     8ae:	8c bd       	out	0x2c, r24	; 44
     8b0:	8e e0       	ldi	r24, 0x0E	; 14
     8b2:	93 e0       	ldi	r25, 0x03	; 3
     8b4:	9f 93       	push	r25
     8b6:	8f 93       	push	r24
     8b8:	57 d3       	rcall	.+1710   	; 0xf68 <printf>
     8ba:	0f 90       	pop	r0
     8bc:	0f 90       	pop	r0
     8be:	0f 90       	pop	r0
     8c0:	0f 90       	pop	r0
     8c2:	0f 90       	pop	r0
     8c4:	0f 90       	pop	r0
     8c6:	08 95       	ret

000008c8 <SPI_send>:
     8c8:	8e bd       	out	0x2e, r24	; 46
     8ca:	0d b4       	in	r0, 0x2d	; 45
     8cc:	07 fe       	sbrs	r0, 7
     8ce:	fd cf       	rjmp	.-6      	; 0x8ca <SPI_send+0x2>
     8d0:	8e b5       	in	r24, 0x2e	; 46
     8d2:	08 95       	ret

000008d4 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     8d4:	81 30       	cpi	r24, 0x01	; 1
     8d6:	91 05       	cpc	r25, r1
     8d8:	11 f4       	brne	.+4      	; 0x8de <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     8da:	2f 9a       	sbi	0x05, 7	; 5
     8dc:	08 95       	ret
	}
	else if (select == 0){
     8de:	89 2b       	or	r24, r25
     8e0:	09 f4       	brne	.+2      	; 0x8e4 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     8e2:	2f 98       	cbi	0x05, 7	; 5
     8e4:	08 95       	ret

000008e6 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     8e6:	8c e0       	ldi	r24, 0x0C	; 12
     8e8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     8ec:	8f ef       	ldi	r24, 0xFF	; 255
     8ee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8f2:	84 e0       	ldi	r24, 0x04	; 4
     8f4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8f8:	08 95       	ret

000008fa <TWI_Start_Transceiver_With_Data>:
     8fa:	dc 01       	movw	r26, r24
     8fc:	ec eb       	ldi	r30, 0xBC	; 188
     8fe:	f0 e0       	ldi	r31, 0x00	; 0
     900:	90 81       	ld	r25, Z
     902:	90 fd       	sbrc	r25, 0
     904:	fd cf       	rjmp	.-6      	; 0x900 <TWI_Start_Transceiver_With_Data+0x6>
     906:	60 93 1d 03 	sts	0x031D, r22	; 0x80031d <TWI_msgSize>
     90a:	8c 91       	ld	r24, X
     90c:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <TWI_buf>
     910:	80 fd       	sbrc	r24, 0
     912:	0c c0       	rjmp	.+24     	; 0x92c <TWI_Start_Transceiver_With_Data+0x32>
     914:	62 30       	cpi	r22, 0x02	; 2
     916:	50 f0       	brcs	.+20     	; 0x92c <TWI_Start_Transceiver_With_Data+0x32>
     918:	fd 01       	movw	r30, r26
     91a:	31 96       	adiw	r30, 0x01	; 1
     91c:	af e1       	ldi	r26, 0x1F	; 31
     91e:	b3 e0       	ldi	r27, 0x03	; 3
     920:	81 e0       	ldi	r24, 0x01	; 1
     922:	91 91       	ld	r25, Z+
     924:	9d 93       	st	X+, r25
     926:	8f 5f       	subi	r24, 0xFF	; 255
     928:	68 13       	cpse	r22, r24
     92a:	fb cf       	rjmp	.-10     	; 0x922 <TWI_Start_Transceiver_With_Data+0x28>
     92c:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <TWI_statusReg>
     930:	88 ef       	ldi	r24, 0xF8	; 248
     932:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <TWI_state>
     936:	85 ea       	ldi	r24, 0xA5	; 165
     938:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     93c:	08 95       	ret

0000093e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     93e:	1f 92       	push	r1
     940:	0f 92       	push	r0
     942:	0f b6       	in	r0, 0x3f	; 63
     944:	0f 92       	push	r0
     946:	11 24       	eor	r1, r1
     948:	0b b6       	in	r0, 0x3b	; 59
     94a:	0f 92       	push	r0
     94c:	2f 93       	push	r18
     94e:	3f 93       	push	r19
     950:	8f 93       	push	r24
     952:	9f 93       	push	r25
     954:	af 93       	push	r26
     956:	bf 93       	push	r27
     958:	ef 93       	push	r30
     95a:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     95c:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     960:	8e 2f       	mov	r24, r30
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	fc 01       	movw	r30, r24
     966:	38 97       	sbiw	r30, 0x08	; 8
     968:	e1 35       	cpi	r30, 0x51	; 81
     96a:	f1 05       	cpc	r31, r1
     96c:	08 f0       	brcs	.+2      	; 0x970 <__vector_39+0x32>
     96e:	57 c0       	rjmp	.+174    	; 0xa1e <__vector_39+0xe0>
     970:	88 27       	eor	r24, r24
     972:	ee 58       	subi	r30, 0x8E	; 142
     974:	ff 4f       	sbci	r31, 0xFF	; 255
     976:	8f 4f       	sbci	r24, 0xFF	; 255
     978:	a5 c2       	rjmp	.+1354   	; 0xec4 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     97a:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     97e:	e0 91 1b 03 	lds	r30, 0x031B	; 0x80031b <TWI_bufPtr.1672>
     982:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <TWI_msgSize>
     986:	e8 17       	cp	r30, r24
     988:	70 f4       	brcc	.+28     	; 0x9a6 <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	8e 0f       	add	r24, r30
     98e:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <TWI_bufPtr.1672>
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	e2 5e       	subi	r30, 0xE2	; 226
     996:	fc 4f       	sbci	r31, 0xFC	; 252
     998:	80 81       	ld	r24, Z
     99a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     99e:	85 e8       	ldi	r24, 0x85	; 133
     9a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9a4:	43 c0       	rjmp	.+134    	; 0xa2c <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     9a6:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <TWI_statusReg>
     9aa:	81 60       	ori	r24, 0x01	; 1
     9ac:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9b0:	84 e9       	ldi	r24, 0x94	; 148
     9b2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9b6:	3a c0       	rjmp	.+116    	; 0xa2c <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     9b8:	e0 91 1b 03 	lds	r30, 0x031B	; 0x80031b <TWI_bufPtr.1672>
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	8e 0f       	add	r24, r30
     9c0:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <TWI_bufPtr.1672>
     9c4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9c8:	f0 e0       	ldi	r31, 0x00	; 0
     9ca:	e2 5e       	subi	r30, 0xE2	; 226
     9cc:	fc 4f       	sbci	r31, 0xFC	; 252
     9ce:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     9d0:	20 91 1b 03 	lds	r18, 0x031B	; 0x80031b <TWI_bufPtr.1672>
     9d4:	30 e0       	ldi	r19, 0x00	; 0
     9d6:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <TWI_msgSize>
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	01 97       	sbiw	r24, 0x01	; 1
     9de:	28 17       	cp	r18, r24
     9e0:	39 07       	cpc	r19, r25
     9e2:	24 f4       	brge	.+8      	; 0x9ec <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9e4:	85 ec       	ldi	r24, 0xC5	; 197
     9e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9ea:	20 c0       	rjmp	.+64     	; 0xa2c <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9ec:	85 e8       	ldi	r24, 0x85	; 133
     9ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9f2:	1c c0       	rjmp	.+56     	; 0xa2c <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     9f4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9f8:	e0 91 1b 03 	lds	r30, 0x031B	; 0x80031b <TWI_bufPtr.1672>
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	e2 5e       	subi	r30, 0xE2	; 226
     a00:	fc 4f       	sbci	r31, 0xFC	; 252
     a02:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     a04:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <TWI_statusReg>
     a08:	81 60       	ori	r24, 0x01	; 1
     a0a:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a0e:	84 e9       	ldi	r24, 0x94	; 148
     a10:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     a14:	0b c0       	rjmp	.+22     	; 0xa2c <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a16:	85 ea       	ldi	r24, 0xA5	; 165
     a18:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     a1c:	07 c0       	rjmp	.+14     	; 0xa2c <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a1e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a22:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a26:	84 e0       	ldi	r24, 0x04	; 4
     a28:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     a2c:	ff 91       	pop	r31
     a2e:	ef 91       	pop	r30
     a30:	bf 91       	pop	r27
     a32:	af 91       	pop	r26
     a34:	9f 91       	pop	r25
     a36:	8f 91       	pop	r24
     a38:	3f 91       	pop	r19
     a3a:	2f 91       	pop	r18
     a3c:	0f 90       	pop	r0
     a3e:	0b be       	out	0x3b, r0	; 59
     a40:	0f 90       	pop	r0
     a42:	0f be       	out	0x3f, r0	; 63
     a44:	0f 90       	pop	r0
     a46:	1f 90       	pop	r1
     a48:	18 95       	reti

00000a4a <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     a4a:	e0 ec       	ldi	r30, 0xC0	; 192
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	90 81       	ld	r25, Z
     a50:	95 ff       	sbrs	r25, 5
     a52:	fd cf       	rjmp	.-6      	; 0xa4e <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     a54:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	08 95       	ret

00000a5e <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     a5e:	e0 ec       	ldi	r30, 0xC0	; 192
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	80 81       	ld	r24, Z
     a64:	88 23       	and	r24, r24
     a66:	ec f7       	brge	.-6      	; 0xa62 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     a68:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	08 95       	ret

00000a70 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     a70:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     a74:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     a78:	88 e1       	ldi	r24, 0x18	; 24
     a7a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     a7e:	e2 ec       	ldi	r30, 0xC2	; 194
     a80:	f0 e0       	ldi	r31, 0x00	; 0
     a82:	88 e0       	ldi	r24, 0x08	; 8
     a84:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     a86:	86 e0       	ldi	r24, 0x06	; 6
     a88:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     a8a:	6f e2       	ldi	r22, 0x2F	; 47
     a8c:	75 e0       	ldi	r23, 0x05	; 5
     a8e:	85 e2       	ldi	r24, 0x25	; 37
     a90:	95 e0       	ldi	r25, 0x05	; 5
     a92:	20 c2       	rjmp	.+1088   	; 0xed4 <fdevopen>
     a94:	08 95       	ret

00000a96 <__subsf3>:
     a96:	50 58       	subi	r21, 0x80	; 128

00000a98 <__addsf3>:
     a98:	bb 27       	eor	r27, r27
     a9a:	aa 27       	eor	r26, r26
     a9c:	0e d0       	rcall	.+28     	; 0xaba <__addsf3x>
     a9e:	75 c1       	rjmp	.+746    	; 0xd8a <__fp_round>
     aa0:	66 d1       	rcall	.+716    	; 0xd6e <__fp_pscA>
     aa2:	30 f0       	brcs	.+12     	; 0xab0 <__addsf3+0x18>
     aa4:	6b d1       	rcall	.+726    	; 0xd7c <__fp_pscB>
     aa6:	20 f0       	brcs	.+8      	; 0xab0 <__addsf3+0x18>
     aa8:	31 f4       	brne	.+12     	; 0xab6 <__addsf3+0x1e>
     aaa:	9f 3f       	cpi	r25, 0xFF	; 255
     aac:	11 f4       	brne	.+4      	; 0xab2 <__addsf3+0x1a>
     aae:	1e f4       	brtc	.+6      	; 0xab6 <__addsf3+0x1e>
     ab0:	5b c1       	rjmp	.+694    	; 0xd68 <__fp_nan>
     ab2:	0e f4       	brtc	.+2      	; 0xab6 <__addsf3+0x1e>
     ab4:	e0 95       	com	r30
     ab6:	e7 fb       	bst	r30, 7
     ab8:	51 c1       	rjmp	.+674    	; 0xd5c <__fp_inf>

00000aba <__addsf3x>:
     aba:	e9 2f       	mov	r30, r25
     abc:	77 d1       	rcall	.+750    	; 0xdac <__fp_split3>
     abe:	80 f3       	brcs	.-32     	; 0xaa0 <__addsf3+0x8>
     ac0:	ba 17       	cp	r27, r26
     ac2:	62 07       	cpc	r22, r18
     ac4:	73 07       	cpc	r23, r19
     ac6:	84 07       	cpc	r24, r20
     ac8:	95 07       	cpc	r25, r21
     aca:	18 f0       	brcs	.+6      	; 0xad2 <__addsf3x+0x18>
     acc:	71 f4       	brne	.+28     	; 0xaea <__addsf3x+0x30>
     ace:	9e f5       	brtc	.+102    	; 0xb36 <__addsf3x+0x7c>
     ad0:	8f c1       	rjmp	.+798    	; 0xdf0 <__fp_zero>
     ad2:	0e f4       	brtc	.+2      	; 0xad6 <__addsf3x+0x1c>
     ad4:	e0 95       	com	r30
     ad6:	0b 2e       	mov	r0, r27
     ad8:	ba 2f       	mov	r27, r26
     ada:	a0 2d       	mov	r26, r0
     adc:	0b 01       	movw	r0, r22
     ade:	b9 01       	movw	r22, r18
     ae0:	90 01       	movw	r18, r0
     ae2:	0c 01       	movw	r0, r24
     ae4:	ca 01       	movw	r24, r20
     ae6:	a0 01       	movw	r20, r0
     ae8:	11 24       	eor	r1, r1
     aea:	ff 27       	eor	r31, r31
     aec:	59 1b       	sub	r21, r25
     aee:	99 f0       	breq	.+38     	; 0xb16 <__addsf3x+0x5c>
     af0:	59 3f       	cpi	r21, 0xF9	; 249
     af2:	50 f4       	brcc	.+20     	; 0xb08 <__addsf3x+0x4e>
     af4:	50 3e       	cpi	r21, 0xE0	; 224
     af6:	68 f1       	brcs	.+90     	; 0xb52 <__addsf3x+0x98>
     af8:	1a 16       	cp	r1, r26
     afa:	f0 40       	sbci	r31, 0x00	; 0
     afc:	a2 2f       	mov	r26, r18
     afe:	23 2f       	mov	r18, r19
     b00:	34 2f       	mov	r19, r20
     b02:	44 27       	eor	r20, r20
     b04:	58 5f       	subi	r21, 0xF8	; 248
     b06:	f3 cf       	rjmp	.-26     	; 0xaee <__addsf3x+0x34>
     b08:	46 95       	lsr	r20
     b0a:	37 95       	ror	r19
     b0c:	27 95       	ror	r18
     b0e:	a7 95       	ror	r26
     b10:	f0 40       	sbci	r31, 0x00	; 0
     b12:	53 95       	inc	r21
     b14:	c9 f7       	brne	.-14     	; 0xb08 <__addsf3x+0x4e>
     b16:	7e f4       	brtc	.+30     	; 0xb36 <__addsf3x+0x7c>
     b18:	1f 16       	cp	r1, r31
     b1a:	ba 0b       	sbc	r27, r26
     b1c:	62 0b       	sbc	r22, r18
     b1e:	73 0b       	sbc	r23, r19
     b20:	84 0b       	sbc	r24, r20
     b22:	ba f0       	brmi	.+46     	; 0xb52 <__addsf3x+0x98>
     b24:	91 50       	subi	r25, 0x01	; 1
     b26:	a1 f0       	breq	.+40     	; 0xb50 <__addsf3x+0x96>
     b28:	ff 0f       	add	r31, r31
     b2a:	bb 1f       	adc	r27, r27
     b2c:	66 1f       	adc	r22, r22
     b2e:	77 1f       	adc	r23, r23
     b30:	88 1f       	adc	r24, r24
     b32:	c2 f7       	brpl	.-16     	; 0xb24 <__addsf3x+0x6a>
     b34:	0e c0       	rjmp	.+28     	; 0xb52 <__addsf3x+0x98>
     b36:	ba 0f       	add	r27, r26
     b38:	62 1f       	adc	r22, r18
     b3a:	73 1f       	adc	r23, r19
     b3c:	84 1f       	adc	r24, r20
     b3e:	48 f4       	brcc	.+18     	; 0xb52 <__addsf3x+0x98>
     b40:	87 95       	ror	r24
     b42:	77 95       	ror	r23
     b44:	67 95       	ror	r22
     b46:	b7 95       	ror	r27
     b48:	f7 95       	ror	r31
     b4a:	9e 3f       	cpi	r25, 0xFE	; 254
     b4c:	08 f0       	brcs	.+2      	; 0xb50 <__addsf3x+0x96>
     b4e:	b3 cf       	rjmp	.-154    	; 0xab6 <__addsf3+0x1e>
     b50:	93 95       	inc	r25
     b52:	88 0f       	add	r24, r24
     b54:	08 f0       	brcs	.+2      	; 0xb58 <__addsf3x+0x9e>
     b56:	99 27       	eor	r25, r25
     b58:	ee 0f       	add	r30, r30
     b5a:	97 95       	ror	r25
     b5c:	87 95       	ror	r24
     b5e:	08 95       	ret

00000b60 <__cmpsf2>:
     b60:	d9 d0       	rcall	.+434    	; 0xd14 <__fp_cmp>
     b62:	08 f4       	brcc	.+2      	; 0xb66 <__cmpsf2+0x6>
     b64:	81 e0       	ldi	r24, 0x01	; 1
     b66:	08 95       	ret

00000b68 <__divsf3>:
     b68:	0c d0       	rcall	.+24     	; 0xb82 <__divsf3x>
     b6a:	0f c1       	rjmp	.+542    	; 0xd8a <__fp_round>
     b6c:	07 d1       	rcall	.+526    	; 0xd7c <__fp_pscB>
     b6e:	40 f0       	brcs	.+16     	; 0xb80 <__divsf3+0x18>
     b70:	fe d0       	rcall	.+508    	; 0xd6e <__fp_pscA>
     b72:	30 f0       	brcs	.+12     	; 0xb80 <__divsf3+0x18>
     b74:	21 f4       	brne	.+8      	; 0xb7e <__divsf3+0x16>
     b76:	5f 3f       	cpi	r21, 0xFF	; 255
     b78:	19 f0       	breq	.+6      	; 0xb80 <__divsf3+0x18>
     b7a:	f0 c0       	rjmp	.+480    	; 0xd5c <__fp_inf>
     b7c:	51 11       	cpse	r21, r1
     b7e:	39 c1       	rjmp	.+626    	; 0xdf2 <__fp_szero>
     b80:	f3 c0       	rjmp	.+486    	; 0xd68 <__fp_nan>

00000b82 <__divsf3x>:
     b82:	14 d1       	rcall	.+552    	; 0xdac <__fp_split3>
     b84:	98 f3       	brcs	.-26     	; 0xb6c <__divsf3+0x4>

00000b86 <__divsf3_pse>:
     b86:	99 23       	and	r25, r25
     b88:	c9 f3       	breq	.-14     	; 0xb7c <__divsf3+0x14>
     b8a:	55 23       	and	r21, r21
     b8c:	b1 f3       	breq	.-20     	; 0xb7a <__divsf3+0x12>
     b8e:	95 1b       	sub	r25, r21
     b90:	55 0b       	sbc	r21, r21
     b92:	bb 27       	eor	r27, r27
     b94:	aa 27       	eor	r26, r26
     b96:	62 17       	cp	r22, r18
     b98:	73 07       	cpc	r23, r19
     b9a:	84 07       	cpc	r24, r20
     b9c:	38 f0       	brcs	.+14     	; 0xbac <__divsf3_pse+0x26>
     b9e:	9f 5f       	subi	r25, 0xFF	; 255
     ba0:	5f 4f       	sbci	r21, 0xFF	; 255
     ba2:	22 0f       	add	r18, r18
     ba4:	33 1f       	adc	r19, r19
     ba6:	44 1f       	adc	r20, r20
     ba8:	aa 1f       	adc	r26, r26
     baa:	a9 f3       	breq	.-22     	; 0xb96 <__divsf3_pse+0x10>
     bac:	33 d0       	rcall	.+102    	; 0xc14 <__divsf3_pse+0x8e>
     bae:	0e 2e       	mov	r0, r30
     bb0:	3a f0       	brmi	.+14     	; 0xbc0 <__divsf3_pse+0x3a>
     bb2:	e0 e8       	ldi	r30, 0x80	; 128
     bb4:	30 d0       	rcall	.+96     	; 0xc16 <__divsf3_pse+0x90>
     bb6:	91 50       	subi	r25, 0x01	; 1
     bb8:	50 40       	sbci	r21, 0x00	; 0
     bba:	e6 95       	lsr	r30
     bbc:	00 1c       	adc	r0, r0
     bbe:	ca f7       	brpl	.-14     	; 0xbb2 <__divsf3_pse+0x2c>
     bc0:	29 d0       	rcall	.+82     	; 0xc14 <__divsf3_pse+0x8e>
     bc2:	fe 2f       	mov	r31, r30
     bc4:	27 d0       	rcall	.+78     	; 0xc14 <__divsf3_pse+0x8e>
     bc6:	66 0f       	add	r22, r22
     bc8:	77 1f       	adc	r23, r23
     bca:	88 1f       	adc	r24, r24
     bcc:	bb 1f       	adc	r27, r27
     bce:	26 17       	cp	r18, r22
     bd0:	37 07       	cpc	r19, r23
     bd2:	48 07       	cpc	r20, r24
     bd4:	ab 07       	cpc	r26, r27
     bd6:	b0 e8       	ldi	r27, 0x80	; 128
     bd8:	09 f0       	breq	.+2      	; 0xbdc <__divsf3_pse+0x56>
     bda:	bb 0b       	sbc	r27, r27
     bdc:	80 2d       	mov	r24, r0
     bde:	bf 01       	movw	r22, r30
     be0:	ff 27       	eor	r31, r31
     be2:	93 58       	subi	r25, 0x83	; 131
     be4:	5f 4f       	sbci	r21, 0xFF	; 255
     be6:	2a f0       	brmi	.+10     	; 0xbf2 <__divsf3_pse+0x6c>
     be8:	9e 3f       	cpi	r25, 0xFE	; 254
     bea:	51 05       	cpc	r21, r1
     bec:	68 f0       	brcs	.+26     	; 0xc08 <__divsf3_pse+0x82>
     bee:	b6 c0       	rjmp	.+364    	; 0xd5c <__fp_inf>
     bf0:	00 c1       	rjmp	.+512    	; 0xdf2 <__fp_szero>
     bf2:	5f 3f       	cpi	r21, 0xFF	; 255
     bf4:	ec f3       	brlt	.-6      	; 0xbf0 <__divsf3_pse+0x6a>
     bf6:	98 3e       	cpi	r25, 0xE8	; 232
     bf8:	dc f3       	brlt	.-10     	; 0xbf0 <__divsf3_pse+0x6a>
     bfa:	86 95       	lsr	r24
     bfc:	77 95       	ror	r23
     bfe:	67 95       	ror	r22
     c00:	b7 95       	ror	r27
     c02:	f7 95       	ror	r31
     c04:	9f 5f       	subi	r25, 0xFF	; 255
     c06:	c9 f7       	brne	.-14     	; 0xbfa <__divsf3_pse+0x74>
     c08:	88 0f       	add	r24, r24
     c0a:	91 1d       	adc	r25, r1
     c0c:	96 95       	lsr	r25
     c0e:	87 95       	ror	r24
     c10:	97 f9       	bld	r25, 7
     c12:	08 95       	ret
     c14:	e1 e0       	ldi	r30, 0x01	; 1
     c16:	66 0f       	add	r22, r22
     c18:	77 1f       	adc	r23, r23
     c1a:	88 1f       	adc	r24, r24
     c1c:	bb 1f       	adc	r27, r27
     c1e:	62 17       	cp	r22, r18
     c20:	73 07       	cpc	r23, r19
     c22:	84 07       	cpc	r24, r20
     c24:	ba 07       	cpc	r27, r26
     c26:	20 f0       	brcs	.+8      	; 0xc30 <__divsf3_pse+0xaa>
     c28:	62 1b       	sub	r22, r18
     c2a:	73 0b       	sbc	r23, r19
     c2c:	84 0b       	sbc	r24, r20
     c2e:	ba 0b       	sbc	r27, r26
     c30:	ee 1f       	adc	r30, r30
     c32:	88 f7       	brcc	.-30     	; 0xc16 <__divsf3_pse+0x90>
     c34:	e0 95       	com	r30
     c36:	08 95       	ret

00000c38 <__fixsfsi>:
     c38:	04 d0       	rcall	.+8      	; 0xc42 <__fixunssfsi>
     c3a:	68 94       	set
     c3c:	b1 11       	cpse	r27, r1
     c3e:	d9 c0       	rjmp	.+434    	; 0xdf2 <__fp_szero>
     c40:	08 95       	ret

00000c42 <__fixunssfsi>:
     c42:	bc d0       	rcall	.+376    	; 0xdbc <__fp_splitA>
     c44:	88 f0       	brcs	.+34     	; 0xc68 <__fixunssfsi+0x26>
     c46:	9f 57       	subi	r25, 0x7F	; 127
     c48:	90 f0       	brcs	.+36     	; 0xc6e <__fixunssfsi+0x2c>
     c4a:	b9 2f       	mov	r27, r25
     c4c:	99 27       	eor	r25, r25
     c4e:	b7 51       	subi	r27, 0x17	; 23
     c50:	a0 f0       	brcs	.+40     	; 0xc7a <__fixunssfsi+0x38>
     c52:	d1 f0       	breq	.+52     	; 0xc88 <__fixunssfsi+0x46>
     c54:	66 0f       	add	r22, r22
     c56:	77 1f       	adc	r23, r23
     c58:	88 1f       	adc	r24, r24
     c5a:	99 1f       	adc	r25, r25
     c5c:	1a f0       	brmi	.+6      	; 0xc64 <__fixunssfsi+0x22>
     c5e:	ba 95       	dec	r27
     c60:	c9 f7       	brne	.-14     	; 0xc54 <__fixunssfsi+0x12>
     c62:	12 c0       	rjmp	.+36     	; 0xc88 <__fixunssfsi+0x46>
     c64:	b1 30       	cpi	r27, 0x01	; 1
     c66:	81 f0       	breq	.+32     	; 0xc88 <__fixunssfsi+0x46>
     c68:	c3 d0       	rcall	.+390    	; 0xdf0 <__fp_zero>
     c6a:	b1 e0       	ldi	r27, 0x01	; 1
     c6c:	08 95       	ret
     c6e:	c0 c0       	rjmp	.+384    	; 0xdf0 <__fp_zero>
     c70:	67 2f       	mov	r22, r23
     c72:	78 2f       	mov	r23, r24
     c74:	88 27       	eor	r24, r24
     c76:	b8 5f       	subi	r27, 0xF8	; 248
     c78:	39 f0       	breq	.+14     	; 0xc88 <__fixunssfsi+0x46>
     c7a:	b9 3f       	cpi	r27, 0xF9	; 249
     c7c:	cc f3       	brlt	.-14     	; 0xc70 <__fixunssfsi+0x2e>
     c7e:	86 95       	lsr	r24
     c80:	77 95       	ror	r23
     c82:	67 95       	ror	r22
     c84:	b3 95       	inc	r27
     c86:	d9 f7       	brne	.-10     	; 0xc7e <__fixunssfsi+0x3c>
     c88:	3e f4       	brtc	.+14     	; 0xc98 <__fixunssfsi+0x56>
     c8a:	90 95       	com	r25
     c8c:	80 95       	com	r24
     c8e:	70 95       	com	r23
     c90:	61 95       	neg	r22
     c92:	7f 4f       	sbci	r23, 0xFF	; 255
     c94:	8f 4f       	sbci	r24, 0xFF	; 255
     c96:	9f 4f       	sbci	r25, 0xFF	; 255
     c98:	08 95       	ret

00000c9a <__floatunsisf>:
     c9a:	e8 94       	clt
     c9c:	09 c0       	rjmp	.+18     	; 0xcb0 <__floatsisf+0x12>

00000c9e <__floatsisf>:
     c9e:	97 fb       	bst	r25, 7
     ca0:	3e f4       	brtc	.+14     	; 0xcb0 <__floatsisf+0x12>
     ca2:	90 95       	com	r25
     ca4:	80 95       	com	r24
     ca6:	70 95       	com	r23
     ca8:	61 95       	neg	r22
     caa:	7f 4f       	sbci	r23, 0xFF	; 255
     cac:	8f 4f       	sbci	r24, 0xFF	; 255
     cae:	9f 4f       	sbci	r25, 0xFF	; 255
     cb0:	99 23       	and	r25, r25
     cb2:	a9 f0       	breq	.+42     	; 0xcde <__floatsisf+0x40>
     cb4:	f9 2f       	mov	r31, r25
     cb6:	96 e9       	ldi	r25, 0x96	; 150
     cb8:	bb 27       	eor	r27, r27
     cba:	93 95       	inc	r25
     cbc:	f6 95       	lsr	r31
     cbe:	87 95       	ror	r24
     cc0:	77 95       	ror	r23
     cc2:	67 95       	ror	r22
     cc4:	b7 95       	ror	r27
     cc6:	f1 11       	cpse	r31, r1
     cc8:	f8 cf       	rjmp	.-16     	; 0xcba <__floatsisf+0x1c>
     cca:	fa f4       	brpl	.+62     	; 0xd0a <__floatsisf+0x6c>
     ccc:	bb 0f       	add	r27, r27
     cce:	11 f4       	brne	.+4      	; 0xcd4 <__floatsisf+0x36>
     cd0:	60 ff       	sbrs	r22, 0
     cd2:	1b c0       	rjmp	.+54     	; 0xd0a <__floatsisf+0x6c>
     cd4:	6f 5f       	subi	r22, 0xFF	; 255
     cd6:	7f 4f       	sbci	r23, 0xFF	; 255
     cd8:	8f 4f       	sbci	r24, 0xFF	; 255
     cda:	9f 4f       	sbci	r25, 0xFF	; 255
     cdc:	16 c0       	rjmp	.+44     	; 0xd0a <__floatsisf+0x6c>
     cde:	88 23       	and	r24, r24
     ce0:	11 f0       	breq	.+4      	; 0xce6 <__floatsisf+0x48>
     ce2:	96 e9       	ldi	r25, 0x96	; 150
     ce4:	11 c0       	rjmp	.+34     	; 0xd08 <__floatsisf+0x6a>
     ce6:	77 23       	and	r23, r23
     ce8:	21 f0       	breq	.+8      	; 0xcf2 <__floatsisf+0x54>
     cea:	9e e8       	ldi	r25, 0x8E	; 142
     cec:	87 2f       	mov	r24, r23
     cee:	76 2f       	mov	r23, r22
     cf0:	05 c0       	rjmp	.+10     	; 0xcfc <__floatsisf+0x5e>
     cf2:	66 23       	and	r22, r22
     cf4:	71 f0       	breq	.+28     	; 0xd12 <__floatsisf+0x74>
     cf6:	96 e8       	ldi	r25, 0x86	; 134
     cf8:	86 2f       	mov	r24, r22
     cfa:	70 e0       	ldi	r23, 0x00	; 0
     cfc:	60 e0       	ldi	r22, 0x00	; 0
     cfe:	2a f0       	brmi	.+10     	; 0xd0a <__floatsisf+0x6c>
     d00:	9a 95       	dec	r25
     d02:	66 0f       	add	r22, r22
     d04:	77 1f       	adc	r23, r23
     d06:	88 1f       	adc	r24, r24
     d08:	da f7       	brpl	.-10     	; 0xd00 <__floatsisf+0x62>
     d0a:	88 0f       	add	r24, r24
     d0c:	96 95       	lsr	r25
     d0e:	87 95       	ror	r24
     d10:	97 f9       	bld	r25, 7
     d12:	08 95       	ret

00000d14 <__fp_cmp>:
     d14:	99 0f       	add	r25, r25
     d16:	00 08       	sbc	r0, r0
     d18:	55 0f       	add	r21, r21
     d1a:	aa 0b       	sbc	r26, r26
     d1c:	e0 e8       	ldi	r30, 0x80	; 128
     d1e:	fe ef       	ldi	r31, 0xFE	; 254
     d20:	16 16       	cp	r1, r22
     d22:	17 06       	cpc	r1, r23
     d24:	e8 07       	cpc	r30, r24
     d26:	f9 07       	cpc	r31, r25
     d28:	c0 f0       	brcs	.+48     	; 0xd5a <__fp_cmp+0x46>
     d2a:	12 16       	cp	r1, r18
     d2c:	13 06       	cpc	r1, r19
     d2e:	e4 07       	cpc	r30, r20
     d30:	f5 07       	cpc	r31, r21
     d32:	98 f0       	brcs	.+38     	; 0xd5a <__fp_cmp+0x46>
     d34:	62 1b       	sub	r22, r18
     d36:	73 0b       	sbc	r23, r19
     d38:	84 0b       	sbc	r24, r20
     d3a:	95 0b       	sbc	r25, r21
     d3c:	39 f4       	brne	.+14     	; 0xd4c <__fp_cmp+0x38>
     d3e:	0a 26       	eor	r0, r26
     d40:	61 f0       	breq	.+24     	; 0xd5a <__fp_cmp+0x46>
     d42:	23 2b       	or	r18, r19
     d44:	24 2b       	or	r18, r20
     d46:	25 2b       	or	r18, r21
     d48:	21 f4       	brne	.+8      	; 0xd52 <__fp_cmp+0x3e>
     d4a:	08 95       	ret
     d4c:	0a 26       	eor	r0, r26
     d4e:	09 f4       	brne	.+2      	; 0xd52 <__fp_cmp+0x3e>
     d50:	a1 40       	sbci	r26, 0x01	; 1
     d52:	a6 95       	lsr	r26
     d54:	8f ef       	ldi	r24, 0xFF	; 255
     d56:	81 1d       	adc	r24, r1
     d58:	81 1d       	adc	r24, r1
     d5a:	08 95       	ret

00000d5c <__fp_inf>:
     d5c:	97 f9       	bld	r25, 7
     d5e:	9f 67       	ori	r25, 0x7F	; 127
     d60:	80 e8       	ldi	r24, 0x80	; 128
     d62:	70 e0       	ldi	r23, 0x00	; 0
     d64:	60 e0       	ldi	r22, 0x00	; 0
     d66:	08 95       	ret

00000d68 <__fp_nan>:
     d68:	9f ef       	ldi	r25, 0xFF	; 255
     d6a:	80 ec       	ldi	r24, 0xC0	; 192
     d6c:	08 95       	ret

00000d6e <__fp_pscA>:
     d6e:	00 24       	eor	r0, r0
     d70:	0a 94       	dec	r0
     d72:	16 16       	cp	r1, r22
     d74:	17 06       	cpc	r1, r23
     d76:	18 06       	cpc	r1, r24
     d78:	09 06       	cpc	r0, r25
     d7a:	08 95       	ret

00000d7c <__fp_pscB>:
     d7c:	00 24       	eor	r0, r0
     d7e:	0a 94       	dec	r0
     d80:	12 16       	cp	r1, r18
     d82:	13 06       	cpc	r1, r19
     d84:	14 06       	cpc	r1, r20
     d86:	05 06       	cpc	r0, r21
     d88:	08 95       	ret

00000d8a <__fp_round>:
     d8a:	09 2e       	mov	r0, r25
     d8c:	03 94       	inc	r0
     d8e:	00 0c       	add	r0, r0
     d90:	11 f4       	brne	.+4      	; 0xd96 <__fp_round+0xc>
     d92:	88 23       	and	r24, r24
     d94:	52 f0       	brmi	.+20     	; 0xdaa <__fp_round+0x20>
     d96:	bb 0f       	add	r27, r27
     d98:	40 f4       	brcc	.+16     	; 0xdaa <__fp_round+0x20>
     d9a:	bf 2b       	or	r27, r31
     d9c:	11 f4       	brne	.+4      	; 0xda2 <__fp_round+0x18>
     d9e:	60 ff       	sbrs	r22, 0
     da0:	04 c0       	rjmp	.+8      	; 0xdaa <__fp_round+0x20>
     da2:	6f 5f       	subi	r22, 0xFF	; 255
     da4:	7f 4f       	sbci	r23, 0xFF	; 255
     da6:	8f 4f       	sbci	r24, 0xFF	; 255
     da8:	9f 4f       	sbci	r25, 0xFF	; 255
     daa:	08 95       	ret

00000dac <__fp_split3>:
     dac:	57 fd       	sbrc	r21, 7
     dae:	90 58       	subi	r25, 0x80	; 128
     db0:	44 0f       	add	r20, r20
     db2:	55 1f       	adc	r21, r21
     db4:	59 f0       	breq	.+22     	; 0xdcc <__fp_splitA+0x10>
     db6:	5f 3f       	cpi	r21, 0xFF	; 255
     db8:	71 f0       	breq	.+28     	; 0xdd6 <__fp_splitA+0x1a>
     dba:	47 95       	ror	r20

00000dbc <__fp_splitA>:
     dbc:	88 0f       	add	r24, r24
     dbe:	97 fb       	bst	r25, 7
     dc0:	99 1f       	adc	r25, r25
     dc2:	61 f0       	breq	.+24     	; 0xddc <__fp_splitA+0x20>
     dc4:	9f 3f       	cpi	r25, 0xFF	; 255
     dc6:	79 f0       	breq	.+30     	; 0xde6 <__fp_splitA+0x2a>
     dc8:	87 95       	ror	r24
     dca:	08 95       	ret
     dcc:	12 16       	cp	r1, r18
     dce:	13 06       	cpc	r1, r19
     dd0:	14 06       	cpc	r1, r20
     dd2:	55 1f       	adc	r21, r21
     dd4:	f2 cf       	rjmp	.-28     	; 0xdba <__fp_split3+0xe>
     dd6:	46 95       	lsr	r20
     dd8:	f1 df       	rcall	.-30     	; 0xdbc <__fp_splitA>
     dda:	08 c0       	rjmp	.+16     	; 0xdec <__fp_splitA+0x30>
     ddc:	16 16       	cp	r1, r22
     dde:	17 06       	cpc	r1, r23
     de0:	18 06       	cpc	r1, r24
     de2:	99 1f       	adc	r25, r25
     de4:	f1 cf       	rjmp	.-30     	; 0xdc8 <__fp_splitA+0xc>
     de6:	86 95       	lsr	r24
     de8:	71 05       	cpc	r23, r1
     dea:	61 05       	cpc	r22, r1
     dec:	08 94       	sec
     dee:	08 95       	ret

00000df0 <__fp_zero>:
     df0:	e8 94       	clt

00000df2 <__fp_szero>:
     df2:	bb 27       	eor	r27, r27
     df4:	66 27       	eor	r22, r22
     df6:	77 27       	eor	r23, r23
     df8:	cb 01       	movw	r24, r22
     dfa:	97 f9       	bld	r25, 7
     dfc:	08 95       	ret

00000dfe <__mulsf3>:
     dfe:	0b d0       	rcall	.+22     	; 0xe16 <__mulsf3x>
     e00:	c4 cf       	rjmp	.-120    	; 0xd8a <__fp_round>
     e02:	b5 df       	rcall	.-150    	; 0xd6e <__fp_pscA>
     e04:	28 f0       	brcs	.+10     	; 0xe10 <__mulsf3+0x12>
     e06:	ba df       	rcall	.-140    	; 0xd7c <__fp_pscB>
     e08:	18 f0       	brcs	.+6      	; 0xe10 <__mulsf3+0x12>
     e0a:	95 23       	and	r25, r21
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__mulsf3+0x12>
     e0e:	a6 cf       	rjmp	.-180    	; 0xd5c <__fp_inf>
     e10:	ab cf       	rjmp	.-170    	; 0xd68 <__fp_nan>
     e12:	11 24       	eor	r1, r1
     e14:	ee cf       	rjmp	.-36     	; 0xdf2 <__fp_szero>

00000e16 <__mulsf3x>:
     e16:	ca df       	rcall	.-108    	; 0xdac <__fp_split3>
     e18:	a0 f3       	brcs	.-24     	; 0xe02 <__mulsf3+0x4>

00000e1a <__mulsf3_pse>:
     e1a:	95 9f       	mul	r25, r21
     e1c:	d1 f3       	breq	.-12     	; 0xe12 <__mulsf3+0x14>
     e1e:	95 0f       	add	r25, r21
     e20:	50 e0       	ldi	r21, 0x00	; 0
     e22:	55 1f       	adc	r21, r21
     e24:	62 9f       	mul	r22, r18
     e26:	f0 01       	movw	r30, r0
     e28:	72 9f       	mul	r23, r18
     e2a:	bb 27       	eor	r27, r27
     e2c:	f0 0d       	add	r31, r0
     e2e:	b1 1d       	adc	r27, r1
     e30:	63 9f       	mul	r22, r19
     e32:	aa 27       	eor	r26, r26
     e34:	f0 0d       	add	r31, r0
     e36:	b1 1d       	adc	r27, r1
     e38:	aa 1f       	adc	r26, r26
     e3a:	64 9f       	mul	r22, r20
     e3c:	66 27       	eor	r22, r22
     e3e:	b0 0d       	add	r27, r0
     e40:	a1 1d       	adc	r26, r1
     e42:	66 1f       	adc	r22, r22
     e44:	82 9f       	mul	r24, r18
     e46:	22 27       	eor	r18, r18
     e48:	b0 0d       	add	r27, r0
     e4a:	a1 1d       	adc	r26, r1
     e4c:	62 1f       	adc	r22, r18
     e4e:	73 9f       	mul	r23, r19
     e50:	b0 0d       	add	r27, r0
     e52:	a1 1d       	adc	r26, r1
     e54:	62 1f       	adc	r22, r18
     e56:	83 9f       	mul	r24, r19
     e58:	a0 0d       	add	r26, r0
     e5a:	61 1d       	adc	r22, r1
     e5c:	22 1f       	adc	r18, r18
     e5e:	74 9f       	mul	r23, r20
     e60:	33 27       	eor	r19, r19
     e62:	a0 0d       	add	r26, r0
     e64:	61 1d       	adc	r22, r1
     e66:	23 1f       	adc	r18, r19
     e68:	84 9f       	mul	r24, r20
     e6a:	60 0d       	add	r22, r0
     e6c:	21 1d       	adc	r18, r1
     e6e:	82 2f       	mov	r24, r18
     e70:	76 2f       	mov	r23, r22
     e72:	6a 2f       	mov	r22, r26
     e74:	11 24       	eor	r1, r1
     e76:	9f 57       	subi	r25, 0x7F	; 127
     e78:	50 40       	sbci	r21, 0x00	; 0
     e7a:	8a f0       	brmi	.+34     	; 0xe9e <__mulsf3_pse+0x84>
     e7c:	e1 f0       	breq	.+56     	; 0xeb6 <__mulsf3_pse+0x9c>
     e7e:	88 23       	and	r24, r24
     e80:	4a f0       	brmi	.+18     	; 0xe94 <__mulsf3_pse+0x7a>
     e82:	ee 0f       	add	r30, r30
     e84:	ff 1f       	adc	r31, r31
     e86:	bb 1f       	adc	r27, r27
     e88:	66 1f       	adc	r22, r22
     e8a:	77 1f       	adc	r23, r23
     e8c:	88 1f       	adc	r24, r24
     e8e:	91 50       	subi	r25, 0x01	; 1
     e90:	50 40       	sbci	r21, 0x00	; 0
     e92:	a9 f7       	brne	.-22     	; 0xe7e <__mulsf3_pse+0x64>
     e94:	9e 3f       	cpi	r25, 0xFE	; 254
     e96:	51 05       	cpc	r21, r1
     e98:	70 f0       	brcs	.+28     	; 0xeb6 <__mulsf3_pse+0x9c>
     e9a:	60 cf       	rjmp	.-320    	; 0xd5c <__fp_inf>
     e9c:	aa cf       	rjmp	.-172    	; 0xdf2 <__fp_szero>
     e9e:	5f 3f       	cpi	r21, 0xFF	; 255
     ea0:	ec f3       	brlt	.-6      	; 0xe9c <__mulsf3_pse+0x82>
     ea2:	98 3e       	cpi	r25, 0xE8	; 232
     ea4:	dc f3       	brlt	.-10     	; 0xe9c <__mulsf3_pse+0x82>
     ea6:	86 95       	lsr	r24
     ea8:	77 95       	ror	r23
     eaa:	67 95       	ror	r22
     eac:	b7 95       	ror	r27
     eae:	f7 95       	ror	r31
     eb0:	e7 95       	ror	r30
     eb2:	9f 5f       	subi	r25, 0xFF	; 255
     eb4:	c1 f7       	brne	.-16     	; 0xea6 <__mulsf3_pse+0x8c>
     eb6:	fe 2b       	or	r31, r30
     eb8:	88 0f       	add	r24, r24
     eba:	91 1d       	adc	r25, r1
     ebc:	96 95       	lsr	r25
     ebe:	87 95       	ror	r24
     ec0:	97 f9       	bld	r25, 7
     ec2:	08 95       	ret

00000ec4 <__tablejump2__>:
     ec4:	ee 0f       	add	r30, r30
     ec6:	ff 1f       	adc	r31, r31
     ec8:	88 1f       	adc	r24, r24
     eca:	8b bf       	out	0x3b, r24	; 59
     ecc:	07 90       	elpm	r0, Z+
     ece:	f6 91       	elpm	r31, Z
     ed0:	e0 2d       	mov	r30, r0
     ed2:	19 94       	eijmp

00000ed4 <fdevopen>:
     ed4:	0f 93       	push	r16
     ed6:	1f 93       	push	r17
     ed8:	cf 93       	push	r28
     eda:	df 93       	push	r29
     edc:	00 97       	sbiw	r24, 0x00	; 0
     ede:	31 f4       	brne	.+12     	; 0xeec <fdevopen+0x18>
     ee0:	61 15       	cp	r22, r1
     ee2:	71 05       	cpc	r23, r1
     ee4:	19 f4       	brne	.+6      	; 0xeec <fdevopen+0x18>
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	39 c0       	rjmp	.+114    	; 0xf5e <fdevopen+0x8a>
     eec:	8b 01       	movw	r16, r22
     eee:	ec 01       	movw	r28, r24
     ef0:	6e e0       	ldi	r22, 0x0E	; 14
     ef2:	70 e0       	ldi	r23, 0x00	; 0
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	47 d2       	rcall	.+1166   	; 0x1388 <calloc>
     efa:	fc 01       	movw	r30, r24
     efc:	89 2b       	or	r24, r25
     efe:	99 f3       	breq	.-26     	; 0xee6 <fdevopen+0x12>
     f00:	80 e8       	ldi	r24, 0x80	; 128
     f02:	83 83       	std	Z+3, r24	; 0x03
     f04:	01 15       	cp	r16, r1
     f06:	11 05       	cpc	r17, r1
     f08:	71 f0       	breq	.+28     	; 0xf26 <fdevopen+0x52>
     f0a:	13 87       	std	Z+11, r17	; 0x0b
     f0c:	02 87       	std	Z+10, r16	; 0x0a
     f0e:	81 e8       	ldi	r24, 0x81	; 129
     f10:	83 83       	std	Z+3, r24	; 0x03
     f12:	80 91 2b 03 	lds	r24, 0x032B	; 0x80032b <__iob>
     f16:	90 91 2c 03 	lds	r25, 0x032C	; 0x80032c <__iob+0x1>
     f1a:	89 2b       	or	r24, r25
     f1c:	21 f4       	brne	.+8      	; 0xf26 <fdevopen+0x52>
     f1e:	f0 93 2c 03 	sts	0x032C, r31	; 0x80032c <__iob+0x1>
     f22:	e0 93 2b 03 	sts	0x032B, r30	; 0x80032b <__iob>
     f26:	20 97       	sbiw	r28, 0x00	; 0
     f28:	c9 f0       	breq	.+50     	; 0xf5c <fdevopen+0x88>
     f2a:	d1 87       	std	Z+9, r29	; 0x09
     f2c:	c0 87       	std	Z+8, r28	; 0x08
     f2e:	83 81       	ldd	r24, Z+3	; 0x03
     f30:	82 60       	ori	r24, 0x02	; 2
     f32:	83 83       	std	Z+3, r24	; 0x03
     f34:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <__iob+0x2>
     f38:	90 91 2e 03 	lds	r25, 0x032E	; 0x80032e <__iob+0x3>
     f3c:	89 2b       	or	r24, r25
     f3e:	71 f4       	brne	.+28     	; 0xf5c <fdevopen+0x88>
     f40:	f0 93 2e 03 	sts	0x032E, r31	; 0x80032e <__iob+0x3>
     f44:	e0 93 2d 03 	sts	0x032D, r30	; 0x80032d <__iob+0x2>
     f48:	80 91 2f 03 	lds	r24, 0x032F	; 0x80032f <__iob+0x4>
     f4c:	90 91 30 03 	lds	r25, 0x0330	; 0x800330 <__iob+0x5>
     f50:	89 2b       	or	r24, r25
     f52:	21 f4       	brne	.+8      	; 0xf5c <fdevopen+0x88>
     f54:	f0 93 30 03 	sts	0x0330, r31	; 0x800330 <__iob+0x5>
     f58:	e0 93 2f 03 	sts	0x032F, r30	; 0x80032f <__iob+0x4>
     f5c:	cf 01       	movw	r24, r30
     f5e:	df 91       	pop	r29
     f60:	cf 91       	pop	r28
     f62:	1f 91       	pop	r17
     f64:	0f 91       	pop	r16
     f66:	08 95       	ret

00000f68 <printf>:
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
     f6c:	cd b7       	in	r28, 0x3d	; 61
     f6e:	de b7       	in	r29, 0x3e	; 62
     f70:	ae 01       	movw	r20, r28
     f72:	4a 5f       	subi	r20, 0xFA	; 250
     f74:	5f 4f       	sbci	r21, 0xFF	; 255
     f76:	fa 01       	movw	r30, r20
     f78:	61 91       	ld	r22, Z+
     f7a:	71 91       	ld	r23, Z+
     f7c:	af 01       	movw	r20, r30
     f7e:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <__iob+0x2>
     f82:	90 91 2e 03 	lds	r25, 0x032E	; 0x80032e <__iob+0x3>
     f86:	03 d0       	rcall	.+6      	; 0xf8e <vfprintf>
     f88:	df 91       	pop	r29
     f8a:	cf 91       	pop	r28
     f8c:	08 95       	ret

00000f8e <vfprintf>:
     f8e:	2f 92       	push	r2
     f90:	3f 92       	push	r3
     f92:	4f 92       	push	r4
     f94:	5f 92       	push	r5
     f96:	6f 92       	push	r6
     f98:	7f 92       	push	r7
     f9a:	8f 92       	push	r8
     f9c:	9f 92       	push	r9
     f9e:	af 92       	push	r10
     fa0:	bf 92       	push	r11
     fa2:	cf 92       	push	r12
     fa4:	df 92       	push	r13
     fa6:	ef 92       	push	r14
     fa8:	ff 92       	push	r15
     faa:	0f 93       	push	r16
     fac:	1f 93       	push	r17
     fae:	cf 93       	push	r28
     fb0:	df 93       	push	r29
     fb2:	cd b7       	in	r28, 0x3d	; 61
     fb4:	de b7       	in	r29, 0x3e	; 62
     fb6:	2b 97       	sbiw	r28, 0x0b	; 11
     fb8:	0f b6       	in	r0, 0x3f	; 63
     fba:	f8 94       	cli
     fbc:	de bf       	out	0x3e, r29	; 62
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	cd bf       	out	0x3d, r28	; 61
     fc2:	6c 01       	movw	r12, r24
     fc4:	7b 01       	movw	r14, r22
     fc6:	8a 01       	movw	r16, r20
     fc8:	fc 01       	movw	r30, r24
     fca:	17 82       	std	Z+7, r1	; 0x07
     fcc:	16 82       	std	Z+6, r1	; 0x06
     fce:	83 81       	ldd	r24, Z+3	; 0x03
     fd0:	81 ff       	sbrs	r24, 1
     fd2:	bf c1       	rjmp	.+894    	; 0x1352 <vfprintf+0x3c4>
     fd4:	ce 01       	movw	r24, r28
     fd6:	01 96       	adiw	r24, 0x01	; 1
     fd8:	3c 01       	movw	r6, r24
     fda:	f6 01       	movw	r30, r12
     fdc:	93 81       	ldd	r25, Z+3	; 0x03
     fde:	f7 01       	movw	r30, r14
     fe0:	93 fd       	sbrc	r25, 3
     fe2:	85 91       	lpm	r24, Z+
     fe4:	93 ff       	sbrs	r25, 3
     fe6:	81 91       	ld	r24, Z+
     fe8:	7f 01       	movw	r14, r30
     fea:	88 23       	and	r24, r24
     fec:	09 f4       	brne	.+2      	; 0xff0 <vfprintf+0x62>
     fee:	ad c1       	rjmp	.+858    	; 0x134a <vfprintf+0x3bc>
     ff0:	85 32       	cpi	r24, 0x25	; 37
     ff2:	39 f4       	brne	.+14     	; 0x1002 <vfprintf+0x74>
     ff4:	93 fd       	sbrc	r25, 3
     ff6:	85 91       	lpm	r24, Z+
     ff8:	93 ff       	sbrs	r25, 3
     ffa:	81 91       	ld	r24, Z+
     ffc:	7f 01       	movw	r14, r30
     ffe:	85 32       	cpi	r24, 0x25	; 37
    1000:	21 f4       	brne	.+8      	; 0x100a <vfprintf+0x7c>
    1002:	b6 01       	movw	r22, r12
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	18 d3       	rcall	.+1584   	; 0x1638 <fputc>
    1008:	e8 cf       	rjmp	.-48     	; 0xfda <vfprintf+0x4c>
    100a:	91 2c       	mov	r9, r1
    100c:	21 2c       	mov	r2, r1
    100e:	31 2c       	mov	r3, r1
    1010:	ff e1       	ldi	r31, 0x1F	; 31
    1012:	f3 15       	cp	r31, r3
    1014:	d8 f0       	brcs	.+54     	; 0x104c <vfprintf+0xbe>
    1016:	8b 32       	cpi	r24, 0x2B	; 43
    1018:	79 f0       	breq	.+30     	; 0x1038 <vfprintf+0xaa>
    101a:	38 f4       	brcc	.+14     	; 0x102a <vfprintf+0x9c>
    101c:	80 32       	cpi	r24, 0x20	; 32
    101e:	79 f0       	breq	.+30     	; 0x103e <vfprintf+0xb0>
    1020:	83 32       	cpi	r24, 0x23	; 35
    1022:	a1 f4       	brne	.+40     	; 0x104c <vfprintf+0xbe>
    1024:	23 2d       	mov	r18, r3
    1026:	20 61       	ori	r18, 0x10	; 16
    1028:	1d c0       	rjmp	.+58     	; 0x1064 <vfprintf+0xd6>
    102a:	8d 32       	cpi	r24, 0x2D	; 45
    102c:	61 f0       	breq	.+24     	; 0x1046 <vfprintf+0xb8>
    102e:	80 33       	cpi	r24, 0x30	; 48
    1030:	69 f4       	brne	.+26     	; 0x104c <vfprintf+0xbe>
    1032:	23 2d       	mov	r18, r3
    1034:	21 60       	ori	r18, 0x01	; 1
    1036:	16 c0       	rjmp	.+44     	; 0x1064 <vfprintf+0xd6>
    1038:	83 2d       	mov	r24, r3
    103a:	82 60       	ori	r24, 0x02	; 2
    103c:	38 2e       	mov	r3, r24
    103e:	e3 2d       	mov	r30, r3
    1040:	e4 60       	ori	r30, 0x04	; 4
    1042:	3e 2e       	mov	r3, r30
    1044:	2a c0       	rjmp	.+84     	; 0x109a <vfprintf+0x10c>
    1046:	f3 2d       	mov	r31, r3
    1048:	f8 60       	ori	r31, 0x08	; 8
    104a:	1d c0       	rjmp	.+58     	; 0x1086 <vfprintf+0xf8>
    104c:	37 fc       	sbrc	r3, 7
    104e:	2d c0       	rjmp	.+90     	; 0x10aa <vfprintf+0x11c>
    1050:	20 ed       	ldi	r18, 0xD0	; 208
    1052:	28 0f       	add	r18, r24
    1054:	2a 30       	cpi	r18, 0x0A	; 10
    1056:	40 f0       	brcs	.+16     	; 0x1068 <vfprintf+0xda>
    1058:	8e 32       	cpi	r24, 0x2E	; 46
    105a:	b9 f4       	brne	.+46     	; 0x108a <vfprintf+0xfc>
    105c:	36 fc       	sbrc	r3, 6
    105e:	75 c1       	rjmp	.+746    	; 0x134a <vfprintf+0x3bc>
    1060:	23 2d       	mov	r18, r3
    1062:	20 64       	ori	r18, 0x40	; 64
    1064:	32 2e       	mov	r3, r18
    1066:	19 c0       	rjmp	.+50     	; 0x109a <vfprintf+0x10c>
    1068:	36 fe       	sbrs	r3, 6
    106a:	06 c0       	rjmp	.+12     	; 0x1078 <vfprintf+0xea>
    106c:	8a e0       	ldi	r24, 0x0A	; 10
    106e:	98 9e       	mul	r9, r24
    1070:	20 0d       	add	r18, r0
    1072:	11 24       	eor	r1, r1
    1074:	92 2e       	mov	r9, r18
    1076:	11 c0       	rjmp	.+34     	; 0x109a <vfprintf+0x10c>
    1078:	ea e0       	ldi	r30, 0x0A	; 10
    107a:	2e 9e       	mul	r2, r30
    107c:	20 0d       	add	r18, r0
    107e:	11 24       	eor	r1, r1
    1080:	22 2e       	mov	r2, r18
    1082:	f3 2d       	mov	r31, r3
    1084:	f0 62       	ori	r31, 0x20	; 32
    1086:	3f 2e       	mov	r3, r31
    1088:	08 c0       	rjmp	.+16     	; 0x109a <vfprintf+0x10c>
    108a:	8c 36       	cpi	r24, 0x6C	; 108
    108c:	21 f4       	brne	.+8      	; 0x1096 <vfprintf+0x108>
    108e:	83 2d       	mov	r24, r3
    1090:	80 68       	ori	r24, 0x80	; 128
    1092:	38 2e       	mov	r3, r24
    1094:	02 c0       	rjmp	.+4      	; 0x109a <vfprintf+0x10c>
    1096:	88 36       	cpi	r24, 0x68	; 104
    1098:	41 f4       	brne	.+16     	; 0x10aa <vfprintf+0x11c>
    109a:	f7 01       	movw	r30, r14
    109c:	93 fd       	sbrc	r25, 3
    109e:	85 91       	lpm	r24, Z+
    10a0:	93 ff       	sbrs	r25, 3
    10a2:	81 91       	ld	r24, Z+
    10a4:	7f 01       	movw	r14, r30
    10a6:	81 11       	cpse	r24, r1
    10a8:	b3 cf       	rjmp	.-154    	; 0x1010 <vfprintf+0x82>
    10aa:	98 2f       	mov	r25, r24
    10ac:	9f 7d       	andi	r25, 0xDF	; 223
    10ae:	95 54       	subi	r25, 0x45	; 69
    10b0:	93 30       	cpi	r25, 0x03	; 3
    10b2:	28 f4       	brcc	.+10     	; 0x10be <vfprintf+0x130>
    10b4:	0c 5f       	subi	r16, 0xFC	; 252
    10b6:	1f 4f       	sbci	r17, 0xFF	; 255
    10b8:	9f e3       	ldi	r25, 0x3F	; 63
    10ba:	99 83       	std	Y+1, r25	; 0x01
    10bc:	0d c0       	rjmp	.+26     	; 0x10d8 <vfprintf+0x14a>
    10be:	83 36       	cpi	r24, 0x63	; 99
    10c0:	31 f0       	breq	.+12     	; 0x10ce <vfprintf+0x140>
    10c2:	83 37       	cpi	r24, 0x73	; 115
    10c4:	71 f0       	breq	.+28     	; 0x10e2 <vfprintf+0x154>
    10c6:	83 35       	cpi	r24, 0x53	; 83
    10c8:	09 f0       	breq	.+2      	; 0x10cc <vfprintf+0x13e>
    10ca:	55 c0       	rjmp	.+170    	; 0x1176 <vfprintf+0x1e8>
    10cc:	20 c0       	rjmp	.+64     	; 0x110e <vfprintf+0x180>
    10ce:	f8 01       	movw	r30, r16
    10d0:	80 81       	ld	r24, Z
    10d2:	89 83       	std	Y+1, r24	; 0x01
    10d4:	0e 5f       	subi	r16, 0xFE	; 254
    10d6:	1f 4f       	sbci	r17, 0xFF	; 255
    10d8:	88 24       	eor	r8, r8
    10da:	83 94       	inc	r8
    10dc:	91 2c       	mov	r9, r1
    10de:	53 01       	movw	r10, r6
    10e0:	12 c0       	rjmp	.+36     	; 0x1106 <vfprintf+0x178>
    10e2:	28 01       	movw	r4, r16
    10e4:	f2 e0       	ldi	r31, 0x02	; 2
    10e6:	4f 0e       	add	r4, r31
    10e8:	51 1c       	adc	r5, r1
    10ea:	f8 01       	movw	r30, r16
    10ec:	a0 80       	ld	r10, Z
    10ee:	b1 80       	ldd	r11, Z+1	; 0x01
    10f0:	36 fe       	sbrs	r3, 6
    10f2:	03 c0       	rjmp	.+6      	; 0x10fa <vfprintf+0x16c>
    10f4:	69 2d       	mov	r22, r9
    10f6:	70 e0       	ldi	r23, 0x00	; 0
    10f8:	02 c0       	rjmp	.+4      	; 0x10fe <vfprintf+0x170>
    10fa:	6f ef       	ldi	r22, 0xFF	; 255
    10fc:	7f ef       	ldi	r23, 0xFF	; 255
    10fe:	c5 01       	movw	r24, r10
    1100:	90 d2       	rcall	.+1312   	; 0x1622 <strnlen>
    1102:	4c 01       	movw	r8, r24
    1104:	82 01       	movw	r16, r4
    1106:	f3 2d       	mov	r31, r3
    1108:	ff 77       	andi	r31, 0x7F	; 127
    110a:	3f 2e       	mov	r3, r31
    110c:	15 c0       	rjmp	.+42     	; 0x1138 <vfprintf+0x1aa>
    110e:	28 01       	movw	r4, r16
    1110:	22 e0       	ldi	r18, 0x02	; 2
    1112:	42 0e       	add	r4, r18
    1114:	51 1c       	adc	r5, r1
    1116:	f8 01       	movw	r30, r16
    1118:	a0 80       	ld	r10, Z
    111a:	b1 80       	ldd	r11, Z+1	; 0x01
    111c:	36 fe       	sbrs	r3, 6
    111e:	03 c0       	rjmp	.+6      	; 0x1126 <vfprintf+0x198>
    1120:	69 2d       	mov	r22, r9
    1122:	70 e0       	ldi	r23, 0x00	; 0
    1124:	02 c0       	rjmp	.+4      	; 0x112a <vfprintf+0x19c>
    1126:	6f ef       	ldi	r22, 0xFF	; 255
    1128:	7f ef       	ldi	r23, 0xFF	; 255
    112a:	c5 01       	movw	r24, r10
    112c:	68 d2       	rcall	.+1232   	; 0x15fe <strnlen_P>
    112e:	4c 01       	movw	r8, r24
    1130:	f3 2d       	mov	r31, r3
    1132:	f0 68       	ori	r31, 0x80	; 128
    1134:	3f 2e       	mov	r3, r31
    1136:	82 01       	movw	r16, r4
    1138:	33 fc       	sbrc	r3, 3
    113a:	19 c0       	rjmp	.+50     	; 0x116e <vfprintf+0x1e0>
    113c:	82 2d       	mov	r24, r2
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	88 16       	cp	r8, r24
    1142:	99 06       	cpc	r9, r25
    1144:	a0 f4       	brcc	.+40     	; 0x116e <vfprintf+0x1e0>
    1146:	b6 01       	movw	r22, r12
    1148:	80 e2       	ldi	r24, 0x20	; 32
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	75 d2       	rcall	.+1258   	; 0x1638 <fputc>
    114e:	2a 94       	dec	r2
    1150:	f5 cf       	rjmp	.-22     	; 0x113c <vfprintf+0x1ae>
    1152:	f5 01       	movw	r30, r10
    1154:	37 fc       	sbrc	r3, 7
    1156:	85 91       	lpm	r24, Z+
    1158:	37 fe       	sbrs	r3, 7
    115a:	81 91       	ld	r24, Z+
    115c:	5f 01       	movw	r10, r30
    115e:	b6 01       	movw	r22, r12
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	6a d2       	rcall	.+1236   	; 0x1638 <fputc>
    1164:	21 10       	cpse	r2, r1
    1166:	2a 94       	dec	r2
    1168:	21 e0       	ldi	r18, 0x01	; 1
    116a:	82 1a       	sub	r8, r18
    116c:	91 08       	sbc	r9, r1
    116e:	81 14       	cp	r8, r1
    1170:	91 04       	cpc	r9, r1
    1172:	79 f7       	brne	.-34     	; 0x1152 <vfprintf+0x1c4>
    1174:	e1 c0       	rjmp	.+450    	; 0x1338 <vfprintf+0x3aa>
    1176:	84 36       	cpi	r24, 0x64	; 100
    1178:	11 f0       	breq	.+4      	; 0x117e <vfprintf+0x1f0>
    117a:	89 36       	cpi	r24, 0x69	; 105
    117c:	39 f5       	brne	.+78     	; 0x11cc <vfprintf+0x23e>
    117e:	f8 01       	movw	r30, r16
    1180:	37 fe       	sbrs	r3, 7
    1182:	07 c0       	rjmp	.+14     	; 0x1192 <vfprintf+0x204>
    1184:	60 81       	ld	r22, Z
    1186:	71 81       	ldd	r23, Z+1	; 0x01
    1188:	82 81       	ldd	r24, Z+2	; 0x02
    118a:	93 81       	ldd	r25, Z+3	; 0x03
    118c:	0c 5f       	subi	r16, 0xFC	; 252
    118e:	1f 4f       	sbci	r17, 0xFF	; 255
    1190:	08 c0       	rjmp	.+16     	; 0x11a2 <vfprintf+0x214>
    1192:	60 81       	ld	r22, Z
    1194:	71 81       	ldd	r23, Z+1	; 0x01
    1196:	07 2e       	mov	r0, r23
    1198:	00 0c       	add	r0, r0
    119a:	88 0b       	sbc	r24, r24
    119c:	99 0b       	sbc	r25, r25
    119e:	0e 5f       	subi	r16, 0xFE	; 254
    11a0:	1f 4f       	sbci	r17, 0xFF	; 255
    11a2:	f3 2d       	mov	r31, r3
    11a4:	ff 76       	andi	r31, 0x6F	; 111
    11a6:	3f 2e       	mov	r3, r31
    11a8:	97 ff       	sbrs	r25, 7
    11aa:	09 c0       	rjmp	.+18     	; 0x11be <vfprintf+0x230>
    11ac:	90 95       	com	r25
    11ae:	80 95       	com	r24
    11b0:	70 95       	com	r23
    11b2:	61 95       	neg	r22
    11b4:	7f 4f       	sbci	r23, 0xFF	; 255
    11b6:	8f 4f       	sbci	r24, 0xFF	; 255
    11b8:	9f 4f       	sbci	r25, 0xFF	; 255
    11ba:	f0 68       	ori	r31, 0x80	; 128
    11bc:	3f 2e       	mov	r3, r31
    11be:	2a e0       	ldi	r18, 0x0A	; 10
    11c0:	30 e0       	ldi	r19, 0x00	; 0
    11c2:	a3 01       	movw	r20, r6
    11c4:	75 d2       	rcall	.+1258   	; 0x16b0 <__ultoa_invert>
    11c6:	88 2e       	mov	r8, r24
    11c8:	86 18       	sub	r8, r6
    11ca:	44 c0       	rjmp	.+136    	; 0x1254 <vfprintf+0x2c6>
    11cc:	85 37       	cpi	r24, 0x75	; 117
    11ce:	31 f4       	brne	.+12     	; 0x11dc <vfprintf+0x24e>
    11d0:	23 2d       	mov	r18, r3
    11d2:	2f 7e       	andi	r18, 0xEF	; 239
    11d4:	b2 2e       	mov	r11, r18
    11d6:	2a e0       	ldi	r18, 0x0A	; 10
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	25 c0       	rjmp	.+74     	; 0x1226 <vfprintf+0x298>
    11dc:	93 2d       	mov	r25, r3
    11de:	99 7f       	andi	r25, 0xF9	; 249
    11e0:	b9 2e       	mov	r11, r25
    11e2:	8f 36       	cpi	r24, 0x6F	; 111
    11e4:	c1 f0       	breq	.+48     	; 0x1216 <vfprintf+0x288>
    11e6:	18 f4       	brcc	.+6      	; 0x11ee <vfprintf+0x260>
    11e8:	88 35       	cpi	r24, 0x58	; 88
    11ea:	79 f0       	breq	.+30     	; 0x120a <vfprintf+0x27c>
    11ec:	ae c0       	rjmp	.+348    	; 0x134a <vfprintf+0x3bc>
    11ee:	80 37       	cpi	r24, 0x70	; 112
    11f0:	19 f0       	breq	.+6      	; 0x11f8 <vfprintf+0x26a>
    11f2:	88 37       	cpi	r24, 0x78	; 120
    11f4:	21 f0       	breq	.+8      	; 0x11fe <vfprintf+0x270>
    11f6:	a9 c0       	rjmp	.+338    	; 0x134a <vfprintf+0x3bc>
    11f8:	e9 2f       	mov	r30, r25
    11fa:	e0 61       	ori	r30, 0x10	; 16
    11fc:	be 2e       	mov	r11, r30
    11fe:	b4 fe       	sbrs	r11, 4
    1200:	0d c0       	rjmp	.+26     	; 0x121c <vfprintf+0x28e>
    1202:	fb 2d       	mov	r31, r11
    1204:	f4 60       	ori	r31, 0x04	; 4
    1206:	bf 2e       	mov	r11, r31
    1208:	09 c0       	rjmp	.+18     	; 0x121c <vfprintf+0x28e>
    120a:	34 fe       	sbrs	r3, 4
    120c:	0a c0       	rjmp	.+20     	; 0x1222 <vfprintf+0x294>
    120e:	29 2f       	mov	r18, r25
    1210:	26 60       	ori	r18, 0x06	; 6
    1212:	b2 2e       	mov	r11, r18
    1214:	06 c0       	rjmp	.+12     	; 0x1222 <vfprintf+0x294>
    1216:	28 e0       	ldi	r18, 0x08	; 8
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	05 c0       	rjmp	.+10     	; 0x1226 <vfprintf+0x298>
    121c:	20 e1       	ldi	r18, 0x10	; 16
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	02 c0       	rjmp	.+4      	; 0x1226 <vfprintf+0x298>
    1222:	20 e1       	ldi	r18, 0x10	; 16
    1224:	32 e0       	ldi	r19, 0x02	; 2
    1226:	f8 01       	movw	r30, r16
    1228:	b7 fe       	sbrs	r11, 7
    122a:	07 c0       	rjmp	.+14     	; 0x123a <vfprintf+0x2ac>
    122c:	60 81       	ld	r22, Z
    122e:	71 81       	ldd	r23, Z+1	; 0x01
    1230:	82 81       	ldd	r24, Z+2	; 0x02
    1232:	93 81       	ldd	r25, Z+3	; 0x03
    1234:	0c 5f       	subi	r16, 0xFC	; 252
    1236:	1f 4f       	sbci	r17, 0xFF	; 255
    1238:	06 c0       	rjmp	.+12     	; 0x1246 <vfprintf+0x2b8>
    123a:	60 81       	ld	r22, Z
    123c:	71 81       	ldd	r23, Z+1	; 0x01
    123e:	80 e0       	ldi	r24, 0x00	; 0
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	0e 5f       	subi	r16, 0xFE	; 254
    1244:	1f 4f       	sbci	r17, 0xFF	; 255
    1246:	a3 01       	movw	r20, r6
    1248:	33 d2       	rcall	.+1126   	; 0x16b0 <__ultoa_invert>
    124a:	88 2e       	mov	r8, r24
    124c:	86 18       	sub	r8, r6
    124e:	fb 2d       	mov	r31, r11
    1250:	ff 77       	andi	r31, 0x7F	; 127
    1252:	3f 2e       	mov	r3, r31
    1254:	36 fe       	sbrs	r3, 6
    1256:	0d c0       	rjmp	.+26     	; 0x1272 <vfprintf+0x2e4>
    1258:	23 2d       	mov	r18, r3
    125a:	2e 7f       	andi	r18, 0xFE	; 254
    125c:	a2 2e       	mov	r10, r18
    125e:	89 14       	cp	r8, r9
    1260:	58 f4       	brcc	.+22     	; 0x1278 <vfprintf+0x2ea>
    1262:	34 fe       	sbrs	r3, 4
    1264:	0b c0       	rjmp	.+22     	; 0x127c <vfprintf+0x2ee>
    1266:	32 fc       	sbrc	r3, 2
    1268:	09 c0       	rjmp	.+18     	; 0x127c <vfprintf+0x2ee>
    126a:	83 2d       	mov	r24, r3
    126c:	8e 7e       	andi	r24, 0xEE	; 238
    126e:	a8 2e       	mov	r10, r24
    1270:	05 c0       	rjmp	.+10     	; 0x127c <vfprintf+0x2ee>
    1272:	b8 2c       	mov	r11, r8
    1274:	a3 2c       	mov	r10, r3
    1276:	03 c0       	rjmp	.+6      	; 0x127e <vfprintf+0x2f0>
    1278:	b8 2c       	mov	r11, r8
    127a:	01 c0       	rjmp	.+2      	; 0x127e <vfprintf+0x2f0>
    127c:	b9 2c       	mov	r11, r9
    127e:	a4 fe       	sbrs	r10, 4
    1280:	0f c0       	rjmp	.+30     	; 0x12a0 <vfprintf+0x312>
    1282:	fe 01       	movw	r30, r28
    1284:	e8 0d       	add	r30, r8
    1286:	f1 1d       	adc	r31, r1
    1288:	80 81       	ld	r24, Z
    128a:	80 33       	cpi	r24, 0x30	; 48
    128c:	21 f4       	brne	.+8      	; 0x1296 <vfprintf+0x308>
    128e:	9a 2d       	mov	r25, r10
    1290:	99 7e       	andi	r25, 0xE9	; 233
    1292:	a9 2e       	mov	r10, r25
    1294:	09 c0       	rjmp	.+18     	; 0x12a8 <vfprintf+0x31a>
    1296:	a2 fe       	sbrs	r10, 2
    1298:	06 c0       	rjmp	.+12     	; 0x12a6 <vfprintf+0x318>
    129a:	b3 94       	inc	r11
    129c:	b3 94       	inc	r11
    129e:	04 c0       	rjmp	.+8      	; 0x12a8 <vfprintf+0x31a>
    12a0:	8a 2d       	mov	r24, r10
    12a2:	86 78       	andi	r24, 0x86	; 134
    12a4:	09 f0       	breq	.+2      	; 0x12a8 <vfprintf+0x31a>
    12a6:	b3 94       	inc	r11
    12a8:	a3 fc       	sbrc	r10, 3
    12aa:	10 c0       	rjmp	.+32     	; 0x12cc <vfprintf+0x33e>
    12ac:	a0 fe       	sbrs	r10, 0
    12ae:	06 c0       	rjmp	.+12     	; 0x12bc <vfprintf+0x32e>
    12b0:	b2 14       	cp	r11, r2
    12b2:	80 f4       	brcc	.+32     	; 0x12d4 <vfprintf+0x346>
    12b4:	28 0c       	add	r2, r8
    12b6:	92 2c       	mov	r9, r2
    12b8:	9b 18       	sub	r9, r11
    12ba:	0d c0       	rjmp	.+26     	; 0x12d6 <vfprintf+0x348>
    12bc:	b2 14       	cp	r11, r2
    12be:	58 f4       	brcc	.+22     	; 0x12d6 <vfprintf+0x348>
    12c0:	b6 01       	movw	r22, r12
    12c2:	80 e2       	ldi	r24, 0x20	; 32
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	b8 d1       	rcall	.+880    	; 0x1638 <fputc>
    12c8:	b3 94       	inc	r11
    12ca:	f8 cf       	rjmp	.-16     	; 0x12bc <vfprintf+0x32e>
    12cc:	b2 14       	cp	r11, r2
    12ce:	18 f4       	brcc	.+6      	; 0x12d6 <vfprintf+0x348>
    12d0:	2b 18       	sub	r2, r11
    12d2:	02 c0       	rjmp	.+4      	; 0x12d8 <vfprintf+0x34a>
    12d4:	98 2c       	mov	r9, r8
    12d6:	21 2c       	mov	r2, r1
    12d8:	a4 fe       	sbrs	r10, 4
    12da:	0f c0       	rjmp	.+30     	; 0x12fa <vfprintf+0x36c>
    12dc:	b6 01       	movw	r22, r12
    12de:	80 e3       	ldi	r24, 0x30	; 48
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	aa d1       	rcall	.+852    	; 0x1638 <fputc>
    12e4:	a2 fe       	sbrs	r10, 2
    12e6:	16 c0       	rjmp	.+44     	; 0x1314 <vfprintf+0x386>
    12e8:	a1 fc       	sbrc	r10, 1
    12ea:	03 c0       	rjmp	.+6      	; 0x12f2 <vfprintf+0x364>
    12ec:	88 e7       	ldi	r24, 0x78	; 120
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	02 c0       	rjmp	.+4      	; 0x12f6 <vfprintf+0x368>
    12f2:	88 e5       	ldi	r24, 0x58	; 88
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	b6 01       	movw	r22, r12
    12f8:	0c c0       	rjmp	.+24     	; 0x1312 <vfprintf+0x384>
    12fa:	8a 2d       	mov	r24, r10
    12fc:	86 78       	andi	r24, 0x86	; 134
    12fe:	51 f0       	breq	.+20     	; 0x1314 <vfprintf+0x386>
    1300:	a1 fe       	sbrs	r10, 1
    1302:	02 c0       	rjmp	.+4      	; 0x1308 <vfprintf+0x37a>
    1304:	8b e2       	ldi	r24, 0x2B	; 43
    1306:	01 c0       	rjmp	.+2      	; 0x130a <vfprintf+0x37c>
    1308:	80 e2       	ldi	r24, 0x20	; 32
    130a:	a7 fc       	sbrc	r10, 7
    130c:	8d e2       	ldi	r24, 0x2D	; 45
    130e:	b6 01       	movw	r22, r12
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	92 d1       	rcall	.+804    	; 0x1638 <fputc>
    1314:	89 14       	cp	r8, r9
    1316:	30 f4       	brcc	.+12     	; 0x1324 <vfprintf+0x396>
    1318:	b6 01       	movw	r22, r12
    131a:	80 e3       	ldi	r24, 0x30	; 48
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	8c d1       	rcall	.+792    	; 0x1638 <fputc>
    1320:	9a 94       	dec	r9
    1322:	f8 cf       	rjmp	.-16     	; 0x1314 <vfprintf+0x386>
    1324:	8a 94       	dec	r8
    1326:	f3 01       	movw	r30, r6
    1328:	e8 0d       	add	r30, r8
    132a:	f1 1d       	adc	r31, r1
    132c:	80 81       	ld	r24, Z
    132e:	b6 01       	movw	r22, r12
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	82 d1       	rcall	.+772    	; 0x1638 <fputc>
    1334:	81 10       	cpse	r8, r1
    1336:	f6 cf       	rjmp	.-20     	; 0x1324 <vfprintf+0x396>
    1338:	22 20       	and	r2, r2
    133a:	09 f4       	brne	.+2      	; 0x133e <vfprintf+0x3b0>
    133c:	4e ce       	rjmp	.-868    	; 0xfda <vfprintf+0x4c>
    133e:	b6 01       	movw	r22, r12
    1340:	80 e2       	ldi	r24, 0x20	; 32
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	79 d1       	rcall	.+754    	; 0x1638 <fputc>
    1346:	2a 94       	dec	r2
    1348:	f7 cf       	rjmp	.-18     	; 0x1338 <vfprintf+0x3aa>
    134a:	f6 01       	movw	r30, r12
    134c:	86 81       	ldd	r24, Z+6	; 0x06
    134e:	97 81       	ldd	r25, Z+7	; 0x07
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <vfprintf+0x3c8>
    1352:	8f ef       	ldi	r24, 0xFF	; 255
    1354:	9f ef       	ldi	r25, 0xFF	; 255
    1356:	2b 96       	adiw	r28, 0x0b	; 11
    1358:	0f b6       	in	r0, 0x3f	; 63
    135a:	f8 94       	cli
    135c:	de bf       	out	0x3e, r29	; 62
    135e:	0f be       	out	0x3f, r0	; 63
    1360:	cd bf       	out	0x3d, r28	; 61
    1362:	df 91       	pop	r29
    1364:	cf 91       	pop	r28
    1366:	1f 91       	pop	r17
    1368:	0f 91       	pop	r16
    136a:	ff 90       	pop	r15
    136c:	ef 90       	pop	r14
    136e:	df 90       	pop	r13
    1370:	cf 90       	pop	r12
    1372:	bf 90       	pop	r11
    1374:	af 90       	pop	r10
    1376:	9f 90       	pop	r9
    1378:	8f 90       	pop	r8
    137a:	7f 90       	pop	r7
    137c:	6f 90       	pop	r6
    137e:	5f 90       	pop	r5
    1380:	4f 90       	pop	r4
    1382:	3f 90       	pop	r3
    1384:	2f 90       	pop	r2
    1386:	08 95       	ret

00001388 <calloc>:
    1388:	0f 93       	push	r16
    138a:	1f 93       	push	r17
    138c:	cf 93       	push	r28
    138e:	df 93       	push	r29
    1390:	86 9f       	mul	r24, r22
    1392:	80 01       	movw	r16, r0
    1394:	87 9f       	mul	r24, r23
    1396:	10 0d       	add	r17, r0
    1398:	96 9f       	mul	r25, r22
    139a:	10 0d       	add	r17, r0
    139c:	11 24       	eor	r1, r1
    139e:	c8 01       	movw	r24, r16
    13a0:	0d d0       	rcall	.+26     	; 0x13bc <malloc>
    13a2:	ec 01       	movw	r28, r24
    13a4:	00 97       	sbiw	r24, 0x00	; 0
    13a6:	21 f0       	breq	.+8      	; 0x13b0 <calloc+0x28>
    13a8:	a8 01       	movw	r20, r16
    13aa:	60 e0       	ldi	r22, 0x00	; 0
    13ac:	70 e0       	ldi	r23, 0x00	; 0
    13ae:	32 d1       	rcall	.+612    	; 0x1614 <memset>
    13b0:	ce 01       	movw	r24, r28
    13b2:	df 91       	pop	r29
    13b4:	cf 91       	pop	r28
    13b6:	1f 91       	pop	r17
    13b8:	0f 91       	pop	r16
    13ba:	08 95       	ret

000013bc <malloc>:
    13bc:	0f 93       	push	r16
    13be:	1f 93       	push	r17
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	82 30       	cpi	r24, 0x02	; 2
    13c6:	91 05       	cpc	r25, r1
    13c8:	10 f4       	brcc	.+4      	; 0x13ce <malloc+0x12>
    13ca:	82 e0       	ldi	r24, 0x02	; 2
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <__flp>
    13d2:	f0 91 34 03 	lds	r31, 0x0334	; 0x800334 <__flp+0x1>
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	a0 e0       	ldi	r26, 0x00	; 0
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	30 97       	sbiw	r30, 0x00	; 0
    13e0:	19 f1       	breq	.+70     	; 0x1428 <malloc+0x6c>
    13e2:	40 81       	ld	r20, Z
    13e4:	51 81       	ldd	r21, Z+1	; 0x01
    13e6:	02 81       	ldd	r16, Z+2	; 0x02
    13e8:	13 81       	ldd	r17, Z+3	; 0x03
    13ea:	48 17       	cp	r20, r24
    13ec:	59 07       	cpc	r21, r25
    13ee:	c8 f0       	brcs	.+50     	; 0x1422 <malloc+0x66>
    13f0:	84 17       	cp	r24, r20
    13f2:	95 07       	cpc	r25, r21
    13f4:	69 f4       	brne	.+26     	; 0x1410 <malloc+0x54>
    13f6:	10 97       	sbiw	r26, 0x00	; 0
    13f8:	31 f0       	breq	.+12     	; 0x1406 <malloc+0x4a>
    13fa:	12 96       	adiw	r26, 0x02	; 2
    13fc:	0c 93       	st	X, r16
    13fe:	12 97       	sbiw	r26, 0x02	; 2
    1400:	13 96       	adiw	r26, 0x03	; 3
    1402:	1c 93       	st	X, r17
    1404:	27 c0       	rjmp	.+78     	; 0x1454 <malloc+0x98>
    1406:	00 93 33 03 	sts	0x0333, r16	; 0x800333 <__flp>
    140a:	10 93 34 03 	sts	0x0334, r17	; 0x800334 <__flp+0x1>
    140e:	22 c0       	rjmp	.+68     	; 0x1454 <malloc+0x98>
    1410:	21 15       	cp	r18, r1
    1412:	31 05       	cpc	r19, r1
    1414:	19 f0       	breq	.+6      	; 0x141c <malloc+0x60>
    1416:	42 17       	cp	r20, r18
    1418:	53 07       	cpc	r21, r19
    141a:	18 f4       	brcc	.+6      	; 0x1422 <malloc+0x66>
    141c:	9a 01       	movw	r18, r20
    141e:	bd 01       	movw	r22, r26
    1420:	ef 01       	movw	r28, r30
    1422:	df 01       	movw	r26, r30
    1424:	f8 01       	movw	r30, r16
    1426:	db cf       	rjmp	.-74     	; 0x13de <malloc+0x22>
    1428:	21 15       	cp	r18, r1
    142a:	31 05       	cpc	r19, r1
    142c:	f9 f0       	breq	.+62     	; 0x146c <malloc+0xb0>
    142e:	28 1b       	sub	r18, r24
    1430:	39 0b       	sbc	r19, r25
    1432:	24 30       	cpi	r18, 0x04	; 4
    1434:	31 05       	cpc	r19, r1
    1436:	80 f4       	brcc	.+32     	; 0x1458 <malloc+0x9c>
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	9b 81       	ldd	r25, Y+3	; 0x03
    143c:	61 15       	cp	r22, r1
    143e:	71 05       	cpc	r23, r1
    1440:	21 f0       	breq	.+8      	; 0x144a <malloc+0x8e>
    1442:	fb 01       	movw	r30, r22
    1444:	93 83       	std	Z+3, r25	; 0x03
    1446:	82 83       	std	Z+2, r24	; 0x02
    1448:	04 c0       	rjmp	.+8      	; 0x1452 <malloc+0x96>
    144a:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <__flp+0x1>
    144e:	80 93 33 03 	sts	0x0333, r24	; 0x800333 <__flp>
    1452:	fe 01       	movw	r30, r28
    1454:	32 96       	adiw	r30, 0x02	; 2
    1456:	44 c0       	rjmp	.+136    	; 0x14e0 <malloc+0x124>
    1458:	fe 01       	movw	r30, r28
    145a:	e2 0f       	add	r30, r18
    145c:	f3 1f       	adc	r31, r19
    145e:	81 93       	st	Z+, r24
    1460:	91 93       	st	Z+, r25
    1462:	22 50       	subi	r18, 0x02	; 2
    1464:	31 09       	sbc	r19, r1
    1466:	39 83       	std	Y+1, r19	; 0x01
    1468:	28 83       	st	Y, r18
    146a:	3a c0       	rjmp	.+116    	; 0x14e0 <malloc+0x124>
    146c:	20 91 31 03 	lds	r18, 0x0331	; 0x800331 <__brkval>
    1470:	30 91 32 03 	lds	r19, 0x0332	; 0x800332 <__brkval+0x1>
    1474:	23 2b       	or	r18, r19
    1476:	41 f4       	brne	.+16     	; 0x1488 <malloc+0xcc>
    1478:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    147c:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1480:	30 93 32 03 	sts	0x0332, r19	; 0x800332 <__brkval+0x1>
    1484:	20 93 31 03 	sts	0x0331, r18	; 0x800331 <__brkval>
    1488:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    148c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1490:	21 15       	cp	r18, r1
    1492:	31 05       	cpc	r19, r1
    1494:	41 f4       	brne	.+16     	; 0x14a6 <malloc+0xea>
    1496:	2d b7       	in	r18, 0x3d	; 61
    1498:	3e b7       	in	r19, 0x3e	; 62
    149a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    149e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    14a2:	24 1b       	sub	r18, r20
    14a4:	35 0b       	sbc	r19, r21
    14a6:	e0 91 31 03 	lds	r30, 0x0331	; 0x800331 <__brkval>
    14aa:	f0 91 32 03 	lds	r31, 0x0332	; 0x800332 <__brkval+0x1>
    14ae:	e2 17       	cp	r30, r18
    14b0:	f3 07       	cpc	r31, r19
    14b2:	a0 f4       	brcc	.+40     	; 0x14dc <malloc+0x120>
    14b4:	2e 1b       	sub	r18, r30
    14b6:	3f 0b       	sbc	r19, r31
    14b8:	28 17       	cp	r18, r24
    14ba:	39 07       	cpc	r19, r25
    14bc:	78 f0       	brcs	.+30     	; 0x14dc <malloc+0x120>
    14be:	ac 01       	movw	r20, r24
    14c0:	4e 5f       	subi	r20, 0xFE	; 254
    14c2:	5f 4f       	sbci	r21, 0xFF	; 255
    14c4:	24 17       	cp	r18, r20
    14c6:	35 07       	cpc	r19, r21
    14c8:	48 f0       	brcs	.+18     	; 0x14dc <malloc+0x120>
    14ca:	4e 0f       	add	r20, r30
    14cc:	5f 1f       	adc	r21, r31
    14ce:	50 93 32 03 	sts	0x0332, r21	; 0x800332 <__brkval+0x1>
    14d2:	40 93 31 03 	sts	0x0331, r20	; 0x800331 <__brkval>
    14d6:	81 93       	st	Z+, r24
    14d8:	91 93       	st	Z+, r25
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <malloc+0x124>
    14dc:	e0 e0       	ldi	r30, 0x00	; 0
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	cf 01       	movw	r24, r30
    14e2:	df 91       	pop	r29
    14e4:	cf 91       	pop	r28
    14e6:	1f 91       	pop	r17
    14e8:	0f 91       	pop	r16
    14ea:	08 95       	ret

000014ec <free>:
    14ec:	cf 93       	push	r28
    14ee:	df 93       	push	r29
    14f0:	00 97       	sbiw	r24, 0x00	; 0
    14f2:	09 f4       	brne	.+2      	; 0x14f6 <free+0xa>
    14f4:	81 c0       	rjmp	.+258    	; 0x15f8 <free+0x10c>
    14f6:	fc 01       	movw	r30, r24
    14f8:	32 97       	sbiw	r30, 0x02	; 2
    14fa:	13 82       	std	Z+3, r1	; 0x03
    14fc:	12 82       	std	Z+2, r1	; 0x02
    14fe:	a0 91 33 03 	lds	r26, 0x0333	; 0x800333 <__flp>
    1502:	b0 91 34 03 	lds	r27, 0x0334	; 0x800334 <__flp+0x1>
    1506:	10 97       	sbiw	r26, 0x00	; 0
    1508:	81 f4       	brne	.+32     	; 0x152a <free+0x3e>
    150a:	20 81       	ld	r18, Z
    150c:	31 81       	ldd	r19, Z+1	; 0x01
    150e:	82 0f       	add	r24, r18
    1510:	93 1f       	adc	r25, r19
    1512:	20 91 31 03 	lds	r18, 0x0331	; 0x800331 <__brkval>
    1516:	30 91 32 03 	lds	r19, 0x0332	; 0x800332 <__brkval+0x1>
    151a:	28 17       	cp	r18, r24
    151c:	39 07       	cpc	r19, r25
    151e:	51 f5       	brne	.+84     	; 0x1574 <free+0x88>
    1520:	f0 93 32 03 	sts	0x0332, r31	; 0x800332 <__brkval+0x1>
    1524:	e0 93 31 03 	sts	0x0331, r30	; 0x800331 <__brkval>
    1528:	67 c0       	rjmp	.+206    	; 0x15f8 <free+0x10c>
    152a:	ed 01       	movw	r28, r26
    152c:	20 e0       	ldi	r18, 0x00	; 0
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	ce 17       	cp	r28, r30
    1532:	df 07       	cpc	r29, r31
    1534:	40 f4       	brcc	.+16     	; 0x1546 <free+0x5a>
    1536:	4a 81       	ldd	r20, Y+2	; 0x02
    1538:	5b 81       	ldd	r21, Y+3	; 0x03
    153a:	9e 01       	movw	r18, r28
    153c:	41 15       	cp	r20, r1
    153e:	51 05       	cpc	r21, r1
    1540:	f1 f0       	breq	.+60     	; 0x157e <free+0x92>
    1542:	ea 01       	movw	r28, r20
    1544:	f5 cf       	rjmp	.-22     	; 0x1530 <free+0x44>
    1546:	d3 83       	std	Z+3, r29	; 0x03
    1548:	c2 83       	std	Z+2, r28	; 0x02
    154a:	40 81       	ld	r20, Z
    154c:	51 81       	ldd	r21, Z+1	; 0x01
    154e:	84 0f       	add	r24, r20
    1550:	95 1f       	adc	r25, r21
    1552:	c8 17       	cp	r28, r24
    1554:	d9 07       	cpc	r29, r25
    1556:	59 f4       	brne	.+22     	; 0x156e <free+0x82>
    1558:	88 81       	ld	r24, Y
    155a:	99 81       	ldd	r25, Y+1	; 0x01
    155c:	84 0f       	add	r24, r20
    155e:	95 1f       	adc	r25, r21
    1560:	02 96       	adiw	r24, 0x02	; 2
    1562:	91 83       	std	Z+1, r25	; 0x01
    1564:	80 83       	st	Z, r24
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	9b 81       	ldd	r25, Y+3	; 0x03
    156a:	93 83       	std	Z+3, r25	; 0x03
    156c:	82 83       	std	Z+2, r24	; 0x02
    156e:	21 15       	cp	r18, r1
    1570:	31 05       	cpc	r19, r1
    1572:	29 f4       	brne	.+10     	; 0x157e <free+0x92>
    1574:	f0 93 34 03 	sts	0x0334, r31	; 0x800334 <__flp+0x1>
    1578:	e0 93 33 03 	sts	0x0333, r30	; 0x800333 <__flp>
    157c:	3d c0       	rjmp	.+122    	; 0x15f8 <free+0x10c>
    157e:	e9 01       	movw	r28, r18
    1580:	fb 83       	std	Y+3, r31	; 0x03
    1582:	ea 83       	std	Y+2, r30	; 0x02
    1584:	49 91       	ld	r20, Y+
    1586:	59 91       	ld	r21, Y+
    1588:	c4 0f       	add	r28, r20
    158a:	d5 1f       	adc	r29, r21
    158c:	ec 17       	cp	r30, r28
    158e:	fd 07       	cpc	r31, r29
    1590:	61 f4       	brne	.+24     	; 0x15aa <free+0xbe>
    1592:	80 81       	ld	r24, Z
    1594:	91 81       	ldd	r25, Z+1	; 0x01
    1596:	84 0f       	add	r24, r20
    1598:	95 1f       	adc	r25, r21
    159a:	02 96       	adiw	r24, 0x02	; 2
    159c:	e9 01       	movw	r28, r18
    159e:	99 83       	std	Y+1, r25	; 0x01
    15a0:	88 83       	st	Y, r24
    15a2:	82 81       	ldd	r24, Z+2	; 0x02
    15a4:	93 81       	ldd	r25, Z+3	; 0x03
    15a6:	9b 83       	std	Y+3, r25	; 0x03
    15a8:	8a 83       	std	Y+2, r24	; 0x02
    15aa:	e0 e0       	ldi	r30, 0x00	; 0
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	12 96       	adiw	r26, 0x02	; 2
    15b0:	8d 91       	ld	r24, X+
    15b2:	9c 91       	ld	r25, X
    15b4:	13 97       	sbiw	r26, 0x03	; 3
    15b6:	00 97       	sbiw	r24, 0x00	; 0
    15b8:	19 f0       	breq	.+6      	; 0x15c0 <free+0xd4>
    15ba:	fd 01       	movw	r30, r26
    15bc:	dc 01       	movw	r26, r24
    15be:	f7 cf       	rjmp	.-18     	; 0x15ae <free+0xc2>
    15c0:	8d 91       	ld	r24, X+
    15c2:	9c 91       	ld	r25, X
    15c4:	11 97       	sbiw	r26, 0x01	; 1
    15c6:	9d 01       	movw	r18, r26
    15c8:	2e 5f       	subi	r18, 0xFE	; 254
    15ca:	3f 4f       	sbci	r19, 0xFF	; 255
    15cc:	82 0f       	add	r24, r18
    15ce:	93 1f       	adc	r25, r19
    15d0:	20 91 31 03 	lds	r18, 0x0331	; 0x800331 <__brkval>
    15d4:	30 91 32 03 	lds	r19, 0x0332	; 0x800332 <__brkval+0x1>
    15d8:	28 17       	cp	r18, r24
    15da:	39 07       	cpc	r19, r25
    15dc:	69 f4       	brne	.+26     	; 0x15f8 <free+0x10c>
    15de:	30 97       	sbiw	r30, 0x00	; 0
    15e0:	29 f4       	brne	.+10     	; 0x15ec <free+0x100>
    15e2:	10 92 34 03 	sts	0x0334, r1	; 0x800334 <__flp+0x1>
    15e6:	10 92 33 03 	sts	0x0333, r1	; 0x800333 <__flp>
    15ea:	02 c0       	rjmp	.+4      	; 0x15f0 <free+0x104>
    15ec:	13 82       	std	Z+3, r1	; 0x03
    15ee:	12 82       	std	Z+2, r1	; 0x02
    15f0:	b0 93 32 03 	sts	0x0332, r27	; 0x800332 <__brkval+0x1>
    15f4:	a0 93 31 03 	sts	0x0331, r26	; 0x800331 <__brkval>
    15f8:	df 91       	pop	r29
    15fa:	cf 91       	pop	r28
    15fc:	08 95       	ret

000015fe <strnlen_P>:
    15fe:	fc 01       	movw	r30, r24
    1600:	05 90       	lpm	r0, Z+
    1602:	61 50       	subi	r22, 0x01	; 1
    1604:	70 40       	sbci	r23, 0x00	; 0
    1606:	01 10       	cpse	r0, r1
    1608:	d8 f7       	brcc	.-10     	; 0x1600 <strnlen_P+0x2>
    160a:	80 95       	com	r24
    160c:	90 95       	com	r25
    160e:	8e 0f       	add	r24, r30
    1610:	9f 1f       	adc	r25, r31
    1612:	08 95       	ret

00001614 <memset>:
    1614:	dc 01       	movw	r26, r24
    1616:	01 c0       	rjmp	.+2      	; 0x161a <memset+0x6>
    1618:	6d 93       	st	X+, r22
    161a:	41 50       	subi	r20, 0x01	; 1
    161c:	50 40       	sbci	r21, 0x00	; 0
    161e:	e0 f7       	brcc	.-8      	; 0x1618 <memset+0x4>
    1620:	08 95       	ret

00001622 <strnlen>:
    1622:	fc 01       	movw	r30, r24
    1624:	61 50       	subi	r22, 0x01	; 1
    1626:	70 40       	sbci	r23, 0x00	; 0
    1628:	01 90       	ld	r0, Z+
    162a:	01 10       	cpse	r0, r1
    162c:	d8 f7       	brcc	.-10     	; 0x1624 <strnlen+0x2>
    162e:	80 95       	com	r24
    1630:	90 95       	com	r25
    1632:	8e 0f       	add	r24, r30
    1634:	9f 1f       	adc	r25, r31
    1636:	08 95       	ret

00001638 <fputc>:
    1638:	0f 93       	push	r16
    163a:	1f 93       	push	r17
    163c:	cf 93       	push	r28
    163e:	df 93       	push	r29
    1640:	fb 01       	movw	r30, r22
    1642:	23 81       	ldd	r18, Z+3	; 0x03
    1644:	21 fd       	sbrc	r18, 1
    1646:	03 c0       	rjmp	.+6      	; 0x164e <fputc+0x16>
    1648:	8f ef       	ldi	r24, 0xFF	; 255
    164a:	9f ef       	ldi	r25, 0xFF	; 255
    164c:	2c c0       	rjmp	.+88     	; 0x16a6 <fputc+0x6e>
    164e:	22 ff       	sbrs	r18, 2
    1650:	16 c0       	rjmp	.+44     	; 0x167e <fputc+0x46>
    1652:	46 81       	ldd	r20, Z+6	; 0x06
    1654:	57 81       	ldd	r21, Z+7	; 0x07
    1656:	24 81       	ldd	r18, Z+4	; 0x04
    1658:	35 81       	ldd	r19, Z+5	; 0x05
    165a:	42 17       	cp	r20, r18
    165c:	53 07       	cpc	r21, r19
    165e:	44 f4       	brge	.+16     	; 0x1670 <fputc+0x38>
    1660:	a0 81       	ld	r26, Z
    1662:	b1 81       	ldd	r27, Z+1	; 0x01
    1664:	9d 01       	movw	r18, r26
    1666:	2f 5f       	subi	r18, 0xFF	; 255
    1668:	3f 4f       	sbci	r19, 0xFF	; 255
    166a:	31 83       	std	Z+1, r19	; 0x01
    166c:	20 83       	st	Z, r18
    166e:	8c 93       	st	X, r24
    1670:	26 81       	ldd	r18, Z+6	; 0x06
    1672:	37 81       	ldd	r19, Z+7	; 0x07
    1674:	2f 5f       	subi	r18, 0xFF	; 255
    1676:	3f 4f       	sbci	r19, 0xFF	; 255
    1678:	37 83       	std	Z+7, r19	; 0x07
    167a:	26 83       	std	Z+6, r18	; 0x06
    167c:	14 c0       	rjmp	.+40     	; 0x16a6 <fputc+0x6e>
    167e:	8b 01       	movw	r16, r22
    1680:	ec 01       	movw	r28, r24
    1682:	fb 01       	movw	r30, r22
    1684:	00 84       	ldd	r0, Z+8	; 0x08
    1686:	f1 85       	ldd	r31, Z+9	; 0x09
    1688:	e0 2d       	mov	r30, r0
    168a:	19 95       	eicall
    168c:	89 2b       	or	r24, r25
    168e:	e1 f6       	brne	.-72     	; 0x1648 <fputc+0x10>
    1690:	d8 01       	movw	r26, r16
    1692:	16 96       	adiw	r26, 0x06	; 6
    1694:	8d 91       	ld	r24, X+
    1696:	9c 91       	ld	r25, X
    1698:	17 97       	sbiw	r26, 0x07	; 7
    169a:	01 96       	adiw	r24, 0x01	; 1
    169c:	17 96       	adiw	r26, 0x07	; 7
    169e:	9c 93       	st	X, r25
    16a0:	8e 93       	st	-X, r24
    16a2:	16 97       	sbiw	r26, 0x06	; 6
    16a4:	ce 01       	movw	r24, r28
    16a6:	df 91       	pop	r29
    16a8:	cf 91       	pop	r28
    16aa:	1f 91       	pop	r17
    16ac:	0f 91       	pop	r16
    16ae:	08 95       	ret

000016b0 <__ultoa_invert>:
    16b0:	fa 01       	movw	r30, r20
    16b2:	aa 27       	eor	r26, r26
    16b4:	28 30       	cpi	r18, 0x08	; 8
    16b6:	51 f1       	breq	.+84     	; 0x170c <__ultoa_invert+0x5c>
    16b8:	20 31       	cpi	r18, 0x10	; 16
    16ba:	81 f1       	breq	.+96     	; 0x171c <__ultoa_invert+0x6c>
    16bc:	e8 94       	clt
    16be:	6f 93       	push	r22
    16c0:	6e 7f       	andi	r22, 0xFE	; 254
    16c2:	6e 5f       	subi	r22, 0xFE	; 254
    16c4:	7f 4f       	sbci	r23, 0xFF	; 255
    16c6:	8f 4f       	sbci	r24, 0xFF	; 255
    16c8:	9f 4f       	sbci	r25, 0xFF	; 255
    16ca:	af 4f       	sbci	r26, 0xFF	; 255
    16cc:	b1 e0       	ldi	r27, 0x01	; 1
    16ce:	3e d0       	rcall	.+124    	; 0x174c <__ultoa_invert+0x9c>
    16d0:	b4 e0       	ldi	r27, 0x04	; 4
    16d2:	3c d0       	rcall	.+120    	; 0x174c <__ultoa_invert+0x9c>
    16d4:	67 0f       	add	r22, r23
    16d6:	78 1f       	adc	r23, r24
    16d8:	89 1f       	adc	r24, r25
    16da:	9a 1f       	adc	r25, r26
    16dc:	a1 1d       	adc	r26, r1
    16de:	68 0f       	add	r22, r24
    16e0:	79 1f       	adc	r23, r25
    16e2:	8a 1f       	adc	r24, r26
    16e4:	91 1d       	adc	r25, r1
    16e6:	a1 1d       	adc	r26, r1
    16e8:	6a 0f       	add	r22, r26
    16ea:	71 1d       	adc	r23, r1
    16ec:	81 1d       	adc	r24, r1
    16ee:	91 1d       	adc	r25, r1
    16f0:	a1 1d       	adc	r26, r1
    16f2:	20 d0       	rcall	.+64     	; 0x1734 <__ultoa_invert+0x84>
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <__ultoa_invert+0x48>
    16f6:	68 94       	set
    16f8:	3f 91       	pop	r19
    16fa:	2a e0       	ldi	r18, 0x0A	; 10
    16fc:	26 9f       	mul	r18, r22
    16fe:	11 24       	eor	r1, r1
    1700:	30 19       	sub	r19, r0
    1702:	30 5d       	subi	r19, 0xD0	; 208
    1704:	31 93       	st	Z+, r19
    1706:	de f6       	brtc	.-74     	; 0x16be <__ultoa_invert+0xe>
    1708:	cf 01       	movw	r24, r30
    170a:	08 95       	ret
    170c:	46 2f       	mov	r20, r22
    170e:	47 70       	andi	r20, 0x07	; 7
    1710:	40 5d       	subi	r20, 0xD0	; 208
    1712:	41 93       	st	Z+, r20
    1714:	b3 e0       	ldi	r27, 0x03	; 3
    1716:	0f d0       	rcall	.+30     	; 0x1736 <__ultoa_invert+0x86>
    1718:	c9 f7       	brne	.-14     	; 0x170c <__ultoa_invert+0x5c>
    171a:	f6 cf       	rjmp	.-20     	; 0x1708 <__ultoa_invert+0x58>
    171c:	46 2f       	mov	r20, r22
    171e:	4f 70       	andi	r20, 0x0F	; 15
    1720:	40 5d       	subi	r20, 0xD0	; 208
    1722:	4a 33       	cpi	r20, 0x3A	; 58
    1724:	18 f0       	brcs	.+6      	; 0x172c <__ultoa_invert+0x7c>
    1726:	49 5d       	subi	r20, 0xD9	; 217
    1728:	31 fd       	sbrc	r19, 1
    172a:	40 52       	subi	r20, 0x20	; 32
    172c:	41 93       	st	Z+, r20
    172e:	02 d0       	rcall	.+4      	; 0x1734 <__ultoa_invert+0x84>
    1730:	a9 f7       	brne	.-22     	; 0x171c <__ultoa_invert+0x6c>
    1732:	ea cf       	rjmp	.-44     	; 0x1708 <__ultoa_invert+0x58>
    1734:	b4 e0       	ldi	r27, 0x04	; 4
    1736:	a6 95       	lsr	r26
    1738:	97 95       	ror	r25
    173a:	87 95       	ror	r24
    173c:	77 95       	ror	r23
    173e:	67 95       	ror	r22
    1740:	ba 95       	dec	r27
    1742:	c9 f7       	brne	.-14     	; 0x1736 <__ultoa_invert+0x86>
    1744:	00 97       	sbiw	r24, 0x00	; 0
    1746:	61 05       	cpc	r22, r1
    1748:	71 05       	cpc	r23, r1
    174a:	08 95       	ret
    174c:	9b 01       	movw	r18, r22
    174e:	ac 01       	movw	r20, r24
    1750:	0a 2e       	mov	r0, r26
    1752:	06 94       	lsr	r0
    1754:	57 95       	ror	r21
    1756:	47 95       	ror	r20
    1758:	37 95       	ror	r19
    175a:	27 95       	ror	r18
    175c:	ba 95       	dec	r27
    175e:	c9 f7       	brne	.-14     	; 0x1752 <__ultoa_invert+0xa2>
    1760:	62 0f       	add	r22, r18
    1762:	73 1f       	adc	r23, r19
    1764:	84 1f       	adc	r24, r20
    1766:	95 1f       	adc	r25, r21
    1768:	a0 1d       	adc	r26, r0
    176a:	08 95       	ret

0000176c <_exit>:
    176c:	f8 94       	cli

0000176e <__stop_program>:
    176e:	ff cf       	rjmp	.-2      	; 0x176e <__stop_program>
