\documentclass[journal]{IEEEtran}
\usepackage[T1]{fontenc}
\usepackage{lmodern}
\usepackage{graphicx}
\usepackage{amsmath,amssymb}
\usepackage{booktabs}
\usepackage{siunitx}
\usepackage{hyperref}
\usepackage{cite}

% --- TikZ for vector figures ---
\usepackage{tikz}
\usetikzlibrary{positioning}
\usepackage{xcolor}
\tikzset{>=latex}

\graphicspath{{./}}

\title{A Comparative Review of DRAM and FeRAM: The Boundary between Volatile and Non-Volatile Memory and Future Perspectives}

\author{Shinichi~Samizo%
\thanks{S. Samizo is with Project Design Hub (Samizo-AITL), Japan. E-mail: \texttt{samizo-aitl@example.org}.}
}

\markboth{Draft for IEEE-style submission}{Samizo: DRAM vs FeRAM Comparative Review}

\begin{document}
\maketitle

\begin{abstract}
Dynamic Random-Access Memory (DRAM) has served as the workhorse of volatile memory technology for decades, while Ferroelectric Random-Access Memory (FeRAM), particularly HfO$_2$-based devices, has emerged as a promising non-volatile alternative. This review provides a comparative analysis of DRAM and FeRAM in terms of scaling trends, device reliability, and system-level implications. Key metrics such as access speed, retention time, endurance, and energy per bit are summarized in Table~\ref{tab:comparison}, while Figs.~\ref{fig:svr} and \ref{fig:evs} illustrate the trade-offs between speed, retention, and energy efficiency. Finally, we highlight hybrid perspectives where DRAM and FeRAM may co-exist in future memory hierarchies, and discuss challenges for bridging the volatile--non-volatile boundary.
\end{abstract}

\begin{IEEEkeywords}
DRAM, FeRAM, FeFET, HfO$_2$, reliability, retention, endurance, scaling, memory hierarchy, review.
\end{IEEEkeywords}

\section{Introduction}
\input{sections/intro.tex}

\section{DRAM Technology and Scaling}
\input{sections/dram.tex}

% ---- NEW FIG: DRAM cell evolution (TikZ) ----
\begin{figure}[!t]
\centering
\begin{tikzpicture}[scale=0.85, every node/.style={font=\small}]
  % Planar capacitor
  \draw[thick] (0,0) rectangle (1,1);
  \node at (0.5,-0.35) {Planar (1970s)};
  % Trench capacitor
  \draw[thick] (3,0) -- (3,-1.5) -- (4,-1.5) -- (4,0) -- cycle;
  \node at (3.5,-1.8) {Trench (1990s)};
  % High-aspect ratio capacitor
  \draw[thick] (6,0) -- (6,-2.5) -- (7,-2.5) -- (7,0) -- cycle;
  \node at (6.5,-2.8) {High-Aspect (2000s)};
  % 3D stacked concept
  \foreach \x in {0,0.3,0.6} {
    \draw[thick] (9+\x,0) -- (9+\x,-2.0);
  }
  \node at (9.5,-2.3) {3D DRAM (2020s)};
\end{tikzpicture}
\caption{Evolution of DRAM cell structures: planar, trench, high-aspect ratio capacitors, and 3D-stacked DRAM concepts.}
\label{fig:dram_evolution}
\end{figure}

\section{FeRAM Technology and Advances}
\input{sections/feram.tex}

% ---- NEW FIG: FeFET schematic (TikZ) ----
\begin{figure}[!t]
\centering
\begin{tikzpicture}[scale=0.95, every node/.style={font=\small}]
  % Substrate
  \draw[fill=gray!20, draw=black] (0,0) rectangle (4,-0.5);
  \node at (2,-0.8) {Si substrate};
  % Channel
  \draw[fill=blue!20, draw=black] (0,0) rectangle (4,0.5);
  \node at (2,0.8) {Channel};
  % HfO2 ferroelectric
  \draw[fill=yellow!40, draw=black] (1,0.5) rectangle (3,0.9);
  \node at (2,1.15) {HfO$_2$ ferroelectric};
  % Metal gate
  \draw[fill=orange!40, draw=black] (1,0.9) rectangle (3,1.2);
  \node at (2,1.45) {Metal gate};
  % Terminals
  \draw[->,thick] (3.05,1.05) -- (4.6,1.05) node[right]{Gate};
  \draw[->,thick] (-0.05,0.25) -- (-1.0,0.25) node[left]{Source};
  \draw[->,thick] (4.05,0.25) -- (5.0,0.25) node[right]{Drain};
\end{tikzpicture}
\caption{Schematic of a FeFET: HfO$_2$ ferroelectric layer integrated into the MOSFET gate stack.}
\label{fig:fefet_structure}
\end{figure}

\section{Comparative Analysis: DRAM vs FeRAM}
\label{sec:comparison}
Table~\ref{tab:comparison} summarizes representative metrics collected from the literature (speed, retention, endurance, energy/bit, and cell footprint). Fig.~\ref{fig:svr} shows the speed--retention map; Fig.~\ref{fig:evs} shows the write energy--speed map.

\begin{table}[!t]
\caption{Representative metrics for DRAM and FeRAM (literature values).}
\label{tab:comparison}
\centering
\begin{tabular}{@{}lccccc@{}}
\toprule
\textbf{Tech.} & \textbf{Speed} & \textbf{Retention} & \textbf{Endurance} & \textbf{Energy/bit} & \textbf{Cell} \\
 & (ns) & (s) & (cycles) & (fJ) & area \\
\midrule
DRAM  & $\sim$10 & $\sim$6.4e$-2$ & $\ge 10^{16}$ & 10--100 & 6$F^2$ \\
FeRAM & $\lesssim$10 & $\ge 10^{5}$ & $10^{12}$--$10^{13}$ & $10^{2}$--$10^{3}$ & 1T (FeFET) \\
\bottomrule
\end{tabular}
\end{table}

\begin{figure}[!t]
\centering
\includegraphics[width=\linewidth]{fig1_speed_vs_retention.png}
\caption{Speed vs retention time map (log--log) for DRAM and FeRAM.}
\label{fig:svr}
\end{figure}

\begin{figure}[!t]
\centering
\includegraphics[width=\linewidth]{fig2_energy_vs_speed.png}
\caption{Write energy per bit vs write speed (log--log) for DRAM and FeRAM.}
\label{fig:evs}
\end{figure}

\section{Hybrid Perspectives and Future Memory Hierarchies}
\input{sections/hybrid.tex}

% ---- NEW FIG: Hybrid hierarchy (TikZ) ----
\begin{figure}[!t]
\centering
\begin{tikzpicture}[node distance=0.9cm,
  every node/.style={font=\small, draw, thick, minimum width=4.2cm, minimum height=0.9cm, align=center}]
  \node[fill=red!20]    (cpu)   {CPU Registers / Cache};
  \node[fill=blue!20,  below=of cpu]   (dram)  {DRAM\\(High-speed working set)};
  \node[fill=green!20, below=of dram]  (feram) {FeRAM / FeFET\\(Near-memory storage)};
  \node[fill=yellow!30,below=of feram] (ssd)   {SSD / HDD\\(Bulk storage)};
  \draw[->,thick] (cpu)  -- (dram);
  \draw[->,thick] (dram) -- (feram);
  \draw[->,thick] (feram)-- (ssd);
\end{tikzpicture}
\caption{Conceptual memory hierarchy integrating DRAM and FeRAM for near-memory computing.}
\label{fig:hybrid_hierarchy}
\end{figure}

\section{Conclusion and Outlook}
\input{sections/conclusion.tex}

% --- 参考文献 ---
\nocite{*} % 全出力モード
\bibliographystyle{IEEEtran}
\bibliography{references}

\end{document}
