#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Sat Dec  5 18:56:34 2015
# Process ID: 28598
# Log file: /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Rover/Rover.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Rover/Rover.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Rover/Rover.cache/wt [current_project]
# set_property parent.project_path /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Rover/Rover.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/divider_600us.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/rover_main_fsm.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/motor_signal_stream.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/ir_receiver.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/display_8hex_nexys4.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/synchronize.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/debounce.v
#   /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v
# }
# read_xdc /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc]
# catch { write_hwdef -file labkit.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top labkit -part xc7a100tcsg324-3
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 909.113 ; gain = 144.738 ; free physical = 2540 ; free virtual = 13970
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:22]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:138]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:138]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/synchronize.v:2]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (2#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/synchronize.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/debounce.v:5]
	Parameter DELAY bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/debounce.v:5]
INFO: [Synth 8-638] synthesizing module 'ir_receiver' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/ir_receiver.v:10]
	Parameter ACTIVE bound to: 1'b1 
	Parameter IDLE bound to: 1'b0 
	Parameter WILDCARD bound to: 1'bz 
	Parameter STATE_WAIT_START bound to: 4'b0000 
	Parameter STATE_COMMAND bound to: 4'b0001 
	Parameter STATE_WAIT_1 bound to: 4'b0010 
	Parameter HIGH_PULSES bound to: 16 - type: integer 
	Parameter LOW_PULSES bound to: 8 - type: integer 
	Parameter START_PULSES bound to: 32 - type: integer 
	Parameter HIGH_THRESHOLD bound to: 2 - type: integer 
	Parameter LOW_THRESHOLD bound to: 2 - type: integer 
	Parameter START_THRESHOLD bound to: 2 - type: integer 
	Parameter COMMAND_BITS bound to: 12 - type: integer 
	Parameter COUNT_GOAL bound to: 1875 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider_600us' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/divider_600us.v:6]
	Parameter COUNT_GOAL bound to: 1875 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_600us' (4#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Shared/divider_600us.v:6]
INFO: [Synth 8-256] done synthesizing module 'ir_receiver' (5#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/ir_receiver.v:10]
INFO: [Synth 8-638] synthesizing module 'motor_signal_stream' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/motor_signal_stream.v:10]
	Parameter OFF bound to: 1'b0 
	Parameter ON bound to: 1'b1 
	Parameter IDLE bound to: 4'b0000 
	Parameter TURNING bound to: 4'b0001 
	Parameter MOVING bound to: 4'b0010 
	Parameter PAUSE bound to: 4'b0011 
	Parameter TESTING_DELAY bound to: 4'b1111 
	Parameter FIFTEEN_DEG bound to: 7692307 - type: integer 
	Parameter FOUR_INCHES bound to: 4166666 - type: integer 
	Parameter PAUSE_TIME bound to: 25000000 - type: integer 
	Parameter COUNT_GOAL bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'motor_signal_stream' (6#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/motor_signal_stream.v:10]
INFO: [Synth 8-638] synthesizing module 'rover_main_fsm' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/rover_main_fsm.v:10]
	Parameter ON bound to: 1'b1 
	Parameter OFF bound to: 1'b0 
	Parameter WAITING bound to: 4'b0000 
	Parameter MOVING bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'rover_main_fsm' (7#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/rover_main_fsm.v:10]
INFO: [Synth 8-638] synthesizing module 'display_8hex_nexys4' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/display_8hex_nexys4.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex_nexys4' (8#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/display_8hex_nexys4.v:16]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'display_8hex_nexys4' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:133]
WARNING: [Synth 8-3848] Net VGA_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:26]
WARNING: [Synth 8-3848] Net VGA_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:27]
WARNING: [Synth 8-3848] Net VGA_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:28]
WARNING: [Synth 8-3848] Net VGA_HS in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:30]
WARNING: [Synth 8-3848] Net VGA_VS in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:31]
WARNING: [Synth 8-3848] Net LED in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:32]
INFO: [Synth 8-256] done synthesizing module 'labkit' (9#1) [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:22]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_HS
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_VS
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[10]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[2]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[1]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[0]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTNL
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.355 ; gain = 179.980 ; free physical = 2501 ; free virtual = 13932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.355 ; gain = 179.980 ; free physical = 2501 ; free virtual = 13932
---------------------------------------------------------------------------------
Loading clock regions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/Nexys4DDR_Master_lab4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1267.594 ; gain = 0.000 ; free physical = 2306 ; free virtual = 13737
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2305 ; free virtual = 13736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2305 ; free virtual = 13736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2305 ; free virtual = 13736
---------------------------------------------------------------------------------
ROM "count" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "clean" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'motor_r_b_reg' into 'motor_l_b_reg' [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/motor_signal_stream.v:69]
ROM "state" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "motor_l_f" won't be mapped to RAM because it is too sparse.
ROM "motor_l_f" won't be mapped to RAM because it is too sparse.
ROM "pause_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "move_done" won't be mapped to RAM because it is too sparse.
ROM "test_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "test_sub_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "test_sub_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "start_move" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
WARNING: [Synth 8-3848] Net VGA_R in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:26]
WARNING: [Synth 8-3848] Net VGA_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:27]
WARNING: [Synth 8-3848] Net VGA_G in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:28]
WARNING: [Synth 8-3848] Net VGA_HS in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:30]
WARNING: [Synth 8-3848] Net VGA_VS in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:31]
WARNING: [Synth 8-3848] Net LED in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Rover/labkit_Rover.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2291 ; free virtual = 13722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module divider_600us 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ir_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module motor_signal_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 13    
Module rover_main_fsm 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module display_8hex_nexys4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2291 ; free virtual = 13722
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "dbbtnc/count" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "dbbtnc/clean" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "mss1/motor_l_f" won't be mapped to RAM because it is too sparse.
ROM "mss1/pause_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "mss1/state" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "mss1/test_sub_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "mss1/test_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "mss1/move_done" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP mss1/state2, operation Mode is: (C:0xffffffffffff)+((A:0x756013)*B)'.
DSP Report: register mss1/angle_sub_goal_reg is absorbed into DSP mss1/state2.
DSP Report: operator mss1/state2 is absorbed into DSP mss1/state2.
DSP Report: operator mss1/angle_sub_goal0 is absorbed into DSP mss1/state2.
DSP Report: Generating DSP mss1/state2, operation Mode is: (C:0xffffffffffff)+((A:0x3f940a)*B)'.
DSP Report: register mss1/distance_sub_goal_reg is absorbed into DSP mss1/state2.
DSP Report: operator mss1/state2 is absorbed into DSP mss1/state2.
DSP Report: operator mss1/distance_sub_goal0 is absorbed into DSP mss1/state2.
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_HS
WARNING: [Synth 8-3331] design labkit has unconnected port VGA_VS
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[11]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[10]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[9]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[8]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[7]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[6]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[5]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[4]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[3]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[2]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[1]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[0]
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port JA[7]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[6]
WARNING: [Synth 8-3331] design labkit has unconnected port JA[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTNL
WARNING: [Synth 8-3331] design labkit has unconnected port BTNR
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2291 ; free virtual = 13722
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.594 ; gain = 503.219 ; free physical = 2291 ; free virtual = 13722

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null mss1/state2_0 : 0 0 : 367 367 : Used 1 time 0
 Sort Area is null mss1/state2_2 : 0 0 : 301 301 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+--------------------+--------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping                          | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|motor_signal_stream | (C:0xffffffffffff)+((A:0x756013)*B)' | No           | 23     | 5      | 32     | 25     | 32     | 0    | 0    | 0    | 1    | 1     | 1    | 0    | 
|motor_signal_stream | (C:0xffffffffffff)+((A:0x3f940a)*B)' | No           | 22     | 5      | 32     | 25     | 32     | 0    | 0    | 0    | 1    | 1     | 1    | 0    | 
+--------------------+--------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsm1/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/angle_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir1/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mss1/test_sub_counter_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\mss1/test_counter_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/new_reg ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[0] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[1] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[4] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[5] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[6] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[7] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[8] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[9] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[10] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[11] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[12] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[13] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[14] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[15] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[16] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[17] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\dbbtnc/count_reg[18] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\ir1/state_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\ir1/state_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[0] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[1] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[4] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[5] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[6] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[7] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[8] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[9] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[10] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_counter_reg[11] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/state_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/state_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[31] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[30] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[29] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[28] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[27] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[26] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[25] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[24] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[23] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[22] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[21] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[20] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[19] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[18] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[17] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[16] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[15] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[14] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[13] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[12] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[11] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[10] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[9] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[8] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[7] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[6] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[5] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[4] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[1] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/test_sub_counter_reg[0] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/angle_reg[5] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\mss1/motor_l_b_reg ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\fsm1/state_reg[3] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\fsm1/state_reg[2] ) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (\fsm1/state_reg[1] ) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.598 ; gain = 503.223 ; free physical = 2275 ; free virtual = 13706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.598 ; gain = 503.223 ; free physical = 2275 ; free virtual = 13706
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.598 ; gain = 503.223 ; free physical = 2275 ; free virtual = 13706

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.598 ; gain = 503.223 ; free physical = 2275 ; free virtual = 13706
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1274.590 ; gain = 510.215 ; free physical = 2202 ; free virtual = 13633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1275.590 ; gain = 511.215 ; free physical = 2202 ; free virtual = 13633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    40|
|3     |DSP48E1 |     2|
|4     |LUT1    |   111|
|5     |LUT2    |    58|
|6     |LUT3    |    85|
|7     |LUT4    |    34|
|8     |LUT5    |    44|
|9     |LUT6    |   112|
|10    |MUXF7   |     2|
|11    |FDRE    |   227|
|12    |IBUF    |    11|
|13    |OBUF    |    20|
|14    |OBUFT   |    30|
+------+--------+------+

Report Instance Areas: 
+------+-----------+----------------------+------+
|      |Instance   |Module                |Cells |
+------+-----------+----------------------+------+
|1     |top        |                      |   778|
|2     |  clockgen |clock_quarter_divider |     4|
|3     |  dbsw0    |synchronize           |     2|
|4     |  dbsw1    |synchronize_0         |     2|
|5     |  dbsw15   |synchronize_1         |     3|
|6     |  dbsw2    |synchronize_2         |     2|
|7     |  dbsw3    |synchronize_3         |     2|
|8     |  dbsw4    |synchronize_4         |     2|
|9     |  dbsw5    |synchronize_5         |     2|
|10    |  dbsw6    |synchronize_6         |     2|
|11    |  dbsw7    |synchronize_7         |     2|
|12    |  display  |display_8hex_nexys4   |    65|
|13    |  fsm1     |rover_main_fsm        |    69|
|14    |  ir1      |ir_receiver           |   134|
|15    |    d1     |divider_600us         |    39|
|16    |  mss1     |motor_signal_stream   |   424|
+------+-----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1289.605 ; gain = 109.246 ; free physical = 2188 ; free virtual = 13620
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1289.605 ; gain = 525.230 ; free physical = 2188 ; free virtual = 13620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 182 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1289.609 ; gain = 432.496 ; free physical = 2188 ; free virtual = 13619
# write_checkpoint -noxdef labkit.dcp
# catch { report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1289.609 ; gain = 0.000 ; free physical = 2186 ; free virtual = 13618
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 18:57:21 2015...
