#include "mmu.h"
#include "cpu.h"

#include <string.h>

#include "ulog.h"

// -------------- Memory Map --------------
// 0000 - 3FFF  16 KiB ROM bank 00              From cartridge, usually a fixed bank
// 4000 - 7FFF  16 KiB ROM Bank 01–NN           From cartridge, switchable bank via mapper (if any)
// 8000 - 9FFF  8 KiB Video RAM (VRAM)          In CGB mode, switchable bank 0/1
// A000 - BFFF  8 KiB External RAM              From cartridge, switchable bank if any
// C000 - CFFF  4 KiB Work RAM(WRAM)
// D000 - DFFF  4 KiB Work RAM(WRAM)            In CGB mode, switchable bank 1–7
// E000 - FDFF  Echo RAM(mirror of C000–DDFF)   Nintendo says use of this area is prohibited.
// FE00 - FE9F  Object attribute memory(OAM)
// FEA0 - FEFF  Not Usable                      Nintendo says use of this area is prohibited.
// FF00 - FF7F  I / O Registers
// FF80 - FFFE  High RAM(HRAM)
// FFFF - FFFF  Interrupt Enable register (IE)
// ----------------------------------------


static void fgb_mmu_reset(fgb_mmu* mmu);
static void fgb_mmu_write(fgb_mmu* mmu, uint16_t addr, uint8_t value);
static uint8_t fgb_mmu_read(const fgb_mmu* mmu, uint16_t addr);
static uint16_t fgb_mmu_read_u16(const fgb_mmu* mmu, uint16_t addr);

static const uint8_t dmg_bootrom[] = {
    0x31, 0xFE, 0xFF, 0x21, 0xFF, 0x9F, 0xAF, 0x32,
    0xCB, 0x7C, 0x20, 0xFA, 0x0E, 0x11, 0x21, 0x26,
    0xFF, 0x3E, 0x80, 0x32, 0xE2, 0x0C, 0x3E, 0xF3,
    0x32, 0xE2, 0x0C, 0x3E, 0x77, 0x32, 0xE2, 0x11,
    0x04, 0x01, 0x21, 0x10, 0x80, 0x1A, 0xCD, 0xB8,
    0x00, 0x1A, 0xCB, 0x37, 0xCD, 0xB8, 0x00, 0x13,
    0x7B, 0xFE, 0x34, 0x20, 0xF0, 0x11, 0xCC, 0x00,
    0x06, 0x08, 0x1A, 0x13, 0x22, 0x23, 0x05, 0x20,
    0xF9, 0x21, 0x04, 0x99, 0x01, 0x0C, 0x01, 0xCD,
    0xB1, 0x00, 0x3E, 0x19, 0x77, 0x21, 0x24, 0x99,
    0x0E, 0x0C, 0xCD, 0xB1, 0x00, 0x3E, 0x91, 0xE0,
    0x40, 0x06, 0x10, 0x11, 0xD4, 0x00, 0x78, 0xE0,
    0x43, 0x05, 0x7B, 0xFE, 0xD8, 0x28, 0x04, 0x1A,
    0xE0, 0x47, 0x13, 0x0E, 0x1C, 0xCD, 0xA7, 0x00,
    0xAF, 0x90, 0xE0, 0x43, 0x05, 0x0E, 0x1C, 0xCD,
    0xA7, 0x00, 0xAF, 0xB0, 0x20, 0xE0, 0xE0, 0x43,
    0x3E, 0x83, 0xCD, 0x9F, 0x00, 0x0E, 0x27, 0xCD,
    0xA7, 0x00, 0x3E, 0xC1, 0xCD, 0x9F, 0x00, 0x11,
    0x8A, 0x01, 0xF0, 0x44, 0xFE, 0x90, 0x20, 0xFA,
    0x1B, 0x7A, 0xB3, 0x20, 0xF5, 0x18, 0x49, 0x0E,
    0x13, 0xE2, 0x0C, 0x3E, 0x87, 0xE2, 0xC9, 0xF0,
    0x44, 0xFE, 0x90, 0x20, 0xFA, 0x0D, 0x20, 0xF7,
    0xC9, 0x78, 0x22, 0x04, 0x0D, 0x20, 0xFA, 0xC9,
    0x47, 0x0E, 0x04, 0xAF, 0xC5, 0xCB, 0x10, 0x17,
    0xC1, 0xCB, 0x10, 0x17, 0x0D, 0x20, 0xF5, 0x22,
    0x23, 0x22, 0x23, 0xC9, 0x3C, 0x42, 0xB9, 0xA5,
    0xB9, 0xA5, 0x42, 0x3C, 0x00, 0x54, 0xA8, 0xFC,
    0x42, 0x4F, 0x4F, 0x54, 0x49, 0x58, 0x2E, 0x44,
    0x4D, 0x47, 0x20, 0x76, 0x31, 0x2E, 0x32, 0x00,
    0x3E, 0xFF, 0xC6, 0x01, 0x0B, 0x1E, 0xD8, 0x21,
    0x4D, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x3E, 0x01, 0xE0, 0x50
};

static const uint8_t dmg0_bootrom[256] = {
    0x31, 0xfe, 0xff, 0xaf, 0x21, 0xff, 0x9f, 0x32, 
    0xcb, 0x7c, 0x20, 0xfb, 0x21, 0x26, 0xff, 0x0e, 
    0x11, 0x3e, 0x80, 0x32, 0xe2, 0x0c, 0x3e, 0xf3, 
    0xe2, 0x32, 0x3e, 0x77, 0x77, 0x3e, 0xfc, 0xe0, 
    0x47, 0x21, 0x04, 0x01, 0xe5, 0x11, 0xcb, 0x00, 
    0x1a, 0x13, 0xbe, 0x20, 0x6b, 0x23, 0x7d, 0xfe, 
    0x34, 0x20, 0xf5, 0x06, 0x19, 0x78, 0x86, 0x23, 
    0x05, 0x20, 0xfb, 0x86, 0x20, 0x5a, 0xd1, 0x21, 
    0x10, 0x80, 0x1a, 0xcd, 0xa9, 0x00, 0xcd, 0xaa, 
    0x00, 0x13, 0x7b, 0xfe, 0x34, 0x20, 0xf3, 0x3e, 
    0x18, 0x21, 0x2f, 0x99, 0x0e, 0x0c, 0x32, 0x3d, 
    0x28, 0x09, 0x0d, 0x20, 0xf9, 0x11, 0xec, 0xff, 
    0x19, 0x18, 0xf1, 0x67, 0x3e, 0x64, 0x57, 0xe0, 
    0x42, 0x3e, 0x91, 0xe0, 0x40, 0x04, 0x1e, 0x02, 
    0xcd, 0xbc, 0x00, 0x0e, 0x13, 0x24, 0x7c, 0x1e, 
    0x83, 0xfe, 0x62, 0x28, 0x06, 0x1e, 0xc1, 0xfe, 
    0x64, 0x20, 0x06, 0x7b, 0xe2, 0x0c, 0x3e, 0x87, 
    0xe2, 0xf0, 0x42, 0x90, 0xe0, 0x42, 0x15, 0x20, 
    0xdd, 0x05, 0x20, 0x69, 0x16, 0x20, 0x18, 0xd6, 
    0x3e, 0x91, 0xe0, 0x40, 0x1e, 0x14, 0xcd, 0xbc, 
    0x00, 0xf0, 0x47, 0xee, 0xff, 0xe0, 0x47, 0x18, 
    0xf3, 0x4f, 0x06, 0x04, 0xc5, 0xcb, 0x11, 0x17, 
    0xc1, 0xcb, 0x11, 0x17, 0x05, 0x20, 0xf5, 0x22, 
    0x23, 0x22, 0x23, 0xc9, 0x0e, 0x0c, 0xf0, 0x44, 
    0xfe, 0x90, 0x20, 0xfa, 0x0d, 0x20, 0xf7, 0x1d, 
    0x20, 0xf2, 0xc9, 0xce, 0xed, 0x66, 0x66, 0xcc, 
    0x0d, 0x00, 0x0b, 0x03, 0x73, 0x00, 0x83, 0x00, 
    0x0c, 0x00, 0x0d, 0x00, 0x08, 0x11, 0x1f, 0x88, 
    0x89, 0x00, 0x0e, 0xdc, 0xcc, 0x6e, 0xe6, 0xdd, 
    0xdd, 0xd9, 0x99, 0xbb, 0xbb, 0x67, 0x63, 0x6e, 
    0x0e, 0xec, 0xcc, 0xdd, 0xdc, 0x99, 0x9f, 0xbb, 
    0xb9, 0x33, 0x3e, 0xff, 0xff, 0x3c, 0xe0, 0x50, 
};

void fgb_mmu_init(fgb_mmu* mmu, fgb_cart* cart, fgb_cpu* cpu, const fgb_mmu_ops* ops) {
    mmu->use_ext_data = false;
    mmu->cart = cart;
    mmu->timer = &cpu->timer;
    mmu->io = &cpu->io;
    mmu->ppu = cpu->ppu;
    mmu->apu = cpu->apu;
    mmu->cpu = cpu;

    if (ops) {
        mmu->reset = ops->reset;
        mmu->write_u8 = ops->write_u8;
        mmu->read_u8 = ops->read_u8;
        mmu->read_u16 = ops->read_u16;

        if (ops->data) {
            mmu->ext_data = ops->data;
            mmu->ext_data_size = ops->data_size;
            mmu->use_ext_data = true;
        }
    } else {
        mmu->reset = fgb_mmu_reset;
        mmu->write_u8 = fgb_mmu_write;
        mmu->read_u8 = fgb_mmu_read;
        mmu->read_u16 = fgb_mmu_read_u16;
    }

    mmu->reset(mmu);
}

void fgb_mmu_reset(fgb_mmu* mmu) {
    memset(mmu->wram, 0, sizeof(mmu->wram));
    memset(mmu->hram, 0, sizeof(mmu->hram));
    mmu->bootrom_mapped = true;
}

static void fgb_mmu_write(fgb_mmu* mmu, uint16_t addr, uint8_t value) {
    // Cart
    if (addr < 0x8000) {
        fgb_cart_write(mmu->cart, addr, value);
        return;
    }

    // VRAM (>= 0x8000)
    if (addr < 0xA000) {
        fgb_ppu_write_vram(mmu->ppu, addr - 0x8000, value);
        return;
    }

    // External RAM Bank (>= 0xA000)
    if (addr < 0xC000) {
        fgb_cart_write(mmu->cart, addr, value);
        return;
    }

    // WRAM (>= 0xC000)
    if (addr < 0xE000) {
        mmu->wram[addr - 0xC000] = value;
        return;
    }

    // ECHO RAM (>= 0xE000)
    if (addr < 0xFE00) {
        // Maps directly to C000 - DDFF
        mmu->wram[addr - 0xE000] = value;
        return;
    }

    // OAM (>= 0xFE00)
    if (addr < 0xFEA0) {
        fgb_ppu_write_oam(mmu->ppu, addr - 0xFE00, value);
        return;
    }

    if (addr >= 0xFF04 && addr <= 0xFF07) {
        fgb_timer_write(mmu->timer, addr, value);
        return;
    }

    if (addr >= 0xFF10 && addr < 0xFF40) {
        fgb_apu_write(mmu->apu, addr, value);
        return;
    }

    if (addr >= 0xFF40 && addr < 0xFF50) {
        fgb_ppu_write(mmu->ppu, addr, value);
        return;
    }

    if (addr == 0xFF50) {
        mmu->bootrom_mapped = false;
        return;
    }

    if (addr == 0xFFFF || addr == 0xFF0F) {
        fgb_cpu_write(mmu->cpu, addr, value);
        return;
    }

    if (addr >= 0xFF00 && addr < 0xFF80) {
        fgb_io_write(mmu->io, addr, value);
        return;
    }

    // HRAM
    if (addr >= 0xFF80 && addr < 0xFFFF) {
        mmu->hram[addr - 0xFF80] = value;
        return;
    }

    log_error("Unmapped memory write to 0x%04X", addr);
}

static uint8_t fgb_mmu_read(const fgb_mmu* mmu, uint16_t addr) {
    // Bootrom
    if (mmu->bootrom_mapped && addr < 0x100) {
        return dmg0_bootrom[addr];
    }

    // Cart
    if (addr < 0x8000) {
        return fgb_cart_read(mmu->cart, addr);
    }

    // VRAM (>= 0x8000)
    if (addr < 0xA000) {
        return fgb_ppu_read_vram(mmu->ppu, addr - 0x8000);
    }

    // External RAM Bank (>= 0xA000)
    if (addr < 0xC000) {
        return fgb_cart_read(mmu->cart, addr);
    }

    // WRAM (>= 0xC000)
    if (addr < 0xE000) {
        return mmu->wram[addr - 0xC000];
    }

    // ECHO RAM (>= 0xE000)
    if (addr < 0xFE00) {
        // Maps directly to C000 - DDFF
        return mmu->wram[addr - 0xE000];
    }

    // OAM (>= 0xFE00)
    if (addr < 0xFEA0) {
        return fgb_ppu_read_oam(mmu->ppu, addr - 0xFE00);
    }

    if (addr >= 0xFF04 && addr <= 0xFF07) {
        return fgb_timer_read(mmu->timer, addr);
    }

    if (addr >= 0xFF10 && addr < 0xFF40) {
        return fgb_apu_read(mmu->apu, addr);
    }

    if (addr >= 0xFF40 && addr < 0xFF50) {
        return fgb_ppu_read(mmu->ppu, addr);
    }

    if (addr == 0xFFFF || addr == 0xFF0F) {
        return fgb_cpu_read(mmu->cpu, addr);
    }

    if (addr >= 0xFF00 && addr < 0xFF80) {
        return fgb_io_read(mmu->io, addr);
    }

    // HRAM
    if (addr >= 0xFF80 && addr < 0xFFFF) {
        return mmu->hram[addr - 0xFF80];
    }

    log_error("Unmapped memory read from 0x%04X", addr);
    return 0xFF; // Return a default value for unmapped reads
}

static uint16_t fgb_mmu_read_u16(const fgb_mmu* mmu, uint16_t addr) {
    const uint16_t lower = fgb_mmu_read(mmu, addr);
    const uint16_t upper = fgb_mmu_read(mmu, addr + 1);
    return upper << 8 | lower;
}
