/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

#define __ASSEMBLY__
#include <config.h>

/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi/sd/nand/onenand, qspi/nor
 */

#ifdef CONFIG_QSPI_BOOT
BOOT_FROM	qspi
#elif defined(CONFIG_NOR_BOOT)
BOOT_FROM	nor
#else
BOOT_FROM	sd
#endif

#ifdef CONFIG_USE_IMXIMG_PLUGIN
/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
PLUGIN	board/polyvection/voltastream0/plugin.bin 0x00907000
#else

#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif

/* DDR3 RAM SELECTION 
 * As default generic configuration values for 512MB DDR3 will be used
 * Enable one of the following to change that.
 */

/* 8Gb (1GB) used on preproduction samples */
// #define DDR3_IS43TR16512A_125KBL

/* 4Gb (512MB) used on preproduction samples */
#define DDR3_K4B4G1646D_BCK0


/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

#ifdef DDR3_IS43TR16512A_125KBL
/* 8Gb (1GB) DDR3 RAM used on preproduction samples */

/* Enable all clocks */
DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff		

DATA 4 0x020e04b4 0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
DATA 4 0x020e04ac 0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 
DATA 4 0x020e027c 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
DATA 4 0x020e0250 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA 4 0x020e024c 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA 4 0x020e0490 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_ADDDS 
DATA 4 0x020e0288 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DATA 4 0x020e0270 0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 
DATA 4 0x020e0260 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA 4 0x020e0264 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA 4 0x020e04a0 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_CTLDS 
DATA 4 0x020e0494 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
DATA 4 0x020e0280 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA 4 0x020e0284 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA 4 0x020e04b0 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DATA 4 0x020e0498 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
DATA 4 0x020e04a4 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
DATA 4 0x020e0244 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA 4 0x020e0248 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA 4 0x021b001c 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b0800 0xA1390003	// DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
DATA 4 0x021b080c 0x001F0000	
DATA 4 0x021b083c 0x01240124	// MPDGCTRL0 PHY0
DATA 4 0x021b0848 0x4040383A	// MPRDDLCTL PHY0
DATA 4 0x021b0850 0x40402A26	// MPWRDLCTL PHY0
DATA 4 0x021b081c 0x33333333	// MMDC_MPRDDQBY0DL
DATA 4 0x021b0820 0x33333333	// MMDC_MPRDDQBY1DL
DATA 4 0x021b082c 0xF3333333	// MMDC_MPWRDQBY0DL
DATA 4 0x021b0830 0xF3333333	// MMDC_MPWRDQBY1DL
DATA 4 0x021b08c0 0x00921012	// [MMDC_MPDCCR] MMDC Duty Cycle Control Register
DATA 4 0x021b08b8 0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr
DATA 4 0x021b0004 0x0002002D	// MMDC0_MDPDC
DATA 4 0x021b0008 0x1B333030	// MMDC0_MDOTC
DATA 4 0x021b000c 0x676B52F3	// MMDC0_MDCFG0
DATA 4 0x021b0010 0xB66D0B63	// MMDC0_MDCFG1
DATA 4 0x021b0014 0x01FF00DB	// MMDC0_MDCFG2
DATA 4 0x021b0018 0x00211740	// MMDC0_MDMISC
DATA 4 0x021b001c 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b002c 0x000026D2	// MMDC0_MDRWD
DATA 4 0x021b0030 0x006B1023	// MMDC0_MDOR
DATA 4 0x021b0040 0x0000004F	// Chan0 CS0_END 
DATA 4 0x021b0000 0xC4180000	// MMDC0_MDCTL
DATA 4 0x021b0890 0x00400a38	// MPPDCMPR2
DATA 4 0x021b001c 0x04008032	// MMDC0_MDSCR, MR2 write, CS0
DATA 4 0x021b001c 0x00008033	// MMDC0_MDSCR, MR3 write, CS0
DATA 4 0x021b001c 0x00048031	// MMDC0_MDSCR, MR1 write, CS0
DATA 4 0x021b001c 0x15208030	// MMDC0_MDSCR, MR0write, CS0
DATA 4 0x021b001c 0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0
DATA 4 0x021b001c 0x0400803A	// MMDC0_MDSCR, MR2 write, CS1
DATA 4 0x021b001c 0x0000803B	// MMDC0_MDSCR, MR3 write, CS1
DATA 4 0x021b001c 0x00048039	// MMDC0_MDSCR, MR1 write, CS1
DATA 4 0x021b001c 0x15208038	// MMDC0_MDSCR, MR0write, CS1
DATA 4 0x021b001c 0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
DATA 4 0x021b0020 0x00007800	// MMDC0_MDREF
DATA 4 0x021b0818 0x00000117	// DDR_PHY_P0_MPODTCTRL
DATA 4 0x021b0004 0x0002556D	// MMDC0_MDPDC now SDCTL power down enabled
DATA 4 0x021b0404 0x00011006	// MMDC0_MAPSR ADOPT power down enabled
DATA 4 0x021b001c 0x00000000	// MMDC0_MDSCR, clear this register
			
#elif DDR3_K4B4G1646D_BCK0
/* 4Gb (512MB) DDR3 RAM used on preproduction samples */

/* Enable all clocks */
DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff

DATA 4 0x020e04b4 0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
DATA 4 0x020e04ac 0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 
DATA 4 0x020e027c 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
DATA 4 0x020e0250 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA 4 0x020e024c 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA 4 0x020e0490 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_ADDDS 
DATA 4 0x020e0288 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DATA 4 0x020e0270 0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
DATA 4 0x020e0260 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA 4 0x020e0264 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA 4 0x020e04a0 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_CTLDS 
DATA 4 0x020e0494 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
DATA 4 0x020e0280 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA 4 0x020e0284 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA 4 0x020e04b0 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DATA 4 0x020e0498 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
DATA 4 0x020e04a4 0x00000028	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
DATA 4 0x020e0244 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA 4 0x020e0248 0x00000028	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA 4 0x021b001c 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b0800 0xA1390003	// DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
DATA 4 0x021b080c 0x00080003	
DATA 4 0x021b083c 0x01140114	// MPDGCTRL0 PHY0
DATA 4 0x021b0848 0x40404040	// MPRDDLCTL PHY0
DATA 4 0x021b0850 0x40402E28	// MPWRDLCTL PHY0
DATA 4 0x021b081c 0x33333333	// MMDC_MPRDDQBY0DL
DATA 4 0x021b0820 0x33333333	// MMDC_MPRDDQBY1DL
DATA 4 0x021b082c 0xF3333333	// MMDC_MPWRDQBY0DL
DATA 4 0x021b0830 0xF3333333	// MMDC_MPWRDQBY1DL
DATA 4 0x021b08c0 0x00921012	// [MMDC_MPDCCR] MMDC Duty Cycle Control Register
DATA 4 0x021b08b8 0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr
DATA 4 0x021b0004 0x0002002D	// MMDC0_MDPDC
DATA 4 0x021b0008 0x1B333030	// MMDC0_MDOTC
DATA 4 0x021b000c 0x676B52F3	// MMDC0_MDCFG0
DATA 4 0x021b0010 0xB66D0B63	// MMDC0_MDCFG1
DATA 4 0x021b0014 0x01FF00DB	// MMDC0_MDCFG2
DATA 4 0x021b0018 0x00211740	// MMDC0_MDMISC
DATA 4 0x021b001c 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b002c 0x000026D2	// MMDC0_MDRWD
DATA 4 0x021b0030 0x006B1023	// MMDC0_MDOR
DATA 4 0x021b0040 0x0000004F	// Chan0 CS0_END 
DATA 4 0x021b0000 0x84180000	// MMDC0_MDCTL
DATA 4 0x021b0890 0x00400a38	// MPPDCMPR2
DATA 4 0x021b001c 0x02008032	// MMDC0_MDSCR, MR2 write, CS0
DATA 4 0x021b001c 0x00008033	// MMDC0_MDSCR, MR3 write, CS0
DATA 4 0x021b001c 0x00048031	// MMDC0_MDSCR, MR1 write, CS0
DATA 4 0x021b001c 0x15208030	// MMDC0_MDSCR, MR0write, CS0
DATA 4 0x021b001c 0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0
DATA 4 0x021b0020 0x00007800	// MMDC0_MDREF
DATA 4 0x021b0818 0x00000227	// DDR_PHY_P0_MPODTCTRL
DATA 4 0x021b0004 0x0002556D	// MMDC0_MDPDC now SDCTL power down enabled
DATA 4 0x021b0404 0x00011006	// MMDC0_MAPSR ADOPT power down enabled
DATA 4 0x021b001c 0x00000000	// MMDC0_MDSCR, clear this register 

#else
/* sould work for most 4Gb (512MB) DDR3 RAM */	

/* Enable all clocks */
DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff

DATA 4 0x020E04B4 0x000C0000
DATA 4 0x020E04AC 0x00000000
DATA 4 0x020E027C 0x00000030
DATA 4 0x020E0250 0x00000030
DATA 4 0x020E024C 0x00000030
DATA 4 0x020E0490 0x00000030
DATA 4 0x020E0288 0x000C0030
DATA 4 0x020E0270 0x00000000
DATA 4 0x020E0260 0x00000030
DATA 4 0x020E0264 0x00000030
DATA 4 0x020E04A0 0x00000030
DATA 4 0x020E0494 0x00020000
DATA 4 0x020E0280 0x00000030
DATA 4 0x020E0284 0x00000030
DATA 4 0x020E04B0 0x00020000
DATA 4 0x020E0498 0x00000030
DATA 4 0x020E04A4 0x00000030
DATA 4 0x020E0244 0x00000030
DATA 4 0x020E0248 0x00000030
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B0800 0xA1390003
DATA 4 0x021B080C 0x000D0005
DATA 4 0x021B083C 0x41440144
DATA 4 0x021B0848 0x40404244
DATA 4 0x021B0850 0x40402C2C
DATA 4 0x021b0810 0x000E000E
DATA 4 0x021b0840 0x00000000
DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B082C 0xf3333333
DATA 4 0x021B0830 0xf3333333
DATA 4 0x021B08C0 0x00944009
DATA 4 0x021B08b8 0x00000800
DATA 4 0x021B0004 0x0002002D
DATA 4 0x021B0008 0x1B333030
DATA 4 0x021B000C 0x676B52F3
DATA 4 0x021B0010 0xB66D0B63
DATA 4 0x021B0014 0x01FF00DB
DATA 4 0x021B0018 0x00201740
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B002C 0x000026D2
DATA 4 0x021B0030 0x006B1023
DATA 4 0x021B0040 0x0000004F
DATA 4 0x021B0000 0x84180000
DATA 4 0x021B0890 0x00400000
DATA 4 0x021B001C 0x02008032
DATA 4 0x021B001C 0x00008033
DATA 4 0x021B001C 0x00048031
DATA 4 0x021B001C 0x15208030
DATA 4 0x021B001C 0x04008040
DATA 4 0x021B0020 0x00000800
DATA 4 0x021B0818 0x00000227
DATA 4 0x021B0004 0x0002552D
DATA 4 0x021B0404 0x00011006
DATA 4 0x021B001C 0x00000000	

#endif

#endif
