// Seed: 1765434253
module module_0;
  logic id_1;
  ;
  uwire id_2 = -1;
  assign id_1 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6
);
  wire id_8;
  wire id_9;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    if (-1 ^ -1)
      if (1) begin : LABEL_1
        $signed(39);
        ;
      end
  end
endmodule
