<!DOCTYPE HTML>
<html lang="en" class="sidebar-visible no-js rust">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>eYRC 2021-22: Soil Monitoring Bot (SM)</title>
        
        <meta name="robots" content="noindex" />
        
        


        <!-- Custom HTML head -->
        


        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        <!-- 
        <link rel="icon" href="favicon.svg">
         -->
        
        <link rel="shortcut icon" href="favicon.png">
        
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        

        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        
        <link rel="stylesheet" href="fonts/fonts.css">
        

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="highlight.css">
        <link rel="stylesheet" href="tomorrow-night.css">
        <link rel="stylesheet" href="ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        

        
    </head>
    <body>
        <!-- Provide site root to javascript -->
        <script type="text/javascript">
            var path_to_root = "";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "rust";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script type="text/javascript">
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script type="text/javascript">
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('rust')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script type="text/javascript">
            var html = document.querySelector('html');
            var sidebar = 'hidden';
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item "><a href="theme_intro.html">Soil Monitoring Bot</a></li><li class="chapter-item "><a href="TOC.html">Table of Contents</a></li><li class="chapter-item "><a href="md_files/task_0/Task_0.html">Task 0</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="md_files/task_0/installation.html">Introduction &amp; Installation</a></li><li class="chapter-item "><a href="md_files/task_0/getting_started.html">Getting started with Quartus</a></li><li class="chapter-item "><a href="md_files/task_0/pin_assignment.html">Pin assignment</a></li><li class="chapter-item "><a href="md_files/task_0/verification.html">Verifying Installation</a></li></ol></li><li class="chapter-item "><a href="md_files/task_1/Task_1.html">Task 1</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="md_files/task_1/Task_1_A.html">Task 1 A : Combinational Circuit</a></li><li class="chapter-item "><a href="md_files/task_1/Task_1_B.html">Task 1 B : Sequential Circuit</a></li><li class="chapter-item "><a href="md_files/task_1/Task_1_C.html">Task 1 C : Finite State Machine</a></li><li class="chapter-item "><a href="md_files/task_1/Task_1_D.html">Task 1 D : Frequency Scaling and PWM</a></li></ol></li><li class="chapter-item "><a href="md_files/task_2/Task_2.html">Task 2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="md_files/task_2/Task_2_A.html">Task 2 A : Analog to Digital Converter</a></li><li class="chapter-item "><a href="md_files/task_2/Task_2_B.html">Task 2 B : Universal Asynchronous Receiver Transmitter</a></li></ol></li><li class="chapter-item "><a href="md_files/task_3/Task_3.html">Task 3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="md_files/task_3/Flex_instructions.html">Task 3 A : Flex Printing &amp; Block Making</a></li><li class="chapter-item "><a href="md_files/task_3/hardware_test.html">Task 3 B : Hardware Testing</a></li><li class="chapter-item "><a href="md_files/task_3/bot_building.html">Task 3 C : Bot Building</a></li></ol></li><li class="chapter-item "><a href="md_files/additional_resources/add_ons.html">Additional Resources</a></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <!-- <html>
	<head>
	<style>
		
	@media only screen and (max-width: 600px) {
	  .eyrc_ckt{
			display:none;
		}
	}

	</style>
	</head>
	<body>
		<div>
		<center></center>
			<div style="display:flex; justify-content:space-between;padding:10px;padding-top:0">
				<div >
					<img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" height="40px" style="padding:10px 15px;" />
				</div>
				<div>
					<img src="https://raw.githubusercontent.com/kalindkaria/typora-md-assets/master/maze_bot/assets/eyrc-header.svg" height="80px"  class="eyrc_ckt">
				</div>
				<div style="font-weight:900;font-size:20px;text-align:center;padding:10px 15px">
					Robotics Competition<br>
					2020-21
				</div>
			</div>
			
		</div>
	</body>
</html>


 -->
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div style="width:100%">
                        <html>
	<head>
	<style>
		
	@media only screen and (max-width: 600px) {
	  .eyrc_ckt{
			display:none;
		}
	}

	</style>
	</head>
	<body>
		<div>
		<center></center>
			<div style="display:flex; justify-content:space-between;padding:10px;padding-top:0">
				<div >
					<img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" height="40px" style="padding:10px 15px;" />
				</div>
				<div>
					<img src="https://raw.githubusercontent.com/kalindkaria/typora-md-assets/master/maze_bot/assets/eyrc-header.svg" height="80px"  class="eyrc_ckt">
				</div>
				<div style="font-weight:900;font-size:20px;text-align:center;padding:10px 15px">
					Robotics Competition<br>
					2020-21
				</div>
			</div>
			
		</div>
	</body>
</html>



                    </div>
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust (default)</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                        
                    </div>

                    <h1 class="menu-title">eYRC 2021-22: Soil Monitoring Bot (SM)</h1>

                    <div class="right-buttons">
                        
                        
                    </div>
                </div>

                
                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" name="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>
                

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script type="text/javascript">
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#soil-monitoring-bot-to-be-updated" id="soil-monitoring-bot-to-be-updated">Soil Monitoring Bot (**To Be Updated**)</a></h1></center>
<hr />
<p align="center">
  <img src="./images/sm_bot_artwork.jpeg">
</p> 
<p align="justify" class="main"><i>Sankatmochan</i> is an Indian word in Hindi language which may be split into sankat (danger) and mochan (saviour) to resemble someone who saves a person in danger.</p>
<p align="justify" class="main">As industries evolve using technology into Industry 4.0, it is essential to identify potential dangers/threats and take action before any crisis. On an average, 2600+ industrial accidents occur every year in India alone resulting in the death of 2000+ employees. These range from incidents due to fire, gas leaks, boiler/cylinder explosions, operating machines, etc. Thus it becomes critical to identify such incidents at an early stage to prevent major accidents, saving lives of employees in industry 4.0.</p>
<p align="justify" class="main">Keeping the above scenario in mind, in eYRC 2020-21 we present the theme <i>Sankatmochan</i>, as the name suggests this is a rapid action robot deployed in a warehouse to monitor safety conditions in different units. The robot swiftly navigates through various units, checks the safety status and reports this to the safety unit. In this theme, the team will build the <i>Sankatmochan</i> to deploy it in industry 4.0. The brain of the robot is powered by an FPGA (Field Programmable Gate Array) to control its sensors and actuators to perform quick safety surveys of the shopfloor.</p>
<p align="justify" class="main">Major challenges and learnings in this Theme include building the <i>Sankatmochan Bot</i> from scratch using an FPGA. The FPGA based robot will traverse the arena, sensing the environment. It will also use wired and wireless communication techniques. This theme will help teams build a sophisticated Architecture using Verilog HDL and unveil the powerful parallel processing capabilities of FPGAs.</p>
<p align="justify" class="main">The team that builds the <i>Sankatmochan Bot</i> that best performs the task in accordance with the rules will be declared the WINNER.</p>
<p>Happy Learning !!</p>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<hr>
<center><h1><a class="header" href="#index" id="index"> INDEX </a></h1></center>
<hr>
<ul>
<li><div align="justify" class="main"><a href="./md_files/task_0/Task_0.html">Task 0</a></div>
<ul>
	<li><div align="justify" class="main"><a href="./md_files/task_0/installation.html">Introduction & Installation</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_0/getting_started.html">Getting started with Quartus</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_0/pin_assignment.html">Pin assignment</span></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_0/verification.html">Verifying Installation</a></div></li>
</ul>
</li>
<li><div align="justify" class="main"><a href="./md_files/task_1/Task_1.html">Task 1</a></div>
<ul>
	<li><div align="justify" class="main"><a href="./md_files/task_1/Task_1_A.html">Task 1 A : Combinational Circuit</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_1/Task_1_B.html">Task 1 B : Sequential Circuit</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_1/Task_1_C.html">Task 1 C : Finite State Machine</span></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_1/Task_1_D.html">Task 1 D : Frequency Scaling and PWM</a></div></li>
</ul>
</li>
<li><div align="justify" class="main"><a href="./md_files/task_2/Task_2.html">Task 2</a></div>
<ul>
	<li><div align="justify" class="main"><a href="./md_files/task_2/Task_2_A.html">Task 2 A : Analog to Digital Converter</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_2/Task_2_B.html">Task 2 B : Universal Asynchronous Receiver Transmitter</a></div></li>
</ul>
</li>
<li><div align="justify" class="main"><a href="./md_files/task_3/Task_3.html">Task 3</a></div>
<ul>
	<li><div align="justify" class="main"><a href="./md_files/task_3/Flex_instructions.html">Task 3 A : Flex Printing & Block Making</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_3/hardware_test.html">Task 3 B : Hardware Testing</a></div></li>
	<li><div align="justify" class="main"><a href="./md_files/task_3/bot_building.html">Task 3 C : Bot Building</a></div></li>
</ul>
</li>
<li><div align="justify" class="main"><a href="./md_files/additional_resources/add_ons.html">Additional Resources</a></div></li>
</ul><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-0" id="task-0">Task 0</a></h1></center>
<hr>
<center>Welcome to Task 0 of Soil Monitoring Bot!</center>
<hr>
<div align="justify" class="main">The aim of this task is to get you started with installation of required software and to learn resources related to the software.<br /><br />
This task is divided into three parts :</div>
<ol>
<li> Software Installation</li>
<li> Verifying Installation</li>
<li> Learning Resources</li>
</ol>
<blockquote>
<p><em><strong>Note :</strong></em><br />
<em>1. It is recommended in this theme to use Windows 10 OS.</em><br />
<em>2. We will be using Verilog HDL in the entire theme.</em></p>
</blockquote>
<ol>
<li><b>Software Installation :</b></li>
<div align="justify" class="main">In this step, you will be downloading and installing <b>Quartus Prime 19.1</b> along with <b>Modelsim</b> and <u><a href="https://notepad-plus-plus.org/downloads/" target="_blank">Notepad++</a></u>. 
The detailed instructions for installing Quartus Prime and Modelsim are provided in the section <u><a href="md_files/task_0/./installation.html">Introduction & Installation</a></u>. For downloading softwares you can 
use any of the two methods mentioned in the "Introduction & Installation" section depending upon your internet connectivity. </div><br/>
<li><b>Verifying Installation:</b></li>
<div align="justify" class="main">In this section you will be verifying if you have properly installed the softwares. Start with <u><a href="md_files/task_0/./getting_started.html">Getting started with Quartus</a></u> section and 
then proceed with the  <u><a href="md_files/task_0/./verification.html">Verifying Installation</a></u> section. If your Modelsim simulation output matches with the output shown in below image
then installation is successful.</div> <br />
<p align="center">
  <img src="md_files/task_0/./images/1.png", width = 700, height= 360>
</p> 
<br />
<li><b>Learning Resources :</b></li>  
<div align="justify" class="main">Refer the following tutorials to get started with the Verilog HDL, Quartus and Modelsim simulation environment.</div>
a. <u><a href="md_files/task_0/../resources/book/prerequisites/prerequisites.html" target="_blank">Prerequisites</a></u><br />
b. <u><a href="https://www.chipverify.com/verilog/verilog-tutorial" target="_blank">Verilog HDL Tutorials</a></u><br />
c. <u><a href="md_files/task_0/../resources/book/basic_resources/TWS.html" target="_blank">Two Way Switch</a></u>
<blockquote>
<center><b>Congratulations!</b></center> <center><b>If your output waveform on Modelsim matches with the above image,</center> <center>you are done with the Task 0.</b></center>
</blockquote>
<blockquote>
<p><em><strong>Note:</strong> Refer the <strong>Submission Instructions</strong> section for what and how to submit the task.</em> </p>
</blockquote>
<li><b>Add Ons :</b></li> <div align="justify" class="main">Refer only after completing Task 0. <u><a href="md_files/task_0/../additional_resources/add_ons.html" target="_blank">Additional resources</a></u> will help you in understanding how to design a digital circuit
using Verilog HDL. Also this will be helpful in all further tasks.</div>
<br>
<li><b>Submission Instructions :</b></li>
<ol>
<li> <p align="justify" class="main">Create a new folder named <b>SM#&lt;Team-ID&gt;_Task0</b> as shown below.</p></li>
<p align="center">
  <img src="md_files/task_0/images/task0.gif">
</p>
<div align="justify" class="main">Ex. 1: If your <b>Team ID = 6789</b> then your folder should be named as <b>SM#6789_Task0.</b></div>
<div align="justify" class="main">Ex. 2: If your <b>Team ID = 89</b> then your folder should be named as <b>SM#0089_Task0.</b></div> </li>
<li> Move or copy AND_GATE project folder to this new folder. Refer above video.</li>
<blockquote>
<p><em><strong>Note :</strong> AND_GATE project must be simulated using <a href="md_files/task_0/./verification.html#top">TestBench and Nativelink Simulation(Modelsim) method.</a> Submitting unsimulated project folder will result in zero marks.</em></p>
</blockquote>
<li> Now create <b>SM#&lt;Team-ID&gt;_Task0.zip</b> file. For <b>Team ID = 6789, SM#6789_Task0.zip</b> must be created. Refer above video.</li>
<li> This zip file must be uploaded on the portal, upload Task 0 section.</li>
<li><div align="justify" class="main">Upload the SM#&lt;Team-ID&gt;_Task0.zip file on the portal. You can view all your submissions, so
kindly download your submitted file from portal to verify the above steps. If anything is
missing, please change it and re-upload the SM#&lt;Team-ID&gt;_Task0.zip file before the deadline.</div></li>
<blockquote>
<p><em><strong>NOTE:</strong> If there are any changes in these submission instructions, we will post the update on Piazza only. So, please stay tuned there !</em></p>
</blockquote>
</ol>
</ol>
<center><b> ...BestWishes!!... </b></center><br /><br />
<br />
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<h2><a class="header" href="#center1-introduction--installationcenter" id="center1-introduction--installationcenter"><center>1. Introduction & Installation</center></a></h2>
<hr>
<div align="justify" class="main">
Intel Quartus Prime is programmable logic device design software by Intel; prior to Intel’s acquisition of Altera the tool was called Altera Quartus Prime, earlier Altera Quartus II. Quartus
Prime enables analysis and synthesis of HDL designs, which enables the developer to compile their designs, perform timing analysis, examine RTL diagrams, simulate a design’s reaction to
different stimuli, and configure the target device with the programmer. Quartus Prime includes an implementation of VHDL and Verilog for hardware description, visual editing of logic circuits, and vector waveform simulation.</div>
<div align="justify" class="main">
ModelSim is a multi-language HDL simulation environment by Mentor Graphics, for simulation of hardware description languages such as VHDL, Verilog and SystemC, and includes a
built-in C debugger. ModelSim can be used independently, or in conjunction with Intel Quartus Prime, Xilinx ISE or Xilinx Vivado. Simulation is performed using the graphical user interface
(GUI), or automatically using scripts.</div>
<hr>
<h3><a class="header" href="#center11-installing-quartus-and-modelsimcenter" id="center11-installing-quartus-and-modelsimcenter"><center>1.1 Installing Quartus and ModelSim</center></a></h3>
<hr>
<div align="justify" class="main">In this part, we will walk through the process of installing the software Quartus Prime Lite
Edition Version 19.1. <u><a href="https://fpgasoftware.intel.com/?edition=lite" target="_blank">Click here</a></u> to download the software.</div>
System Requirement:
<ol>
<li><div align="justify" class="main">A full installation of the Intel FPGA Complete Design Suite v19.1 requires approximately
14GB of available disk space on the drive or partition where you are installing the software.</div></li>
<li>Recommended Physical RAM requirement is more than 2GB.</li>
</ol>
<div align="justify" class="main">If you are running any type of antivirus software, you can temporarily disable the software
during the Quartus Prime software download and installation process to avoid unnecessary
issues. On the Download Page select the edition as lite and select version as 19.1. Also select
the desired operating system. We selected Windows for further installation.
</div>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Version.png" width="700" height="250">
</p> 
<h3><a class="header" href="#method-1-download-using-complete-software-package-recommended" id="method-1-download-using-complete-software-package-recommended"> Method 1. Download using Complete Software Package (Recommended)</a></h3>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/CombinedFiles.png" width="600" height="300">
</p> 
<ol>
<li><div align="justify" class="main">The Combined Files download includes a number of additional software components. This
file provides device support for various device families.</div></li>
<ul>
<li>Arria II device support.</li>
<li>Cyclone IV device support.</li>
<li>Cyclone 10 LP device support.</li>
<li>Cyclone V device support.</li>
<li>MAX II, MAX V device support.</li>
</ul>
<li><div align="justify" class="main">After download is done on your local machine, extract the file
using WinZip or any other software.</div></li>
<li><div align="justify" class="main">Click on the <b>Quartus Lite Setup</b> (this file is located in components subfolder) and <b>Allow</b> the application to install it on your device.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/SetupFile.png", width = 500>
</p>
<li>Click on <b>Next</b> to start with the installation.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next1.png" width="600" height="450">
</p> 
<li>Click on <b>I accept the agreement</b> and proceed.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next2.png" width="600" height="400">
</p> 
<li>Enter the path where you need the software to be installed.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next3.png", width = 600, height=450>
</p> 
<li><div align="justify" class="main">After this the installation starts and may take some time to complete. ModelSim and QuartusHelp will also get installed.</div></li>
</ol>
<h3><a class="header" href="#method-2-download-using-individual-software-package" id="method-2-download-using-individual-software-package">Method 2. Download using Individual Software Package</a></h3>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/IndividualFiles_1.png", width=550>
</p> 
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/IndividualFiles_2.png", width=500, height = 300>
</p> 
<p class="main">
<ol>
<li><div align="justify" class="main"> In Individual Files download, download both Quartus Prime lite edition and ModelSim,
you also need to download files to get support for a particular device family.</div></li>
<li>Select from the below option which are necessary.</li>
<ul>
<li>Arria II device support.</li>
<li>Cyclone IV device support. (Necessary)</li>
<li>Cyclone 10 LP device support.</li>
<li>Cyclone V device support.</li>
<li>MAX II, MAX V device support.</li>
</ul>
<li><div align="justify" class="main">Download Cyclone IV device support as Intel DE0-Nano board uses Altera Cyclone IV, it will also support other device from the same family.</div></li>
<li><div align="justify" class="main">After downloading necessary files extract them in a single folder and Click on the <b>Quartus Lite Setup</b> and <b>Allow</b> the application to install it on your device.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/SetupFile.png", width = 500>
</p>
<li>Click on <b>Next</b> to start with the installation.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next1.png" width="600" height="450">
</p> 
<li>Click on <b>I accept the agreement</b> and proceed.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next2.png" width="600" height="400">
</p> 
<li>Enter the path where you need the software to be installed.</li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Next3.png", width = 600, height=450>
</p> 
<li><div align="justify" class="main">After this the installation starts and may take some time to complete. ModelSim and QuartusHelp will also get installed.</div></li>
<li><div align="justify" class="main">Copy the below files or Cyclone IV device support file (Necessary file) and paste it in the <b>C:/intelFPGA lite/19.1/modelsim ase/win32aloem</b> folder to get support of the device families while creating project.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/DeviceSupport.png", width= 550>
</p> 
</p>
<br>
<br>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<h2><a class="header" href="#center2-getting-started-with-quartuscenter" id="center2-getting-started-with-quartuscenter"><center>2. Getting started with Quartus</center></a></h2>
<hr>
<h3><a class="header" href="#1-creating-a-new-project" id="1-creating-a-new-project">1. Creating a New project</a></h3>
<div align="justify" class="main">In this section, we will learn how to create a new project using the Quartus software. As part
of this, we will create multiple files for our designs, for testing our designs, and for downloading
our design to the DE0-Nano board etc. To keep things simple, we will implement a simple
AND gate design and create Test Bench to simulate design using ModelSim.<br>
<br>To create a new project in Quartus Lite follow the below steps:</div>
<blockquote>
<p><em><strong>Note :</strong> Follow the steps carefully as once the project is created some settings cannot be changed.</em></p>
</blockquote>
<ol>
<li><div align="justify" class="main">Click <b>File → New Project Wizard</b> to quickly setup a new project.
Alternatively, <b>New Project Wizard</b> can be opened from the <b>Home Tab</b> that is seen
when Quartus is opened.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create1.png">
</p> 
<li><div align="justify" class="main">Click <b>Next</b> on the Dialog Box and select the <b>Directory</b> in which the project is to be
saved. Give the <b>Project Name</b> and Click on <b>Next.</b></div></li>
<blockquote>
<p><em><strong>Note :</strong> In below image the directory chosen is <strong>&quot;C:\Users\QuartusProjects\First_Project&quot;</strong>, but you must create a different folder named <strong>AND_GATE</strong> anywhere on your local machine and choose this directory (<strong>Do not create this folder in C drive</strong>). Also, name the project as <strong>AND_GATE</strong> as you will submit this project folder as Task 0 submission. Top Level Module will be default i.e. <strong>AND_GATE</strong></em></p>
</blockquote>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create2.png">
</p> 
<li><div align="justify" class="main">Click on <b>Empty Project.</b> Selecting this option will allow us to manually specify the additional files and libraries, device family and EDA(Electronic Design Automation) tool setting.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create3.png">
</p> 
<li><div align="justify" class="main">In <b>Add Files</b> section, click on <b>Next.</b> For this project we don’t require any
additional files, so now we can continue without adding any file in our project.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create4.png">
</p> 
<li><div align="justify" class="main">Choose the FPGA Device that is being used. Click on <b>Family</b> and choose the <b>Cyclone IV E.</b> Select <b>EP4CE22F17C6</b> from the <b>Available Device.</b> We can also search the device using the options provided in right side of the window.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create5.png">
</p> 
<li><div align="justify" class="main">Select the tools used in this project. For <b>Simulation</b> tool name choose <b>ModelSim-Altera.</b>  Also, choose simulation format as <b>Verilog HDL.</b></div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create6.png">
</p> 
<li><div align="justify" class="main">Review the summary, you can change the entries by Clicking on <b>Back</b> as we can not change these setting later in our project and make sure all the entries are correct. Click on <b>Finish</b> to successfully create a New Project. </div></li>
<p align="center">
  <img src="md_files/task_0/./images/InstallationImages/Create7.png">
</p> 
</ol>
<h3><a class="header" href="#2-creating-new-files-in-the-project" id="2-creating-new-files-in-the-project"> 2. Creating new files in the project</a></h3>
<div align="justify" class="main">In the previous steps, we created a directory and selected device families and simulation tool to set up a Quartus project, which tells the tool about the board we are using. We now need
to add some actual circuitry to this project. We will create a simple design of an AND gate and this design will have two data inputs <b>A</b>
and <b>B</b> and a single output <b>C</b>.</div><br>
Follow the below steps to add necessary file in our project:
<ol>
<li> Click on <b>File → New.</b></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/andgate9.png">
</p> 
<li><div align="justify" class="main">Select <b>Verilog HDL</b>.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/img2.jpg">
</p> 
<li><div align="justify" class="main">Write down the below code in the newly created file. Also note that Verilog HDL is case sensitive.</div></li><br>
<p><b>Verilog Code for AND gate</b></p>
<pre><code>module AND_GATE
(
	input A,B,        // defining inputs A and B of AND gate 
	output C          // defining output of AND gate
);

assign C = A &amp; B;   // Logic implementation
endmodule
</code></pre>
<li>After completing the code click on <b>File → Save As.</b></li>  
<li><div align="justify" class="main">Enter the name of file (it should be same as module name i.e. AND_GATE), enter correct file extension. For Verilog HDL file extension is <b>.v</b> and then Click on <b>Save.</b></div></li>
</ol>
<h3><a class="header" href="#3-compiling-the-project-files" id="3-compiling-the-project-files">3. Compiling the Project Files</a></h3>
<ol>
<li><div align="justify" class="main">To compile the file, the file must be the top-level enity of the project. We can assign the <b>AND_GATE.v</b> file as top-level entity by <b>Project → Set as Top-Level Entity</b> option in toolbar.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/assign1.png">
</p> 
<li><div align="justify" class="main">Generate synthesis or final compilation results by running the following commands: Click <b>Start Compilation</b> shown in the figure below (red box) to generate final compilation results.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/assign2.png">
</p> 
</ol>
<p><br><br></p>
<style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}
</style>
<center><h2><a class="header" href="#3-pin-assignment-and-loading-the-design-on-fpga-board" id="3-pin-assignment-and-loading-the-design-on-fpga-board">3. Pin Assignment and Loading the design on FPGA board</a></h2></center>
<hr />
<h3><a class="header" href="#1-pin-description" id="1-pin-description"> 1. Pin Description</a></h3>
<p align="justify" class="main">Before starting with the pin assignment let’s first look at how many I/O pins are provided with
DE0-Nano packages. Generally FPGAs tend to have lots of pins and we can divide them into
two bins: ”General User Pins” and ”Dedicated Pins”.</p>  
<p>DE0-Nano package contains the following General user I/O pins:</p>
<ul>
<li>8 green LEDs</li>
<li>2 debounced pushbuttons</li>
<li>4-position DIP switch
Dedicated pins includes</li>
<li>Two 40-pin Headers (GPIOs) provide 72 I/O pins, 5V power pins, two 3.3V power pins and four ground pins.</li>
<li>2x13 header, A/D converter</li>
</ul>
<p align="center">
  <img src="md_files/task_0/./images/PinPlanning/GPIO-0.png", width= 230, height=350>
  <img src="md_files/task_0/./images/PinPlanning/de0-nano-top.png", width= 230, height=350>
  <img src="md_files/task_0/./images/PinPlanning/GPIO-1.png", width= 230, height=350>
</p>
<p align="center">
  <img src="md_files/task_0/./images/PinPlanning/GPIO-2.png">
  <img src="md_files/task_0/./images/PinPlanning/de0-nano-bot.png">
</p>
<p align="center">
  <img src="md_files/task_0/./images/pin.png">
</p>
​	                    
<p align="justify" class="main">You can assign input and output (I/O) signals to package pins in your design with the help of
above table. Using the Pin Planner, you can assign I/O locations, prohibit I/O locations. This
process operates on the top entity in your design. This allows you to assign input and output
signals to package pins before the underlying logic in the design has been developed.
Further in this section we will map the I/O pins created in our design with the actual pins of
the DE0-Nano. Before starting pin assignment make sure to do Analysis Elaboration check.</p>
<h3><a class="header" href="#2-pin-assignment" id="2-pin-assignment"> 2. Pin Assignment</a></h3>
<ol>
<li><p align="justify" class="main">Click on <b>Assignments → Pin Planner</b>, which opens the Pin Planner, the Pin
Planner shows the I/O that we have created in our design.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/PinPlanning/pinplanning1.png">
</p> 
<li><p align="justify" class="main">Now assign the pins by either dragging and dropping the nodes(Blue box) on the required
pins(Red box), or click on the drop down menu(Black box) to search and select a pin.
We will select LED[0] as the output of the AND gate and switch 0 and 1 for input
signal A and B.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/pinplan1.png">
</p> 
<p align="justify" class="main">Else you can simply type the pin number in location field next to the corresponding I/O node. For eg: To select LED[0] as output, type it's pin number i.e. PIN_A15(refer table above) as shown in the image below.</p>
<li>Make sure to select the appropriate I/O standard by referring to the board manual or go
with the default setting.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/pinplan2.png">
</p> 
<li><p align="justify" class="main">Once all the pins are assigned, Go to <b>Processing→Start I/O Assignment Analysis.</b>
The analysis checks pin assignments and surrounding logic for illegal assignments and
violations of board layout rules.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/PinPlanning/pinplanning4.png">
</p> 
</ol>
<h3><a class="header" href="#3-downloading-the-code-to-de0-nano-fpga-board-a-name--video" id="3-downloading-the-code-to-de0-nano-fpga-board-a-name--video"> 3. Downloading the code to DE0 Nano FPGA Board <a name = "video"></a></h3>
<p align="justify" class="main"> Before starting, Make sure the board is powered ON and connected to the computer through
an USB Cable.</p>
<ol>
<li><p align="justify" class="main">Compile the Project by Clicking on <b>Start Compilation.</b> This creates an <b>SRAM object file</b>(.sof file). This file is used to program the Device. </p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/assign2.png">
</p> 
<li><p align="justify" class="main">Open the programmer by going to <b>Tools→Programmer.</b></p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/download1.png">
</p> 
<li> <p align="justify" class="main">Click on <b>Hardware Setup.</b> The Device required must be listed under ”Currently available hardware”. If not, check if the device drivers 
are correctly installed. Refer to this <u><a href="https://www.terasic.com.tw/wiki/Altera_USB_Blaster_Driver_Installation_Instructions">link</a></u> for USB Blaster Installation Instructions. Choose the hardware from the dropdown menu.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/download2.png">
</p> 
<li><p align="justify" class="main">If the file is not listed, it can be manually added by clicking on <b>Add File.</b> The .sof file
can be found the output directory inside the project directory.</p> </li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/download4.png">
</p> 
<li><p align="justify" class="main">Make sure the Program/Configure checkbox is ticked. </p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/download5.png">
</p> 
<li><p align="justify" class="main">Click on <b>Start</b> to start the programming process. <b>Start</b> button will be enabled when the
’DEO NANO’ board is connected to USB port of your device. </p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/download6.png">
</p> 
<li> <p align="justify" class="main">The .sof file is volatile i.e. the code will run as long as the board is powered on. Once power to the board is turned off then the code will be erased. So, to permanently upload the code to the DE0-Nano board we generate .jic file and upload this to the board using same steps. Refer video below to understand how to generate and upload .jic file.</p></li>
<p align="center">
<video width="640" height="360" controls muted>
    <source src="./images/pin_assignment/jic.mp4" type="video/mp4">
  </video>
</p>
</ol>
<blockquote>
<p><em><strong>Note : The code uploaded using .jic file will start executing only after the DE0-Nano board is turned off and back on. Now even if the power is turned off, code is retained and DE0-Nano executes it as soon as power is turned on.</strong></em></p>
</blockquote>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<h2><a class="header" href="#center4-verifying-installationcenter" id="center4-verifying-installationcenter"><center>4. Verifying Installation</center></a></h2>
<hr>
<p align="justify" class="main">You can perform functional and timing simulation of design by using EDA simulation tools. We can simulate the design by two methods. These two methods are explained briefly below:</p>
<ol>
<li> <div align="justify" class="main">In the first method we set each input <b>A</b> and <b>B</b> manually and run the simulation to get the output <b>C</b>.</div></li>
<li><div align="justify" class="main">In the second method, write a test bench file using Verilog HDL to simulate design in ModelSim.</div></li>
</ol>
<h3><a class="header" href="#1-without-testbench" id="1-without-testbench"> 1. Without TestBench</a></h3>
<ol>
<li>Click on <b>File→New→University Program VWF.</b></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/first.jpg">
</p> 
<li>In the New window, Go to <b>Edit→Insert→Insert Node or Bus.</b></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/second.png">
</p> 
<li>Click on <b>Node Finder</b>, in the New Window, Click on <b>List.</b></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/third.jpg">
</p> 
<li><p align="justify" class="main">Click on the highlighted button to add all the Nodes. Now Click on <b>OK</b> and then <b>OK</b> again.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/fourth.jpg">
</p> 
<blockquote>
<p><em><strong>Note :</strong> For our design <b>a</b> = <b>A</b>, <b>b</b> = <b>B</b> and <b>out</b> = <b>C</b>.</em></p>
</blockquote>
<li><p align="justify" class="main">Choose Input A and specify its value by choosing any of the options that are highlighted.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/fifth.png">
</p> 
<li><p align="justify" class="main">For example, to give the Clock pulse to A input, select the node, then Click on the <b>Count Value</b> button highlighted at the top in the below figure, and then specify
the Clock Pulse of frequency 50ns.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/sixth.png">
</p> 
<li>
<p align="justify" class="main">Similarly, specify the input pattern for input B with Clock Pulse of frequency 100ns and
then Click on the <b>Simulate Icon.</b> If a save prompt appears, then save the file.
<b>Do not change the file name and also do not change its location</b>. By default file name will be Waveform.vwf and it will be stored by default in the project folder. Once the simulation process completes, the waveform will be displayed.
<b>This is the waveform before the simulation starts.</b></p></li>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/seventh.png">
</p> 
<p><b>This is the waveform after the simulation ends.</b></p>
<p align="center">
  <img src="md_files/task_0/./images/Simulation_without_tb/seventh_1.png">
</p> 
</ol>
<h3><a class="header" href="#2-with-testbench-and-nativelink-a-name--topa" id="2-with-testbench-and-nativelink-a-name--topa">2. With Testbench and NativeLink <a name = "top"></a></a></h3>
<p align="justify" class="main">
Altera Quartus II software allows user to launch Modelsim-Altera simulator from within the software using the Quartus II feature called NativeLink. It facilitates the process of simulation
by providing an easy to use mechanism and precompiled libraries for simulation.</p>
<ol>
<li><p align="justify" class="main">Create a new Verilog HDL. Add the testbench code and then
save it in the same project directory (<b>AND_GATE</b> project). Verilog HDL test bench code is
provided below.</p></li>
<center>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/img2.jpg">
</p></center>
<p><b>Below is the Verilog HDL Test Bench Code for AND gate</b></p>
<pre><code class="language-verilog">// Verilog Test Bench code for AND gate
module And_Gate_Test_Bench ;
reg A;reg B;
wire C ;
// Defining unit under test i.e AND_GATE
AND_GATE uut (.A(A) ,.B(B) ,. C(C));
// Assigning all possible states for input A and B
initial begin

A = 0; B = 0; #100;
A = 0; B = 1; #100;
A = 1; B = 0; #100;
A = 1; B = 1; #100;

end
endmodule
</code></pre>
<p align="justify" class="main">Save the file with correct name (same as module name i.e. And_Gate_Test_Bench) and correct file extension, for Verilog HDL it is <b>.v</b>
and then click on <b>Save.</b></p>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/testbench1.png">
</p> 
<li><b>Specify the path to Modelsim Altera</b></li>
<ul>
<li>Go to the menu <b>Tools → Options</b></li>
<li>In the <b>General</b> category, Select <b>EDA Tool Options.</b></li>
<li>A dialogue box appears, where you can specify the path of Modelsim-Altera executable file. And Click <b>OK.</b></li>
</ul>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelsim1.png">
</p> 
<li><b>NativeLink Settings to configure Modelsim-Altera</b></li>
<ul>
<li>Go to the menu <b>Assignments → Settings.</b></li>
<li>Under <b>EDA Tool Settings → Simulation.</b> The dialogue box for simulation appears.</li>
<li>For Tool Name, Choose <b>Modelsim-Altera.</b></li>
<li>Select <b>Verilog</b> as the Format for Output Netlist.</li>
<li>Select <b>simulation/modelsim</b> as the Output Directory.</li>
<li><div align="justify" class="main">Under NativeLink Settings, Choose <b>Compile Test Bench → Test Benches.</b> All these changes are indicated in the below figure.</div></li>
</ul>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelsim2.png">
</p> 
<ul>
<li>A new window appears Select <b>New.</b></li>
<p align="center">
  <img src="md_files/task_0/./images/nativelink/nativelink_3.png">
</p> 
</ul>
<ul>
<li>Another window appears with the name <b>New Test Bench Settings.</b></li>
<li>Enter the Test Bench Name and Top Level Module in test bench as shown below. <b>For both it should be "And_Gate_Test_Bench"</b></li>
<li><div align="justify" class="main">Add the Test Bench File(And_Gate_Test_Bench.v) that we created above in the previous section and then click <b>OK.</b> To add the testbench file <b>Click on 3 dots → Select the file → Click on Add </b></div></li>
</ul>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelsim4.png">
</p> 
</ol>
<h4><a class="header" href="#21-functional-simulation-using-nativelink-feature" id="21-functional-simulation-using-nativelink-feature"> 2.1 Functional Simulation using NativeLink Feature:</a></h4>
<ol>
<li><p align="justify" class="main">Goto menu <b>Processing →Start→Start Analysis & Elaboration.</b>
After this Click on <b>Processing →Start→Start Analysis & Synthesis</b> on the same
drop box. These step checks the error and collects all file name information and builds the design
hierarchy for simulation.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/nativelink/new analyse.png">
</p> 
<br />
<li><div align="justify" class="main">Go to menu <b>Tools → Run Simulation Tool → RTL Simulation</b>. It & automatically run EDA simulator (ModelSim-Altera) and compiles all necessary design files.</div></li>
<p align="center">
  <img src="md_files/task_0/./images/nativelink/native link run.png">
</p> 
<li><p align="justify" class="main">Finally ModelSim-Altera tool opens and you can view the waveforms. If waveforms do not appear then continue the steps.</p></li>
<li><p align="justify" class="main">In the Toolbar Click on <b>Simulate→Start Simulation</b> then a window will pop-up
Add the Test bench file as shown in the below figure.</p></li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelanalyze1.png">
</p> 
<p align="justify" class="main">Add the I/O pins as shown in the below image. Select all the signals(A,B and C) and add it to ’wave’ section.</p>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelanalyze2.png">
</p> 
<li>Start the simulation by clicking on the <b>Run All</b> button in Toolbar.</li>
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/runall.png">
</p> 
<p align="center">
  <img src="md_files/task_0/./images/NewChangesImages/modelanalyze3.png">
</p> 
<li><div align="justify" class="main"><b>Navigating the simulation</b> At this point you should have successfully run the simulation, 
but the waveform window is rather small and hard to see. We can move around in the simulation and see the value of the signals. 
Look for the cursor, a yellow vertical line in the waveform viewer, with the time in yellow at the bottom. You can use this line to move 
left or right in the waveform viewer and also zoom-in and zoom-out.</div></li>
<ul>
<li><div align="justify" class="main">Move the yellow vertical line across each set of inputs and output in the waveform, so
that you can see the level of each signal and compare them with the truth table of the
AND gate.</div></li>
<li><div align="justify" class="main">By doing this you will notice that when both the inputs are high then only output is high
or else it is low. which is actual logic for AND gate.</div></li>
<li>Follow this procedure for each experiment you perform to verify your design.</li>
</ul>
</ol>
<p><br /><br /></p>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-1" id="task-1">Task 1</a></h1></center>
<hr />
<center>Welcome to Task 1 of Soil Monitoring Bot</center>
<hr />
<div align="justify" class="main">The objective of this task is to understand the Verilog HDL basics and the design methodologies of Verilog HDL. In this task you have to design combinational and sequential circuits in Quartus Prime and do the RTL simulation in Modelsim.</div>
<blockquote>
<p><em><strong>Note:</strong> You can go back and read Task 0 as it will be a prerequisite for Task 1.</em> </p>
</blockquote>
<hr>
<b>This task is divided into 4 sub-tasks:</b>
<hr>
<ol>
<li><div align="justify" class="main"><b>Combinational Circuit :</b> The aim is to design a combinational circuit using 4-bit comparator, 4 input logic function and 4:1 multiplexer.</div></li><br>
<li><div align="justify" class="main"><b>Sequential Circuit :</b> The aim is to design a 3-bit synchronous counter using T flip-flops.</div></li><br>
<li><div align="justify" class="main"><b>Finite State Machine :</b> The aim is to design a Finite State Machine in Verilog HDL to detect sequence/pattern.</div></li><br>
<li><div align="justify" class="main"><b>Frequency Scaling and PWM :</b> The aim is to implement frequency scaling in Verilog HDL and also implement Pulse Width Modulation.</div></li><br>
</ol>
<p align="justify" class="main">You will find separate sections for each sub-task. Detailed procedure for each sub-task is described in their respective sections. </p>
<p align=center><b>…BestWishes!…</b></p>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-1-a--combinational-circuit" id="task-1-a--combinational-circuit">Task 1 A : Combinational Circuit</a></h1></center>
<hr>
<b>Problem Statement :</b> Design a combinational circuit using 4-bit comparator, 4 input logic function and 4:1 multiplexer. Minterms for logic function are f(C,D,E,F) = Σm(0,1,6,7,8,11,12,15).
<hr>
<p><b>Description :</b><div align="justify" class="main"> <a name = "Resources"></a> In this task you will be designing a combinational circuit consisting of a 4-bit comparator, 4 input logic function and 4:1 multiplexer. The 4-bit comparator is designed using a 2-bit comparator. The minterms for the logic function are f(C,D,E,F) = Σm(0,1,6,7,8,11,12,15), so whenever any of these minterms occur, output of the 4-input logic function becomes HIGH. A 4:1 multiplexer is used to select output of either 4-bit comparator or 4-input logic function as shown below.</div></p>
<p align="center">
  <img src="md_files/task_1/./Task_1_A/3.jpg">
</p> 
<blockquote>
<p><em><strong>Note</strong> : You are only allowed to modify the code/ block diagram wherever it is mentioned to do so. Modifying the restricted blocks of code/ block diagram will result in Zero Marks and/ or disqualification from the competition.</em></p>
</blockquote>
<hr>
Project File : <u><a href="md_files/task_1/./project_files/comb_ckt.zip" download>Download TASK 1 A</a></u>
<hr>
<p><b>Resources :</b> <a name = "Resources1"></p>
<ul>
<li><u><a href="md_files/task_1/../task_0/getting_started.html" target="_blank">Getting Started with Quartus</a></u></li>
<li><u><a href="https://www.chipverify.com/verilog/verilog-tutorial" target="_blank">Verilog tutorials</a></u></li>
<li><u><a href="https://www.geeksforgeeks.org/magnitude-comparator-in-digital-logic/" target="_blank">Magnitude Comparator</a></u></li>
<li><u><a href="https://www.geeksforgeeks.org/multiplexers-in-digital-logic/" target="_blank">Multiplexer</a></u></li>
<li><u><a href="https://www.geeksforgeeks.org/minimization-of-boolean-functions/" target="_blank">Minimization of logic function</a></u></li>
<li>Converting Verilog file to Block Diagram</li><br>
<center><iframe id="ytplayer" type="text/html" width="640" height="360"  src="https://www.youtube.com/embed/wBThTwBCkP4?autoplay=1&origin=http://example.com"  frameborder="0"></iframe></center>
</ul>
<hr />
<p><b>Steps :</b></p>
<ol>
<li><p align="justify" class="main">Open <b>comb_ckt.qpf</b> (Quartus Prime Project File) located in the comb_ckt folder. Quartus Prime might take some time to load depending on the configuration of your PC. Once the project file is opened in Quartus Prime your Quartus window will look like the image shown below :</p><a name = "SD"></a></li>
<p><img src="md_files/task_1/./Task_1_A/1.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<li><p align="justify" class="main">On the top left corner “Project Navigator” window shows the compilation <b>Hierarchy</b> of the project. Click on the dropdown menu and select <b>Files</b> view as shown in the image below.</p></li><br />
<p align="center">
  <img src="md_files/task_1/./Task_1_A/2.jpg">
</p>  
<li><p align="justify" class="main">You will find 5 files already present in the project folder : 
Mux_4_to_1.v (Verilog HDL file), Two_Bit_Comparator.v, Four_Bit_Comparator.v, Logic_Func.v, comb_ckt.bdf (Block Design File).</p> </li>
<blockquote>
<p><em><strong>Note</strong> : These five files are pre added to the project by e-Yantra team.</em></p>
</blockquote>
<li><p align="justify" class="main">The first file is Two_Bit_Comparator.v (Verilog HDL file). Double click on it to edit. You’ll find prewritten code where the module is defined. Edit this file to design a 2-bit comparator but do not make any changes to the module declaration. <b>Teams are not allowed to use predefined operators like ">", "<", "=" for comparison.</b></p></li>
<blockquote>
<p><em><strong>Note</strong> :To verify 2-bit comparator design, you can use <b>University Program VWF</b> method (refer Task 0).</em></p>
</blockquote>
<li><p align="justify" class="main">After designing a 2-bit comparator, you can edit the Four_Bit_Comparator.v file to design a 4-bit comparator. Again, do not make any changes to the module declaration. This 4-bit comparator is designed by <b>instantiating the Two_Bit_Comparator</b> design (which is created earlier) <b>in Four_Bit_Comparator.v</b> and teams are <b>not allowed to use</b> predefined operators like <b>">", "<", "="</b> for comparison.</p></li>
<blockquote>
<p><em><strong>Note</strong> : Refer to this <a href="https://www.chipverify.com/verilog/verilog-modules">link</a> to understand module instantiation.</em></p>
</blockquote>
<li><p align="justify" class="main">Now that you have designed a 4-bit comparator, you can start editing Logic_Func.v file to design a 4-input logic function f(C,D,E,F) = Σm(0,1,6,7,8,11,12,15). Here C is MSB and F is LSB. Refer to <u><a href="https://www.geeksforgeeks.org/minimization-of-boolean-functions/" target="_blank">Minimization of logic function</a></u> resource to efficiently design the logic function.</p></li>
<li><p align="justify" class="main">Finally, design a 4:1 Multiplexer by editing Mux_4_to_1.v file. Inputs are I3(MSB), I2, I1, I0(LSB) and also two Select inputs S1(MSB), S0(LSB).</b> </p> </li>
<li><p align="justify" class="main">Once all the designs are successfully created, create a Symbol file for Mux_4_to_1.v, Four_Bit_Comparator.v and Logic_Func.v.</li> 
<blockquote>
<p><em><strong>Note</strong> : Refer : <a href="https://youtu.be/wBThTwBCkP4">Converting Verilog file to Block Diagram</a>.</em></p>
</blockquote>
<li><p align="justify" class="main">Now open <b>comb_ckt.bdf</b> (Block Design File) to create the final combinational circuit. In the comb_ckt.bdf file Inputs and Outputs are predefined, do not make any changes to these PORTS. Refer above block diagram for creating the combinational circuit. Properly add all the symbols which are created earlier and make correct connections between them.</b></p></li>
<li><p align="justify" class="main">Now, Generate Verilog HDL file from comb_ckt.bdf file. To do so, while comb_ckt.bdf is open click on <b>File > Create/ Update > Create HDL Design File From Current File > Select Verilog HDL > OK.</b> </p> </li>
<blockquote>
<p><em><strong>Note</strong> : Generate Verilog HDL file after completing the whole design. If you change anything in the block diagram file you have to again create a Verilog HDL file.</em></p>
</blockquote>
<li><p align="justify" class="main">Now comb_ckt.v is created and you can find this file in the comb_ckt folder in Windows File Manager. Rename this file to <b>comb_ckt_verilog.v</b></p> </li>
<li><p align="justify" class="main">We need to add this file to our project. Right Click on the <b>Files</b> symbol under <b>Project Navigator > Add/ Remove Files in Project > Click on 3 dots > Select comb_ckt_verilog.v file > Open > Apply > OK.</b> </p> </li>
<li><p align="justify" class="main">Double click on the file added in the previous step. Now change the module name. Module name should be the same as file name i.e. <b>comb_ckt_verilog. Do not make any other changes.</b></p> </li>
<p><b>Before :</b></p>
<pre><code class="language-verilog">module comb_ckt(
	C,
	D,
	E,
	F,
	S1,
	S0,
	A,
	B,
	Y
);
</code></pre>
<p><b>After :</b></p>
<pre><code class="language-verilog">module comb_ckt_verilog(
	C,
	D,
	E,
	F,
	S1,
	S0,
	A,
	B,
	Y
);

</code></pre>
<p><a name = "SD13"></a></p>
<blockquote>
<p><em><strong>Note</strong> : Follow the steps correctly and make sure that file/module names are exactly as described in above steps. Slight mistakes might lead to compilation errors.</em></p>
</blockquote>
<li><p align="justify" class="main">Now the next step is to make the <b>comb_ckt_verilog.v</b> file as <b>Top-Level Entity</b>. <b>Right click</b> on the comb_ckt_verilog.v file > <b>Set as Top-Level Entity</b>.</p></li>
<li><p align="justify" class="main">Compile your design : <b>Processing > Start Compilation</b>. Finally Run the RTL simulation. <b>Tools > Run Simulation Tool > RTL Simulation</b>. A new window will pop up after a few seconds and you will be able to see the results of your design in <b>ModelSim</b> Software. If your design is correct then you will see <b>Congratulations</b> message in the transcript (bottom section of ModelSim).</li>
<p align="center">
  <img src="md_files/task_1/./Task_1_A/4.jpg">
</p> 
<p>Else you will see an <b>Error</b> message in the transcript.</p>
<p align="center">
  <img src="md_files/task_1/./Task_1_A/5.jpg">
</p> 
<p>You can also check waveforms and verify/debug your design.</p>
<p><img src="md_files/task_1/./Task_1_A/6.jpg"
         alt="error"
         style="float: center; margin-center: 10px;" /></p>
<p>When <b>Output (Y)</b> and <b>Expected Output (exp_out)</b> match, there will be no errors in the design.</p>
<blockquote>
<p><em><strong>Note</strong> : If you are not able to see waveform, you can right click and select <b>zoom in/zoom out/zoom full</b> as shown in the above figure.</em></p>
</blockquote>
</ul>
<br />
<p align=center><b>…BestWishes!…</b></p><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-1-b--sequential-circuit" id="task-1-b--sequential-circuit">Task 1 B : Sequential Circuit</a></h1></center>
<hr>
<b>Problem Statement :</b> Design a 3-bit synchronous counter for sequence : <b>6➡3➡5➡7➡2➡1</b>, using <b>T flip-flops</b>. The unused states are 0 & 4.
<hr>
<p><b>Description :</b><div align="justify" class="main"> <a name = "Resources"></a> In this task you will be designing a 3-bit synchronous counter for the count sequence 6➡3➡5➡7➡2➡1➡6. This counter is designed using T Flip Flops and these are <b>positive edge triggered</b> Flip Flops. So, the count sequence is changed on the positive edge of the clock. For this 3-bit counter, 0 and 4 are the unused states. Whenever these states (0 or 4) are encountered, the counter should go to 6 and start counting.</div></p>
<blockquote>
<p><em><strong>Note</strong> : You are only allowed to modify the code/ block diagram wherever it is mentioned to do so. Modifying the restricted blocks of code/ block diagram will result in Zero Marks and/ or disqualification from the competition.</em></p>
</blockquote>
<hr>
Project File : <u><a href="md_files/task_1/./project_files/seq_ckt.zip" download>Download TASK 1 B</a></u>
<hr>
<p><b>Resources :</b> <a name = "Resources1"></p>
<ul>
<li><u><a href="https://www.javatpoint.com/t-flip-flop-in-digital-electronics" target="_blank">T Flip Flop</a></u></li>
<li><u><a href="https://www.tutorialspoint.com/digital_circuits/digital_circuits_counters.htm" target="_blank">Counters</a></u></li>
<li><u><a href="https://www.geeksforgeeks.org/self-starting-counter/" target="_blank">Self Starting Counter</a></u></li>
<li><u><a href="https://community.intel.com/t5/Intel-Quartus-Prime-Software/How-do-I-split-a-bus-into-individual-signal-lines/td-p/168437" target="_blank">Create 3-bit bus from each OUTPUT pin Q of T Flip Flop</a></u></li>
<li>Converting Verilog file to Block Diagram</li><br>
<center><iframe id="ytplayer" type="text/html" width="640" height="360"  src="https://www.youtube.com/embed/wBThTwBCkP4?autoplay=1&origin=http://example.com"  frameborder="0"></iframe></center>
</ul>
<hr />
<p><b>Steps :</b></p>
<ol>
<li><p align="justify" class="main">Open <b>seq_ckt.qpf</b> (Quartus Prime Project File) located in the seq_ckt folder. Quartus Prime might take some time to load depending on the configuration of your PC. Once the project file is opened in Quartus Prime your Quartus window will look like the image shown below :</p><a name = "SD"></a></li>
<p><img src="md_files/task_1/./Task_1_B/seq_ckt1.png"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<li><p align="justify" class="main">On the top left corner “Project Navigator” window shows the compilation <b>Hierarchy</b> of the project. Click on the dropdown menu and select <b>Files</b> view as shown in the image below.</p></li><br />
<p align="center">
  <img src="md_files/task_1/./Task_1_B/seq_ckt2.png">
</p>  
<li><p align="justify" class="main">You will find 2 files already present in the project folder : 
T_ff.v (Verilog HDL file) and seq_block.bdf (Block Design File).</p> </li>
<blockquote>
<p><em><strong>Note</strong> : These two files are pre added to the project by e-Yantra team.</em></p>
</blockquote>
<li><p align="justify" class="main">The first file is T_ff.v (Verilog HDL file). Double click on it to edit. You’ll find prewritten code where the module is defined. Edit this file to design a T Flip Flop which is <b>positive edge triggered</b>. Do not make any changes to the module declaration.</p></li>
<blockquote>
<p><em><strong>Note</strong> :To verify T Flip Flop design, you can use <b>University Program VWF</b> method (refer Task 0).</em></p>
</blockquote>
<li><p align="justify" class="main">Once design is successfully created, create a Symbol file for T Flip Flop.</p></li>
<li><p align="justify" class="main">Now open <b>seq_block.bdf</b> (Block Design File) to create a synchronous counter for the given sequence. In the seq_block.bdf file Inputs and Outputs are predefined, do not make any changes to these PORTS. Refer below image to design 3-bit synchronous counter using T Flip Flops.</p></li>
<p align="center">
  <img src="md_files/task_1/./Task_1_B/seq_ckt3.png">
</p>
<li><p align="justify" class="main">We will add the symbols of T Flip Flop created previously and connect the CLK pin of each Flip Flop to the predefined Input Clock PORT. </p> </li>
<li><p align="justify" class="main">In the above image, you can see that the T input pin of each T Flip Flop is connected to some combinational circuit. You are required to design these circuits for the required count sequence.</li> 
<blockquote>
<p><em><strong>IMP</strong> : When designing the counter, make sure to include the unused states (0 and 4) in the design. Whenever 0 or 4 are encountered, the next state of the counter should be 6. So, (0 or 4)➡6➡3➡5➡7➡2➡1➡6➡3➡5➡7➡2➡1➡6.</em></p>
</blockquote>
<li><p align="justify" class="main">You can use logic gate symbols available in Quartus to create combinational circuits. Click on <b>Symbol Tool > primitives > logic</b> as shown below.</p></li>
<p align="center">
  <img src="md_files/task_1/./Task_1_B/seq_ckt4.png">
</p>
<li><p align="justify" class="main">Finally, connect all the 3 outputs of T FLIP FLOP to the 3-bit predefined bus using Orthogonal Bus Tool. Refer to the Resources section. </p> </li>
<blockquote>
<p><em><strong>Note</strong> : Before proceeding further, make sure that the instance names (Eg: inst, inst1,...) of each symbol in the block diagram file are different from each other or else it would throw an error.</em></p>
</blockquote>
<li><p align="justify" class="main">Once all the connections are successfully done, generate the Verilog HDL file from the seq_block.bdf file. To do so, while seq_block.bdf is open click on <b>File > Create/ Update > Create HDL Design File From Current File > Select Verilog HDL > OK.</b></p> </li>
<blockquote>
<p><em><strong>Note</strong> : Generate Verilog HDL file after completing the whole design. If you change anything in the block diagram file you have to again create a Verilog HDL file.</em></p>
</blockquote>
<li><p align="justify" class="main">Now seq_block.v is created and you can find this file in the seq_ckt folder in Windows File Manager. Rename this file to <b>seq_block_verilog.v</b></p> </li>
<li><p align="justify" class="main">We need to add this file to our project. Right Click on the <b>Files</b> symbol under <b>Project Navigator > Add/ Remove Files in Project > Click on 3 dots > Select seq_block_verilog.v file > Open > Apply > OK.</b></p> </li>
<li><p align="justify" class="main">Double click on the file added in the previous step. Now change the module name. Module name should be the same as file name i.e. <b>seq_block_verilog. Do not make any other changes.</b></p> </li>
<p><b>Before :</b></p>
<pre><code class="language-verilog">module seq_block(
  CLK,
  Y
);
</code></pre>
<p><b>After :</b></p>
<pre><code class="language-verilog">module seq_block_verilog(
  CLK,
  Y
);
</code></pre>
<p><a name = "SD13"></a></p>
<blockquote>
<p><em><strong>Note</strong> : Follow the steps correctly and make sure that file/module names are exactly as described in above steps. Slight mistakes might lead to compilation errors.</em></p>
</blockquote>
<li><p align="justify" class="main">Now the next step is to make the seq_block_verilog.v file as <b>Top-Level Entity</b>. <b>Right click on the seq_block_verilog.v file > Set as Top-Level Entity.</b></p></li>
<li><p align="justify" class="main">Compile your design : <b>Processing > Start Compilation</b>. Finally Run the RTL simulation. <b>Tools > Run Simulation Tool > RTL Simulation</b>. A new window will pop up after a few seconds and you will be able to see the results of your design in <b>ModelSim</b> Software. If your design is correct then you will see <b>Congratulations</b> message in the transcript (bottom section of ModelSim).</li>
<p align="center">
  <img src="md_files/task_1/./Task_1_B/seq_ckt6.png">
</p> 
<p>Else you will see an <b>Error</b> message in the transcript.</p>
<p align="center">
  <img src="md_files/task_1/./Task_1_B/seq_ckt7.png">
</p> 
<p>You can also check waveforms and verify/debug your design.</p>
<p><img src="md_files/task_1/./Task_1_B/seq_ckt5.png"
         alt="error"
         style="float: center; margin-center: 10px;" /></p>
<p>When <b>Output (Y)</b> and <b>Expected Output (exp_out)</b> match, there will be no errors in the design.</p>
<blockquote>
<p><em><strong>Note</strong> : If you are not able to see waveform, you can right click and select <b>zoom in/zoom out/zoom full</b>.</em></p>
</blockquote>
</ul>
<br />
<p align=center><b>…BestWishes!…</b></p><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-1-c--finite-state-machine" id="task-1-c--finite-state-machine">Task 1 C : Finite State Machine </a></h1></center>
<hr>
<b>Problem Statement :</b> Design a Finite State Machine in Verilog HDL to detect sequence/pattern <b>1094</b>, which is a sequence of four <b>decimal</b> numbers (1,0,9,4).
<hr>
<p><b>Description :</b><div align="justify" class="main"> <a name = "Resources"></a> In this task you will be designing a Finite State Machine (Sequence/Pattern Detector) using Verilog HDL to detect sequence 1094. The input to your design will be any random stream of <b>decimal</b> numbers from <b>0-9</b> (Eg: 1830249754810). You’ll design a FSM which detects the pattern <b>1094</b>, whenever this pattern is detected the output becomes HIGH. Step by step procedure is discussed below.</div></p>
<blockquote>
<p><em><strong>Important</strong> : Your FSM design should work on the positive edge of the clock as shown in the below images.</em></p>
</blockquote>
<p><img src="md_files/task_1/./Task_1_C/1.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<p><img src="md_files/task_1/./Task_1_C/2.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<blockquote>
<p><em><strong>Note</strong> : You are only allowed to modify the code/ block diagram wherever it is mentioned to do so. Modifying the restricted blocks of code/ block diagram will result in <strong>Zero Marks</strong> and/ or <strong>disqualification</strong> from the competition.</em></p>
</blockquote>
<hr>
Project File : <u><a href="md_files/task_1/./project_files/fsm.zip" download>Download TASK 1 C</a></u>
<hr>
<p><b>Resources :</b> <a name = "Resources1"></p>
<ul>
 <li><u><a href="https://www.tutorialspoint.com/digital_circuits/digital_circuits_finite_state_machines.htm" target="_blank">Mealy and Moore State Machine</a></u></li>
</ul>
<hr />
<p><b>Steps :</b></p>
<ol>
<li><p align="justify" class="main">Open fsm.qpf (Quartus Prime Project File) located in the fsm folder. Quartus Prime might take some time to load depending on the configuration of your PC.</p></li> 
<li><p align="justify" class="main">You will find the fsm.v Verilog HDL file already added to the project.</p></li>
<blockquote>
<p><em><strong>Note</strong> : This file is pre-added to the project by the e-Yantra team.</em></p>
</blockquote>
<li><p align="justify" class="main">Double click on it to edit. You’ll find prewritten code where the module is defined. Edit this file to design the required State Machine. Use Verilog case statement to design and write your code such that Quartus Generates a State Machine. For that, you will have to properly declare State Variables of the State Machine and also perform State Assignments correctly.</p></li>
<li><p align="justify" class="main">Compile your design. <b>Processing > Start Compilation.</b></p></li>
<li><p align="justify" class="main">Now you can view a graphical representation of your designed State Machine in Quartus. <b>Tools > Netlist Viewers > State Machine Viewer.</b></p></li>
<p><img src="md_files/task_1/./Task_1_C/3.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<blockquote>
<p><em><strong>Note</strong> : The above State Machine is not for detecting the sequence 1094. Also, this graphical State Machine will be generated in Quartus only if your Verilog HDL code is written in a way that Quartus understands it as a State Machine.</em></p>
</blockquote>
<li><p align="justify" class="main">You can compare the State Machine which Quartus generated and the self designed State Machine. You can edit your Verilog code and repeat the above steps till the desired State Machine is generated.</p></li>
<li><p align="justify" class="main">Finally Run the RTL simulation. <b>Tools > Run Simulation Tool > RTL Simulation</b>. A new window will pop up after a few seconds and you will be able to see the results of your design in ModelSim Software. If your design is correct then you will see a <b>Congratulations</b> message in the transcript. Else you will see an <b>Error</b> message in the transcript.</p></li>
<li><p align="justify" class="main">You can also check waveforms and verify/debug your design.</p></li>
<p><img src="md_files/task_1/./Task_1_C/4.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<p>When <b>Output(Y)</b> and <b>Expected Output(exp_out)</b> match, there will be no errors in the design.</p>
</ol>
<p align=center><b>…BestWishes!…</b></p><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-1-d--frequency-scaling-and-pulse-width-modulation" id="task-1-d--frequency-scaling-and-pulse-width-modulation">Task 1 D : Frequency Scaling and Pulse Width Modulation </a></h1></center>
<hr>
<b>Problem Statement :</b> To scale down the 50Mhz Clock Frequency to 1Mhz and implement Pulse Width Modulation on it.
<hr>
<p><b>Description :</b><div align="justify" class="main"> <a name = "Resources"></a> In this task you will be designing a Frequency Scaling and Pulse Width Modulation block which has a 50Mhz clock and 8-bit Duty cycle as inputs. It has one <b>single output</b> which can generate a <b>variable duty cycle pulse width modulated signal with frequency of 1Mhz. </b></div></p>
<p>E.g.<br />
Input clk = 50Mhz
Input Duty Cycle = 50%
Output : </p>
<p><img src="md_files/task_1/./Task_1_D/1.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<p>Input clk = 50Mhz
Input Duty Cycle = 10%
Output : </p>
<p><img src="md_files/task_1/./Task_1_D/2.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<hr>
Project File : <u><a href="md_files/task_1/./project_files/PWM.zip" download>Download TASK 1 D</a></u>
<hr>
<p><b>Resources :</b> <a name = "Resources1"></p>
<ul>
 <li><u><a href="https://www.analogictips.com/pulse-width-modulation-pwm/" target="_blank">PWM</a></u></li>
 <li><u><a href="https://www.youtube.com/watch?v=2XjqS1clY_E" target="_blank">What is Pulse Width Modulation</a></u></li>
 <li><u><a href="https://www.youtube.com/watch?v=5nwNKPs2gco" target="_blank">How PWM Works</a></u></li>
 <li><u><a href="https://www.seeedstudio.com/blog/2020/06/16/basic-electronics-pulse-width-modulationpwm-and-arduino-applications/" target="_blank">PWM Applications</a></u></li>
</ul>
<hr />
<p><b>Steps :</b></p>
<ol>
<li><p align="justify" class="main">Open the project file PWM_Generator.qpf which you have already downloaded from the above given link.</p></li> 
<li><p align="justify" class="main">You will find the PWM_Generator.v Verilog HDL file already added to the project.</p></li>
<p><img src="md_files/task_1/./Task_1_D/3.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<li><p align="justify" class="main">Double click on it to edit. You’ll find prewritten code where the module is defined. Read the comments provided in the PWM_Generator.v file properly. Edit this file to design a  Frequency Scaling and Pulse Width Modulation module. </p></li>
<p><img src="md_files/task_1/./Task_1_D/4.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<p><b>Hint : </b></p>
<ol>
<li>First think how the input frequency of 50 Mhz can be scaled down to 1Mhz. (Think of a counter that can be used to achieve the desired output frequency).</li>
<li>Duty cycle is 8 bit and it can have values between 0 - 100%. Think how this percentage input can be related to the on/off time of the signal generated in hint 1.</li>
<li>To summarize, you are required to generate a PWM signal with variable duty cycle and output it on <b>PWM_OUT</b> signal. Use the <b>DUTY_CYCLE</b> input to vary the duty cycle (consider this as a variable whose value will be given externally). This PWM_OUT signal should be of <b>1MHz</b> frequency.</li>
</ol>
<blockquote>
<p><em><strong>Note</strong> : The duty cycle will have value with a step size of 10% for simplicity in this task.</em> </p>
</blockquote>
<li><p align="justify" class="main">Once you are done writing the verilog code. Compile your design. <b>Processing > Start Compilation.</b></p></li>
<li><p align="justify" class="main">Once you are done with the compilation with no error, proceed with the RTL simulation.</p></li>
<li><p align="justify" class="main">If your design is correct you will see a <b>congratulation your design works fine</b> message at the transcript window. Else you will see an Error message in the transcript.</p></li>
<li><p align="justify" class="main">You can also check waveforms and verify/debug your design.</p></li>
<p><img src="md_files/task_1/./Task_1_D/5.jpg"
        alt="project file"
        style="float: center; margin-center: 10px;" /></p>
<blockquote>
<p><em><strong>Note</strong> : Team can also use the .vwf technique to debug the code. But final code should simulate on modelsim with a proper transcript message i.e: Congratulations your design works fine.</em></p>
</blockquote>
<p align=center><b>…BestWishes!…</b></p><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-2" id="task-2">Task 2</a></h1></center>
<hr />
<center>Welcome to Task 2 of Soil Monitoring Bot</center>
<hr />
<div align="justify" class="main">The objective of this task is to study Analog to Digital Converter (ADC) and UART (Universal Asynchronous Receiver Transmitter) communication protocol.
Team then implements the given tasks in Quartus Prime and does the RTL simulation in Modelsim.</div>
<hr>
<b>Task 2 is divided into 2 sub-tasks:</b>
<hr>
<ol type="A">
<li><div align="justify" class="main"><b>ADC :</b> The aim is to design a control module which will communicate with on board ADC (Analog to Digital Converter) and fetch the digital output.</div></li><br>
<li><div align="justify" class="main"><b>UART :</b> The aim is to design a UART (Universal Asynchronous Receiver Transmitter) Transmitter with parameters described in the problem statement.</div></li><br>
</ol>
<p align="justify" class="main">You will find separate sections for each sub-task where a brief introduction and the problem statement is defined.</p>
<p align=center><b>…BestWishes!…</b></p>
<style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}

</style>
<center><h1><a class="header" href="#task-2-a--analog-to-digital-converter-adc" id="task-2-a--analog-to-digital-converter-adc">Task 2 A : Analog to Digital Converter (ADC)</a></h1></center>
<hr>
<center><h2><a class="header" href="#1-introduction" id="1-introduction">1. Introduction</a></h2></center>
<hr>
<p align="justify" class="main">
In this theme, we will be using the De0 Nano development board which contains an  ADC128S022  low  power,  eight-channel  CMOS 12-bit analog-to-digital converter.  This ADC provides conversion throughput rates 
of 50 ksps to 200 ksps.  It can be configured to accept up to eight input signals at inputs IN0 through IN7.  These eight input signals are connected to the 2x13 header, as 
shown in figure below.  The remaining I/Os of the 2x13 header are a DC +3.3V (VCC33), a GND and 13 pins, which are connected directly to the Cyclone IV E device.
<blockquote>
<p><em><strong>Important :</strong> Read <a href="md_files/task_2/./Task_2_A/Using_DE0-Nano_ADC.pdf">Using DE0-Nano ADC</a> as this document contains necessary information for successfully completing this task. This is <strong>mandatory</strong>.</em> </p>
</blockquote>
<p align="center">
  <img src="md_files/task_2/./Task_2_A/ADC_Wiring.png">
</p>
<p align="justify" class="main">
In this task, we will be designing a <b>3-channel ADC Control module</b> which will send channel addresses to on-board ADC128S022 and fetch digital data of analog value present on that corresponding channel. The on-board ADC128S022 will convert it to its equivalent 12-bit digital value which 
can be read by the FPGA (using ADC Control module).</p>
<p align="justify" class="main">
We  will  be  communicating  with  the  ADC128S022  using  SPI  Protocol. It operates in a 16 cycle frame. The user is required to provide the SCLK, CS and DIN to 
the ADC128S022 and capture the DOUT signal as it is serially transmitted.</p>
<p align="center">
  <img src="md_files/task_2/./Task_2_A/Timing_diagram.png">
</p>
<p align="justify" class="main">
The  DOUT  signal  provides  the  12-bit  converted  value  of  the  selected channel.  On power-up,  channel  0  is  selected by default, while <b>subsequent reads  
will  use  the  address provided in the previous operational frame</b>.  The data bits are transmitted in descending order, such that the highest-order bit is delivered first.  It is 
captured by the user on the rising edge of SCLK.</p>
<p align="justify" class="main">
The DIN  signal is used to select the channel to be converted in the following frame. It is delivered in descending order, and is captured by the ADC128S022 on the positive 
edges of SCLK. In order to avoid potential race conditions, the user should <b>generate DIN on the negative edges of SCLK</b>.</p>
<p align="justify" class="main">
CS should be lowered on the first falling edge of SCLK and raised on the last rising edge  of  an  operational  frame.  The  SCLK  frequency  is  limited  to  a  
range  of  0.8  to 3.2 MHz in which the ADC will function correctly.</p>
<hr>
<center><h2><a class="header" href="#2-interpretation-of-adc-output-and-analog-input" id="2-interpretation-of-adc-output-and-analog-input">2. Interpretation of ADC output and Analog Input</a></h2></center>
<hr>
<p align="justify" class="main">
ADC128S022 outputs  a  12-bit  value  based  on  the  analog voltage  at  its  channel. ADC  output  of <b>000000000000</b> corresponds to <b>0 V</b> and an output of <b>111111111111</b> corresponds to <b>3.3 V</b> (the  reference  voltage  of  the  ADC128S022  is  3.3 V,  hence  it's  maximum  digital output is for 3.3V).</p><br>
Hence,<br>  
<p>Maximum Input voltage = 3.3 V<br></p>
<p>Highest Output value from ADC128S022 in decimal = 4095 (i.e. 111111111111 in binary)<br></p>
<p>Voltage represented per LSB in Output (Resolution) = 3.3 V/4095 = <b>0.805 mV</b><br></p>
<p align="justify" class="main">
Now,  we  know  the  relation  between  the  ADC128S022 output  and  Voltage.  By simply multiplying the above value i.e. Resolution with the ADC128S022 output (in decimal), we can calculate the voltage at 
the chosen input channel of the ADC.</p><br>
<p><b>Example :</b></p>
<p align="justify" class="main"><i>Suppose the output of ADC is '100011111100' (2300 in decimal) then, </i></p> 
<p align="justify" class="main"><i>Analog Input = 0.805 mV*2300 = 1.85 V</i></p>
<p align="justify" class="main"><i>Now suppose, analog input is 2.5 V then,</i></p>
<p align="justify" class="main"><i>ADC output = 2.5/0.805 mV = 3105 in decimal = '110000100001' in binary.</i></p> 
<p align="justify" class="main">
<i>Now, you know how to convert the analog input voltage to corresponding 12-bit digital output and vice-versa.</i></p><br>
<hr>
<center><h2><a class="header" href="#3-problem-statement" id="3-problem-statement">3. Problem Statement</a></h2></center>
<hr>
<p align="justify" class="main">
In this task, you will be designing a control module which controls the on-board ADC.
Basically, this "control module" sends necessary commands to the on-board ADC which is ADC128S022 and fetches the digital output. Your designed control module should have following inputs and outputs :
</p>  
<table><thead><tr><th>Inputs</th><th>Outputs</th></tr></thead><tbody>
<tr><td>clk_50</td><td>adc_cs_n</td></tr>
<tr><td>dout</td><td>din</td></tr>
<tr><td>-</td><td>adc_sck</td></tr>
<tr><td>-</td><td>d_out_ch5, d_out_ch6, d_out_ch7 (12-bit)</td></tr>
<tr><td>-</td><td>data_frame (optional)</td></tr>
</tbody></table>
<ol>
<li><strong>clk_50</strong> : This is 50MHz clock input to the adc control module. All other signals must be synchronized w.r.t this clock.</li>
<li><strong>dout</strong> : This is converted binary data which is received serially by adc control module. This is the digital output from ADC128S022 (outputted serially), so your designed module reads this serial data and outputs 12-bit data (parallel data) on d_out_chX output bus.</li>
<li><strong>adc_cs_n</strong> : Chip Select pin. When low selects the on-board ADC128S022.</li>
<li><strong>din</strong> : This output is used to give <strong>ADC_ADDR</strong> input to on-board ADC128S022. Refer <a href="http://www.ti.com/lit/ds/symlink/adc128s022.pdf">Datasheet</a> for more information. <strong>Use channels 5, 6 &amp; 7</strong>.</li>
<li><strong>adc_sck</strong> : This output is given as input to ADC128S022 and it serves as a device clock for the ADC128S022. <strong>This clock signal should be 2.5MHz</strong>.</li>
<li><strong>d_out_chX</strong> (X = 5,6,7) : 12-bit binary output for channel X i.e. for ADC channel 5 the converted binary output will be available at d_out_ch5. </li>
<li><strong>data_frame</strong> : This is a 2-bit bus which is used only to represent 16-cycle operational frame. This is optional, but it is recommended to use this signal for better visualization of signals.</li>
</ol>
<blockquote>
<p><em><strong>Important :</strong></em></p>
<ul>
<li><em>For this task <strong>adc_sck = 2.5MHz</strong>, <strong>ADC channels = 5, 6 &amp; 7</strong> should be followed strictly.</em></li>
<li><em>You are not allowed to use any code or part of the code which is available online.</em></li>
<li><em>You are not allowed to use Nios architecture /IP blocks.</em></li>
<li><em>You must only refer <a href="md_files/task_2/./Task_2_A/Using_DE0-Nano_ADC.pdf">Using DE0-Nano ADC</a>.</em></li>
<li><em>Additionally you can also refer to <a href="http://www.ti.com/lit/ds/symlink/adc128s022.pdf">ADC128S022 datasheet</a>.</em></li>
</ul>
</blockquote>
<hr>
Project File : <u><a href="md_files/task_2/./project_files/adc_control.zip" download>Download TASK 2 A</a></u>
<hr>
<p><b>Steps :</b> </p>
<ol>
<li><p align="justify" class="main">Open <b>adc_control.qpf</b>. You will find <b>adc_control.v</b> file where module is defined. <b>Do not make any changes to input and output ports</b>. Firstly, without writing any logic, perform <b>Analysis & Synthesis (Ctrl+K)</b>. Now, Run <b>RTL Simulation</b>. You will see some waveforms in ModelSim window, these are the expected outputs.</p><a name = "SD"></a></li>
<li><p align="justify" class="main">Now, implement adc control module which outputs correct <b>din & adc_sck</b> signals, reads <b>dout</b> correctly and outputs the correct 12-bit data on correct output bus <b>d_out_chX</b>.
You can create other verilog files in the project but <b>adc_control.v should be the Top Level Entity</b>.</p><a name = "SD"></a></li>
<p>Refer below image to write logic for 3-channel ADC control module.</p>
<p align="center">
  <img src="md_files/task_2/./Task_2_A/wave_table.png">
</p>
<blockquote>
<p><em><strong>Note :</strong> In above image clock is actually <strong>adc_sck</strong> and data_ch5 = d_out_ch5 (similarly for other two outputs). Open the image in New Tab to view it better.</em></p>
</blockquote>
<blockquote>
<p><em><strong>Important Reminder :</strong> For this task <strong>adc_sck = 2.5MHz</strong>, <strong>ADC channels = 5, 6 &amp; 7</strong> should be followed strictly.</em></p>
</blockquote>
<li><p align="justify" class="main">After completing, run <b>RTL Simulation</b>. Actual output should match desired output. For Eg : <b>adc_sck</b> is <b>actual output</b> and <b>adc_sck_exp</b> is the <b>desired or expected output</b>.
 You can also check ModelSim Transcript window for "No errors" or "Errors" message.</p><a name = "SD"></a></li>
</ol>
<br />
<p align=center><b>…BestWishes!…</b></p><style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}

</style>
<center><u> <h2><a class="header" href="#" id=""> </a></h2></u></center>
<center><h1><a class="header" href="#task-2-b--universal-asynchronous-receiver-transmitter-uart" id="task-2-b--universal-asynchronous-receiver-transmitter-uart">Task 2 B : Universal Asynchronous Receiver-Transmitter (UART) </a></h1></center></u>
<hr>
<h2><a class="header" href="#center1-introductioncenter" id="center1-introductioncenter"><center>1. Introduction</center></a></h2>
<hr>
<h3><a class="header" href="#center11----universal-asynchronous-receiver-transmitter-protocolcenter" id="center11----universal-asynchronous-receiver-transmitter-protocolcenter"><center>1.1    Universal Asynchronous Receiver-Transmitter Protocol</center></a></h3>
<p align="justify" class="main">
Universal Asynchronous Receiver-Transmitter (UART) is one of the simplest and 
oldest forms
of  device-to-device  digital  communication.    UART  is  a  serial  
communication  protocol  that
performs  parallel  to  serial  data  conversion  at  the  transmitter  side  
and  serial  to  parallel  data
conversion at the receiver side.</p>
<p align="justify" class="main">
UART transmitter and receiver works asynchronously, which means there is no 
clock signal
to synchronize the output of bits from the transmitting UART to the sampling of 
bits by the
receiving UART. Instead of a clock signal, the transmitting UART adds Start and 
Stop Bits to
the Data Packet being transferred.  These bits define the beginning and end of 
the Data Packet
so the receiving UART knows when to start reading the bits. When the receiving 
UART detects
a Start Bit, it starts to read the incoming bits at a specific frequency known 
as the baud rate.</p>
<h3><a class="header" href="#center12----working-of-uartcenter" id="center12----working-of-uartcenter"><center>1.2    Working of UART</center></a></h3>
<p align="justify" class="main">
One UART device consists of two parts : the first is Transmitter and the other is Receiver. 
It consists of two lines for data transmission, RX and TX, one in each direction as shown in the below figure.</p>
<p align="center">
  <img src="md_files/task_2/./Task_2_B/Diagram.png">
</p>
<h4><a class="header" href="#121----data-packet" id="121----data-packet">1.2.1    Data Packet</a></h4>
<p align="justify" class="main">
The  UART  devices  receive  and  transmit  the  data  in  serial  manner.  
The  communication
takes place in a particular data format i.e the data is sent and received in a 
Data Packet.  Each
Data  Packet  consists  of  a  Start  Bit  followed  by  Data  Bits  (usually  5 
 to  9-bits  long)  and  then
Parity Bit and at the end is the Stop Bit.  The figure below shows the structure of 
the Data Packet
used in UART communication.</p>
<p align="center">
<img src="md_files/task_2/./Task_2_B/UART-Communication.jpg">
</p> 
<ul>
<li>Start Bit</li>
<p align="justify" class="main">
When  the  transmitter  is  not  sending  any  data  the  transmission  line  
is  held  at  a  high
voltage  level  that  is  at  logic  ’1’.   To  start  the  transfer  of  data  
the  UART  Transmitter
pulls down the voltage to logic ’0’ for one clock cycle.  When the UART 
Receiver detects
this change from logic ’1’ to logic ’0’ it starts sampling the main Data Bits 
at a particular
interval.   This  transition  from  high  to  low  for  one  clock  is  
indicated  as  the  Start  Bit
period.</p>
<li>Data Bits</li>
<p align="justify" class="main">
Once the Start Bit is detected the data that comes after it in the Data Packet 
is the actual
data.  Its length can be up to 5-bits to 9-bits long.  In this task we 
will be using a
8-bit long data frame.  In most cases, the <b>data is sent with the least 
significant bit first</b>.</p>
<li>Parity Bit</li>
<p align="justify" class="main">
Parity Bit is used to check if the data that comes to the UART Receiver of one device is the same as the data that is sent by the UART Transmitter of another device. 
Bits can be changed by electromagnetic radiation, mismatched baud rates, or long distance data transfers. 
Parity Bit is added after the Data Bits in the Data Packet. 
The Parity Bit can be 0 (even parity) or 1 (odd parity) depending upon the number of ’1’ in the data frame, if there are even numbers of 1 in the data frame then it is even parity or else it is odd. 
In this task, we will not use the Parity Bit in the data frame. </p>
<li>Stop Bit</li>
<p align="justify" class="main">
This bit marks the end of the Data Packet, as we know that the transmission 
line is pulled
down from high to low to indicate the Start Bit, so at the end of the Data Packet 
we have to
make the transmission line high again.  The Stop Bit is always high.</p>
</ul>
<h4><a class="header" href="#122----configuring-the-uart" id="122----configuring-the-uart">1.2.2    Configuring the UART</a></h4>
<p align="justify" class="main">
Now that we have seen the structure of the Data Packet that is used for 
serial communication between two UART devices, let us now take a look at 
some important parameters that need to be considered while transmitting and receiving the data. 
These parameters must be the same for both the UART devices that are communicating with each 
other because there is no clock involved while the communication takes place (asynchronous communication). 
There are five parameters that we will take into consideration for defining the communication method.</p>
<ul>
<li>Baud Rate</li>
<p align="justify" class="main">
The Baud Rate will specify the speed of the data that is sent over the serial 
line between
the  transmitter  and  receiver.   It’s  usually  expressed  in  units  of  
bits  per  second  (bps).   This  parameter  can  be  used  to  calculate  how  long  a  single  
bit  will  last  while
transmitting. This value determines how long the transmitter holds a serial line 
high/low
or at what period the receiving device samples its 
line.  One  of the more common baud
rates are 9600, 38400, 57600, and 115200.</p>
<p align="justify" class="main">
Assume that we select a baud rate of 115200 for transmitting and receiving the 
data, and
the clock frequency used in UART transmitter and receiver is 50MHz.  Then the 
duration
of a single bit and number of clock cycles that will be passed during this 
period can be
calculated as per the below formula. 
<blockquote>
<p><em><strong>Note :</strong> The clock used in UART Transmitter and Receiver is specifically for their internal operation and <b>not for transmission between them</b>.</em> </p></p>
</blockquote>
<p>Duration Of Bit = 1/BaudRate = 1/115200 ≈ 8680ns </p>
<p>Clocks Per Bit = Duration Of Bit/Time Period of Clock = 8680ns/20ns = 434</p>
<p>OR</p>
<p>Clocks Per Bit = Clock Period/BuadRate = 50M/115200 ≈ 434</p>
<p>Clock Per Bit represents the clock cycles that a single bit must remains on the 
serial line.</p>
<li>Number of Data Bits</li>
<p align="justify" class="main">
This parameter defines the number of data bits in the data packet between the 
Start and
Stop  bit. We  will
consider 8-bits of data in our data packet for this task.</p>
<li>Parity Bit</li>
<p align="justify" class="main">
The parity bit in the data frame of the UART communication tells the receiving 
device
if there is any error in the Data Bits.  The parity mode can be set for even 
parity or odd parity. In this task parity bit is not used.</p>
<li>Stop Bit</li>
<p align="justify" class="main">
The Stop Bits are at the end of the data frame and indicate the end of that 
frame for
the  receiver. There  are  many  standards  where  we  can  use  0,  1  or  2  
Stop  Bit  according  to
the distance or environment in which UART communication takes place.
In this task we will use 2 Stop Bits in our Data Packet.</p>
<p><strong>Final UART parameters for this task :</strong></p>
<table><thead><tr><th>Parameter</th><th>Value</th></tr></thead><tbody>
<tr><td>Baud Rate</td><td>115200</td></tr>
<tr><td>No of Data Bits</td><td>8-bits</td></tr>
<tr><td>Parity Bit</td><td>None</td></tr>
<tr><td>Stop Bit</td><td>2-bits</td></tr>
</tbody></table>
<br>
<h3><a class="header" href="#center13----serial-data-transmission--receptioncenter" id="center13----serial-data-transmission--receptioncenter"><center>1.3    Serial Data Transmission & Reception</center></a></h3>
<p align="justify" class="main">
The below diagram shows the serial data that UART Transmitter transmits on the 
transmission
line from the Start Bit to the Stop Bit.  The diagram also shows the data 
received by the UART
Receiver and also indicates the position of sampling of Data Bits from the 
data packet.</p>
<p align="center">
<img src="md_files/task_2/./Task_2_B/uartsignal.png">
</p> 
<p align="justify" class="main">
Now, we have learnt about the working of transmitter and receiver along with the 
parameters
that need to be configured between them.</p>
<hr>
<h2><a class="header" href="#center2-problem-statementcenter" id="center2-problem-statementcenter"><center>2. Problem Statement</center></a></h2>
<hr>
<p align="justify" class="main">
In this task, you will be designing <b>UART Transmitter</b>. This UART Transmitter will have same parameters as described above.</p>
<table><thead><tr><th>Parameter</th><th>Value</th></tr></thead><tbody>
<tr><td>Baud Rate</td><td>115200</td></tr>
<tr><td>No of Data Bits</td><td>8-bits</td></tr>
<tr><td>Parity Bit</td><td>None</td></tr>
<tr><td>Stop Bit</td><td>2-bits</td></tr>
</tbody></table>
<p>The UART Transmitter should transmit &quot;SMxx&quot;, where xx are last two digits of your Team-ID.</p>
<p>For Eg :</p>
<ol>
<li>If your Team-ID is <strong>2673</strong> then your UART Transmitter should transmit <strong>&quot;SM73&quot;</strong>. </li>
<li>If your Team-ID is <strong>0507</strong> then your UART Transmitter should transmit <strong>&quot;SM07&quot;</strong>.</li>
<li>If your Team-ID is <strong>6000</strong> then your UART Transmitter should transmit <strong>&quot;SM00&quot;</strong>.</li>
</ol>
<blockquote>
<p><em><strong>Important :</strong></em> </p>
<ul>
<li><em>The clock input to UART transmitter module will be <strong>50 MHz</strong>.</em></li>
<li><em>Output of UART transmitter module will be <strong>tx</strong> signal which outputs &quot;SMxx&quot; serially.</em> </li>
<li><em>You can store &quot;SMxx&quot; string in a variable inside the UART transmitter verilog module.</em></li>
</ul>
</blockquote>
<p>So, the UART transmitter module will have following input and output :</p>
<table><thead><tr><th>Input</th><th>Output</th></tr></thead><tbody>
<tr><td>clk_50M</td><td>tx</td></tr>
</tbody></table>
<hr>
Project File : <u><a href="md_files/task_2/./project_files/uart.zip" download>Download TASK 2 B</a></u>
<hr>
<p><b>Steps :</b></p>
<ol>
<li><p align="justify" class="main">Open <b>sm_task2.exe</b> file which is present in the downloaded folder. Enter your Team-ID and click "Done". 
<b>Only enter the numeric part of the Team-ID i.e. if your Team-ID is SM#2673 then enter 2673 or if your Team-ID is SM#0100 then enter 0100</b>. 
Task wont be evaluated if this step is not followed.</p><a name = "SD"></a></li>
<p align="center">
  <img src="md_files/task_2/./Task_2_B/python_exe.jpg">
</p>
<li><p align="justify" class="main">Now open <b>uart.qpf</b>. You will find <b>uart.v</b> file where module is defined. 
<b>Do not make any changes to input and output ports</b>. 
Firstly, without writing any logic, perform <b>Analysis & Synthesis (Ctrl+K)</b>. Now, Run <b>RTL Simulation</b>. 
You will see some waveforms in ModelSim window, of these <b>tx_exp</b> signal is the expected output.</p><a name = "SD"></a></li>
<li><p align="justify" class="main">Now, implement UART transmitter module which outputs correct data on <b>tx</b> signal. 
You can create other verilog files in the project but <b>uart.v should be the Top Level Entity</b>.</p><a name = "SD"></a></li>
<p>Refer below image to implement a <strong>State Machine</strong> which outputs correct data on tx signal.</p>
<p align="center">
  <img src="md_files/task_2/./Task_2_B/wave1.png">
</p>
<blockquote>
<p><em><strong>Note :</strong></em></p>
<ul>
<li><em>Above image shows transmission of &quot;SM&quot; only.</em></li>
<li><em>Red part of the image shows the sequence of bits in correct order for transmitting &quot;SM&quot;.</em></li>
<li><em>Green part of the image can be used as a reference to design State Machine.</em></li>
<li><em>We can see that the 2 Stop Bits are due to <strong>STOP BIT</strong> state followed by <strong>IDLE</strong> state.</em></li>
<li><em>You are free to design a different state machine or complete the task without even implementing a state machine. It is recommended to design using state machine approach.</em></li>
</ul>
</blockquote>
<li><p align="justify" class="main">After completing, run <b>RTL Simulation</b>. Actual output should match desired output. The <b>tx</b> signal is <b>actual output</b> and <b>tx_exp</b> is the <b>desired or expected output</b>.
 You can also check ModelSim Transcript window for "No errors" or "Errors" message.</p><a name = "SD"></a></li>
<p align="justify" class="main">The <b>check</b> signal indicates the positions were there is a mismatch between tx and tx_exp.</p><a name = "SD"></a></li>
<p align="center">
  <img src="md_files/task_2/./Task_2_B/check.jpg">
</p>
<p align="justify" class="main">So, for correct output the check signal will always be <b>low</b> and "No errors" message is also displayed on ModelSim transcript.</p><a name = "SD"></a></li>
<p align="justify" class="main">Once the output is correct i.e. there are no check signal pulses, observe <b>time_err</b> signal. 
This signal indicates the timing error between tx and tx_exp.</p><a name = "SD"></a></li>
<p align="center">
  <img src="md_files/task_2/./Task_2_B/time_err.jpg">
</p>
<p align="justify" class="main">Ideally, this signal should also be <b>low</b> always and this will happen only when the "Bit Duration" is <b>8680 ns</b> (ideal value). 
So you must ensure that the width of the "time_err" pulses is as narrow as possible and ideally 0 i.e. no pulses. 
This becomes important if the design needs to be implemented on hardware.</p><a name = "SD"></a></li>
</ol>
<br />
<p align=center><b>…BestWishes!…</b></p><!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h1><a class="header" href="#task-3" id="task-3">Task 3</a></h1></center>
<hr />
<center>Welcome to Task 3 of Soil Monitoring Bot</center>
<hr />
<p>Task 3 is divided into 2 sub-tasks:</p>
<ol type="A">
<li><div align="justify" class="main"><b>Flex Printing & Block Making :</b> In this task you have to print the arena. </div></li><br>
<li><div align="justify" class="main"><b>Hardware Testing :</b> In this task instructions are given for testing the hardware provided in the robotic kit.</div></li><br>
<li><div align="justify" class="main"><b>Bot Building :</b> In this task you will build the SM robot. </div></li><br>
</ol><style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}

</style>
<center><h1><a class="header" href="#a-flex-printing--block-making" id="a-flex-printing--block-making">A. Flex Printing & Block Making</a></h1></center></u>
<hr>
<h2><a class="header" href="#instructions-for-flex-printing-" id="instructions-for-flex-printing-">Instructions for Flex Printing :</a></h2>
<p align="justify" class="main">Please download the <b>Soil_Monitoring_Bot_Arena.pdf</b> from <a href="md_files/task_3/./flex/Soil_Monitoring_Bot_Arena.pdf" target="_blank" download>here (TO BE UPDATED)</a>.</p>
<ul>
<li> <p align="justify" class="main">You must carry Soil_Monitoring_Bot_Arena.pdf file in any storage device to the vendor
who prints the flex sheet.</p></li>
<li> <p align="justify" class="main">Dimensions of the arena can be viewed in <b>.pdf</b> file by pressing <b>CTRL+D</b> in Adobe
Reader. For your reference and verification, the flex sheet to be printed should be of
dimension <b>7 x 7 sq feet (TO BE UPDATED)</b>.</p></li>
<li> <p align="justify" class="main">You must also print colour patches which can be downloaded from <a href="md_files/task_3/./flex/sm_color.pdf" target="_blank" download>here (TO BE UPDATED)</a>. Print these colour patches on the A4 size paper and 2 copies of each page.</p></li>
<li> <p align="justify" class="main">Team is <b>NOT</b> allowed to make any changes in the .pdf files provided. Any team making such
manipulations will be disqualified from the competition.</p></li>
</ul>
<h2><a class="header" href="#instructions-for-vendor-" id="instructions-for-vendor-">Instructions for Vendor :</a></h2>
<ul>
<li> <p align="justify" class="main">The vendor must print the arena directly from the <b>.pdf</b> file.</p></li>
<li> <p align="justify" class="main">The vendor <b>cannot</b> make any changes in the <b>.pdf</b> file provided for printing.</p></li>
<li> <p align="justify" class="main">If the vendor is using the <b>CMYK</b> color profile for printing, he/she must set the <b>K value</b> to <b>100</b> as that would give a perfect black color for the black lines of the arena.</p></li>
</ul>
<h2><a class="header" href="#general-instructions-for-keeping-flex-sheet-in-good-condition-" id="general-instructions-for-keeping-flex-sheet-in-good-condition-">General instructions for keeping flex sheet in good condition :</a></h2>
<ul>
<li> <p align="justify" class="main">Leave sheet open for about 30 minutes to dry in air after printing. After this, you can roll it
and bring it home.</p></li>
<li> <p align="justify" class="main">Do not fold the flex sheet. Always keep it rolled after using it.</p></li>
<li> <p align="justify" class="main">You will be using the printed flex sheet throughout the competition, so teams are advised
to store the rolled up flex sheet in a dry, safe place.</p></li>
</ul>
<h2><a class="header" href="#block-making-" id="block-making-">Block Making :</a></h2>
<ul>
<li> <p align="justify" class="main">In this task the team is also supposed to make 8 cube blocks.</p></li>
<li> <p align="justify" class="main">Each block should be of the dimension <b>5 x 5 x 5 cu. cm.(TO BE UPDATED)</b></p></li>
<li> <p align="justify" class="main">These blocks should be extremely light weight, hence making them using <b>thermocol</b> is recommended.</p></li>
<li> <p align="justify" class="main">After making these thermocol blocks, paste some ferromagnetic material on one side of each block. It should ideally cover one entire face of the cube. <b>Do not use magnets.</b></p></li>
<li> <p align="justify" class="main">Ferromagnetic materials (such as iron) are attracted to magnets which can be purchased from Hardware stores.</p></li>
<li> <p align="justify" class="main">Below are some of the examples (should be of ferromagnetic material) :</p></li>
<ul>
<li><a href="https://www.google.com/search?q=metal+washer&tbm=isch&ved=2ahUKEwjG3-P0hd7yAhWsAbcAHYt4BUgQ2-cCegQIABAA&oq=metal+wash&gs_lcp=CgNpbWcQARgAMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDoICAAQgAQQsQNQquYRWLXrEWCH9RFoAHAAeACAAXqIAbADkgEDMC40mAEAoAEBqgELZ3dzLXdpei1pbWfAAQE&sclient=img&ei=Q5YvYYayJKyD3LUPi_GVwAQ&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Metal Washer</a></li>
<li><a href="https://www.google.com/search?q=metal+flat+bracket&tbm=isch&ved=2ahUKEwjulumoh97yAhWGXn0KHcjuDqkQ2-cCegQIABAA&oq=metal+flat+brac&gs_lcp=CgNpbWcQARgAMgcIIxDvAxAnMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeOgUIABCABFDOEVjXFWCrJWgAcAB4AIABc4gBwgOSAQMwLjSYAQCgAQGqAQtnd3Mtd2l6LWltZ8ABAQ&sclient=img&ei=vZcvYa7ECoa99QPI3bvICg&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Metal Flat Bracket</a></li>
<li><a href="https://www.google.com/search?q=metal+caps&tbm=isch&ved=2ahUKEwiLzu2rh97yAhXOeX0KHbbHAK0Q2-cCegQIABAA&oq=metal+caps&gs_lcp=CgNpbWcQAzIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQ6BwgjEO8DECc6BggAEAgQHjoICAAQgAQQsQM6CwgAEIAEELEDEIMBUIK9EVjO5BFgpfIRaABwAHgAgAG6AYgB6w6SAQQyLjE0mAEAoAEBqgELZ3dzLXdpei1pbWfAAQE&sclient=img&ei=w5cvYcvgIM7z9QO2j4PoCg&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Bottle Caps</a></li>
</ul>
<li> <p align="justify" class="main">Teams can use other materials but it is extremely important that they are <b>very well attracted to magnets and light weight.</b></p></li>
<li> <p align="justify" class="main">These blocks will be picked and placed by the robot using <b>electromagnet</b> hence the above point is emphasized.</p></li>
<li> <p align="justify" class="main">After completing the above steps wrap 2 blocks with RED colour sheet, 2 blocks with GREEN colour sheet & 2 blocks with BLUE colour sheet. So you will have 6 coloured blocks and the remaining two blocks can be used as backup in case of accidental damage. 
Teams can make or purchase these coloured sheets but their colours should approximately match with the colour patches downloaded above.</p></li>
<p>Refer below image for better understanding.</p>
<p align="center">
  <img src="md_files/task_3/./flex/blocks.jpg">
</p>
</ul>
<h2><a class="header" href="#instructions-for-task-submission-to-be-updated" id="instructions-for-task-submission-to-be-updated">Instructions for Task Submission :(TO BE UPDATED)</a></h2>
<ul>
<li> <p align="justify" class="main">Print the arena on the flex sheet as per the instructions given.</p></li>
<li> <p align="justify" class="main">Place the coloured blocks and patches on the arena as shown below.</p></li>
<p align="center">
  <b>IMAGE (TO BE ADDED)</b>
</p>
<li> <p align="justify" class="main">Click a clear picture of your Arena with blocks and patches placed. Make sure that the entire arena is visible as shown in the above image.</p></li>
<li> <p align="justify" class="main">Name the image as 'task3.png' or 'task3.jpg' and add this image to a zip file named <b>SM#&lt;Team-ID&gt;_Task3.zip</b></p></li>
<li> <p align="justify" class="main">Upload this zip file on the portal, make sure that the size of zip file is below 5MB. Submitting unclear/rotated/cropped images will result in zero marks.</p></li>
</ul>
<style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}

</style>
<!-----------------------------------------------------------START-------------------------------------------------------------->
<center><h1><a class="header" href="#b-hardware-testing" id="b-hardware-testing">B. Hardware Testing</a></h1></center>
<hr>
<h3><a class="header" href="#component-list-" id="component-list-">Component list :</a></h3>
<table><thead><tr><th>Component</th><th>Specification</th><th>Datasheet</th></tr></thead><tbody>
<tr><td>De0-Nano</td><td>2-pin external power header (3.6-5.7V)</td><td><a href="https://www.terasic.com.tw/cgi-bin/page/archive_download.pl?Language=English&amp;No=593&amp;FID=75023fa36c9bf8639384f942e65a46f3">De0-Nano</a></td></tr>
<tr><td>N20 Motors</td><td>6V-600RPM</td><td>-</td></tr>
<tr><td>L9110s Motor Driver</td><td>Supply voltage: 2.5-12V, maximum operating current of 0.8A</td><td><a href="https://www.elecrow.com/download/datasheet-l9110.pdf">L9110s</a></td></tr>
<tr><td>2S li-ion battery</td><td>7.4 V</td><td>-</td></tr>
<tr><td>Line Follower Sensor</td><td>3 channel</td><td>-</td></tr>
<tr><td>Xbee s2c Module</td><td>Supply voltage: 2.1-3.3V, operating Current: 33-45mA</td><td><a href="https://www.digi.com/resources/documentation/digidocs/pdfs/90002002.pdf">xbee s2c</a></td></tr>
<tr><td>Color Sensor (TCS3200)</td><td>Supply voltage: 2.7-5.5 V</td><td><a href="https://www.mouser.com/catalog/specsheets/tcs3200-e11.pdf">TCS3200</a></td></tr>
<tr><td>USB to UART module (FT232RL)</td><td>3.3V</td><td><a href="https://5.imimg.com/data5/XL/VE/MY-1833510/ft232rl-usb-to-ttl-5v-3-3v-convertor.pdf">FT232RL</a></td></tr>
<tr><td>Level Shifter</td><td>5V to 3.3V Bidirectional</td><td><a href="https://learn.sparkfun.com/tutorials/bi-directional-logic-level-converter-hookup-guide/all">Level Shifter</a></td></tr>
<tr><td>Potentiometer</td><td>10K ohm</td><td>-</td></tr>
<tr><td>Voltage regulator (AMS1117)</td><td>Input : 6.5V – 12V, Output : 5V, 800mAh</td><td>-</td></tr>
<tr><td>LEDs</td><td>RGB (Common anode)</td><td>-</td></tr>
</tbody></table>
<h3><a class="header" href="#how-does-the-component-look-like" id="how-does-the-component-look-like">how does the component look like?</a></h3>
<ul>
<li> <u><a href="md_files/task_3/./arena/SM_Theme_Component_checklist_and_how_does_the_component_look_like.pdf" download>Click here</a></u> to download the checklist.</li>
<h3><a class="header" href="#important-" id="important-">Important :</a></h3>
<ol>
<li><p align="justify" class="main">Teams should have a Digital Multimeter(DMM), breadboard, soldering iron and solder wire before continuing with this task.</p></li>
<li><p align="justify" class="main">Read the datasheet of all components before using them.</p></li>
<li><p align="justify" class="main">Make sure to connect correct input voltage to avoid damaging the components.</p></li>
<li><p align="justify" class="main">If any component gets damaged due to any reason, then the team has to arrange replacement component themselves. If team fails to arrange replacement, then team might not be able to continue in the competition.</p></li>
</ol>
<!-----------------------------------------------------------Power Supply-------------------------------------------------------------->
<center><h1><a class="header" href="#power-supply" id="power-supply">Power Supply</a></h1></center>
<p align="justify" class="main">The battery provided in the kit is rated 7.4V, but most of the components in the kit work at 5V. So, we need to convert 7.4V to 5V. We use AMS1117 based voltage regulator whose input will be connected to the 7.4V battery. Red wire of the battery is connected to 'Vin+' input and black to 'Vin-' input of voltage regulator. Use the provided connector for the battery. A switch is also provided in the kit to turn on or off the supply.
Then using a DMM team can check output voltage. Note that the output voltage may not be exactly 5V but will be close to 5V with tolerance of ±0.5V.</p>  
<p align="center">
  <img src="md_files/task_3/hardware/Images/power.jpg">
</p>  
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/power.jpg">here.</a>]</p>
<p align="justify" class="main">A 9V adapter is provided in the kit to charge the battery. When using the battery do not overcharge it and also do not over-discharge it. Maintain the battery voltage between 7.4V to 7V and hence battery should be constantly monitored with DMM. Battery can be charged by connecting 9V adapter pin to the corresponding connector on the battery.</p> 
<!-----------------------------------------------------------1. Testing De0-Nano-------------------------------------------------------------->
<center><h1><a class="header" href="#1-testing-de0-nano-board" id="1-testing-de0-nano-board">1. Testing De0-Nano Board</a></h1></center>
<p align="justify" class="main">You can test De0-Nano board by powering it on and uploading code to it. De0-Nano must be powered with 5V supply on external power pins (Refer Datasheet).</p> 
<blockquote>
<p><em><strong>Note : De0-Nano board operates a 3.3V hence extra precautions must be taken when connecting any I/O to the board. Voltage above 3.3V applied to it's I/O pins will kill the board, however 5V input can be connected to external power pins as mentioned previously.</strong></em></p>
</blockquote>
<p align="justify" class="main"><a href="md_files/task_3/./pin_assignment.html">Pin Assignment</a> section has been enabled in Task 0 so you can refer that to upload code to De0-Nano board.</p>
<p align="justify" class="main"><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/1_Testing_De0_Nano.zip">here.</a> Upload the .sof file to De0-Nano board and check the output.</p>
<p><b>Expected Output : </b></p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/blink.mp4" type="video/mp4">
  </video>
</p>
<!-----------------------------------------------------------2. Testing RGB LED-------------------------------------------------------------->
<center><h1><a class="header" href="#2-testing-rgb-led" id="2-testing-rgb-led">2. Testing RGB LED</a></h1></center>
<p align="center">
  <img src="md_files/task_3/hardware/Images/rgb_led.jpg">
</p>
<p align="justify" class="main">RGB LEDs provided in the kit are common anode type. Refer above image for pin description (the longest pin is the common anode). <b>Do note that for using LEDs resistors must be used compulsorily to limit the current</b>. Four resistors are also provided in the kit. 
Now to test RGB LEDs connect each LED (one at a time) as shown in below image. Upload code provided and check the output.</p> 
<p><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/2_Testing_RGB_LED.zip">here.</a></p>
<p><b>Connections :</b></p>
<table><thead><tr><th>Pin</th><th>Connection</th></tr></thead><tbody>
<tr><td>Common Anode</td><td>GPIO-0 Pin 29 (3.3V) <strong>via Resistor</strong></td></tr>
<tr><td>R</td><td>GPIO-0 Pin 36 (GPIO_029)</td></tr>
<tr><td>G</td><td>GPIO-0 Pin 38 (GPIO_031)</td></tr>
<tr><td>B</td><td>GPIO-0 Pin 40 (GPIO_033)</td></tr>
</tbody></table>
<p align="center">
  <img src="md_files/task_3/hardware/Images/rgb.jpg">
</p> 
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/rgb.jpg">here.</a>]</p>
<p><b>Expected Output : </b></p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/rgb.mp4" type="video/mp4">
  </video>
</p>
<!-----------------------------------------------------------3. Testing FT232RL & Xbee Modules-------------------------------------------------------------->
<center><h1><a class="header" href="#3-testing-ft232rl--xbee-modules" id="3-testing-ft232rl--xbee-modules">3. Testing FT232RL & Xbee Modules</a></h1></center>
<p align="justify" class="main">Before interfacing FT232RL USB to UART module check that the jumper is connected to 3.3V as shown in below image. If it is connected to 5V then remove it and connect it to 3.3V as shown below.</p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/ftdi.jpg">
</p>
<p align="justify" class="main">Now to test FT232RL USB to UART module make connections as shown below. Upload code provided and check the output. FT232RL USB to UART module and De0-Nano board use same USB cable and there is one such cable in the kit. Hence upload <b>.jic</b> file to De0-Nano board which is non volatile and then use the same cable to connect FT232RL USB to UART module to PC/Laptop USB port.</p>
<p><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/3_Testing_Xbee.zip">here.</a></p>
<p><b>Connections :</b></p>
<table><thead><tr><th>Pin</th><th>Connection</th></tr></thead><tbody>
<tr><td>VCC</td><td>GPIO-0 Pin 29 (3.3V)</td></tr>
<tr><td>GND</td><td>GPIO-0 Pin 30 (GND)</td></tr>
<tr><td>Rx</td><td>GPIO-0 Pin 40 (GPIO_033)</td></tr>
</tbody></table>
<p align="center">
  <img src="md_files/task_3/hardware/Images/ftdi_con.jpg">
</p>
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/ftdi_con.jpg">here.</a>]</p>
<p><b>Expected Output : </b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/ftdi_op.PNG">
</p>
<p align="justify" class="main">Terminal program used in above image is <a href="http://www.der-hammer.info/pages/terminal.html">hterm.</a> Make sure to select correct COM port and Baud Rate, refer above image for all settings.</p>
<p align="justify" class="main">Now to test Xbee module same code is used but first Xbee modules must be configured. This <a href="https://www.youtube.com/watch?v=cf3RLBg4t5s">tutorial</a> can be followed to configure Xbee modules. 
It is important to select <b>115200</b> baud rate while configuring and also it is recommended to configure the modules for point to point communication.</p>
<p><b>Xbee Module Pin-out :</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/xbee_pinout.jpg">
</p>
<p><b>Connections :</b></p>
<table><thead><tr><th>Pin</th><th>Connection</th></tr></thead><tbody>
<tr><td>VCC</td><td>GPIO-0 Pin 29 (3.3V)</td></tr>
<tr><td>GND</td><td>GPIO-0 Pin 30 (GND)</td></tr>
<tr><td>Rx</td><td>GPIO-0 Pin 40 (GPIO_033)</td></tr>
</tbody></table>
<p><b>The second module is connected to PC/Laptop via USB.</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/xbee.jpg">
</p>
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/xbee.jpg">here.</a>]</p>
<p><b>Expected Output :</b> Same as above.</p>
<!-----------------------------------------------------------4. Testing Motors-------------------------------------------------------------->
<center><h1><a class="header" href="#4-testing-motors" id="4-testing-motors">4. Testing Motors</a></h1></center>
<p><b>Component and its use :</b></p>
<table><thead><tr><th>Component</th><th>Use</th></tr></thead><tbody>
<tr><td>Voltage Regulator</td><td>To supply 5V</td></tr>
<tr><td>Motor Driver L9110s</td><td>To provided proper voltage and current to motors</td></tr>
<tr><td>Level Shifter</td><td>To convert 3.3V output of De0-Nano to 5V for motor driver</td></tr>
</tbody></table>
<p><b>Connections :</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/motors.png">
</p>
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/motors.png">here.</a>]</p>
<table><thead><tr><th>5V Regulator</th><th>Connection</th><th>L9110</th><th>Connection</th><th>Level Shifter</th><th>Connection</th></tr></thead><tbody>
<tr><td>Vin+</td><td>Battery +ve</td><td>MOTOR A</td><td>1st Motor</td><td>HV1</td><td>B-1A</td></tr>
<tr><td>Vin-</td><td>Battery -ve</td><td>MOTOR B</td><td>2nd Motor</td><td>HV2</td><td>B-1B</td></tr>
<tr><td></td><td></td><td>VCC</td><td>+5V</td><td>HV</td><td>+5V</td></tr>
<tr><td></td><td></td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr>
<tr><td></td><td></td><td>A-1A</td><td>HV3(Level Shifter)</td><td>HV3</td><td>A-1A</td></tr>
<tr><td></td><td></td><td>A-1B</td><td>HV4(Level Shifter)</td><td>HV4</td><td>A-1B</td></tr>
<tr><td></td><td></td><td>B-1A</td><td>HV1(Level Shifter)</td><td>LV1</td><td>GPIO-0 Pin 34 (GPIO_027)</td></tr>
<tr><td></td><td></td><td>B-1B</td><td>HV2(Level Shifter)</td><td>LV2</td><td>GPIO-0 Pin 36 (GPIO_029)</td></tr>
<tr><td></td><td></td><td></td><td></td><td>LV</td><td>3.3V (De0-Nano)</td></tr>
<tr><td></td><td></td><td></td><td></td><td>GND</td><td>GND(De0-Nano)</td></tr>
<tr><td></td><td></td><td></td><td></td><td>LV3</td><td>GPIO-0 Pin 38 (GPIO_031)</td></tr>
<tr><td></td><td></td><td></td><td></td><td>LV4</td><td>GPIO-0 Pin 40 (GPIO_033)</td></tr>
</tbody></table>
<p>To test the motors, make connections as described above then upload code and verify output.</p>
<p><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/4_Testing_Motors.zip">here.</a></p>
<p><b>Expected Output : </b></p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/motors.mp4" type="video/mp4">
  </video>
</p>
<!-----------------------------------------------------------5. Testing Line Sensor-------------------------------------------------------------->
<center><h1><a class="header" href="#5-testing-line-sensor" id="5-testing-line-sensor">5. Testing Line Sensor</a></h1></center>
<p><b>Pin description :</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/lfs.jpg">
</p>
<table><thead><tr><th>Pin</th><th>Description</th></tr></thead><tbody>
<tr><td>1</td><td>Left Sensor Data</td></tr>
<tr><td>2</td><td>Left Sensor Potentiometer</td></tr>
<tr><td>3</td><td>Center Sensor Data</td></tr>
<tr><td>4</td><td>Center Sensor Potentiometer</td></tr>
<tr><td>5</td><td>Right Sensor Data</td></tr>
<tr><td>6</td><td>Right Sensor Potentiometer</td></tr>
<tr><td>7-14</td><td>Not Connected</td></tr>
<tr><td>15</td><td>GND</td></tr>
<tr><td>16</td><td>GND</td></tr>
<tr><td>17</td><td>GND</td></tr>
<tr><td>18</td><td>Not Connected</td></tr>
<tr><td>19</td><td>3.3V</td></tr>
<tr><td>20</td><td>Not Connected</td></tr>
</tbody></table>
<p><b>Connections :</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/lfs_con.png">
</p>
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/lfs_con.png">here.</a>]</p>
<table><thead><tr><th>Pin No.</th><th>Pin Name</th><th>Connection to De0-Nano</th></tr></thead><tbody>
<tr><td>1</td><td>Left Sensor Data</td><td>Analog_In0(2x13 Header Pin 24)</td></tr>
<tr><td>2</td><td>Left Sensor Potentiometer</td><td>Variable terminal of Potentiometer</td></tr>
<tr><td>3</td><td>Center Sensor Data</td><td>Analog_In1(2x13 Header Pin 25)</td></tr>
<tr><td>4</td><td>Center Sensor Potentiometer</td><td>Variable terminal of Potentiometer</td></tr>
<tr><td>5</td><td>Right Sensor Data</td><td>Analog_In2(2x13 Header Pin 22)</td></tr>
<tr><td>6</td><td>Right Sensor Potentiometer</td><td>Variable terminal of Potentiometer</td></tr>
<tr><td>7 to 14, 18 &amp; 20</td><td>Not Connected</td><td>Not Connected</td></tr>
<tr><td>15</td><td>GND</td><td>GND</td></tr>
<tr><td>16</td><td>GND</td><td>GND</td></tr>
<tr><td>17</td><td>GND</td><td>GND</td></tr>
<tr><td>19</td><td>3.3V</td><td>3.3V</td></tr>
</tbody></table>
<p><b>Calibration :</b></p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/lfs_cal.mp4" type="video/mp4">
  </video>
</p>
<p align="justify" class="main">As shown in the above video, potentiometers are used to calibrate the sensor. Basically, potentiometers control the voltage to the RED LEDs thereby increasing or decreasing 
their intensity. Higher the voltage, brighter the LEDs, more is the sensitivity. Do note that these sensors are highly affected by ambient light therefore correctly calibrating them is very important.</p> 
<p align="justify" class="main">To test the Line Sensor, make connections as described above. Upload code and verify output.</p>
<p><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/5_Testing_Line_Sensor.zip">here.</a></p>
<p><b>Expected Output : </b>Check LEDs on De0-Nano board.</p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/lfs_op.mp4" type="video/mp4">
  </video>
</p>
<!-----------------------------------------------------------6. Testing Color Sensor-------------------------------------------------------------->
<center><h1><a class="header" href="#6-testing-color-sensor" id="6-testing-color-sensor">6. Testing Color Sensor</a></h1></center>
<p align="justify" class="main">To test color sensor provided, make connections as shown in the image below.</p>
<p><b>Connections :</b></p>
<p align="center">
  <img src="md_files/task_3/hardware/Images/color.jpg">
</p>
<p>[Above image can be downloaded from <a href="md_files/task_3/./hardware/Images/color.jpg">here.</a>]</p>
<table><thead><tr><th>Color Sensor Pins</th><th>Connection</th><th>RGB LED Pins</th><th>Connection</th></tr></thead><tbody>
<tr><td>VCC</td><td>3.3V</td><td>Common Anode</td><td>3.3V <b>via Resistor</b></td></tr>
<tr><td></td><td></td><td></td><td></td></tr>
<tr><td>GND</td><td>GND</td><td>R</td><td>GPIO-0 Pin 36 (GPIO_029)</td></tr>
<tr><td>OE, S1, S3</td><td>GND</td><td>G</td><td>GPIO-0 Pin 38 (GPIO_031)</td></tr>
<tr><td>S2, S0</td><td>3.3V</td><td>B</td><td>GPIO-0 Pin 40 (GPIO_033)</td></tr>
<tr><td>OUT</td><td>GPIO-0 Pin 34 (GPIO_027)</td><td></td><td></td></tr>
</tbody></table>
<p align="justify" class="main">Now upload the code and check the LED color after placing color patches on the sensor. It is mandatory to use color patches provided in previous task.</p>
<p><b>Code files</b> can be downloaded from <a href="md_files/task_3/./hardware/Codes/6_Testing_Color_Sensor.zip">here.</a></p>
<p><b>Expected Output : </b>Notice the color of RGB LED.</p>
<p align="center">
  <video width="640" height="360" controls loop muted>
    <source src="hardware/Videos/color.mp4" type="video/mp4">
  </video>
</p>
<p align="justify" class="main">Do note that this sensor is very sensitive to ambient light. Hence your output may vary depending on lighting conditions.
If LED doesn't indicate correct color then the color patch can be moved away or towards the sensor to get correct output.</p>
<blockquote>
<p><em><strong>Note :</strong> The connections to the De0-Nano mentioned are only relevant for this specific task and for the specific code provided. Teams can use any other connections for own implementation later.</em> </p>
</blockquote>
<h2><a class="header" href="#video-" id="video-">Video :</a></h2>
<ol>
<li><div align="justify" class="main">Make a single video to showcase the Hardware Testing using good quality camera. The resolution of the video should be good enough. You have to use a 5 Megapixel or higher camera
to shoot the video.</div></li>
<li><div align="justify" class="main">The video should demonstrate the working of all the provided components and if there is any fault in any of the component explain that in detail.</div></li>
<li><div align="justify" class="main">Please note while recording the video one team member should explain the problems in the hardware if any. Maximum time limit of video: 3-4minutes.</div></li>
<li><div align="justify" class="main">Upload the video on YouTube and provide the link on the portal under the <b>Robotic Kit</b> page on
portal. If there is any problem in the hardware then post your query on the Piazza mentioning
your Team ID and the fault in the hardware. No need to post the video link again on the Piazza.</div></li>
</ol>
<blockquote>
<p><em><strong>Note:</strong> If there no problem in the hardware and everything is working fine then no need to submit the video link on portal.</em></p>
</blockquote>
<style>
.back{
	position: fixed;
	width: 300px;
	height: 300px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.05;
	}
.center {
  display: block;
  margin-left: auto;
  margin-right: auto;
  width: 50%;
}
h1 {
  text-align: center;
}
p.date {
  text-align: right;
}
p.main {
  text-align: justify;
}

</style>
<center><h1><a class="header" href="#a-flex-printing--block-making-1" id="a-flex-printing--block-making-1">A. Flex Printing & Block Making</a></h1></center></u>
<hr>
<h2><a class="header" href="#instructions-for-flex-printing--1" id="instructions-for-flex-printing--1">Instructions for Flex Printing :</a></h2>
<p align="justify" class="main">Please download the <b>Soil_Monitoring_Bot_Arena.pdf</b> from <a href="md_files/task_3/./flex/Soil_Monitoring_Bot_Arena.pdf" target="_blank" download>here (TO BE UPDATED)</a>.</p>
<ul>
<li> <p align="justify" class="main">You must carry Soil_Monitoring_Bot_Arena.pdf file in any storage device to the vendor
who prints the flex sheet.</p></li>
<li> <p align="justify" class="main">Dimensions of the arena can be viewed in <b>.pdf</b> file by pressing <b>CTRL+D</b> in Adobe
Reader. For your reference and verification, the flex sheet to be printed should be of
dimension <b>7 x 7 sq feet (TO BE UPDATED)</b>.</p></li>
<li> <p align="justify" class="main">You must also print colour patches which can be downloaded from <a href="md_files/task_3/./flex/sm_color.pdf" target="_blank" download>here (TO BE UPDATED)</a>. Print these colour patches on the A4 size paper and 2 copies of each page.</p></li>
<li> <p align="justify" class="main">Team is <b>NOT</b> allowed to make any changes in the .pdf files provided. Any team making such
manipulations will be disqualified from the competition.</p></li>
</ul>
<h2><a class="header" href="#instructions-for-vendor--1" id="instructions-for-vendor--1">Instructions for Vendor :</a></h2>
<ul>
<li> <p align="justify" class="main">The vendor must print the arena directly from the <b>.pdf</b> file.</p></li>
<li> <p align="justify" class="main">The vendor <b>cannot</b> make any changes in the <b>.pdf</b> file provided for printing.</p></li>
<li> <p align="justify" class="main">If the vendor is using the <b>CMYK</b> color profile for printing, he/she must set the <b>K value</b> to <b>100</b> as that would give a perfect black color for the black lines of the arena.</p></li>
</ul>
<h2><a class="header" href="#general-instructions-for-keeping-flex-sheet-in-good-condition--1" id="general-instructions-for-keeping-flex-sheet-in-good-condition--1">General instructions for keeping flex sheet in good condition :</a></h2>
<ul>
<li> <p align="justify" class="main">Leave sheet open for about 30 minutes to dry in air after printing. After this, you can roll it
and bring it home.</p></li>
<li> <p align="justify" class="main">Do not fold the flex sheet. Always keep it rolled after using it.</p></li>
<li> <p align="justify" class="main">You will be using the printed flex sheet throughout the competition, so teams are advised
to store the rolled up flex sheet in a dry, safe place.</p></li>
</ul>
<h2><a class="header" href="#block-making--1" id="block-making--1">Block Making :</a></h2>
<ul>
<li> <p align="justify" class="main">In this task the team is also supposed to make 8 cube blocks.</p></li>
<li> <p align="justify" class="main">Each block should be of the dimension <b>5 x 5 x 5 cu. cm.(TO BE UPDATED)</b></p></li>
<li> <p align="justify" class="main">These blocks should be extremely light weight, hence making them using <b>thermocol</b> is recommended.</p></li>
<li> <p align="justify" class="main">After making these thermocol blocks, paste some ferromagnetic material on one side of each block. It should ideally cover one entire face of the cube. <b>Do not use magnets.</b></p></li>
<li> <p align="justify" class="main">Ferromagnetic materials (such as iron) are attracted to magnets which can be purchased from Hardware stores.</p></li>
<li> <p align="justify" class="main">Below are some of the examples (should be of ferromagnetic material) :</p></li>
<ul>
<li><a href="https://www.google.com/search?q=metal+washer&tbm=isch&ved=2ahUKEwjG3-P0hd7yAhWsAbcAHYt4BUgQ2-cCegQIABAA&oq=metal+wash&gs_lcp=CgNpbWcQARgAMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDoICAAQgAQQsQNQquYRWLXrEWCH9RFoAHAAeACAAXqIAbADkgEDMC40mAEAoAEBqgELZ3dzLXdpei1pbWfAAQE&sclient=img&ei=Q5YvYYayJKyD3LUPi_GVwAQ&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Metal Washer</a></li>
<li><a href="https://www.google.com/search?q=metal+flat+bracket&tbm=isch&ved=2ahUKEwjulumoh97yAhWGXn0KHcjuDqkQ2-cCegQIABAA&oq=metal+flat+brac&gs_lcp=CgNpbWcQARgAMgcIIxDvAxAnMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeMgYIABAIEB4yBggAEAgQHjIGCAAQCBAeOgUIABCABFDOEVjXFWCrJWgAcAB4AIABc4gBwgOSAQMwLjSYAQCgAQGqAQtnd3Mtd2l6LWltZ8ABAQ&sclient=img&ei=vZcvYa7ECoa99QPI3bvICg&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Metal Flat Bracket</a></li>
<li><a href="https://www.google.com/search?q=metal+caps&tbm=isch&ved=2ahUKEwiLzu2rh97yAhXOeX0KHbbHAK0Q2-cCegQIABAA&oq=metal+caps&gs_lcp=CgNpbWcQAzIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQyBQgAEIAEMgUIABCABDIFCAAQgAQ6BwgjEO8DECc6BggAEAgQHjoICAAQgAQQsQM6CwgAEIAEELEDEIMBUIK9EVjO5BFgpfIRaABwAHgAgAG6AYgB6w6SAQQyLjE0mAEAoAEBqgELZ3dzLXdpei1pbWfAAQE&sclient=img&ei=w5cvYcvgIM7z9QO2j4PoCg&bih=665&biw=1366&rlz=1C1CHBF_enIN776IN776&hl=en" target="_blank">Bottle Caps</a></li>
</ul>
<li> <p align="justify" class="main">Teams can use other materials but it is extremely important that they are <b>very well attracted to magnets and light weight.</b></p></li>
<li> <p align="justify" class="main">These blocks will be picked and placed by the robot using <b>electromagnet</b> hence the above point is emphasized.</p></li>
<li> <p align="justify" class="main">After completing the above steps wrap 2 blocks with RED colour sheet, 2 blocks with GREEN colour sheet & 2 blocks with BLUE colour sheet. So you will have 6 coloured blocks and the remaining two blocks can be used as backup in case of accidental damage. 
Teams can make or purchase these coloured sheets but their colours should approximately match with the colour patches downloaded above.</p></li>
<p>Refer below image for better understanding.</p>
<p align="center">
  <img src="md_files/task_3/./flex/blocks.jpg">
</p>
</ul>
<h2><a class="header" href="#instructions-for-task-submission-to-be-updated-1" id="instructions-for-task-submission-to-be-updated-1">Instructions for Task Submission :(TO BE UPDATED)</a></h2>
<ul>
<li> <p align="justify" class="main">Print the arena on the flex sheet as per the instructions given.</p></li>
<li> <p align="justify" class="main">Place the coloured blocks and patches on the arena as shown below.</p></li>
<p align="center">
  <b>IMAGE (TO BE ADDED)</b>
</p>
<li> <p align="justify" class="main">Click a clear picture of your Arena with blocks and patches placed. Make sure that the entire arena is visible as shown in the above image.</p></li>
<li> <p align="justify" class="main">Name the image as 'task3.png' or 'task3.jpg' and add this image to a zip file named <b>SM#&lt;Team-ID&gt;_Task3.zip</b></p></li>
<li> <p align="justify" class="main">Upload this zip file on the portal, make sure that the size of zip file is below 5MB. Submitting unclear/rotated/cropped images will result in zero marks.</p></li>
</ul>
<!-- <center><img src="http://mooc.e-yantra.org/img/eYantra_logo.svg" alt="e-yantra_logo" style="scale:75%;" /></center> -->
<style>
.back{
	position: fixed;
	width: 250px;
	height: 250px;
	top: 50%;
	left: 50%;
    margin-top: auto; 
    margin-left: auto; 
	opacity: 0.15;
    z-index: -1;
	}
</style>
<!-- <img src="http://mooc.e-yantra.org/img/EyantraLogoMini.png" class="back"> -->
<center><h2><a class="header" href="#additional-resources" id="additional-resources">Additional Resources</a></h2></center>
<blockquote>
<p><em><strong>Instruction :</strong> If you have completed Task 0 you can carry on with the additional resources. <a href="md_files/additional_resources/../resources/book/index.html" target="_blank">Click here</a> for additional resources section.</em></p>
</blockquote>
<p>List of resources are as follows:</p>
<ul>
<li><b>Prerequisites :</b></li>
<ol>
<li><a href="md_files/additional_resources/../resources/book/prerequisites/prerequisites.html" target="_blank">Basics of Digital Electronics</a></li>
</ol>
<br />
<li><b>Basic Resources :</b></li>
<ol>
<li><a href="md_files/additional_resources/../resources/book/basic_resources/TWS.html" target="_blank"> Two Way Switch </a></li>
<li><a href="md_files/additional_resources/../resources/book/basic_resources/RCA.html" target="_blank"> Ripple Carry Adder </a></li>
<li><a href="md_files/additional_resources/../resources/book/basic_resources/7seg.html" target="_blank"> Seven Segment Display </a></li>
<li><a href="md_files/additional_resources/../resources/book/basic_resources/ALU.html" target="_blank"> Arithmetic Logic Unit </a></li>
<li><a href="md_files/additional_resources/../resources/book/basic_resources/USR.html" target="_blank"> Universal Shift Register </a></li>
</ol>
<br />
<li><b>Advanced Resources :</b></li>
<ol>
<li><a href="https://www.youtube.com/watch?v=6sM-J7QMO1g&feature=youtu.be" target="_blank"> How to Use PLL IP in Quartus </a></li>
<li><a href="https://www.youtube.com/watch?v=i6VWKUMElH0&feature=youtu.be" target="_blank"> How to Use Multipliers in Quartus </a></li>
<li><a href="https://www.youtube.com/watch?v=LiFB1OuWb9A&feature=youtu.be" target="_blank"> How to Use Dividers in Quartus </a></li>
</ol>
</ul>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                        

                        

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                

                
            </nav>

        </div>

        

        
        <!-- Google Analytics Tag -->
        <script type="text/javascript">
            var localAddrs = ["localhost", "127.0.0.1", ""];

            // make sure we don't activate google analytics if the developer is
            // inspecting the book locally...
            if (localAddrs.indexOf(document.location.hostname) === -1) {
                (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
                (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
                m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
                })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

                ga('create', 'UA-145861739-2', 'auto');
                ga('send', 'pageview');
            }
        </script>
        

        

        
        <script type="text/javascript">
            window.playground_copyable = true;
        </script>
        

        

        
        <script src="elasticlunr.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="mark.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="searcher.js" type="text/javascript" charset="utf-8"></script>
        

        <script src="clipboard.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="highlight.js" type="text/javascript" charset="utf-8"></script>
        <script src="book.js" type="text/javascript" charset="utf-8"></script>

        <!-- Custom JS scripts -->
        

        
        
        <script type="text/javascript">
        window.addEventListener('load', function() {
            window.setTimeout(window.print, 100);
        });
        </script>
        
        

    </body>
</html>
