   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.wait_ms,"ax",%progbits
  16              		.align	1
  17              		.global	wait_ms
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	wait_ms:
  25              	.LVL0:
  26              	.LFB29:
  27              		.file 1 "main.c"
   1:main.c        **** /********************************************************************************/
   2:main.c        **** /* main.c                                                                       */
   3:main.c        **** /* STM32F103VET6                                                                */
   4:main.c        **** /* (Lee ChangWoo HL2IRW  hl2irw@kpu.ac.kr 011-726-6860)                 	*/
   5:main.c        **** /* stm32f103ve_mp3								*/
   6:main.c        **** /********************************************************************************/
   7:main.c        **** #include "hwdefs.h"
   8:main.c        **** #include <stdlib.h>
   9:main.c        **** #include <math.h>
  10:main.c        **** 
  11:main.c        **** int option_value;
  12:main.c        **** FLASH_Status FLASHStatus = FLASH_COMPLETE;
  13:main.c        **** 
  14:main.c        **** volatile unsigned short tick,jiffes,sec_tick,second,volume;
  15:main.c        **** volatile unsigned char sw_value,sw_cnt1,sw_cnt2,sw_cnt3,sw_cnt4,sw_cnt5;
  16:main.c        **** volatile unsigned char play_mp3,volume_flag;
  17:main.c        **** 
  18:main.c        **** extern volatile unsigned short rxcnt1,rxcnt2;
  19:main.c        **** extern volatile unsigned char rxck1,rxck2,rxled,txled;
  20:main.c        **** 
  21:main.c        **** unsigned char fileBuff[512];
  22:main.c        **** unsigned short xLoc, yLoc;
  23:main.c        **** 
  24:main.c        **** 
  25:main.c        **** int go_back(unsigned short x,unsigned short y);
  26:main.c        **** 
  27:main.c        **** void wait_ms (unsigned short delay)
  28:main.c        **** {
  28              		.loc 1 28 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  29:main.c        ****       jiffes = 0;
  33              		.loc 1 29 7 view .LVU1
  34              		.loc 1 29 14 is_stmt 0 view .LVU2
  35 0000 0022     		movs	r2, #0
  36 0002 034B     		ldr	r3, .L4
  37 0004 1A80     		strh	r2, [r3]	@ movhi
  30:main.c        ****       while (jiffes < delay) {
  38              		.loc 1 30 7 is_stmt 1 view .LVU3
  39              	.L2:
  31:main.c        ****       }
  40              		.loc 1 31 7 discriminator 1 view .LVU4
  30:main.c        ****       while (jiffes < delay) {
  41              		.loc 1 30 13 discriminator 1 view .LVU5
  30:main.c        ****       while (jiffes < delay) {
  42              		.loc 1 30 21 is_stmt 0 discriminator 1 view .LVU6
  43 0006 1A88     		ldrh	r2, [r3]
  44 0008 92B2     		uxth	r2, r2
  30:main.c        ****       while (jiffes < delay) {
  45              		.loc 1 30 13 discriminator 1 view .LVU7
  46 000a 8242     		cmp	r2, r0
  47 000c FBD3     		bcc	.L2
  32:main.c        **** }
  48              		.loc 1 32 1 view .LVU8
  49 000e 7047     		bx	lr
  50              	.L5:
  51              		.align	2
  52              	.L4:
  53 0010 00000000 		.word	jiffes
  54              		.cfi_endproc
  55              	.LFE29:
  57              		.section	.text.led_control,"ax",%progbits
  58              		.align	1
  59              		.global	led_control
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu softvfp
  65              	led_control:
  66              	.LVL1:
  67              	.LFB30:
  33:main.c        **** 
  34:main.c        **** 
  35:main.c        **** void led_control (unsigned short led, unsigned short ctl)
  36:main.c        **** {
  68              		.loc 1 36 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  37:main.c        ****       if (ctl == ON) {
  73              		.loc 1 37 7 view .LVU10
  74              		.loc 1 37 10 is_stmt 0 view .LVU11
  75 0000 0129     		cmp	r1, #1
  38:main.c        ****          GPIO_SetBits(GPIOD,led);
  76              		.loc 1 38 10 view .LVU12
  77 0002 0146     		mov	r1, r0
  78              	.LVL2:
  79              		.loc 1 38 10 view .LVU13
  80 0004 0248     		ldr	r0, .L8
  81              	.LVL3:
  37:main.c        ****       if (ctl == ON) {
  82              		.loc 1 37 10 view .LVU14
  83 0006 01D1     		bne	.L7
  84              		.loc 1 38 10 is_stmt 1 view .LVU15
  85 0008 FFF7FEBF 		b	GPIO_SetBits
  86              	.LVL4:
  87              	.L7:
  39:main.c        ****       } else {
  40:main.c        ****          GPIO_ResetBits(GPIOD,led);
  88              		.loc 1 40 10 view .LVU16
  89 000c FFF7FEBF 		b	GPIO_ResetBits
  90              	.LVL5:
  91              	.L9:
  92              		.align	2
  93              	.L8:
  94 0010 00140140 		.word	1073812480
  95              		.cfi_endproc
  96              	.LFE30:
  98              		.section	.text.Periph_Configuration,"ax",%progbits
  99              		.align	1
 100              		.global	Periph_Configuration
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu softvfp
 106              	Periph_Configuration:
 107              	.LFB31:
  41:main.c        ****       }
  42:main.c        **** }
  43:main.c        **** 
  44:main.c        **** 
  45:main.c        **** void Periph_Configuration (void)
  46:main.c        **** {
 108              		.loc 1 46 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
  47:main.c        ****       /* ADCCLK = PCLK2/6 */
  48:main.c        ****       RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 112              		.loc 1 48 7 view .LVU18
  46:main.c        ****       /* ADCCLK = PCLK2/6 */
 113              		.loc 1 46 1 is_stmt 0 view .LVU19
 114 0000 08B5     		push	{r3, lr}
 115              		.cfi_def_cfa_offset 8
 116              		.cfi_offset 3, -8
 117              		.cfi_offset 14, -4
 118              		.loc 1 48 7 view .LVU20
 119 0002 4FF40040 		mov	r0, #32768
 120 0006 FFF7FEFF 		bl	RCC_ADCCLKConfig
 121              	.LVL6:
  49:main.c        ****       /* Enable GPIO and AFIO clocks */
  50:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | R
 122              		.loc 1 50 7 is_stmt 1 view .LVU21
 123 000a 0121     		movs	r1, #1
 124 000c 40F2FD10 		movw	r0, #509
 125 0010 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 126              	.LVL7:
  51:main.c        ****       /* Enable USART1 clock */
  52:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 127              		.loc 1 52 7 view .LVU22
 128 0014 0121     		movs	r1, #1
 129 0016 4FF48040 		mov	r0, #16384
 130 001a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 131              	.LVL8:
  53:main.c        ****       /* Enable USART2 clock */
  54:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 132              		.loc 1 54 7 view .LVU23
 133 001e 0121     		movs	r1, #1
 134 0020 4FF40030 		mov	r0, #131072
 135 0024 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 136              	.LVL9:
  55:main.c        ****       /* Enable ADC1, ADC2, ADC3 clock */
  56:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABL
 137              		.loc 1 56 7 view .LVU24
 138 0028 0121     		movs	r1, #1
 139 002a 4FF40640 		mov	r0, #34304
 140 002e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 141              	.LVL10:
  57:main.c        ****       /* Enable TIM4 clock */
  58:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 142              		.loc 1 58 7 view .LVU25
  59:main.c        **** }
 143              		.loc 1 59 1 is_stmt 0 view .LVU26
 144 0032 BDE80840 		pop	{r3, lr}
 145              		.cfi_restore 14
 146              		.cfi_restore 3
 147              		.cfi_def_cfa_offset 0
  58:main.c        **** }
 148              		.loc 1 58 7 view .LVU27
 149 0036 0121     		movs	r1, #1
 150 0038 0420     		movs	r0, #4
 151 003a FFF7FEBF 		b	RCC_APB1PeriphClockCmd
 152              	.LVL11:
 153              		.cfi_endproc
 154              	.LFE31:
 156              		.section	.text.GPIO_Configuration,"ax",%progbits
 157              		.align	1
 158              		.global	GPIO_Configuration
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu softvfp
 164              	GPIO_Configuration:
 165              	.LFB32:
  60:main.c        **** 
  61:main.c        **** 
  62:main.c        **** void GPIO_Configuration (void)
  63:main.c        **** {
 166              		.loc 1 63 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
  64:main.c        ****       // Port A
  65:main.c        ****       GPIO_Init_Pin(GPIOA,TXD2,GPIO_Speed_50MHz,GPIO_Mode_AF_PP);
 170              		.loc 1 65 7 view .LVU29
  63:main.c        ****       // Port A
 171              		.loc 1 63 1 is_stmt 0 view .LVU30
 172 0000 10B5     		push	{r4, lr}
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 4, -8
 175              		.cfi_offset 14, -4
 176              		.loc 1 65 7 view .LVU31
 177 0002 364C     		ldr	r4, .L12
 178 0004 1823     		movs	r3, #24
 179 0006 2046     		mov	r0, r4
 180 0008 0322     		movs	r2, #3
 181 000a 0421     		movs	r1, #4
 182 000c FFF7FEFF 		bl	GPIO_Init_Pin
 183              	.LVL12:
  66:main.c        ****       GPIO_Init_Pin(GPIOA,RXD2,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 184              		.loc 1 66 7 is_stmt 1 view .LVU32
 185 0010 2046     		mov	r0, r4
 186 0012 0423     		movs	r3, #4
 187 0014 0322     		movs	r2, #3
 188 0016 0821     		movs	r1, #8
 189 0018 FFF7FEFF 		bl	GPIO_Init_Pin
 190              	.LVL13:
  67:main.c        ****       GPIO_Init_Pin(GPIOA,TXD1,GPIO_Speed_50MHz,GPIO_Mode_AF_PP);
 191              		.loc 1 67 7 view .LVU33
 192 001c 2046     		mov	r0, r4
 193 001e 1823     		movs	r3, #24
 194 0020 0322     		movs	r2, #3
 195 0022 4FF40071 		mov	r1, #512
 196 0026 FFF7FEFF 		bl	GPIO_Init_Pin
 197              	.LVL14:
  68:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 198              		.loc 1 68 7 view .LVU34
 199 002a 2046     		mov	r0, r4
 200 002c 0423     		movs	r3, #4
  69:main.c        ****       // Port B
  70:main.c        ****       // Port C
  71:main.c        ****       // PORT D
  72:main.c        ****       GPIO_Init_Pin(GPIOD,LED0,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 201              		.loc 1 72 7 is_stmt 0 view .LVU35
 202 002e 04F54064 		add	r4, r4, #3072
  68:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 203              		.loc 1 68 7 view .LVU36
 204 0032 0322     		movs	r2, #3
 205 0034 4FF48061 		mov	r1, #1024
 206 0038 FFF7FEFF 		bl	GPIO_Init_Pin
 207              	.LVL15:
 208              		.loc 1 72 7 is_stmt 1 view .LVU37
 209 003c 2046     		mov	r0, r4
 210 003e 1023     		movs	r3, #16
 211 0040 0322     		movs	r2, #3
 212 0042 4FF48071 		mov	r1, #256
 213 0046 FFF7FEFF 		bl	GPIO_Init_Pin
 214              	.LVL16:
  73:main.c        ****       GPIO_Init_Pin(GPIOD,LED1,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 215              		.loc 1 73 7 view .LVU38
 216 004a 2046     		mov	r0, r4
 217 004c 1023     		movs	r3, #16
 218 004e 0322     		movs	r2, #3
 219 0050 4FF40071 		mov	r1, #512
 220 0054 FFF7FEFF 		bl	GPIO_Init_Pin
 221              	.LVL17:
  74:main.c        ****       GPIO_Init_Pin(GPIOD,LED2,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 222              		.loc 1 74 7 view .LVU39
 223 0058 2046     		mov	r0, r4
 224 005a 1023     		movs	r3, #16
 225 005c 0322     		movs	r2, #3
 226 005e 4FF48061 		mov	r1, #1024
 227 0062 FFF7FEFF 		bl	GPIO_Init_Pin
 228              	.LVL18:
  75:main.c        ****       GPIO_Init_Pin(GPIOD,LED3,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 229              		.loc 1 75 7 view .LVU40
 230 0066 2046     		mov	r0, r4
 231 0068 1023     		movs	r3, #16
 232 006a 0322     		movs	r2, #3
 233 006c 4FF40061 		mov	r1, #2048
 234 0070 FFF7FEFF 		bl	GPIO_Init_Pin
 235              	.LVL19:
  76:main.c        **** 
  77:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_0,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 236              		.loc 1 77 7 view .LVU41
 237 0074 2046     		mov	r0, r4
 238 0076 4823     		movs	r3, #72
 239 0078 0322     		movs	r2, #3
 240 007a 0121     		movs	r1, #1
 241 007c FFF7FEFF 		bl	GPIO_Init_Pin
 242              	.LVL20:
  78:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_1,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 243              		.loc 1 78 7 view .LVU42
 244 0080 2046     		mov	r0, r4
 245 0082 4823     		movs	r3, #72
 246 0084 0322     		movs	r2, #3
 247 0086 0221     		movs	r1, #2
 248 0088 FFF7FEFF 		bl	GPIO_Init_Pin
 249              	.LVL21:
  79:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_2,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 250              		.loc 1 79 7 view .LVU43
 251 008c 2046     		mov	r0, r4
 252 008e 4823     		movs	r3, #72
 253 0090 0322     		movs	r2, #3
 254 0092 0421     		movs	r1, #4
 255 0094 FFF7FEFF 		bl	GPIO_Init_Pin
 256              	.LVL22:
  80:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_3,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 257              		.loc 1 80 7 view .LVU44
 258 0098 2046     		mov	r0, r4
 259 009a 4823     		movs	r3, #72
 260 009c 0322     		movs	r2, #3
 261 009e 0821     		movs	r1, #8
 262 00a0 FFF7FEFF 		bl	GPIO_Init_Pin
 263              	.LVL23:
  81:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_4,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 264              		.loc 1 81 7 view .LVU45
 265 00a4 4823     		movs	r3, #72
 266 00a6 0322     		movs	r2, #3
 267 00a8 2046     		mov	r0, r4
 268 00aa 1021     		movs	r1, #16
 269 00ac FFF7FEFF 		bl	GPIO_Init_Pin
 270              	.LVL24:
  82:main.c        **** 
  83:main.c        ****       // Default Value
  84:main.c        ****       led_control(LED0,OFF);
 271              		.loc 1 84 7 view .LVU46
 272              	.LBB30:
 273              	.LBI30:
  35:main.c        **** {
 274              		.loc 1 35 6 view .LVU47
 275              	.LBB31:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 276              		.loc 1 37 7 view .LVU48
  40:main.c        ****       }
 277              		.loc 1 40 10 view .LVU49
 278 00b0 2046     		mov	r0, r4
 279 00b2 4FF48071 		mov	r1, #256
 280 00b6 FFF7FEFF 		bl	GPIO_ResetBits
 281              	.LVL25:
  40:main.c        ****       }
 282              		.loc 1 40 10 is_stmt 0 view .LVU50
 283              	.LBE31:
 284              	.LBE30:
  85:main.c        ****       led_control(LED1,OFF);
 285              		.loc 1 85 7 is_stmt 1 view .LVU51
 286              	.LBB32:
 287              	.LBI32:
  35:main.c        **** {
 288              		.loc 1 35 6 view .LVU52
 289              	.LBB33:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 290              		.loc 1 37 7 view .LVU53
  40:main.c        ****       }
 291              		.loc 1 40 10 view .LVU54
 292 00ba 2046     		mov	r0, r4
 293 00bc 4FF40071 		mov	r1, #512
 294 00c0 FFF7FEFF 		bl	GPIO_ResetBits
 295              	.LVL26:
  40:main.c        ****       }
 296              		.loc 1 40 10 is_stmt 0 view .LVU55
 297              	.LBE33:
 298              	.LBE32:
  86:main.c        ****       led_control(LED2,OFF);
 299              		.loc 1 86 7 is_stmt 1 view .LVU56
 300              	.LBB34:
 301              	.LBI34:
  35:main.c        **** {
 302              		.loc 1 35 6 view .LVU57
 303              	.LBB35:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 304              		.loc 1 37 7 view .LVU58
  40:main.c        ****       }
 305              		.loc 1 40 10 view .LVU59
 306 00c4 2046     		mov	r0, r4
 307 00c6 4FF48061 		mov	r1, #1024
 308 00ca FFF7FEFF 		bl	GPIO_ResetBits
 309              	.LVL27:
  40:main.c        ****       }
 310              		.loc 1 40 10 is_stmt 0 view .LVU60
 311              	.LBE35:
 312              	.LBE34:
  87:main.c        ****       led_control(LED3,OFF);
 313              		.loc 1 87 7 is_stmt 1 view .LVU61
 314              	.LBB36:
 315              	.LBI36:
  35:main.c        **** {
 316              		.loc 1 35 6 view .LVU62
 317              	.LBB37:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 318              		.loc 1 37 7 view .LVU63
  40:main.c        ****       }
 319              		.loc 1 40 10 view .LVU64
 320 00ce 2046     		mov	r0, r4
 321              	.LBE37:
 322              	.LBE36:
  88:main.c        **** }
 323              		.loc 1 88 1 is_stmt 0 view .LVU65
 324 00d0 BDE81040 		pop	{r4, lr}
 325              		.cfi_restore 14
 326              		.cfi_restore 4
 327              		.cfi_def_cfa_offset 0
 328              	.LBB39:
 329              	.LBB38:
  40:main.c        ****       }
 330              		.loc 1 40 10 view .LVU66
 331 00d4 4FF40061 		mov	r1, #2048
 332 00d8 FFF7FEBF 		b	GPIO_ResetBits
 333              	.LVL28:
 334              	.L13:
 335              		.align	2
 336              	.L12:
 337 00dc 00080140 		.word	1073809408
 338              	.LBE38:
 339              	.LBE39:
 340              		.cfi_endproc
 341              	.LFE32:
 343              		.section	.text.NVIC_Configuration,"ax",%progbits
 344              		.align	1
 345              		.global	NVIC_Configuration
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 349              		.fpu softvfp
 351              	NVIC_Configuration:
 352              	.LFB33:
  89:main.c        **** 
  90:main.c        **** 
  91:main.c        **** #ifdef VECT_TAB_RAM
  92:main.c        **** /* vector-offset (TBLOFF) from bottom of SRAM. defined in linker script */
  93:main.c        **** extern unsigned int _isr_vectorsram_offs;
  94:main.c        **** void NVIC_Configuration (void)
  95:main.c        **** {
  96:main.c        ****       /* Set the Vector Table base location at 0x20000000+_isr_vectorsram_offs */
  97:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_RAM, (unsigned int)&_isr_vectorsram_offs);
  98:main.c        **** }
  99:main.c        **** #else
 100:main.c        **** extern unsigned int _isr_vectorsflash_offs;
 101:main.c        **** void NVIC_Configuration (void)
 102:main.c        **** {
 353              		.loc 1 102 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 103:main.c        ****       /* Set the Vector Table base location at 0x08000000+_isr_vectorsflash_offs */
 104:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_FLASH, (unsigned int)&_isr_vectorsflash_offs);
 358              		.loc 1 104 7 view .LVU68
 359 0000 4FF00060 		mov	r0, #134217728
 360 0004 0149     		ldr	r1, .L15
 361 0006 FFF7FEBF 		b	NVIC_SetVectorTable
 362              	.LVL29:
 363              	.L16:
 364 000a 00BF     		.align	2
 365              	.L15:
 366 000c 00000000 		.word	_isr_vectorsflash_offs
 367              		.cfi_endproc
 368              	.LFE33:
 370              		.section	.ramfunc,"ax",%progbits
 371              		.align	1
 372              		.global	SysTick_Handler
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	SysTick_Handler:
 379              	.LFB34:
 105:main.c        **** }
 106:main.c        **** #endif /* VECT_TAB_RAM */
 107:main.c        **** 
 108:main.c        **** 
 109:main.c        **** RAMFUNC void SysTick_Handler (void)
 110:main.c        **** {
 380              		.loc 1 110 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 111:main.c        ****       static unsigned short cnt = 0;
 384              		.loc 1 111 7 view .LVU70
 112:main.c        ****       static unsigned char flip = 0;
 385              		.loc 1 112 7 view .LVU71
 113:main.c        ****       cnt++;
 386              		.loc 1 113 7 view .LVU72
 387              		.loc 1 113 10 is_stmt 0 view .LVU73
 388 0000 1D4A     		ldr	r2, .L30
 110:main.c        ****       static unsigned short cnt = 0;
 389              		.loc 1 110 1 view .LVU74
 390 0002 10B5     		push	{r4, lr}
 391              		.cfi_def_cfa_offset 8
 392              		.cfi_offset 4, -8
 393              		.cfi_offset 14, -4
 394              		.loc 1 113 10 view .LVU75
 395 0004 1388     		ldrh	r3, [r2]
 396 0006 0133     		adds	r3, r3, #1
 397 0008 9BB2     		uxth	r3, r3
 114:main.c        ****       if (cnt >= 500) {
 398              		.loc 1 114 7 is_stmt 1 view .LVU76
 399              		.loc 1 114 10 is_stmt 0 view .LVU77
 400 000a B3F5FA7F 		cmp	r3, #500
 401 000e 1DD2     		bcs	.L18
 113:main.c        ****       cnt++;
 402              		.loc 1 113 10 view .LVU78
 403 0010 1380     		strh	r3, [r2]	@ movhi
 404              	.L19:
 115:main.c        ****          cnt = 0;
 116:main.c        ****          /* alive sign */
 117:main.c        ****          if (flip) {
 118:main.c        ****             led_control(LED0,ON);
 119:main.c        ****          } else {
 120:main.c        ****             led_control(LED0,OFF);
 121:main.c        ****             sec_tick = 1;
 122:main.c        ****          }
 123:main.c        ****       	 flip = !flip;
 124:main.c        ****       }
 125:main.c        ****       tick++;
 405              		.loc 1 125 7 is_stmt 1 view .LVU79
 406              		.loc 1 125 11 is_stmt 0 view .LVU80
 407 0012 1A4A     		ldr	r2, .L30+4
 408 0014 1388     		ldrh	r3, [r2]
 409 0016 0133     		adds	r3, r3, #1
 410 0018 9BB2     		uxth	r3, r3
 411 001a 1380     		strh	r3, [r2]	@ movhi
 126:main.c        ****       if (rxcnt1) rxck1++;
 412              		.loc 1 126 7 is_stmt 1 view .LVU81
 413              		.loc 1 126 11 is_stmt 0 view .LVU82
 414 001c 184B     		ldr	r3, .L30+8
 415 001e 1B88     		ldrh	r3, [r3]
 416 0020 9BB2     		uxth	r3, r3
 417              		.loc 1 126 10 view .LVU83
 418 0022 23B1     		cbz	r3, .L22
 419              		.loc 1 126 19 is_stmt 1 discriminator 1 view .LVU84
 420              		.loc 1 126 24 is_stmt 0 discriminator 1 view .LVU85
 421 0024 174A     		ldr	r2, .L30+12
 422 0026 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 423 0028 0133     		adds	r3, r3, #1
 424 002a DBB2     		uxtb	r3, r3
 425 002c 1370     		strb	r3, [r2]
 426              	.L22:
 127:main.c        ****       if (rxcnt2) rxck2++;
 427              		.loc 1 127 7 is_stmt 1 view .LVU86
 428              		.loc 1 127 11 is_stmt 0 view .LVU87
 429 002e 164B     		ldr	r3, .L30+16
 430 0030 1B88     		ldrh	r3, [r3]
 431 0032 9BB2     		uxth	r3, r3
 432              		.loc 1 127 10 view .LVU88
 433 0034 23B1     		cbz	r3, .L23
 434              		.loc 1 127 19 is_stmt 1 discriminator 1 view .LVU89
 435              		.loc 1 127 24 is_stmt 0 discriminator 1 view .LVU90
 436 0036 154A     		ldr	r2, .L30+20
 437 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438 003a 0133     		adds	r3, r3, #1
 439 003c DBB2     		uxtb	r3, r3
 440 003e 1370     		strb	r3, [r2]
 441              	.L23:
 128:main.c        ****       jiffes++;
 442              		.loc 1 128 7 is_stmt 1 view .LVU91
 443              		.loc 1 128 13 is_stmt 0 view .LVU92
 444 0040 134A     		ldr	r2, .L30+24
 445 0042 1388     		ldrh	r3, [r2]
 446 0044 0133     		adds	r3, r3, #1
 447 0046 9BB2     		uxth	r3, r3
 448 0048 1380     		strh	r3, [r2]	@ movhi
 129:main.c        **** }
 449              		.loc 1 129 1 view .LVU93
 450 004a 10BD     		pop	{r4, pc}
 451              	.L18:
 115:main.c        ****          /* alive sign */
 452              		.loc 1 115 10 is_stmt 1 view .LVU94
 115:main.c        ****          /* alive sign */
 453              		.loc 1 115 14 is_stmt 0 view .LVU95
 454 004c 0023     		movs	r3, #0
 117:main.c        ****             led_control(LED0,ON);
 455              		.loc 1 117 14 view .LVU96
 456 004e 114C     		ldr	r4, .L30+28
 115:main.c        ****          /* alive sign */
 457              		.loc 1 115 14 view .LVU97
 458 0050 1380     		strh	r3, [r2]	@ movhi
 117:main.c        ****             led_control(LED0,ON);
 459              		.loc 1 117 10 is_stmt 1 view .LVU98
 117:main.c        ****             led_control(LED0,ON);
 460              		.loc 1 117 13 is_stmt 0 view .LVU99
 461 0052 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 462              	.LBB40:
 463              	.LBB41:
  38:main.c        ****       } else {
 464              		.loc 1 38 10 view .LVU100
 465 0054 4FF48071 		mov	r1, #256
 466 0058 0F48     		ldr	r0, .L30+32
 467              	.LBE41:
 468              	.LBE40:
 117:main.c        ****             led_control(LED0,ON);
 469              		.loc 1 117 13 view .LVU101
 470 005a 3BB1     		cbz	r3, .L20
 118:main.c        ****          } else {
 471              		.loc 1 118 13 is_stmt 1 view .LVU102
 472              	.LVL30:
 473              	.LBB43:
 474              	.LBI40:
  35:main.c        **** {
 475              		.loc 1 35 6 view .LVU103
 476              	.LBB42:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 477              		.loc 1 37 7 view .LVU104
  38:main.c        ****       } else {
 478              		.loc 1 38 10 view .LVU105
 479 005c FFF7FEFF 		bl	GPIO_SetBits
 480              	.LVL31:
 481              	.L21:
  38:main.c        ****       } else {
 482              		.loc 1 38 10 is_stmt 0 view .LVU106
 483              	.LBE42:
 484              	.LBE43:
 123:main.c        ****       }
 485              		.loc 1 123 9 is_stmt 1 view .LVU107
 123:main.c        ****       }
 486              		.loc 1 123 16 is_stmt 0 view .LVU108
 487 0060 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 488 0062 B3FA83F3 		clz	r3, r3
 489 0066 5B09     		lsrs	r3, r3, #5
 490 0068 2370     		strb	r3, [r4]
 491 006a D2E7     		b	.L19
 492              	.L20:
 120:main.c        ****             sec_tick = 1;
 493              		.loc 1 120 13 is_stmt 1 view .LVU109
 494              	.LVL32:
 495              	.LBB44:
 496              	.LBI44:
  35:main.c        **** {
 497              		.loc 1 35 6 view .LVU110
 498              	.LBB45:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 499              		.loc 1 37 7 view .LVU111
  40:main.c        ****       }
 500              		.loc 1 40 10 view .LVU112
 501 006c FFF7FEFF 		bl	GPIO_ResetBits
 502              	.LVL33:
  40:main.c        ****       }
 503              		.loc 1 40 10 is_stmt 0 view .LVU113
 504              	.LBE45:
 505              	.LBE44:
 121:main.c        ****          }
 506              		.loc 1 121 13 is_stmt 1 view .LVU114
 121:main.c        ****          }
 507              		.loc 1 121 22 is_stmt 0 view .LVU115
 508 0070 0122     		movs	r2, #1
 509 0072 0A4B     		ldr	r3, .L30+36
 510 0074 1A80     		strh	r2, [r3]	@ movhi
 511 0076 F3E7     		b	.L21
 512              	.L31:
 513              		.align	2
 514              	.L30:
 515 0078 00000000 		.word	.LANCHOR0
 516 007c 00000000 		.word	tick
 517 0080 00000000 		.word	rxcnt1
 518 0084 00000000 		.word	rxck1
 519 0088 00000000 		.word	rxcnt2
 520 008c 00000000 		.word	rxck2
 521 0090 00000000 		.word	jiffes
 522 0094 00000000 		.word	.LANCHOR1
 523 0098 00140140 		.word	1073812480
 524 009c 00000000 		.word	sec_tick
 525              		.cfi_endproc
 526              	.LFE34:
 528              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 529              		.align	1
 530              		.global	TIM4_IRQHandler
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 534              		.fpu softvfp
 536              	TIM4_IRQHandler:
 537              	.LFB35:
 130:main.c        **** 
 131:main.c        **** 
 132:main.c        **** void TIM4_IRQHandler (void)
 133:main.c        **** {
 538              		.loc 1 133 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 134:main.c        ****       TIM_ClearITPendingBit(TIM4,TIM_IT_Update);
 542              		.loc 1 134 7 view .LVU117
 543 0000 0121     		movs	r1, #1
 133:main.c        ****       TIM_ClearITPendingBit(TIM4,TIM_IT_Update);
 544              		.loc 1 133 1 is_stmt 0 view .LVU118
 545 0002 10B5     		push	{r4, lr}
 546              		.cfi_def_cfa_offset 8
 547              		.cfi_offset 4, -8
 548              		.cfi_offset 14, -4
 549              		.loc 1 134 7 view .LVU119
 550 0004 1E48     		ldr	r0, .L45
 551 0006 FFF7FEFF 		bl	TIM_ClearITPendingBit
 552              	.LVL34:
 135:main.c        ****       static unsigned short cnt = 0;
 553              		.loc 1 135 7 is_stmt 1 view .LVU120
 136:main.c        ****       static unsigned char flip = 0;
 554              		.loc 1 136 7 view .LVU121
 137:main.c        ****       cnt++;
 555              		.loc 1 137 7 view .LVU122
 556              		.loc 1 137 10 is_stmt 0 view .LVU123
 557 000a 1E4A     		ldr	r2, .L45+4
 558 000c 1388     		ldrh	r3, [r2]
 559 000e 0133     		adds	r3, r3, #1
 560 0010 9BB2     		uxth	r3, r3
 138:main.c        ****       if (cnt >= 500) {
 561              		.loc 1 138 7 is_stmt 1 view .LVU124
 562              		.loc 1 138 10 is_stmt 0 view .LVU125
 563 0012 B3F5FA7F 		cmp	r3, #500
 564 0016 1DD2     		bcs	.L33
 137:main.c        ****       cnt++;
 565              		.loc 1 137 10 view .LVU126
 566 0018 1380     		strh	r3, [r2]	@ movhi
 567              	.L34:
 139:main.c        ****          cnt = 0;
 140:main.c        ****          /* alive sign */
 141:main.c        ****          if (flip) {
 142:main.c        ****             led_control(LED0,ON);
 143:main.c        ****          } else {
 144:main.c        ****             led_control(LED0,OFF);
 145:main.c        ****             sec_tick = 1;
 146:main.c        ****          }
 147:main.c        ****       	 flip = !flip;
 148:main.c        ****       }
 149:main.c        ****       tick++;
 568              		.loc 1 149 7 is_stmt 1 view .LVU127
 569              		.loc 1 149 11 is_stmt 0 view .LVU128
 570 001a 1B4A     		ldr	r2, .L45+8
 571 001c 1388     		ldrh	r3, [r2]
 572 001e 0133     		adds	r3, r3, #1
 573 0020 9BB2     		uxth	r3, r3
 574 0022 1380     		strh	r3, [r2]	@ movhi
 150:main.c        ****       if (rxcnt1) rxck1++;
 575              		.loc 1 150 7 is_stmt 1 view .LVU129
 576              		.loc 1 150 11 is_stmt 0 view .LVU130
 577 0024 194B     		ldr	r3, .L45+12
 578 0026 1B88     		ldrh	r3, [r3]
 579 0028 9BB2     		uxth	r3, r3
 580              		.loc 1 150 10 view .LVU131
 581 002a 23B1     		cbz	r3, .L37
 582              		.loc 1 150 19 is_stmt 1 discriminator 1 view .LVU132
 583              		.loc 1 150 24 is_stmt 0 discriminator 1 view .LVU133
 584 002c 184A     		ldr	r2, .L45+16
 585 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 586 0030 0133     		adds	r3, r3, #1
 587 0032 DBB2     		uxtb	r3, r3
 588 0034 1370     		strb	r3, [r2]
 589              	.L37:
 151:main.c        ****       if (rxcnt2) rxck2++;
 590              		.loc 1 151 7 is_stmt 1 view .LVU134
 591              		.loc 1 151 11 is_stmt 0 view .LVU135
 592 0036 174B     		ldr	r3, .L45+20
 593 0038 1B88     		ldrh	r3, [r3]
 594 003a 9BB2     		uxth	r3, r3
 595              		.loc 1 151 10 view .LVU136
 596 003c 23B1     		cbz	r3, .L38
 597              		.loc 1 151 19 is_stmt 1 discriminator 1 view .LVU137
 598              		.loc 1 151 24 is_stmt 0 discriminator 1 view .LVU138
 599 003e 164A     		ldr	r2, .L45+24
 600 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 601 0042 0133     		adds	r3, r3, #1
 602 0044 DBB2     		uxtb	r3, r3
 603 0046 1370     		strb	r3, [r2]
 604              	.L38:
 152:main.c        ****       jiffes++;
 605              		.loc 1 152 7 is_stmt 1 view .LVU139
 606              		.loc 1 152 13 is_stmt 0 view .LVU140
 607 0048 144A     		ldr	r2, .L45+28
 608 004a 1388     		ldrh	r3, [r2]
 609 004c 0133     		adds	r3, r3, #1
 610 004e 9BB2     		uxth	r3, r3
 611 0050 1380     		strh	r3, [r2]	@ movhi
 153:main.c        **** }
 612              		.loc 1 153 1 view .LVU141
 613 0052 10BD     		pop	{r4, pc}
 614              	.L33:
 139:main.c        ****          /* alive sign */
 615              		.loc 1 139 10 is_stmt 1 view .LVU142
 139:main.c        ****          /* alive sign */
 616              		.loc 1 139 14 is_stmt 0 view .LVU143
 617 0054 0023     		movs	r3, #0
 141:main.c        ****             led_control(LED0,ON);
 618              		.loc 1 141 14 view .LVU144
 619 0056 124C     		ldr	r4, .L45+32
 139:main.c        ****          /* alive sign */
 620              		.loc 1 139 14 view .LVU145
 621 0058 1380     		strh	r3, [r2]	@ movhi
 141:main.c        ****             led_control(LED0,ON);
 622              		.loc 1 141 10 is_stmt 1 view .LVU146
 141:main.c        ****             led_control(LED0,ON);
 623              		.loc 1 141 13 is_stmt 0 view .LVU147
 624 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 625              	.LBB46:
 626              	.LBB47:
  38:main.c        ****       } else {
 627              		.loc 1 38 10 view .LVU148
 628 005c 4FF48071 		mov	r1, #256
 629 0060 1048     		ldr	r0, .L45+36
 630              	.LBE47:
 631              	.LBE46:
 141:main.c        ****             led_control(LED0,ON);
 632              		.loc 1 141 13 view .LVU149
 633 0062 3BB1     		cbz	r3, .L35
 142:main.c        ****          } else {
 634              		.loc 1 142 13 is_stmt 1 view .LVU150
 635              	.LVL35:
 636              	.LBB49:
 637              	.LBI46:
  35:main.c        **** {
 638              		.loc 1 35 6 view .LVU151
 639              	.LBB48:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 640              		.loc 1 37 7 view .LVU152
  38:main.c        ****       } else {
 641              		.loc 1 38 10 view .LVU153
 642 0064 FFF7FEFF 		bl	GPIO_SetBits
 643              	.LVL36:
 644              	.L36:
  38:main.c        ****       } else {
 645              		.loc 1 38 10 is_stmt 0 view .LVU154
 646              	.LBE48:
 647              	.LBE49:
 147:main.c        ****       }
 648              		.loc 1 147 9 is_stmt 1 view .LVU155
 147:main.c        ****       }
 649              		.loc 1 147 16 is_stmt 0 view .LVU156
 650 0068 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 651 006a B3FA83F3 		clz	r3, r3
 652 006e 5B09     		lsrs	r3, r3, #5
 653 0070 2370     		strb	r3, [r4]
 654 0072 D2E7     		b	.L34
 655              	.L35:
 144:main.c        ****             sec_tick = 1;
 656              		.loc 1 144 13 is_stmt 1 view .LVU157
 657              	.LVL37:
 658              	.LBB50:
 659              	.LBI50:
  35:main.c        **** {
 660              		.loc 1 35 6 view .LVU158
 661              	.LBB51:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 662              		.loc 1 37 7 view .LVU159
  40:main.c        ****       }
 663              		.loc 1 40 10 view .LVU160
 664 0074 FFF7FEFF 		bl	GPIO_ResetBits
 665              	.LVL38:
  40:main.c        ****       }
 666              		.loc 1 40 10 is_stmt 0 view .LVU161
 667              	.LBE51:
 668              	.LBE50:
 145:main.c        ****          }
 669              		.loc 1 145 13 is_stmt 1 view .LVU162
 145:main.c        ****          }
 670              		.loc 1 145 22 is_stmt 0 view .LVU163
 671 0078 0122     		movs	r2, #1
 672 007a 0B4B     		ldr	r3, .L45+40
 673 007c 1A80     		strh	r2, [r3]	@ movhi
 674 007e F3E7     		b	.L36
 675              	.L46:
 676              		.align	2
 677              	.L45:
 678 0080 00080040 		.word	1073743872
 679 0084 00000000 		.word	.LANCHOR2
 680 0088 00000000 		.word	tick
 681 008c 00000000 		.word	rxcnt1
 682 0090 00000000 		.word	rxck1
 683 0094 00000000 		.word	rxcnt2
 684 0098 00000000 		.word	rxck2
 685 009c 00000000 		.word	jiffes
 686 00a0 00000000 		.word	.LANCHOR3
 687 00a4 00140140 		.word	1073812480
 688 00a8 00000000 		.word	sec_tick
 689              		.cfi_endproc
 690              	.LFE35:
 692              		.section	.text.adc_init,"ax",%progbits
 693              		.align	1
 694              		.global	adc_init
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu softvfp
 700              	adc_init:
 701              	.LFB36:
 154:main.c        **** 
 155:main.c        **** 
 156:main.c        **** void adc_init (void)
 157:main.c        **** {
 702              		.loc 1 157 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 24
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 158:main.c        ****       ADC_InitTypeDef ADC_InitStructure;
 706              		.loc 1 158 7 view .LVU165
 159:main.c        ****       GPIO_Init_Pin(GPIOC,GPIO_Pin_5,GPIO_Speed_50MHz,GPIO_Mode_AIN);
 707              		.loc 1 159 7 view .LVU166
 157:main.c        ****       ADC_InitTypeDef ADC_InitStructure;
 708              		.loc 1 157 1 is_stmt 0 view .LVU167
 709 0000 7FB5     		push	{r0, r1, r2, r3, r4, r5, r6, lr}
 710              		.cfi_def_cfa_offset 32
 711              		.cfi_offset 14, -4
 712              		.loc 1 159 7 view .LVU168
 713 0002 0023     		movs	r3, #0
 714 0004 0322     		movs	r2, #3
 715 0006 2021     		movs	r1, #32
 716 0008 1D48     		ldr	r0, .L50
 717 000a FFF7FEFF 		bl	GPIO_Init_Pin
 718              	.LVL39:
 160:main.c        ****       /* ADC1 registers reset */
 161:main.c        ****       ADC_DeInit(ADC1);
 719              		.loc 1 161 7 is_stmt 1 view .LVU169
 720 000e 1D48     		ldr	r0, .L50+4
 721 0010 FFF7FEFF 		bl	ADC_DeInit
 722              	.LVL40:
 162:main.c        ****       /* Enable ADC1 */
 163:main.c        ****       ADC_Cmd(ADC1, ENABLE);
 723              		.loc 1 163 7 view .LVU170
 724 0014 0121     		movs	r1, #1
 725 0016 1B48     		ldr	r0, .L50+4
 726 0018 FFF7FEFF 		bl	ADC_Cmd
 727              	.LVL41:
 164:main.c        ****       /* ADC1 configuration */
 165:main.c        ****       ADC_StructInit(&ADC_InitStructure);
 728              		.loc 1 165 7 view .LVU171
 729 001c 6846     		mov	r0, sp
 730 001e FFF7FEFF 		bl	ADC_StructInit
 731              	.LVL42:
 166:main.c        ****       ADC_InitStructure.ADC_Mode = ADC_Mode_InjecSimult;
 732              		.loc 1 166 7 view .LVU172
 167:main.c        ****       ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 733              		.loc 1 167 42 is_stmt 0 view .LVU173
 734 0022 0123     		movs	r3, #1
 735 0024 4FF4A022 		mov	r2, #327680
 168:main.c        ****       ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 169:main.c        ****       ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 736              		.loc 1 169 46 view .LVU174
 737 0028 4FF46021 		mov	r1, #917504
 167:main.c        ****       ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 738              		.loc 1 167 42 view .LVU175
 739 002c CDE90023 		strd	r2, r3, [sp]
 168:main.c        ****       ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 740              		.loc 1 168 7 is_stmt 1 view .LVU176
 741              		.loc 1 169 46 is_stmt 0 view .LVU177
 742 0030 0022     		movs	r2, #0
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 171:main.c        ****       ADC_InitStructure.ADC_NbrOfChannel = 1;
 172:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 743              		.loc 1 172 7 view .LVU178
 744 0032 1448     		ldr	r0, .L50+4
 169:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 745              		.loc 1 169 46 view .LVU179
 746 0034 CDE90221 		strd	r2, r1, [sp, #8]
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 747              		.loc 1 170 7 is_stmt 1 view .LVU180
 748              		.loc 1 172 7 is_stmt 0 view .LVU181
 749 0038 6946     		mov	r1, sp
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 750              		.loc 1 170 39 view .LVU182
 751 003a 0492     		str	r2, [sp, #16]
 171:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 752              		.loc 1 171 7 is_stmt 1 view .LVU183
 171:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 753              		.loc 1 171 42 is_stmt 0 view .LVU184
 754 003c 8DF81430 		strb	r3, [sp, #20]
 755              		.loc 1 172 7 is_stmt 1 view .LVU185
 756 0040 FFF7FEFF 		bl	ADC_Init
 757              	.LVL43:
 173:main.c        ****       //Start calibration of ADC1
 174:main.c        ****       ADC_StartCalibration(ADC1);
 758              		.loc 1 174 7 view .LVU186
 759 0044 0F48     		ldr	r0, .L50+4
 760 0046 FFF7FEFF 		bl	ADC_StartCalibration
 761              	.LVL44:
 175:main.c        ****       // Wait for the end of ADCs calibration
 176:main.c        ****       while (ADC_GetCalibrationStatus(ADC1)) {
 762              		.loc 1 176 7 view .LVU187
 763              	.L48:
 177:main.c        ****       }
 764              		.loc 1 177 7 discriminator 1 view .LVU188
 176:main.c        ****       }
 765              		.loc 1 176 13 discriminator 1 view .LVU189
 176:main.c        ****       }
 766              		.loc 1 176 14 is_stmt 0 discriminator 1 view .LVU190
 767 004a 0E48     		ldr	r0, .L50+4
 768 004c FFF7FEFF 		bl	ADC_GetCalibrationStatus
 769              	.LVL45:
 176:main.c        ****       }
 770              		.loc 1 176 13 discriminator 1 view .LVU191
 771 0050 0028     		cmp	r0, #0
 772 0052 FAD1     		bne	.L48
 178:main.c        ****       /* ADC1 Injected conversions configuration */
 179:main.c        ****       ADC_InjectedSequencerLengthConfig(ADC1,1);
 773              		.loc 1 179 7 is_stmt 1 view .LVU192
 774 0054 0121     		movs	r1, #1
 775 0056 0B48     		ldr	r0, .L50+4
 776 0058 FFF7FEFF 		bl	ADC_InjectedSequencerLengthConfig
 777              	.LVL46:
 180:main.c        ****       ADC_InjectedChannelConfig(ADC1,ADC_Channel_15,1,ADC_SampleTime_55Cycles5);
 778              		.loc 1 180 7 view .LVU193
 779 005c 0523     		movs	r3, #5
 780 005e 0122     		movs	r2, #1
 781 0060 0F21     		movs	r1, #15
 782 0062 0848     		ldr	r0, .L50+4
 783 0064 FFF7FEFF 		bl	ADC_InjectedChannelConfig
 784              	.LVL47:
 181:main.c        ****       /* ADC1 Injected conversions trigger is given by software and enabled */
 182:main.c        ****       ADC_ExternalTrigInjectedConvConfig(ADC1, ADC_ExternalTrigInjecConv_None);
 785              		.loc 1 182 7 view .LVU194
 786 0068 4FF4E041 		mov	r1, #28672
 787 006c 0548     		ldr	r0, .L50+4
 788 006e FFF7FEFF 		bl	ADC_ExternalTrigInjectedConvConfig
 789              	.LVL48:
 183:main.c        ****       ADC_ExternalTrigInjectedConvCmd(ADC1,ENABLE);
 790              		.loc 1 183 7 view .LVU195
 791 0072 0121     		movs	r1, #1
 792 0074 0348     		ldr	r0, .L50+4
 793 0076 FFF7FEFF 		bl	ADC_ExternalTrigInjectedConvCmd
 794              	.LVL49:
 184:main.c        **** }
 795              		.loc 1 184 1 is_stmt 0 view .LVU196
 796 007a 07B0     		add	sp, sp, #28
 797              		.cfi_def_cfa_offset 4
 798              		@ sp needed
 799 007c 5DF804FB 		ldr	pc, [sp], #4
 800              	.L51:
 801              		.align	2
 802              	.L50:
 803 0080 00100140 		.word	1073811456
 804 0084 00240140 		.word	1073816576
 805              		.cfi_endproc
 806              	.LFE36:
 808              		.section	.text.timer4_init,"ax",%progbits
 809              		.align	1
 810              		.global	timer4_init
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 814              		.fpu softvfp
 816              	timer4_init:
 817              	.LFB37:
 185:main.c        **** 
 186:main.c        **** 
 187:main.c        **** void timer4_init (void)
 188:main.c        **** {
 818              		.loc 1 188 1 is_stmt 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 24
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 189:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 822              		.loc 1 189 7 view .LVU198
 190:main.c        ****       NVIC_InitTypeDef NVIC_InitStructure;
 823              		.loc 1 190 7 view .LVU199
 191:main.c        ****       /* Enable the TIM4 Interrupt */
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 824              		.loc 1 192 7 view .LVU200
 193:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 825              		.loc 1 193 7 view .LVU201
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 826              		.loc 1 194 7 view .LVU202
 188:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 827              		.loc 1 188 1 is_stmt 0 view .LVU203
 828 0000 30B5     		push	{r4, r5, lr}
 829              		.cfi_def_cfa_offset 12
 830              		.cfi_offset 4, -12
 831              		.cfi_offset 5, -8
 832              		.cfi_offset 14, -4
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 833              		.loc 1 192 42 view .LVU204
 834 0002 4FF48F73 		mov	r3, #286
 195:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 835              		.loc 1 195 45 view .LVU205
 836 0006 0124     		movs	r4, #1
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 837              		.loc 1 194 53 view .LVU206
 838 0008 0025     		movs	r5, #0
 188:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 839              		.loc 1 188 1 view .LVU207
 840 000a 87B0     		sub	sp, sp, #28
 841              		.cfi_def_cfa_offset 40
 196:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 842              		.loc 1 196 7 view .LVU208
 843 000c 01A8     		add	r0, sp, #4
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 844              		.loc 1 192 42 view .LVU209
 845 000e ADF80430 		strh	r3, [sp, #4]	@ movhi
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 846              		.loc 1 194 53 view .LVU210
 847 0012 8DF80650 		strb	r5, [sp, #6]
 195:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 848              		.loc 1 195 7 is_stmt 1 view .LVU211
 195:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 849              		.loc 1 195 45 is_stmt 0 view .LVU212
 850 0016 0294     		str	r4, [sp, #8]
 851              		.loc 1 196 7 is_stmt 1 view .LVU213
 852 0018 FFF7FEFF 		bl	NVIC_Init
 853              	.LVL50:
 197:main.c        ****       /* Time base configuration */
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Period = (71999 / 2);		// 1KHz
 854              		.loc 1 198 7 view .LVU214
 199:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 855              		.loc 1 199 7 view .LVU215
 200:main.c        ****       TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 856              		.loc 1 200 7 view .LVU216
 201:main.c        ****       TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 857              		.loc 1 201 7 view .LVU217
 202:main.c        ****       TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 858              		.loc 1 202 7 view .LVU218
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 859              		.loc 1 198 40 is_stmt 0 view .LVU219
 860 001c 48F69F43 		movw	r3, #35999
 861              		.loc 1 202 51 view .LVU220
 862 0020 8DF81450 		strb	r5, [sp, #20]
 203:main.c        ****       TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 863              		.loc 1 203 7 is_stmt 1 view .LVU221
 864 0024 0A4D     		ldr	r5, .L53
 865 0026 03A9     		add	r1, sp, #12
 866 0028 2846     		mov	r0, r5
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 867              		.loc 1 198 40 is_stmt 0 view .LVU222
 868 002a 0493     		str	r3, [sp, #16]
 199:main.c        ****       TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 869              		.loc 1 199 43 view .LVU223
 870 002c 0394     		str	r4, [sp, #12]
 871              		.loc 1 203 7 view .LVU224
 872 002e FFF7FEFF 		bl	TIM_TimeBaseInit
 873              	.LVL51:
 204:main.c        ****       TIM_Cmd(TIM4, ENABLE);
 874              		.loc 1 204 7 is_stmt 1 view .LVU225
 875 0032 2146     		mov	r1, r4
 876 0034 2846     		mov	r0, r5
 877 0036 FFF7FEFF 		bl	TIM_Cmd
 878              	.LVL52:
 205:main.c        ****       TIM_ClearFlag(TIM4,TIM_FLAG_Update);
 879              		.loc 1 205 7 view .LVU226
 880 003a 2146     		mov	r1, r4
 881 003c 2846     		mov	r0, r5
 882 003e FFF7FEFF 		bl	TIM_ClearFlag
 883              	.LVL53:
 206:main.c        ****       TIM_ITConfig(TIM4,TIM_IT_Update,ENABLE);
 884              		.loc 1 206 7 view .LVU227
 885 0042 2246     		mov	r2, r4
 886 0044 2146     		mov	r1, r4
 887 0046 2846     		mov	r0, r5
 888 0048 FFF7FEFF 		bl	TIM_ITConfig
 889              	.LVL54:
 207:main.c        **** }
 890              		.loc 1 207 1 is_stmt 0 view .LVU228
 891 004c 07B0     		add	sp, sp, #28
 892              		.cfi_def_cfa_offset 12
 893              		@ sp needed
 894 004e 30BD     		pop	{r4, r5, pc}
 895              	.L54:
 896              		.align	2
 897              	.L53:
 898 0050 00080040 		.word	1073743872
 899              		.cfi_endproc
 900              	.LFE37:
 902              		.section	.rodata.main_display.str1.1,"aMS",%progbits,1
 903              	.LC0:
 904 0000 4D503320 		.ascii	"MP3 Init \000"
 904      496E6974 
 904      2000
 905              	.LC1:
 906 000a 3C00     		.ascii	"<\000"
 907              	.LC2:
 908 000c 3E00     		.ascii	">\000"
 909              	.LC3:
 910 000e 494900   		.ascii	"II\000"
 911              	.LC4:
 912 0011 3E3E00   		.ascii	">>\000"
 913              	.LC5:
 914 0014 3C3C00   		.ascii	"<<\000"
 915              	.LC6:
 916 0017 6C697374 		.ascii	"list\000"
 916      00
 917              	.LC7:
 918 001c 2B00     		.ascii	"+\000"
 919              		.section	.text.main_display,"ax",%progbits
 920              		.align	1
 921              		.global	main_display
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu softvfp
 927              	main_display:
 928              	.LFB38:
 208:main.c        **** 
 209:main.c        **** /*
 210:main.c        **** void sw_read (void)
 211:main.c        **** {
 212:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_0) == RESET) {	// Select
 213:main.c        ****          sw_cnt1++;
 214:main.c        ****          if (sw_cnt1 >= 10) {
 215:main.c        ****             sw_cnt1 = 0;
 216:main.c        ****             if ((sw_value & 0x01) == 0)	{
 217:main.c        ****                sw_value |= 0x01;
 218:main.c        ****                if (play_mp3) play_mp3 = 0;else play_mp3 = 1;
 219:main.c        ****             }
 220:main.c        ****          }
 221:main.c        ****       } else {
 222:main.c        ****       	 sw_cnt1 = 0;
 223:main.c        ****       	 sw_value &= ~(0x01);
 224:main.c        ****       }
 225:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_1) == RESET) {	// Down
 226:main.c        ****          sw_cnt2++;
 227:main.c        ****          if (sw_cnt2 >= 10) {
 228:main.c        ****             sw_cnt2 = 0;
 229:main.c        ****             if ((sw_value & 0x02) == 0)	{
 230:main.c        ****                sw_value |= 0x02;
 231:main.c        ****                play_prev();
 232:main.c        ****             }
 233:main.c        ****          }
 234:main.c        ****       } else {
 235:main.c        ****       	 sw_cnt2 = 0;
 236:main.c        ****       	 sw_value &= ~(0x02);
 237:main.c        ****       }
 238:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_2) == RESET) {	// Left
 239:main.c        ****          sw_cnt3++;
 240:main.c        ****          if (sw_cnt3 >= 10) {
 241:main.c        ****             sw_cnt3 = 0;
 242:main.c        ****             if ((sw_value & 0x04) == 0)	{
 243:main.c        ****                sw_value |= 0x04;
 244:main.c        ****                mp3_seek(0);
 245:main.c        ****             }
 246:main.c        ****          }
 247:main.c        ****       } else {
 248:main.c        ****          sw_cnt3 = 0;
 249:main.c        ****       	 sw_value &= ~(0x04);
 250:main.c        ****       }
 251:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_3) == RESET) {	// Right
 252:main.c        ****          sw_cnt4++;
 253:main.c        ****          if (sw_cnt4 >= 10) {
 254:main.c        ****             sw_cnt4 = 0;
 255:main.c        ****             if ((sw_value & 0x08) == 0)	{
 256:main.c        ****                sw_value |= 0x08;
 257:main.c        ****                mp3_seek(1);
 258:main.c        ****             }
 259:main.c        ****          }
 260:main.c        ****       } else {
 261:main.c        ****          sw_cnt4 = 0;
 262:main.c        ****       	 sw_value &= ~(0x08);
 263:main.c        ****       }
 264:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_4) == RESET) {	// Up
 265:main.c        ****          sw_cnt5++;
 266:main.c        ****          if (sw_cnt5 >= 10) {
 267:main.c        ****             sw_cnt5 = 0;
 268:main.c        ****             if ((sw_value & 0x10) == 0)	{
 269:main.c        ****                sw_value |= 0x10;
 270:main.c        ****                play_next();
 271:main.c        ****             }
 272:main.c        ****          }
 273:main.c        ****       } else {
 274:main.c        ****          sw_cnt5 = 0;
 275:main.c        ****       	 sw_value &= ~(0x10);
 276:main.c        ****       }
 277:main.c        **** }
 278:main.c        **** 
 279:main.c        **** */
 280:main.c        **** 
 281:main.c        **** void main_display(){
 929              		.loc 1 281 20 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 282:main.c        ****      FLASH_Lock();
 933              		.loc 1 282 6 view .LVU230
 281:main.c        ****      FLASH_Lock();
 934              		.loc 1 281 20 is_stmt 0 view .LVU231
 935 0000 08B5     		push	{r3, lr}
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
 939              		.loc 1 282 6 view .LVU232
 940 0002 FFF7FEFF 		bl	FLASH_Lock
 941              	.LVL55:
 283:main.c        ****       //timer4_init();
 284:main.c        ****       serial_init();
 942              		.loc 1 284 7 is_stmt 1 view .LVU233
 943 0006 FFF7FEFF 		bl	serial_init
 944              	.LVL56:
 285:main.c        ****       lcd_init();
 945              		.loc 1 285 7 view .LVU234
 946 000a FFF7FEFF 		bl	lcd_init
 947              	.LVL57:
 286:main.c        ****       lcd_printf(2,0,"MP3 Init ");
 948              		.loc 1 286 7 view .LVU235
 949 000e 0021     		movs	r1, #0
 950 0010 0220     		movs	r0, #2
 951 0012 184A     		ldr	r2, .L56
 952 0014 FFF7FEFF 		bl	lcd_printf
 953              	.LVL58:
 287:main.c        **** 	  touch_init();
 954              		.loc 1 287 4 view .LVU236
 955 0018 FFF7FEFF 		bl	touch_init
 956              	.LVL59:
 288:main.c        ****       adc_init();
 957              		.loc 1 288 7 view .LVU237
 958 001c FFF7FEFF 		bl	adc_init
 959              	.LVL60:
 289:main.c        **** 	  mp3_init();
 960              		.loc 1 289 4 view .LVU238
 961 0020 FFF7FEFF 		bl	mp3_init
 962              	.LVL61:
 290:main.c        **** 	  init_rtc();
 963              		.loc 1 290 4 view .LVU239
 964 0024 FFF7FEFF 		bl	init_rtc
 965              	.LVL62:
 291:main.c        **** 	  
 292:main.c        **** 	  lcd_printf(2,14,"<");
 966              		.loc 1 292 4 view .LVU240
 967 0028 0E21     		movs	r1, #14
 968 002a 0220     		movs	r0, #2
 969 002c 124A     		ldr	r2, .L56+4
 970 002e FFF7FEFF 		bl	lcd_printf
 971              	.LVL63:
 293:main.c        **** 	  lcd_printf(25,14,">");
 972              		.loc 1 293 4 view .LVU241
 973 0032 0E21     		movs	r1, #14
 974 0034 1920     		movs	r0, #25
 975 0036 114A     		ldr	r2, .L56+8
 976 0038 FFF7FEFF 		bl	lcd_printf
 977              	.LVL64:
 294:main.c        **** 	  lcd_printf(13,14,"II");
 978              		.loc 1 294 4 view .LVU242
 979 003c 0E21     		movs	r1, #14
 980 003e 0D20     		movs	r0, #13
 981 0040 0F4A     		ldr	r2, .L56+12
 982 0042 FFF7FEFF 		bl	lcd_printf
 983              	.LVL65:
 295:main.c        **** 	  lcd_printf(13,10,">>");
 984              		.loc 1 295 4 view .LVU243
 985 0046 0A21     		movs	r1, #10
 986 0048 0D20     		movs	r0, #13
 987 004a 0E4A     		ldr	r2, .L56+16
 988 004c FFF7FEFF 		bl	lcd_printf
 989              	.LVL66:
 296:main.c        **** 	  lcd_printf(13,18,"<<");
 990              		.loc 1 296 4 view .LVU244
 991 0050 1221     		movs	r1, #18
 992 0052 0D20     		movs	r0, #13
 993 0054 0C4A     		ldr	r2, .L56+20
 994 0056 FFF7FEFF 		bl	lcd_printf
 995              	.LVL67:
 297:main.c        **** 	  lcd_printf(1,18,"list");
 996              		.loc 1 297 4 view .LVU245
 997 005a 1221     		movs	r1, #18
 998 005c 0120     		movs	r0, #1
 999 005e 0B4A     		ldr	r2, .L56+24
 1000 0060 FFF7FEFF 		bl	lcd_printf
 1001              	.LVL68:
 298:main.c        **** 	  lcd_printf(25,18,"+");
 1002              		.loc 1 298 4 view .LVU246
 299:main.c        **** 
 300:main.c        **** }
 1003              		.loc 1 300 1 is_stmt 0 view .LVU247
 1004 0064 BDE80840 		pop	{r3, lr}
 1005              		.cfi_restore 14
 1006              		.cfi_restore 3
 1007              		.cfi_def_cfa_offset 0
 298:main.c        **** 	  lcd_printf(25,18,"+");
 1008              		.loc 1 298 4 view .LVU248
 1009 0068 1221     		movs	r1, #18
 1010 006a 1920     		movs	r0, #25
 1011 006c 084A     		ldr	r2, .L56+28
 1012 006e FFF7FEBF 		b	lcd_printf
 1013              	.LVL69:
 1014              	.L57:
 1015 0072 00BF     		.align	2
 1016              	.L56:
 1017 0074 00000000 		.word	.LC0
 1018 0078 0A000000 		.word	.LC1
 1019 007c 0C000000 		.word	.LC2
 1020 0080 0E000000 		.word	.LC3
 1021 0084 11000000 		.word	.LC4
 1022 0088 14000000 		.word	.LC5
 1023 008c 17000000 		.word	.LC6
 1024 0090 1C000000 		.word	.LC7
 1025              		.cfi_endproc
 1026              	.LFE38:
 1028              		.section	.rodata.go_back.str1.1,"aMS",%progbits,1
 1029              	.LC8:
 1030 0000 566F6C75 		.ascii	"Volume %d \000"
 1030      6D652025 
 1030      642000
 1031              		.section	.text.go_back,"ax",%progbits
 1032              		.align	1
 1033              		.global	go_back
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1037              		.fpu softvfp
 1039              	go_back:
 1040              	.LVL70:
 1041              	.LFB40:
 301:main.c        **** 
 302:main.c        **** void touch_read (unsigned short x,unsigned short y){
 303:main.c        **** 
 304:main.c        **** 	if ((x>=600&&x<=1000)&&(y>=600&&y<=800)) {	// Select
 305:main.c        ****         sw_cnt1++;
 306:main.c        ****         if (sw_cnt1 >= 40) {
 307:main.c        ****             sw_cnt1 = 0;
 308:main.c        ****             if ((sw_value & 0x01) == 0)	{
 309:main.c        ****                sw_value |= 0x01;
 310:main.c        ****                if (play_mp3) play_mp3 = 0;else play_mp3 = 1;
 311:main.c        ****             }
 312:main.c        ****         }
 313:main.c        ****     } 
 314:main.c        **** 	 else {
 315:main.c        ****       	sw_cnt1 = 0;
 316:main.c        ****       	sw_value &= ~(0x01);
 317:main.c        ****     }
 318:main.c        ****     if ((x>=1300&&x<=1800)&&(y>=600&&y<=800)) {	// Right
 319:main.c        ****          sw_cnt2++;
 320:main.c        ****          if (sw_cnt2 >= 40) {
 321:main.c        ****             sw_cnt2 = 0;
 322:main.c        ****             if ((sw_value & 0x02) == 0)	{
 323:main.c        ****                sw_value |= 0x02;
 324:main.c        ****                play_prev();
 325:main.c        ****             }
 326:main.c        ****          }
 327:main.c        ****     } 
 328:main.c        **** 	else {
 329:main.c        ****       	sw_cnt2 = 0;
 330:main.c        ****       	sw_value &= ~(0x02);
 331:main.c        ****     }
 332:main.c        ****     if ((x>=600&&x<=1000)&&(y>=200&&y<=520)) {	// -2
 333:main.c        ****         sw_cnt3++;
 334:main.c        ****         if (sw_cnt3 >= 40) {
 335:main.c        ****             sw_cnt3 = 0;
 336:main.c        ****             if ((sw_value & 0x04) == 0)	{
 337:main.c        ****                sw_value |= 0x04;
 338:main.c        ****                mp3_seek(0);
 339:main.c        ****             }
 340:main.c        ****         }
 341:main.c        ****     } 
 342:main.c        **** 	else{
 343:main.c        ****         sw_cnt3 = 0;
 344:main.c        ****       	sw_value &= ~(0x04);
 345:main.c        ****     }
 346:main.c        ****     if ((x>=600&&x<=1000)&&(y>=900&&y<=1150)) {	// x2
 347:main.c        ****         sw_cnt4++;
 348:main.c        ****         if (sw_cnt4 >= 40) {
 349:main.c        ****             sw_cnt4 = 0;
 350:main.c        ****             if ((sw_value & 0x08) == 0)	{
 351:main.c        ****                sw_value |= 0x08;
 352:main.c        ****                mp3_seek(1);
 353:main.c        ****             }
 354:main.c        ****         }
 355:main.c        ****     } 
 356:main.c        **** 	else {
 357:main.c        ****         sw_cnt4 = 0;
 358:main.c        ****       	sw_value &= ~(0x08);
 359:main.c        ****     }
 360:main.c        ****     if ((x>=100&&x<=400)&&(y>=600&&y<=800)) {	// Left
 361:main.c        ****         sw_cnt5++;
 362:main.c        ****         if (sw_cnt5 >= 40) {
 363:main.c        ****             sw_cnt5 = 0;
 364:main.c        ****             if ((sw_value & 0x10) == 0)	{
 365:main.c        ****                sw_value |= 0x10;
 366:main.c        ****                play_next();
 367:main.c        ****             }
 368:main.c        ****         }
 369:main.c        **** 	} 
 370:main.c        **** 	else {
 371:main.c        ****         sw_cnt5 = 0;
 372:main.c        ****       	sw_value &= ~(0x10);
 373:main.c        ****     }
 374:main.c        **** 	
 375:main.c        **** 	if ((x>=100&&x<=400)&&(y>=200&&y<=400)) {	// playlist
 376:main.c        **** 		unsigned short x2,y2;
 377:main.c        **** 		mp3_displaylist();
 378:main.c        **** 		lcd_printf(1,18,"                         <--");
 379:main.c        **** 		while(1){
 380:main.c        **** 			touch_process(&x2,&y2);
 381:main.c        **** 			if(1==go_back(x2,y2)){
 382:main.c        **** 				xLoc=1,yLoc=1;
 383:main.c        **** 				break;
 384:main.c        **** 			}
 385:main.c        **** 		}
 386:main.c        **** 	} 
 387:main.c        **** 	else{
 388:main.c        **** 	}
 389:main.c        **** 	
 390:main.c        **** 	
 391:main.c        **** 	
 392:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// information
 393:main.c        **** 		unsigned short x2,y2;
 394:main.c        **** 		display_id3v1_tag();
 395:main.c        **** 		lcd_printf(1,18,"                         <--");
 396:main.c        **** 		while(1){
 397:main.c        **** 			touch_process(&x2,&y2);
 398:main.c        **** 			if(1==go_back(x2,y2)){
 399:main.c        **** 				xLoc=1,yLoc=1;
 400:main.c        **** 				break;
 401:main.c        **** 			}
 402:main.c        **** 		}
 403:main.c        **** 	} 
 404:main.c        **** 	else{
 405:main.c        **** 	}
 406:main.c        **** }
 407:main.c        **** 
 408:main.c        **** int go_back(unsigned short x,unsigned short y){
 1042              		.loc 1 408 47 is_stmt 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 409:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1046              		.loc 1 409 2 view .LVU250
 1047              		.loc 1 409 5 is_stmt 0 view .LVU251
 1048 0000 A0F21450 		subw	r0, r0, #1300
 1049              	.LVL71:
 1050              		.loc 1 409 5 view .LVU252
 1051 0004 B0F5FA7F 		cmp	r0, #500
 408:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1052              		.loc 1 408 47 view .LVU253
 1053 0008 08B5     		push	{r3, lr}
 1054              		.cfi_def_cfa_offset 8
 1055              		.cfi_offset 3, -8
 1056              		.cfi_offset 14, -4
 1057              		.loc 1 409 5 view .LVU254
 1058 000a 12D8     		bhi	.L61
 1059              		.loc 1 409 24 discriminator 1 view .LVU255
 1060 000c C839     		subs	r1, r1, #200
 1061              	.LVL72:
 1062              		.loc 1 409 24 discriminator 1 view .LVU256
 1063 000e C829     		cmp	r1, #200
 1064 0010 0FD8     		bhi	.L61
 1065              	.LBB54:
 1066              	.LBI54:
 408:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1067              		.loc 1 408 5 is_stmt 1 view .LVU257
 1068              	.LVL73:
 1069              	.LBB55:
 410:main.c        ****        main_display();
 1070              		.loc 1 410 8 view .LVU258
 1071 0012 FFF7FEFF 		bl	main_display
 1072              	.LVL74:
 411:main.c        **** 	   mp3_displayinit();
 1073              		.loc 1 411 5 view .LVU259
 1074 0016 FFF7FEFF 		bl	mp3_displayinit
 1075              	.LVL75:
 412:main.c        **** 	   lcd_printf(2,1,"Volume %d ",255 - (volume + 127));
 1076              		.loc 1 412 5 view .LVU260
 1077 001a 074B     		ldr	r3, .L62
 1078 001c 0220     		movs	r0, #2
 1079 001e 1B88     		ldrh	r3, [r3]
 1080 0020 0121     		movs	r1, #1
 1081 0022 9BB2     		uxth	r3, r3
 1082 0024 054A     		ldr	r2, .L62+4
 1083 0026 C3F18003 		rsb	r3, r3, #128
 1084 002a FFF7FEFF 		bl	lcd_printf
 1085              	.LVL76:
 413:main.c        **** 	   return 1;
 1086              		.loc 1 413 5 view .LVU261
 412:main.c        **** 	   lcd_printf(2,1,"Volume %d ",255 - (volume + 127));
 1087              		.loc 1 412 5 is_stmt 0 view .LVU262
 1088 002e 0120     		movs	r0, #1
 1089              	.L58:
 1090              	.LBE55:
 1091              	.LBE54:
 414:main.c        **** 	}
 415:main.c        **** 	return 0;
 416:main.c        **** 	
 417:main.c        **** }
 1092              		.loc 1 417 1 view .LVU263
 1093 0030 08BD     		pop	{r3, pc}
 1094              	.L61:
 415:main.c        **** 	
 1095              		.loc 1 415 9 view .LVU264
 1096 0032 0020     		movs	r0, #0
 1097 0034 FCE7     		b	.L58
 1098              	.L63:
 1099 0036 00BF     		.align	2
 1100              	.L62:
 1101 0038 00000000 		.word	volume
 1102 003c 00000000 		.word	.LC8
 1103              		.cfi_endproc
 1104              	.LFE40:
 1106              		.section	.rodata.touch_read.str1.1,"aMS",%progbits,1
 1107              	.LC9:
 1108 0000 20202020 		.ascii	"                         <--\000"
 1108      20202020 
 1108      20202020 
 1108      20202020 
 1108      20202020 
 1109              		.section	.text.touch_read,"ax",%progbits
 1110              		.align	1
 1111              		.global	touch_read
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1115              		.fpu softvfp
 1117              	touch_read:
 1118              	.LVL77:
 1119              	.LFB39:
 302:main.c        **** 
 1120              		.loc 1 302 52 is_stmt 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 304:main.c        ****         sw_cnt1++;
 1124              		.loc 1 304 2 view .LVU266
 302:main.c        **** 
 1125              		.loc 1 302 52 is_stmt 0 view .LVU267
 1126 0000 2DE9F743 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 1127              		.cfi_def_cfa_offset 40
 1128              		.cfi_offset 4, -28
 1129              		.cfi_offset 5, -24
 1130              		.cfi_offset 6, -20
 1131              		.cfi_offset 7, -16
 1132              		.cfi_offset 8, -12
 1133              		.cfi_offset 9, -8
 1134              		.cfi_offset 14, -4
 304:main.c        ****         sw_cnt1++;
 1135              		.loc 1 304 13 view .LVU268
 1136 0004 A0F51679 		sub	r9, r0, #600
 1137 0008 1FFA89F9 		uxth	r9, r9
 304:main.c        ****         sw_cnt1++;
 1138              		.loc 1 304 5 view .LVU269
 1139 000c B9F5C87F 		cmp	r9, #400
 302:main.c        **** 
 1140              		.loc 1 302 52 view .LVU270
 1141 0010 0646     		mov	r6, r0
 1142 0012 0D46     		mov	r5, r1
 1143 0014 794B     		ldr	r3, .L94
 1144 0016 7A4C     		ldr	r4, .L94+4
 304:main.c        ****         sw_cnt1++;
 1145              		.loc 1 304 5 view .LVU271
 1146 0018 5DD8     		bhi	.L65
 304:main.c        ****         sw_cnt1++;
 1147              		.loc 1 304 23 discriminator 1 view .LVU272
 1148 001a A1F51672 		sub	r2, r1, #600
 1149 001e C82A     		cmp	r2, #200
 1150 0020 59D8     		bhi	.L65
 305:main.c        ****         if (sw_cnt1 >= 40) {
 1151              		.loc 1 305 9 is_stmt 1 view .LVU273
 305:main.c        ****         if (sw_cnt1 >= 40) {
 1152              		.loc 1 305 16 is_stmt 0 view .LVU274
 1153 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1154 0024 0132     		adds	r2, r2, #1
 1155 0026 D2B2     		uxtb	r2, r2
 1156 0028 1A70     		strb	r2, [r3]
 306:main.c        ****             sw_cnt1 = 0;
 1157              		.loc 1 306 9 is_stmt 1 view .LVU275
 306:main.c        ****             sw_cnt1 = 0;
 1158              		.loc 1 306 21 is_stmt 0 view .LVU276
 1159 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 306:main.c        ****             sw_cnt1 = 0;
 1160              		.loc 1 306 12 view .LVU277
 1161 002c 272A     		cmp	r2, #39
 1162 002e 0ED9     		bls	.L67
 307:main.c        ****             if ((sw_value & 0x01) == 0)	{
 1163              		.loc 1 307 13 is_stmt 1 view .LVU278
 307:main.c        ****             if ((sw_value & 0x01) == 0)	{
 1164              		.loc 1 307 21 is_stmt 0 view .LVU279
 1165 0030 0022     		movs	r2, #0
 1166 0032 1A70     		strb	r2, [r3]
 308:main.c        ****                sw_value |= 0x01;
 1167              		.loc 1 308 13 is_stmt 1 view .LVU280
 308:main.c        ****                sw_value |= 0x01;
 1168              		.loc 1 308 27 is_stmt 0 view .LVU281
 1169 0034 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 308:main.c        ****                sw_value |= 0x01;
 1170              		.loc 1 308 16 view .LVU282
 1171 0036 13F00103 		ands	r3, r3, #1
 1172 003a 08D1     		bne	.L67
 309:main.c        ****                if (play_mp3) play_mp3 = 0;else play_mp3 = 1;
 1173              		.loc 1 309 16 is_stmt 1 view .LVU283
 309:main.c        ****                if (play_mp3) play_mp3 = 0;else play_mp3 = 1;
 1174              		.loc 1 309 25 is_stmt 0 view .LVU284
 1175 003c 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1176 003e 42F00102 		orr	r2, r2, #1
 1177 0042 2270     		strb	r2, [r4]
 310:main.c        ****             }
 1178              		.loc 1 310 16 is_stmt 1 view .LVU285
 310:main.c        ****             }
 1179              		.loc 1 310 20 is_stmt 0 view .LVU286
 1180 0044 6F4A     		ldr	r2, .L94+8
 1181 0046 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1182              	.LVL78:
 310:main.c        ****             }
 1183              		.loc 1 310 19 view .LVU287
 1184 0048 0029     		cmp	r1, #0
 1185 004a 42D0     		beq	.L69
 1186              	.L91:
 310:main.c        ****             }
 1187              		.loc 1 310 57 discriminator 2 view .LVU288
 1188 004c 1370     		strb	r3, [r2]
 1189              	.L67:
 318:main.c        ****          sw_cnt2++;
 1190              		.loc 1 318 5 is_stmt 1 view .LVU289
 318:main.c        ****          sw_cnt2++;
 1191              		.loc 1 318 17 is_stmt 0 view .LVU290
 1192 004e A6F21458 		subw	r8, r6, #1300
 1193 0052 1FFA88F8 		uxth	r8, r8
 318:main.c        ****          sw_cnt2++;
 1194              		.loc 1 318 8 view .LVU291
 1195 0056 B8F5FA7F 		cmp	r8, #500
 1196 005a 6B4B     		ldr	r3, .L94+12
 1197 005c 42D8     		bhi	.L70
 318:main.c        ****          sw_cnt2++;
 1198              		.loc 1 318 27 discriminator 1 view .LVU292
 1199 005e A5F51672 		sub	r2, r5, #600
 1200 0062 C82A     		cmp	r2, #200
 1201 0064 3ED8     		bhi	.L70
 319:main.c        ****          if (sw_cnt2 >= 40) {
 1202              		.loc 1 319 10 is_stmt 1 view .LVU293
 319:main.c        ****          if (sw_cnt2 >= 40) {
 1203              		.loc 1 319 17 is_stmt 0 view .LVU294
 1204 0066 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1205 0068 0132     		adds	r2, r2, #1
 1206 006a D2B2     		uxtb	r2, r2
 1207 006c 1A70     		strb	r2, [r3]
 320:main.c        ****             sw_cnt2 = 0;
 1208              		.loc 1 320 10 is_stmt 1 view .LVU295
 320:main.c        ****             sw_cnt2 = 0;
 1209              		.loc 1 320 22 is_stmt 0 view .LVU296
 1210 006e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 320:main.c        ****             sw_cnt2 = 0;
 1211              		.loc 1 320 13 view .LVU297
 1212 0070 272A     		cmp	r2, #39
 1213 0072 0AD9     		bls	.L72
 321:main.c        ****             if ((sw_value & 0x02) == 0)	{
 1214              		.loc 1 321 13 is_stmt 1 view .LVU298
 321:main.c        ****             if ((sw_value & 0x02) == 0)	{
 1215              		.loc 1 321 21 is_stmt 0 view .LVU299
 1216 0074 0022     		movs	r2, #0
 1217 0076 1A70     		strb	r2, [r3]
 322:main.c        ****                sw_value |= 0x02;
 1218              		.loc 1 322 13 is_stmt 1 view .LVU300
 322:main.c        ****                sw_value |= 0x02;
 1219              		.loc 1 322 27 is_stmt 0 view .LVU301
 1220 0078 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 322:main.c        ****                sw_value |= 0x02;
 1221              		.loc 1 322 16 view .LVU302
 1222 007a 9907     		lsls	r1, r3, #30
 1223 007c 05D4     		bmi	.L72
 323:main.c        ****                play_prev();
 1224              		.loc 1 323 16 is_stmt 1 view .LVU303
 323:main.c        ****                play_prev();
 1225              		.loc 1 323 25 is_stmt 0 view .LVU304
 1226 007e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1227 0080 43F00203 		orr	r3, r3, #2
 1228 0084 2370     		strb	r3, [r4]
 324:main.c        ****             }
 1229              		.loc 1 324 16 is_stmt 1 view .LVU305
 1230 0086 FFF7FEFF 		bl	play_prev
 1231              	.LVL79:
 1232              	.L72:
 332:main.c        ****         sw_cnt3++;
 1233              		.loc 1 332 5 view .LVU306
 332:main.c        ****         sw_cnt3++;
 1234              		.loc 1 332 8 is_stmt 0 view .LVU307
 1235 008a B9F5C87F 		cmp	r9, #400
 1236 008e 5F4B     		ldr	r3, .L94+16
 1237 0090 5F4F     		ldr	r7, .L94+20
 1238 0092 2ED8     		bhi	.L74
 332:main.c        ****         sw_cnt3++;
 1239              		.loc 1 332 26 discriminator 1 view .LVU308
 1240 0094 A5F1C802 		sub	r2, r5, #200
 1241 0098 B2F5A07F 		cmp	r2, #320
 1242 009c 29D8     		bhi	.L74
 333:main.c        ****         if (sw_cnt3 >= 40) {
 1243              		.loc 1 333 9 is_stmt 1 view .LVU309
 333:main.c        ****         if (sw_cnt3 >= 40) {
 1244              		.loc 1 333 16 is_stmt 0 view .LVU310
 1245 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1246 00a0 0132     		adds	r2, r2, #1
 1247 00a2 D2B2     		uxtb	r2, r2
 1248 00a4 1A70     		strb	r2, [r3]
 334:main.c        ****             sw_cnt3 = 0;
 1249              		.loc 1 334 9 is_stmt 1 view .LVU311
 334:main.c        ****             sw_cnt3 = 0;
 1250              		.loc 1 334 21 is_stmt 0 view .LVU312
 1251 00a6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 334:main.c        ****             sw_cnt3 = 0;
 1252              		.loc 1 334 12 view .LVU313
 1253 00a8 272A     		cmp	r2, #39
 1254 00aa 0BD9     		bls	.L76
 335:main.c        ****             if ((sw_value & 0x04) == 0)	{
 1255              		.loc 1 335 13 is_stmt 1 view .LVU314
 335:main.c        ****             if ((sw_value & 0x04) == 0)	{
 1256              		.loc 1 335 21 is_stmt 0 view .LVU315
 1257 00ac 0022     		movs	r2, #0
 1258 00ae 1A70     		strb	r2, [r3]
 336:main.c        ****                sw_value |= 0x04;
 1259              		.loc 1 336 13 is_stmt 1 view .LVU316
 336:main.c        ****                sw_value |= 0x04;
 1260              		.loc 1 336 27 is_stmt 0 view .LVU317
 1261 00b0 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 336:main.c        ****                sw_value |= 0x04;
 1262              		.loc 1 336 16 view .LVU318
 1263 00b2 10F00400 		ands	r0, r0, #4
 1264 00b6 05D1     		bne	.L76
 337:main.c        ****                mp3_seek(0);
 1265              		.loc 1 337 16 is_stmt 1 view .LVU319
 337:main.c        ****                mp3_seek(0);
 1266              		.loc 1 337 25 is_stmt 0 view .LVU320
 1267 00b8 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1268 00ba 43F00403 		orr	r3, r3, #4
 1269 00be 2370     		strb	r3, [r4]
 338:main.c        ****             }
 1270              		.loc 1 338 16 is_stmt 1 view .LVU321
 1271 00c0 FFF7FEFF 		bl	mp3_seek
 1272              	.LVL80:
 1273              	.L76:
 357:main.c        ****       	sw_value &= ~(0x08);
 1274              		.loc 1 357 9 view .LVU322
 357:main.c        ****       	sw_value &= ~(0x08);
 1275              		.loc 1 357 17 is_stmt 0 view .LVU323
 1276 00c4 0023     		movs	r3, #0
 1277 00c6 3B70     		strb	r3, [r7]
 358:main.c        ****     }
 1278              		.loc 1 358 8 is_stmt 1 view .LVU324
 358:main.c        ****     }
 1279              		.loc 1 358 17 is_stmt 0 view .LVU325
 1280 00c8 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1281 00ca 03F0F703 		and	r3, r3, #247
 1282 00ce 2370     		strb	r3, [r4]
 1283 00d0 2EE0     		b	.L78
 1284              	.LVL81:
 1285              	.L69:
 310:main.c        ****             }
 1286              		.loc 1 310 48 is_stmt 1 discriminator 2 view .LVU326
 310:main.c        ****             }
 1287              		.loc 1 310 57 is_stmt 0 discriminator 2 view .LVU327
 1288 00d2 0123     		movs	r3, #1
 1289 00d4 BAE7     		b	.L91
 1290              	.LVL82:
 1291              	.L65:
 315:main.c        ****       	sw_value &= ~(0x01);
 1292              		.loc 1 315 8 is_stmt 1 view .LVU328
 315:main.c        ****       	sw_value &= ~(0x01);
 1293              		.loc 1 315 16 is_stmt 0 view .LVU329
 1294 00d6 0022     		movs	r2, #0
 1295 00d8 1A70     		strb	r2, [r3]
 316:main.c        ****     }
 1296              		.loc 1 316 8 is_stmt 1 view .LVU330
 316:main.c        ****     }
 1297              		.loc 1 316 17 is_stmt 0 view .LVU331
 1298 00da 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1299 00dc 03F0FE03 		and	r3, r3, #254
 1300 00e0 2370     		strb	r3, [r4]
 1301 00e2 B4E7     		b	.L67
 1302              	.LVL83:
 1303              	.L70:
 329:main.c        ****       	sw_value &= ~(0x02);
 1304              		.loc 1 329 8 is_stmt 1 view .LVU332
 329:main.c        ****       	sw_value &= ~(0x02);
 1305              		.loc 1 329 16 is_stmt 0 view .LVU333
 1306 00e4 0022     		movs	r2, #0
 1307 00e6 1A70     		strb	r2, [r3]
 330:main.c        ****     }
 1308              		.loc 1 330 8 is_stmt 1 view .LVU334
 330:main.c        ****     }
 1309              		.loc 1 330 17 is_stmt 0 view .LVU335
 1310 00e8 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1311 00ea 03F0FD03 		and	r3, r3, #253
 1312 00ee 2370     		strb	r3, [r4]
 1313 00f0 CBE7     		b	.L72
 1314              	.LVL84:
 1315              	.L74:
 343:main.c        ****       	sw_value &= ~(0x04);
 1316              		.loc 1 343 9 is_stmt 1 view .LVU336
 343:main.c        ****       	sw_value &= ~(0x04);
 1317              		.loc 1 343 17 is_stmt 0 view .LVU337
 1318 00f2 0022     		movs	r2, #0
 1319 00f4 1A70     		strb	r2, [r3]
 344:main.c        ****     }
 1320              		.loc 1 344 8 is_stmt 1 view .LVU338
 344:main.c        ****     }
 1321              		.loc 1 344 17 is_stmt 0 view .LVU339
 1322 00f6 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 346:main.c        ****         sw_cnt4++;
 1323              		.loc 1 346 8 view .LVU340
 1324 00f8 B9F5C87F 		cmp	r9, #400
 344:main.c        ****     }
 1325              		.loc 1 344 17 view .LVU341
 1326 00fc 03F0FB03 		and	r3, r3, #251
 1327 0100 2370     		strb	r3, [r4]
 346:main.c        ****         sw_cnt4++;
 1328              		.loc 1 346 5 is_stmt 1 view .LVU342
 346:main.c        ****         sw_cnt4++;
 1329              		.loc 1 346 8 is_stmt 0 view .LVU343
 1330 0102 DFD8     		bhi	.L76
 346:main.c        ****         sw_cnt4++;
 1331              		.loc 1 346 26 discriminator 1 view .LVU344
 1332 0104 A5F56173 		sub	r3, r5, #900
 1333 0108 FA2B     		cmp	r3, #250
 1334 010a DBD8     		bhi	.L76
 347:main.c        ****         if (sw_cnt4 >= 40) {
 1335              		.loc 1 347 9 is_stmt 1 view .LVU345
 347:main.c        ****         if (sw_cnt4 >= 40) {
 1336              		.loc 1 347 16 is_stmt 0 view .LVU346
 1337 010c 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 1338 010e 0133     		adds	r3, r3, #1
 1339 0110 DBB2     		uxtb	r3, r3
 1340 0112 3B70     		strb	r3, [r7]
 348:main.c        ****             sw_cnt4 = 0;
 1341              		.loc 1 348 9 is_stmt 1 view .LVU347
 348:main.c        ****             sw_cnt4 = 0;
 1342              		.loc 1 348 21 is_stmt 0 view .LVU348
 1343 0114 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 348:main.c        ****             sw_cnt4 = 0;
 1344              		.loc 1 348 12 view .LVU349
 1345 0116 272B     		cmp	r3, #39
 1346 0118 0AD9     		bls	.L78
 349:main.c        ****             if ((sw_value & 0x08) == 0)	{
 1347              		.loc 1 349 13 is_stmt 1 view .LVU350
 349:main.c        ****             if ((sw_value & 0x08) == 0)	{
 1348              		.loc 1 349 21 is_stmt 0 view .LVU351
 1349 011a 3A70     		strb	r2, [r7]
 350:main.c        ****                sw_value |= 0x08;
 1350              		.loc 1 350 13 is_stmt 1 view .LVU352
 350:main.c        ****                sw_value |= 0x08;
 1351              		.loc 1 350 27 is_stmt 0 view .LVU353
 1352 011c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 350:main.c        ****                sw_value |= 0x08;
 1353              		.loc 1 350 16 view .LVU354
 1354 011e 1A07     		lsls	r2, r3, #28
 1355 0120 06D4     		bmi	.L78
 351:main.c        ****                mp3_seek(1);
 1356              		.loc 1 351 16 is_stmt 1 view .LVU355
 351:main.c        ****                mp3_seek(1);
 1357              		.loc 1 351 25 is_stmt 0 view .LVU356
 1358 0122 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 352:main.c        ****             }
 1359              		.loc 1 352 16 view .LVU357
 1360 0124 0120     		movs	r0, #1
 351:main.c        ****                mp3_seek(1);
 1361              		.loc 1 351 25 view .LVU358
 1362 0126 43F00803 		orr	r3, r3, #8
 1363 012a 2370     		strb	r3, [r4]
 352:main.c        ****             }
 1364              		.loc 1 352 16 is_stmt 1 view .LVU359
 1365 012c FFF7FEFF 		bl	mp3_seek
 1366              	.LVL85:
 1367              	.L78:
 360:main.c        ****         sw_cnt5++;
 1368              		.loc 1 360 5 view .LVU360
 360:main.c        ****         sw_cnt5++;
 1369              		.loc 1 360 16 is_stmt 0 view .LVU361
 1370 0130 643E     		subs	r6, r6, #100
 1371 0132 B6B2     		uxth	r6, r6
 360:main.c        ****         sw_cnt5++;
 1372              		.loc 1 360 8 view .LVU362
 1373 0134 B6F5967F 		cmp	r6, #300
 1374 0138 364B     		ldr	r3, .L94+24
 1375 013a 18D8     		bhi	.L80
 360:main.c        ****         sw_cnt5++;
 1376              		.loc 1 360 25 discriminator 1 view .LVU363
 1377 013c A5F51672 		sub	r2, r5, #600
 1378 0140 C82A     		cmp	r2, #200
 1379 0142 14D8     		bhi	.L80
 361:main.c        ****         if (sw_cnt5 >= 40) {
 1380              		.loc 1 361 9 is_stmt 1 view .LVU364
 361:main.c        ****         if (sw_cnt5 >= 40) {
 1381              		.loc 1 361 16 is_stmt 0 view .LVU365
 1382 0144 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1383 0146 0132     		adds	r2, r2, #1
 1384 0148 D2B2     		uxtb	r2, r2
 1385 014a 1A70     		strb	r2, [r3]
 362:main.c        ****             sw_cnt5 = 0;
 1386              		.loc 1 362 9 is_stmt 1 view .LVU366
 362:main.c        ****             sw_cnt5 = 0;
 1387              		.loc 1 362 21 is_stmt 0 view .LVU367
 1388 014c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 362:main.c        ****             sw_cnt5 = 0;
 1389              		.loc 1 362 12 view .LVU368
 1390 014e 272A     		cmp	r2, #39
 1391 0150 0AD9     		bls	.L64
 363:main.c        ****             if ((sw_value & 0x10) == 0)	{
 1392              		.loc 1 363 13 is_stmt 1 view .LVU369
 363:main.c        ****             if ((sw_value & 0x10) == 0)	{
 1393              		.loc 1 363 21 is_stmt 0 view .LVU370
 1394 0152 0022     		movs	r2, #0
 1395 0154 1A70     		strb	r2, [r3]
 364:main.c        ****                sw_value |= 0x10;
 1396              		.loc 1 364 13 is_stmt 1 view .LVU371
 364:main.c        ****                sw_value |= 0x10;
 1397              		.loc 1 364 27 is_stmt 0 view .LVU372
 1398 0156 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 364:main.c        ****                sw_value |= 0x10;
 1399              		.loc 1 364 16 view .LVU373
 1400 0158 DB06     		lsls	r3, r3, #27
 1401 015a 05D4     		bmi	.L64
 365:main.c        ****                play_next();
 1402              		.loc 1 365 16 is_stmt 1 view .LVU374
 365:main.c        ****                play_next();
 1403              		.loc 1 365 25 is_stmt 0 view .LVU375
 1404 015c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1405 015e 43F01003 		orr	r3, r3, #16
 1406 0162 2370     		strb	r3, [r4]
 366:main.c        ****             }
 1407              		.loc 1 366 16 is_stmt 1 view .LVU376
 1408 0164 FFF7FEFF 		bl	play_next
 1409              	.LVL86:
 1410              	.L64:
 406:main.c        **** 
 1411              		.loc 1 406 1 is_stmt 0 view .LVU377
 1412 0168 03B0     		add	sp, sp, #12
 1413              		.cfi_remember_state
 1414              		.cfi_def_cfa_offset 28
 1415              		@ sp needed
 1416 016a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1417              	.L80:
 1418              		.cfi_restore_state
 371:main.c        ****       	sw_value &= ~(0x10);
 1419              		.loc 1 371 9 is_stmt 1 view .LVU378
 371:main.c        ****       	sw_value &= ~(0x10);
 1420              		.loc 1 371 17 is_stmt 0 view .LVU379
 1421 016e 0022     		movs	r2, #0
 1422 0170 1A70     		strb	r2, [r3]
 372:main.c        ****     }
 1423              		.loc 1 372 8 is_stmt 1 view .LVU380
 372:main.c        ****     }
 1424              		.loc 1 372 17 is_stmt 0 view .LVU381
 1425 0172 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 375:main.c        **** 		unsigned short x2,y2;
 1426              		.loc 1 375 5 view .LVU382
 1427 0174 B6F5967F 		cmp	r6, #300
 372:main.c        ****     }
 1428              		.loc 1 372 17 view .LVU383
 1429 0178 03F0EF03 		and	r3, r3, #239
 1430 017c 2370     		strb	r3, [r4]
 375:main.c        **** 		unsigned short x2,y2;
 1431              		.loc 1 375 2 is_stmt 1 view .LVU384
 375:main.c        **** 		unsigned short x2,y2;
 1432              		.loc 1 375 5 is_stmt 0 view .LVU385
 1433 017e 36D8     		bhi	.L83
 375:main.c        **** 		unsigned short x2,y2;
 1434              		.loc 1 375 22 discriminator 1 view .LVU386
 1435 0180 C83D     		subs	r5, r5, #200
 1436 0182 C82D     		cmp	r5, #200
 1437 0184 F0D8     		bhi	.L64
 1438              	.LBB56:
 376:main.c        **** 		mp3_displaylist();
 1439              		.loc 1 376 3 is_stmt 1 view .LVU387
 377:main.c        **** 		lcd_printf(1,18,"                         <--");
 1440              		.loc 1 377 3 view .LVU388
 1441 0186 FFF7FEFF 		bl	mp3_displaylist
 1442              	.LVL87:
 378:main.c        **** 		while(1){
 1443              		.loc 1 378 3 view .LVU389
 1444 018a 1221     		movs	r1, #18
 1445 018c 0120     		movs	r0, #1
 1446 018e 224A     		ldr	r2, .L94+28
 1447 0190 FFF7FEFF 		bl	lcd_printf
 1448              	.LVL88:
 1449              	.L84:
 379:main.c        **** 			touch_process(&x2,&y2);
 1450              		.loc 1 379 3 view .LVU390
 380:main.c        **** 			if(1==go_back(x2,y2)){
 1451              		.loc 1 380 4 view .LVU391
 1452 0194 0DF10601 		add	r1, sp, #6
 1453 0198 01A8     		add	r0, sp, #4
 1454 019a FFF7FEFF 		bl	touch_process
 1455              	.LVL89:
 381:main.c        **** 				xLoc=1,yLoc=1;
 1456              		.loc 1 381 4 view .LVU392
 381:main.c        **** 				xLoc=1,yLoc=1;
 1457              		.loc 1 381 10 is_stmt 0 view .LVU393
 1458 019e BDF80610 		ldrh	r1, [sp, #6]
 1459 01a2 BDF80400 		ldrh	r0, [sp, #4]
 1460 01a6 FFF7FEFF 		bl	go_back
 1461              	.LVL90:
 381:main.c        **** 				xLoc=1,yLoc=1;
 1462              		.loc 1 381 6 view .LVU394
 1463 01aa 0128     		cmp	r0, #1
 1464 01ac F2D1     		bne	.L84
 382:main.c        **** 				break;
 1465              		.loc 1 382 5 is_stmt 1 view .LVU395
 382:main.c        **** 				break;
 1466              		.loc 1 382 9 is_stmt 0 view .LVU396
 1467 01ae 1B4B     		ldr	r3, .L94+32
 1468              	.LBE56:
 392:main.c        **** 		unsigned short x2,y2;
 1469              		.loc 1 392 5 view .LVU397
 1470 01b0 B8F5FA7F 		cmp	r8, #500
 1471              	.LBB57:
 382:main.c        **** 				break;
 1472              		.loc 1 382 9 view .LVU398
 1473 01b4 1880     		strh	r0, [r3]	@ movhi
 382:main.c        **** 				break;
 1474              		.loc 1 382 16 view .LVU399
 1475 01b6 1A4B     		ldr	r3, .L94+36
 1476 01b8 1880     		strh	r0, [r3]	@ movhi
 383:main.c        **** 			}
 1477              		.loc 1 383 5 is_stmt 1 view .LVU400
 1478              	.LBE57:
 388:main.c        **** 	
 1479              		.loc 1 388 2 view .LVU401
 392:main.c        **** 		unsigned short x2,y2;
 1480              		.loc 1 392 2 view .LVU402
 1481              	.L93:
 392:main.c        **** 		unsigned short x2,y2;
 1482              		.loc 1 392 5 is_stmt 0 view .LVU403
 1483 01ba D5D8     		bhi	.L64
 1484              	.LBB58:
 393:main.c        **** 		display_id3v1_tag();
 1485              		.loc 1 393 3 is_stmt 1 view .LVU404
 394:main.c        **** 		lcd_printf(1,18,"                         <--");
 1486              		.loc 1 394 3 view .LVU405
 1487 01bc FFF7FEFF 		bl	display_id3v1_tag
 1488              	.LVL91:
 395:main.c        **** 		while(1){
 1489              		.loc 1 395 3 view .LVU406
 1490 01c0 1221     		movs	r1, #18
 1491 01c2 0120     		movs	r0, #1
 1492 01c4 144A     		ldr	r2, .L94+28
 1493 01c6 FFF7FEFF 		bl	lcd_printf
 1494              	.LVL92:
 1495              	.L86:
 396:main.c        **** 			touch_process(&x2,&y2);
 1496              		.loc 1 396 3 view .LVU407
 397:main.c        **** 			if(1==go_back(x2,y2)){
 1497              		.loc 1 397 4 view .LVU408
 1498 01ca 0DF10601 		add	r1, sp, #6
 1499 01ce 01A8     		add	r0, sp, #4
 1500 01d0 FFF7FEFF 		bl	touch_process
 1501              	.LVL93:
 398:main.c        **** 				xLoc=1,yLoc=1;
 1502              		.loc 1 398 4 view .LVU409
 398:main.c        **** 				xLoc=1,yLoc=1;
 1503              		.loc 1 398 10 is_stmt 0 view .LVU410
 1504 01d4 BDF80610 		ldrh	r1, [sp, #6]
 1505 01d8 BDF80400 		ldrh	r0, [sp, #4]
 1506 01dc FFF7FEFF 		bl	go_back
 1507              	.LVL94:
 398:main.c        **** 				xLoc=1,yLoc=1;
 1508              		.loc 1 398 6 view .LVU411
 1509 01e0 0128     		cmp	r0, #1
 1510 01e2 F2D1     		bne	.L86
 399:main.c        **** 				break;
 1511              		.loc 1 399 5 is_stmt 1 view .LVU412
 399:main.c        **** 				break;
 1512              		.loc 1 399 9 is_stmt 0 view .LVU413
 1513 01e4 0D4B     		ldr	r3, .L94+32
 1514 01e6 1880     		strh	r0, [r3]	@ movhi
 399:main.c        **** 				break;
 1515              		.loc 1 399 16 view .LVU414
 1516 01e8 0D4B     		ldr	r3, .L94+36
 1517 01ea 1880     		strh	r0, [r3]	@ movhi
 400:main.c        **** 			}
 1518              		.loc 1 400 5 is_stmt 1 view .LVU415
 1519              	.LBE58:
 405:main.c        **** }
 1520              		.loc 1 405 2 view .LVU416
 406:main.c        **** 
 1521              		.loc 1 406 1 is_stmt 0 view .LVU417
 1522 01ec BCE7     		b	.L64
 1523              	.L83:
 388:main.c        **** 	
 1524              		.loc 1 388 2 is_stmt 1 view .LVU418
 392:main.c        **** 		unsigned short x2,y2;
 1525              		.loc 1 392 2 view .LVU419
 392:main.c        **** 		unsigned short x2,y2;
 1526              		.loc 1 392 5 is_stmt 0 view .LVU420
 1527 01ee B8F5FA7F 		cmp	r8, #500
 1528 01f2 B9D8     		bhi	.L64
 392:main.c        **** 		unsigned short x2,y2;
 1529              		.loc 1 392 24 discriminator 1 view .LVU421
 1530 01f4 C83D     		subs	r5, r5, #200
 1531 01f6 C82D     		cmp	r5, #200
 1532 01f8 DFE7     		b	.L93
 1533              	.L95:
 1534 01fa 00BF     		.align	2
 1535              	.L94:
 1536 01fc 00000000 		.word	sw_cnt1
 1537 0200 00000000 		.word	sw_value
 1538 0204 00000000 		.word	play_mp3
 1539 0208 00000000 		.word	sw_cnt2
 1540 020c 00000000 		.word	sw_cnt3
 1541 0210 00000000 		.word	sw_cnt4
 1542 0214 00000000 		.word	sw_cnt5
 1543 0218 00000000 		.word	.LC9
 1544 021c 00000000 		.word	xLoc
 1545 0220 00000000 		.word	yLoc
 1546              		.cfi_endproc
 1547              	.LFE39:
 1549              		.section	.text.startup.main,"ax",%progbits
 1550              		.align	1
 1551              		.global	main
 1552              		.syntax unified
 1553              		.thumb
 1554              		.thumb_func
 1555              		.fpu softvfp
 1557              	main:
 1558              	.LFB41:
 418:main.c        **** 
 419:main.c        **** int main (void)
 420:main.c        **** {
 1559              		.loc 1 420 1 is_stmt 1 view -0
 1560              		.cfi_startproc
 1561              		@ args = 0, pretend = 0, frame = 0
 1562              		@ frame_needed = 0, uses_anonymous_args = 0
 421:main.c        ****       int count,sec,msec,sum_adc,adc_count;
 1563              		.loc 1 421 7 view .LVU423
 422:main.c        ****       unsigned short ad_value,old_volume;
 1564              		.loc 1 422 7 view .LVU424
 423:main.c        ****       /* System Clocks Configuration */
 424:main.c        ****       Periph_Configuration();
 1565              		.loc 1 424 7 view .LVU425
 420:main.c        ****       int count,sec,msec,sum_adc,adc_count;
 1566              		.loc 1 420 1 is_stmt 0 view .LVU426
 1567 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1568              		.cfi_def_cfa_offset 40
 1569              		.cfi_offset 3, -40
 1570              		.cfi_offset 4, -36
 1571              		.cfi_offset 5, -32
 1572              		.cfi_offset 6, -28
 1573              		.cfi_offset 7, -24
 1574              		.cfi_offset 8, -20
 1575              		.cfi_offset 9, -16
 1576              		.cfi_offset 10, -12
 1577              		.cfi_offset 11, -8
 1578              		.cfi_offset 14, -4
 1579              		.loc 1 424 7 view .LVU427
 1580 0004 FFF7FEFF 		bl	Periph_Configuration
 1581              	.LVL95:
 425:main.c        ****       /* NVIC configuration */
 426:main.c        ****       NVIC_Configuration();
 1582              		.loc 1 426 7 is_stmt 1 view .LVU428
 1583 0008 FFF7FEFF 		bl	NVIC_Configuration
 1584              	.LVL96:
 427:main.c        ****       /* Configure the GPIO ports */
 428:main.c        ****       GPIO_Configuration();
 1585              		.loc 1 428 7 view .LVU429
 1586 000c FFF7FEFF 		bl	GPIO_Configuration
 1587              	.LVL97:
 429:main.c        ****       /* Setup SysTick Timer for 1 millisecond interrupts, also enables Systick and Systick-Interru
 430:main.c        ****       if (SysTick_Config(SystemCoreClock / 1000)) {
 1588              		.loc 1 430 7 view .LVU430
 1589              	.LBB75:
 1590              	.LBI75:
 1591              		.file 2 "c:\\project\\stm32fx_lib\\stm32f1x_iolib\\include\\core.h"
   1:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /********************************************************************************/
   2:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* core.h                                                                       */
   3:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* STM32F10X                                                                    */
   4:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /*   (Lee ChangWoo HL2IRW  hl2irw@kpu.ac.kr 011-726-6860)                 */
   5:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /*                                                                              */
   6:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /********************************************************************************/
   7:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #ifndef __CORE_H__
   8:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CORE_H__
   9:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  10:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION_MAIN		(0x01)	/* [31:16] CMSIS HAL main version */
  11:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION_SUB			(0x30)	/* [15:0]  CMSIS HAL sub version */
  12:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION			((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB)	/* CMSIS
  13:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CORTEX_M				(0x03)	/* Cortex core */
  14:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  15:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #ifndef __NVIC_PRIO_BITS
  16:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __NVIC_PRIO_BITS			4	/* standard definition for NVIC Priority Bits */
  17:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
  18:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  19:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* CMSIS_CM3_NVIC CMSIS CM3 NVIC memory mapped structure for Nested Vectored Interrupt Controller (
  20:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
  21:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
  22:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ISER[8];			/* Offset: 0x000  Interrupt Set Enable Register */
  23:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0[24];
  24:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICER[8];			/* Offset: 0x080  Interrupt Clear Enable Register */
  25:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RSERVED1[24];
  26:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ISPR[8];			/* Offset: 0x100  Interrupt Set Pending Register */
  27:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED2[24];
  28:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICPR[8];			/* Offset: 0x180  Interrupt Clear Pending Register */
  29:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED3[24];
  30:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IABR[8];			/* Offset: 0x200  Interrupt Active bit Register */
  31:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED4[56];
  32:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned char IP[240];			/* Offset: 0x300  Interrupt Priority Register (8Bit wide) *
  33:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED5[644];
  34:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile  unsigned int STIR;			/* Offset: 0xE00  Software Trigger Interrupt Register */
  35:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }  NVIC_Type;
  36:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  37:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  38:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
  39:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
  40:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CPUID;		/* Offset: 0x00  CPU ID Base Register */
  41:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICSR;			/* Offset: 0x04  Interrupt Control State Register */
  42:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int VTOR;			/* Offset: 0x08  Vector Table Offset Register */
  43:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int AIRCR;			/* Offset: 0x0C  Application Interrupt / Reset Control Registe
  44:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int SCR;			/* Offset: 0x10  System Control Register */
  45:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CCR;			/* Offset: 0x14  Configuration Control Register */
  46:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned char  SHP[12];			/* Offset: 0x18  System Handlers Priority Registers (4-7, 
  47:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int SHCSR;			/* Offset: 0x24  System Handler Control and State Register */
  48:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CFSR;			/* Offset: 0x28  Configurable Fault Status Register */
  49:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int HFSR;			/* Offset: 0x2C  Hard Fault Status Register */
  50:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DFSR;			/* Offset: 0x30  Debug Fault Status Register */
  51:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int MMFAR;			/* Offset: 0x34  Mem Manage Address Register */
  52:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int BFAR;			/* Offset: 0x38  Bus Fault Address Register */
  53:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int AFSR;			/* Offset: 0x3C  Auxiliary Fault Status Register */
  54:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PFR[2];		/* Offset: 0x40  Processor Feature Register */
  55:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int DFR;			/* Offset: 0x48  Debug Feature Register */
  56:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ADR;			/* Offset: 0x4C  Auxiliary Feature Register */
  57:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int MMFR[4];		/* Offset: 0x50  Memory Model Feature Register */
  58:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ISAR[5];		/* Offset: 0x60  ISA Feature Register */
  59:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } SCB_Type;
  60:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  61:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  62:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB CPUID Register Definitions */
  63:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /* SCB CP
  64:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /* SCB CP
  65:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /* SCB CP
  66:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /* SCB CP
  67:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /* SCB CP
  68:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /* SCB CP
  69:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_REVISION_Pos              0                                             /* SCB CP
  70:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /* SCB CP
  71:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  72:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Interrupt Control State Register Definitions */
  73:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /* SCB IC
  74:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /* SCB IC
  75:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /* SCB IC
  76:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /* SCB IC
  77:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /* SCB IC
  78:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /* SCB IC
  79:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /* SCB IC
  80:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /* SCB IC
  81:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /* SCB IC
  82:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /* SCB IC
  83:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /* SCB IC
  84:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /* SCB IC
  85:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /* SCB IC
  86:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /* SCB IC
  87:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /* SCB IC
  88:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /* SCB IC
  89:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /* SCB IC
  90:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /* SCB IC
  91:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /* SCB IC
  92:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /* SCB IC
  93:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  94:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Interrupt Control State Register Definitions */
  95:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /* SCB VT
  96:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /* SCB VT
  97:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /* SCB VT
  98:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /* SCB VT
  99:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 100:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 101:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /* SCB AI
 102:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /* SCB AI
 103:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /* SCB AI
 104:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /* SCB AI
 105:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /* SCB AI
 106:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /* SCB AI
 107:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /* SCB AI
 108:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /* SCB AI
 109:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /* SCB AI
 110:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /* SCB AI
 111:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /* SCB AI
 112:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /* SCB AI
 113:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /* SCB AI
 114:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /* SCB AI
 115:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 116:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB System Control Register Definitions */
 117:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /* SCB SC
 118:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /* SCB SC
 119:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /* SCB SC
 120:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /* SCB SC
 121:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /* SCB SC
 122:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /* SCB SC
 123:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 124:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Configuration Control Register Definitions */
 125:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /* SCB CC
 126:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /* SCB CC
 127:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /* SCB CC
 128:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /* SCB CC
 129:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /* SCB CC
 130:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /* SCB CC
 131:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /* SCB CC
 132:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /* SCB CC
 133:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /* SCB CC
 134:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /* SCB CC
 135:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /* SCB CC
 136:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /* SCB CC
 137:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 138:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB System Handler Control and State Register Definitions */
 139:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /* SCB SH
 140:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /* SCB SH
 141:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /* SCB SH
 142:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /* SCB SH
 143:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /* SCB SH
 144:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /* SCB SH
 145:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /* SCB SH
 146:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /* SCB SH
 147:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /* SCB SH
 148:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /* SCB SH
 149:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /* SCB SH
 150:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /* SCB SH
 151:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /* SCB SH
 152:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /* SCB SH
 153:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /* SCB SH
 154:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /* SCB SH
 155:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /* SCB SH
 156:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /* SCB SH
 157:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /* SCB SH
 158:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /* SCB SH
 159:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /* SCB SH
 160:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /* SCB SH
 161:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /* SCB SH
 162:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /* SCB SH
 163:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /* SCB SH
 164:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /* SCB SH
 165:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /* SCB SH
 166:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /* SCB SH
 167:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 168:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Configurable Fault Status Registers Definitions */
 169:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /* SCB CF
 170:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /* SCB CF
 171:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /* SCB CF
 172:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /* SCB CF
 173:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /* SCB CF
 174:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /* SCB CF
 175:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 176:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Hard Fault Status Registers Definitions */
 177:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /* SCB HF
 178:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /* SCB HF
 179:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_FORCED_Pos                30                                             /* SCB HF
 180:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /* SCB HF
 181:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /* SCB HF
 182:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /* SCB HF
 183:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 184:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Debug Fault Status Register Definitions */
 185:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /* SCB DF
 186:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /* SCB DF
 187:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /* SCB DF
 188:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /* SCB DF
 189:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /* SCB DF
 190:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /* SCB DF
 191:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /* SCB DF
 192:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /* SCB DF
 193:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /* SCB DF
 194:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /* SCB DF
 195:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 196:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 197:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 198:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 199:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CTRL;			/* Offset: 0x00  SysTick Control and Status Register */
 200:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LOAD;			/* Offset: 0x04  SysTick Reload Value Register */
 201:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int VAL;			/* Offset: 0x08  SysTick Current Value Register */
 202:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CALIB;		/* Offset: 0x0C  SysTick Calibration Register */
 203:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } SysTick_Type;
 204:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 205:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Control / Status Register Definitions */
 206:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /* SysTic
 207:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /* SysTic
 208:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /* SysTic
 209:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /* SysTic
 210:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /* SysTic
 211:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /* SysTic
 212:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /* SysTic
 213:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /* SysTic
 214:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 215:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Reload Register Definitions */
 216:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /* SysTic
 217:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /* SysTic
 218:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 219:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Current Register Definitions */
 220:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /* SysTic
 221:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /* SysTic
 222:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 223:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Calibration Register Definitions */
 224:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /* SysTic
 225:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /* SysTic
 226:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 227:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /* SysTic
 228:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /* SysTic
 229:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 230:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /* SysTic
 231:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /* SysTic
 232:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 233:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 234:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 235:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 236:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile union {
 237:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile unsigned char u8;	/* Offset:       ITM Stimulus Port 8-bit */
 238:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile unsigned short u16;	/* Offset:       ITM Stimulus Port 16-bit */
 239:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile  unsigned int u32;	/* Offset:       ITM Stimulus Port 32-bit */
 240:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } PORT [32];					/* Offset: 0x00  ITM Stimulus Port Registers */
 241:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0[864];
 242:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TER;			/* Offset:       ITM Trace Enable Register */
 243:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED1[15];
 244:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TPR;			/* Offset:       ITM Trace Privilege Register */
 245:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED2[15];
 246:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TCR;			/* Offset:       ITM Trace Control Register */
 247:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED3[29];
 248:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IWR;			/* Offset:       ITM Integration Write Register */
 249:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IRR;			/* Offset:       ITM Integration Read Register */
 250:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IMCR;			/* Offset:       ITM Integration Mode Control Register */
 251:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED4[43];
 252:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LAR;			/* Offset:       ITM Lock Access Register */
 253:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LSR;			/* Offset:       ITM Lock Status Register */
 254:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED5[6];
 255:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID4;			/* Offset:       ITM Peripheral Identification Register #
 256:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID5;			/* Offset:       ITM Peripheral Identification Register #
 257:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID6;			/* Offset:       ITM Peripheral Identification Register #
 258:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID7;			/* Offset:       ITM Peripheral Identification Register #
 259:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID0;			/* Offset:       ITM Peripheral Identification Register #
 260:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID1;			/* Offset:       ITM Peripheral Identification Register #
 261:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID2;			/* Offset:       ITM Peripheral Identification Register #
 262:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID3;			/* Offset:       ITM Peripheral Identification Register #
 263:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID0;			/* Offset:       ITM Component  Identification Register #
 264:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID1;			/* Offset:       ITM Component  Identification Register #
 265:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID2;			/* Offset:       ITM Component  Identification Register #
 266:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID3;			/* Offset:       ITM Component  Identification Register #
 267:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } ITM_Type;
 268:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 269:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Trace Privilege Register Definitions */
 270:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /* ITM TP
 271:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /* ITM TP
 272:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 273:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Trace Control Register Definitions */
 274:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_BUSY_Pos                   23                                             /* ITM TC
 275:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /* ITM TC
 276:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ATBID_Pos                  16                                             /* ITM TC
 277:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /* ITM TC
 278:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /* ITM TC
 279:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /* ITM TC
 280:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /* ITM TC
 281:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /* ITM TC
 282:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /* ITM TC
 283:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /* ITM TC
 284:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /* ITM TC
 285:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /* ITM TC
 286:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSENA_Pos                   1                                             /* ITM TC
 287:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /* ITM TC
 288:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /* ITM TC
 289:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /* ITM TC
 290:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 291:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Write Register Definitions */
 292:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /* ITM IW
 293:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /* ITM IW
 294:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 295:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Read Register Definitions */
 296:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /* ITM IR
 297:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /* ITM IR
 298:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 299:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Mode Control Register Definitions */
 300:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /* ITM IM
 301:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /* ITM IM
 302:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 303:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Lock Status Register Definitions */
 304:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /* ITM LS
 305:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /* ITM LS
 306:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Access_Pos                  1                                             /* ITM LS
 307:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /* ITM LS
 308:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Present_Pos                 0                                             /* ITM LS
 309:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /* ITM LS
 310:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 311:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 312:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 313:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 314:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0;
 315:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ICTR;			/* Offset: 0x04  Interrupt Control Type Register */
 316:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 317:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ACTLR;			/* Offset: 0x08  Auxiliary Control Register */
 318:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #else
 319:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED1;
 320:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 321:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } InterruptType_Type;
 322:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 323:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 324:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Interrupt Controller Type Register Definitions */
 325:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /* Interr
 326:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /* Interr
 327:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 328:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Auxiliary Control Register Definitions */
 329:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /* Interr
 330:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /* Interr
 331:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 332:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /* Interr
 333:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /* Interr
 334:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 335:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /* Interr
 336:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /* Interr
 337:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 338:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 339:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 340:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 341:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const  unsigned int TYPE;		/* Offset: 0x00  MPU Type Register */
 342:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CTRL;			/* Offset: 0x04  MPU Control Register */
 343:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RNR;			/* Offset: 0x08  MPU Region RNRber Register */
 344:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR;			/* Offset: 0x0C  MPU Region Base Address Register */
 345:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR;			/* Offset: 0x10  MPU Region Attribute and Size Register */
 346:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A1;			/* Offset: 0x14  MPU Alias 1 Region Base Address Register */
 347:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A1;			/* Offset: 0x18  MPU Alias 1 Region Attribute and Size Regis
 348:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A2;			/* Offset: 0x1C  MPU Alias 2 Region Base Address Register */
 349:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A2;			/* Offset: 0x20  MPU Alias 2 Region Attribute and Size Regis
 350:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A3;			/* Offset: 0x24  MPU Alias 3 Region Base Address Register */
 351:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A3;			/* Offset: 0x28  MPU Alias 3 Region Attribute and Size Regis
 352:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } MPU_Type;
 353:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 354:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Type Register */
 355:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_IREGION_Pos               16                                             /* MPU TY
 356:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /* MPU TY
 357:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_DREGION_Pos                8                                             /* MPU TY
 358:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /* MPU TY
 359:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /* MPU TY
 360:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /* MPU TY
 361:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 362:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Control Register */
 363:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /* MPU CT
 364:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /* MPU CT
 365:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /* MPU CT
 366:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /* MPU CT
 367:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /* MPU CT
 368:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /* MPU CT
 369:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 370:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Number Register */
 371:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RNR_REGION_Pos                  0                                             /* MPU RN
 372:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /* MPU RN
 373:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 374:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Base Address Register */
 375:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /* MPU RB
 376:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /* MPU RB
 377:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_VALID_Pos                  4                                             /* MPU RB
 378:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /* MPU RB
 379:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_REGION_Pos                 0                                             /* MPU RB
 380:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /* MPU RB
 381:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 382:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Attribute and Size Register */
 383:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_XN_Pos                    28                                             /* MPU RA
 384:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /* MPU RA
 385:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_AP_Pos                    24                                             /* MPU RA
 386:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /* MPU RA
 387:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_TEX_Pos                   19                                             /* MPU RA
 388:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /* MPU RA
 389:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_S_Pos                     18                                             /* MPU RA
 390:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /* MPU RA
 391:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_C_Pos                     17                                             /* MPU RA
 392:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /* MPU RA
 393:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_B_Pos                     16                                             /* MPU RA
 394:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /* MPU RA
 395:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SRD_Pos                    8                                             /* MPU RA
 396:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /* MPU RA
 397:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SIZE_Pos                   1                                             /* MPU RA
 398:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /* MPU RA
 399:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_ENA_Pos                    0                                            /* MPU RAS
 400:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_ENA_Msk                   (0x1Ful << MPU_RASR_ENA_Pos)                  /* MPU RAS
 401:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 402:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 403:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 404:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 405:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 406:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DHCSR;			/* Offset: 0x00  Debug Halting Control and Status Register    
 407:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DCRSR;			/* Offset: 0x04  Debug Core Register Selector Register        
 408:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DCRDR;			/* Offset: 0x08  Debug Core Register Data Register            
 409:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DEMCR;			/* Offset: 0x0C  Debug Exception and Monitor Control Register 
 410:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } CoreDebug_Type;
 411:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 412:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Halting Control and Status Register */
 413:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /* CoreDe
 414:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /* CoreDe
 415:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /* CoreDe
 416:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /* CoreDe
 417:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /* CoreDe
 418:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /* CoreDe
 419:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /* CoreDe
 420:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /* CoreDe
 421:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /* CoreDe
 422:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /* CoreDe
 423:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /* CoreDe
 424:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /* CoreDe
 425:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /* CoreDe
 426:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /* CoreDe
 427:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /* CoreDe
 428:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /* CoreDe
 429:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /* CoreDe
 430:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /* CoreDe
 431:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /* CoreDe
 432:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /* CoreDe
 433:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /* CoreDe
 434:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /* CoreDe
 435:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /* CoreDe
 436:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /* CoreDe
 437:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 438:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Core Register Selector Register */
 439:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /* CoreDe
 440:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /* CoreDe
 441:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /* CoreDe
 442:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /* CoreDe
 443:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 444:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Exception and Monitor Control Register */
 445:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /* CoreDe
 446:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /* CoreDe
 447:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /* CoreDe
 448:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /* CoreDe
 449:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /* CoreDe
 450:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /* CoreDe
 451:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /* CoreDe
 452:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /* CoreDe
 453:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /* CoreDe
 454:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /* CoreDe
 455:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /* CoreDe
 456:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /* CoreDe
 457:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /* CoreDe
 458:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /* CoreDe
 459:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /* CoreDe
 460:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /* CoreDe
 461:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /* CoreDe
 462:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /* CoreDe
 463:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /* CoreDe
 464:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /* CoreDe
 465:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /* CoreDe
 466:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /* CoreDe
 467:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /* CoreDe
 468:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /* CoreDe
 469:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /* CoreDe
 470:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /* CoreDe
 471:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 472:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Memory mapping of Cortex-M3 Hardware */
 473:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCS_BASE            (0xE000E000)                              /* System Control Space Base 
 474:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_BASE            (0xE0000000)                              /* ITM Base Address */
 475:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /* Core Debug Base Address */
 476:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /* SysTick Base Address */
 477:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /* NVIC Base Address */
 478:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /* System Control Block Base 
 479:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 480:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /* Interrupt Type Register */
 481:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB                 ((SCB_Type *)  SCB_BASE)                  /* SCB configuration struct  
 482:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick             ((SysTick_Type *) SysTick_BASE)           /* SysTick configuration stru
 483:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define NVIC                ((NVIC_Type *) NVIC_BASE)                 /* NVIC configuration struct 
 484:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM                 ((ITM_Type *) ITM_BASE)                   /* ITM configuration struct *
 485:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug           ((CoreDebug_Type *) CoreDebug_BASE)       /* Core Debug configuration s
 486:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 487:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 488:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_BASE            (SCS_BASE +  0x0D90)                      /* Memory Protection Unit */
 489:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU                 ((MPU_Type*) MPU_BASE)                    /* Memory Protection Unit */
 490:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 491:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 492:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 493:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* GNU gcc specific functions */
 494:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __enable_irq()               { __asm volatile ("cpsie i"); }
 495:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __disable_irq()              { __asm volatile ("cpsid i"); }
 496:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __enable_fault_irq()         { __asm volatile ("cpsie f"); }
 497:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __disable_fault_irq()        { __asm volatile ("cpsid f"); }
 498:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __NOP()                      { __asm volatile ("nop"); }
 499:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __WFI()                      { __asm volatile ("wfi"); }
 500:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __WFE()                      { __asm volatile ("wfe"); }
 501:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __SEV()                      { __asm volatile ("sev"); }
 502:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void constSB()                    { __asm volatile ("isb"); }
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DSB()                      { __asm volatile ("dsb"); }
 504:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 505:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __CLREX()                    { __asm volatile ("clrex"); }
 506:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 507:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_PSP(void);
 508:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_PSP(unsigned int topOfProcStack);
 509:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_MSP(void);
 510:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_MSP(unsigned int topOfMainStack);
 511:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_BASEPRI(void);
 512:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_BASEPRI(unsigned int basePri);
 513:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int  __get_PRIMASK(void);
 514:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_PRIMASK(unsigned int priMask);
 515:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_FAULTMASK(void);
 516:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_FAULTMASK(unsigned int faultMask);
 517:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_CONTROL(void);
 518:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_CONTROL(unsigned int control);
 519:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __REV(unsigned int value);
 520:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __REV16(unsigned shortvalue);
 521:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern int __REVSH(int value);
 522:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __RBIT(unsigned int value);
 523:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned char __LDREXB(unsigned char *addr);
 524:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned short__LDREXH(unsigned short*addr);
 525:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __LDREXW(unsigned int *addr);
 526:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXB(unsigned char value, unsigned char *addr);
 527:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXH(unsigned shortvalue, unsigned short*addr);
 528:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXW(unsigned int value, unsigned int *addr);
 529:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 530:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 531:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 532:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPriorityGrouping (unsigned int PriorityGroup)
 533:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 534:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int reg_value;
 535:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);			/* only values 0..7 are used */
 536:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value = SCB->AIRCR;                                                   /* read old registe
 537:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);           /* clear bits to ch
 538:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value = (reg_value | (0x5FA << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << 8));	/* Inse
 539:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SCB->AIRCR =  reg_value;
 540:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 541:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 542:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 543:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPriorityGrouping (void)
 544:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 545:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority 
 546:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 547:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 548:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 549:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_EnableIRQ (IRQn_Type IRQn)
 550:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 551:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ISER[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* enable int
 552:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 553:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 554:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 555:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_DisableIRQ (IRQn_Type IRQn)
 556:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 557:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ICER[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* disable in
 558:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 559:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 560:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 561:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPendingIRQ (IRQn_Type IRQn)
 562:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 563:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return((unsigned int) ((NVIC->ISPR[(unsigned int)(IRQn) >> 5] & (1 << ((unsigned int)(IRQn) &
 564:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 565:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 566:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 567:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPendingIRQ (IRQn_Type IRQn)
 568:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 569:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ISPR[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* set interr
 570:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 571:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 572:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 573:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_ClearPendingIRQ (IRQn_Type IRQn)
 574:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 575:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ICPR[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* Clear pend
 576:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 577:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 578:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 579:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetActive (IRQn_Type IRQn)
 580:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 581:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return((unsigned int)((NVIC->IABR[(unsigned int)(IRQn) >> 5] & (1 << ((unsigned int)(IRQn) & 
 582:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 583:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 584:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 585:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPriority (IRQn_Type IRQn, unsigned int priority)
 586:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 587:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (IRQn < 0) {
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);	
 589:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 590:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          NVIC->IP[(unsigned int)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);		/* set Pr
 591:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       }
 592:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 593:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 594:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 595:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPriority (IRQn_Type IRQn)
 596:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 597:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 598:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (IRQn < 0) {
 599:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          return((unsigned int)(SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)))
 600:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 601:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          return((unsigned int)(NVIC->IP[(unsigned int)(IRQn)] >> (8 - __NVIC_PRIO_BITS)));		/* get 
 602:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       }
 603:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 604:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 605:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 606:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_EncodePriority (unsigned int PriorityGroup, unsigned int PreemptPri
 607:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 608:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used
 609:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PreemptPriorityBits;
 610:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int SubPriorityBits;
 611:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Pr
 612:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 613:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | ((SubPr
 614:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 615:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 616:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 617:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_DecodePriority (unsigned int Priority, unsigned int PriorityGroup, unsigned
 618:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 619:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used
 620:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PreemptPriorityBits;
 621:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int SubPriorityBits;
 622:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Pr
 623:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 624:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
 625:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
 626:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 627:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 628:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 629:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
 630:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int SysTick_Config (unsigned int ticks)
 1592              		.loc 2 630 28 view .LVU431
 1593              	.LBB76:
 631:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 632:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (ticks > SysTick_LOAD_RELOAD_Msk) return (1);		/* Reload value impossible */
 1594              		.loc 2 632 7 view .LVU432
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->LOAD = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 1595              		.loc 2 633 7 view .LVU433
 1596              	.LBE76:
 1597              	.LBE75:
 1598              		.loc 1 430 11 is_stmt 0 view .LVU434
 1599 0010 4FF47A72 		mov	r2, #1000
 1600 0014 694B     		ldr	r3, .L128
 1601              	.LVL98:
 1602              	.LBB85:
 1603              	.LBB81:
 1604              	.LBB77:
 1605              	.LBB78:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1606              		.loc 2 588 51 view .LVU435
 1607 0016 6A4D     		ldr	r5, .L128+4
 1608              	.LBE78:
 1609              	.LBE77:
 1610              	.LBE81:
 1611              	.LBE85:
 1612              		.loc 1 430 11 view .LVU436
 1613 0018 1B68     		ldr	r3, [r3]
 1614              	.LVL99:
 1615              	.LBB86:
 1616              	.LBB82:
 634:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 635:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->VAL = 0;                                          /* Load the SysTick Counter Value 
 1617              		.loc 2 635 20 view .LVU437
 1618 001a 0024     		movs	r4, #0
 1619              	.LBE82:
 1620              	.LBE86:
 1621              		.loc 1 430 11 view .LVU438
 1622 001c B3FBF2F3 		udiv	r3, r3, r2
 1623              	.LVL100:
 1624              	.LBB87:
 1625              	.LBB83:
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1626              		.loc 2 633 21 view .LVU439
 1627 0020 684A     		ldr	r2, .L128+8
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1628              		.loc 2 633 57 view .LVU440
 1629 0022 013B     		subs	r3, r3, #1
 1630              	.LVL101:
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1631              		.loc 2 633 21 view .LVU441
 1632 0024 5360     		str	r3, [r2, #4]
 634:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1633              		.loc 2 634 7 is_stmt 1 view .LVU442
 1634              	.LVL102:
 1635              	.LBB80:
 1636              	.LBI77:
 585:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 1637              		.loc 2 585 20 view .LVU443
 1638              	.LBB79:
 587:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);	
 1639              		.loc 2 587 7 view .LVU444
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1640              		.loc 2 588 10 view .LVU445
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1641              		.loc 2 588 51 is_stmt 0 view .LVU446
 1642 0026 F023     		movs	r3, #240
 1643              	.LVL103:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1644              		.loc 2 588 51 view .LVU447
 1645 0028 85F82330 		strb	r3, [r5, #35]
 1646              	.LVL104:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1647              		.loc 2 588 51 view .LVU448
 1648              	.LBE79:
 1649              	.LBE80:
 1650              		.loc 2 635 7 is_stmt 1 view .LVU449
 636:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_M
 1651              		.loc 2 636 21 is_stmt 0 view .LVU450
 1652 002c 0723     		movs	r3, #7
 635:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_M
 1653              		.loc 2 635 20 view .LVU451
 1654 002e 9460     		str	r4, [r2, #8]
 1655              		.loc 2 636 7 is_stmt 1 view .LVU452
 1656              	.LBE83:
 1657              	.LBE87:
 431:main.c        ****          /* Capture error */
 432:main.c        ****          while (1);
 433:main.c        ****       }
 434:main.c        ****       /* 4 bit for pre-emption priority, 0 bits for subpriority */
 435:main.c        ****       NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 1658              		.loc 1 435 7 is_stmt 0 view .LVU453
 1659 0030 4FF44070 		mov	r0, #768
 1660              	.LBB88:
 1661              	.LBB84:
 1662              		.loc 2 636 21 view .LVU454
 1663 0034 1360     		str	r3, [r2]
 637:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return (0);	/* Function successful */
 1664              		.loc 2 637 7 is_stmt 1 view .LVU455
 1665              		.loc 2 637 7 is_stmt 0 view .LVU456
 1666              	.LBE84:
 1667              	.LBE88:
 1668              		.loc 1 435 7 is_stmt 1 view .LVU457
 1669 0036 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 1670              	.LVL105:
 436:main.c        ****       FLASH_Unlock();
 1671              		.loc 1 436 7 view .LVU458
 1672 003a FFF7FEFF 		bl	FLASH_Unlock
 1673              	.LVL106:
 437:main.c        ****       option_value = FLASH_GetReadOutProtectionStatus();
 1674              		.loc 1 437 7 view .LVU459
 1675              		.loc 1 437 22 is_stmt 0 view .LVU460
 1676 003e FFF7FEFF 		bl	FLASH_GetReadOutProtectionStatus
 1677              	.LVL107:
 1678              		.loc 1 437 20 view .LVU461
 1679 0042 614B     		ldr	r3, .L128+12
 1680 0044 1860     		str	r0, [r3]
 438:main.c        ****       if (option_value == 0) {
 1681              		.loc 1 438 7 is_stmt 1 view .LVU462
 1682              		.loc 1 438 10 is_stmt 0 view .LVU463
 1683 0046 80B9     		cbnz	r0, .L97
 439:main.c        ****          FLASHStatus = FLASH_EraseOptionBytes();
 1684              		.loc 1 439 10 is_stmt 1 view .LVU464
 1685              		.loc 1 439 24 is_stmt 0 view .LVU465
 1686 0048 FFF7FEFF 		bl	FLASH_EraseOptionBytes
 1687              	.LVL108:
 1688              		.loc 1 439 22 view .LVU466
 1689 004c 5F4C     		ldr	r4, .L128+16
 1690 004e 2070     		strb	r0, [r4]
 440:main.c        ****          FLASHStatus = FLASH_ReadOutProtection(ENABLE);
 1691              		.loc 1 440 10 is_stmt 1 view .LVU467
 1692              		.loc 1 440 24 is_stmt 0 view .LVU468
 1693 0050 0120     		movs	r0, #1
 1694 0052 FFF7FEFF 		bl	FLASH_ReadOutProtection
 1695              	.LVL109:
 1696              		.loc 1 440 22 view .LVU469
 1697 0056 2070     		strb	r0, [r4]
 441:main.c        ****          NVIC_SystemReset();
 1698              		.loc 1 441 10 is_stmt 1 view .LVU470
 1699              	.LBB89:
 1700              	.LBI89:
 638:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 639:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 640:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 641:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 642:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SystemReset (void)
 1701              		.loc 2 642 20 view .LVU471
 1702              	.LBB90:
 643:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 644:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | SCB_
 1703              		.loc 2 644 7 view .LVU472
 1704              		.loc 2 644 60 is_stmt 0 view .LVU473
 1705 0058 EA68     		ldr	r2, [r5, #12]
 1706              		.loc 2 644 94 view .LVU474
 1707 005a 5D4B     		ldr	r3, .L128+20
 1708              		.loc 2 644 68 view .LVU475
 1709 005c 02F4E062 		and	r2, r2, #1792
 1710              		.loc 2 644 94 view .LVU476
 1711 0060 1343     		orrs	r3, r3, r2
 1712              		.loc 2 644 18 view .LVU477
 1713 0062 EB60     		str	r3, [r5, #12]
 645:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       __DSB();	/* Ensure completion of memory access */
 1714              		.loc 2 645 7 is_stmt 1 view .LVU478
 1715              	.LBB91:
 1716              	.LBI91:
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 1717              		.loc 2 503 20 view .LVU479
 1718              	.LBB92:
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 1719              		.loc 2 503 51 view .LVU480
 1720              		.syntax unified
 1721              	@ 503 "c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h" 1
 1722 0064 BFF34F8F 		dsb
 1723              	@ 0 "" 2
 1724              		.thumb
 1725              		.syntax unified
 1726              	.L98:
 1727              	.LBE92:
 1728              	.LBE91:
 646:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       while(1);	/* wait until reset */
 1729              		.loc 2 646 7 view .LVU481
 1730              		.loc 2 646 15 view .LVU482
 1731              		.loc 2 646 12 view .LVU483
 1732 0068 FEE7     		b	.L98
 1733              	.L97:
 1734              	.LBE90:
 1735              	.LBE89:
 442:main.c        ****       }
 443:main.c        **** 	  
 444:main.c        **** 	main_display();
 1736              		.loc 1 444 2 view .LVU484
 445:main.c        **** 	
 446:main.c        ****       count = 0;
 447:main.c        ****       sec = 0;
 448:main.c        ****       msec = 0;
 449:main.c        ****       old_volume = -1;
 450:main.c        ****       sum_adc = 0;
 451:main.c        ****       adc_count = 0;
 452:main.c        ****       ad_value = 0;
 453:main.c        **** 	  
 454:main.c        **** 	  
 455:main.c        ****       while (1) {
 456:main.c        ****       	    mp3_play();
 457:main.c        ****             if (tick) {
 458:main.c        ****                tick = 0;
 459:main.c        ****                count++;
 460:main.c        ****                msec++;
 461:main.c        ****                touch_process(&xLoc,&yLoc);
 462:main.c        **** 			   touch_read(xLoc,yLoc);
 463:main.c        **** 			   
 464:main.c        ****                //sw_read();
 465:main.c        ****                if (count == 100) {
 466:main.c        ****                	  //led_control(LED3,ON);
 467:main.c        ****                } else {
 468:main.c        ****                	  if (count >= 200) {
 469:main.c        ****                	     count = 0;
 470:main.c        ****                	     //led_control(LED3,OFF);
 471:main.c        ****                	  }
 472:main.c        ****                }
 473:main.c        ****                if (msec >= 500) {
 474:main.c        ****                	  msec = 0;
 475:main.c        **** 		  sec++;
 476:main.c        ****                	  //s_printf(USART1," Usart 1 %d \r\n",sec);
 477:main.c        ****                	  //s_printf(USART2," Serial Port 2 \r\n");
 478:main.c        ****                	  second++;
 479:main.c        ****                }
 480:main.c        ****                if ((rxcnt1) && (rxck1 >= 3)) {
 481:main.c        ****                	  rxck1 = 0;
 482:main.c        ****                	  receive_serial1();
 483:main.c        ****                }
 484:main.c        ****                if ((rxcnt2) && (rxck2 >= 3)) {
 485:main.c        ****                	  rxck1 = 0;
 486:main.c        ****                	  receive_serial2();
 487:main.c        ****                }
 488:main.c        ****                if (txled) led_control(LED1,ON);
 1737              		.loc 1 488 20 is_stmt 0 view .LVU485
 1738 006a DFF89C81 		ldr	r8, .L128+76
 444:main.c        **** 	
 1739              		.loc 1 444 2 view .LVU486
 1740 006e FFF7FEFF 		bl	main_display
 1741              	.LVL110:
 446:main.c        ****       sec = 0;
 1742              		.loc 1 446 7 is_stmt 1 view .LVU487
 447:main.c        ****       msec = 0;
 1743              		.loc 1 447 7 view .LVU488
 448:main.c        ****       old_volume = -1;
 1744              		.loc 1 448 7 view .LVU489
 449:main.c        ****       sum_adc = 0;
 1745              		.loc 1 449 7 view .LVU490
 450:main.c        ****       adc_count = 0;
 1746              		.loc 1 450 7 view .LVU491
 451:main.c        ****       ad_value = 0;
 1747              		.loc 1 451 7 view .LVU492
 452:main.c        **** 	  
 1748              		.loc 1 452 7 view .LVU493
 449:main.c        ****       sum_adc = 0;
 1749              		.loc 1 449 18 is_stmt 0 view .LVU494
 1750 0072 4FF6FF77 		movw	r7, #65535
 451:main.c        ****       ad_value = 0;
 1751              		.loc 1 451 17 view .LVU495
 1752 0076 A246     		mov	r10, r4
 448:main.c        ****       old_volume = -1;
 1753              		.loc 1 448 12 view .LVU496
 1754 0078 2646     		mov	r6, r4
 1755 007a C146     		mov	r9, r8
 489:main.c        ****                if (rxled) led_control(LED2,ON);
 490:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 491:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 492:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1756              		.loc 1 492 20 view .LVU497
 1757 007c 554D     		ldr	r5, .L128+24
 1758              	.LVL111:
 1759              	.L99:
 455:main.c        ****       	    mp3_play();
 1760              		.loc 1 455 7 is_stmt 1 view .LVU498
 456:main.c        ****             if (tick) {
 1761              		.loc 1 456 12 view .LVU499
 1762 007e FFF7FEFF 		bl	mp3_play
 1763              	.LVL112:
 457:main.c        ****                tick = 0;
 1764              		.loc 1 457 13 view .LVU500
 457:main.c        ****                tick = 0;
 1765              		.loc 1 457 17 is_stmt 0 view .LVU501
 1766 0082 554A     		ldr	r2, .L128+28
 1767 0084 1388     		ldrh	r3, [r2]
 1768 0086 9BB2     		uxth	r3, r3
 457:main.c        ****                tick = 0;
 1769              		.loc 1 457 16 view .LVU502
 1770 0088 002B     		cmp	r3, #0
 1771 008a F8D0     		beq	.L99
 458:main.c        ****                count++;
 1772              		.loc 1 458 16 is_stmt 1 view .LVU503
 458:main.c        ****                count++;
 1773              		.loc 1 458 21 is_stmt 0 view .LVU504
 1774 008c 4FF0000B 		mov	fp, #0
 461:main.c        **** 			   touch_read(xLoc,yLoc);
 1775              		.loc 1 461 16 view .LVU505
 1776 0090 5249     		ldr	r1, .L128+32
 1777 0092 5348     		ldr	r0, .L128+36
 458:main.c        ****                count++;
 1778              		.loc 1 458 21 view .LVU506
 1779 0094 A2F800B0 		strh	fp, [r2]	@ movhi
 459:main.c        ****                msec++;
 1780              		.loc 1 459 16 is_stmt 1 view .LVU507
 460:main.c        ****                touch_process(&xLoc,&yLoc);
 1781              		.loc 1 460 16 view .LVU508
 461:main.c        **** 			   touch_read(xLoc,yLoc);
 1782              		.loc 1 461 16 is_stmt 0 view .LVU509
 1783 0098 FFF7FEFF 		bl	touch_process
 1784              	.LVL113:
 462:main.c        **** 			   
 1785              		.loc 1 462 7 view .LVU510
 1786 009c 4F49     		ldr	r1, .L128+32
 1787 009e 5048     		ldr	r0, .L128+36
 1788 00a0 0988     		ldrh	r1, [r1]
 1789 00a2 0088     		ldrh	r0, [r0]
 460:main.c        ****                touch_process(&xLoc,&yLoc);
 1790              		.loc 1 460 20 view .LVU511
 1791 00a4 0136     		adds	r6, r6, #1
 1792              	.LVL114:
 461:main.c        **** 			   touch_read(xLoc,yLoc);
 1793              		.loc 1 461 16 is_stmt 1 view .LVU512
 462:main.c        **** 			   
 1794              		.loc 1 462 7 view .LVU513
 1795 00a6 FFF7FEFF 		bl	touch_read
 1796              	.LVL115:
 465:main.c        ****                	  //led_control(LED3,ON);
 1797              		.loc 1 465 16 view .LVU514
 473:main.c        ****                	  msec = 0;
 1798              		.loc 1 473 16 view .LVU515
 473:main.c        ****                	  msec = 0;
 1799              		.loc 1 473 19 is_stmt 0 view .LVU516
 1800 00aa B6F5FA7F 		cmp	r6, #500
 1801 00ae 05DB     		blt	.L100
 474:main.c        **** 		  sec++;
 1802              		.loc 1 474 19 is_stmt 1 view .LVU517
 1803              	.LVL116:
 475:main.c        ****                	  //s_printf(USART1," Usart 1 %d \r\n",sec);
 1804              		.loc 1 475 5 view .LVU518
 478:main.c        ****                }
 1805              		.loc 1 478 19 view .LVU519
 474:main.c        **** 		  sec++;
 1806              		.loc 1 474 24 is_stmt 0 view .LVU520
 1807 00b0 5E46     		mov	r6, fp
 478:main.c        ****                }
 1808              		.loc 1 478 25 view .LVU521
 1809 00b2 4C4A     		ldr	r2, .L128+40
 1810 00b4 1388     		ldrh	r3, [r2]
 1811 00b6 0133     		adds	r3, r3, #1
 1812 00b8 9BB2     		uxth	r3, r3
 1813 00ba 1380     		strh	r3, [r2]	@ movhi
 1814              	.LVL117:
 1815              	.L100:
 480:main.c        ****                	  rxck1 = 0;
 1816              		.loc 1 480 16 is_stmt 1 view .LVU522
 480:main.c        ****                	  rxck1 = 0;
 1817              		.loc 1 480 20 is_stmt 0 view .LVU523
 1818 00bc 4A4B     		ldr	r3, .L128+44
 1819 00be 1B88     		ldrh	r3, [r3]
 1820 00c0 9BB2     		uxth	r3, r3
 480:main.c        ****                	  rxck1 = 0;
 1821              		.loc 1 480 19 view .LVU524
 1822 00c2 3BB1     		cbz	r3, .L101
 480:main.c        ****                	  rxck1 = 0;
 1823              		.loc 1 480 39 discriminator 1 view .LVU525
 1824 00c4 494B     		ldr	r3, .L128+48
 1825 00c6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 480:main.c        ****                	  rxck1 = 0;
 1826              		.loc 1 480 29 discriminator 1 view .LVU526
 1827 00c8 022A     		cmp	r2, #2
 1828 00ca 03D9     		bls	.L101
 481:main.c        ****                	  receive_serial1();
 1829              		.loc 1 481 19 is_stmt 1 view .LVU527
 481:main.c        ****                	  receive_serial1();
 1830              		.loc 1 481 25 is_stmt 0 view .LVU528
 1831 00cc 0022     		movs	r2, #0
 1832 00ce 1A70     		strb	r2, [r3]
 482:main.c        ****                }
 1833              		.loc 1 482 19 is_stmt 1 view .LVU529
 1834 00d0 FFF7FEFF 		bl	receive_serial1
 1835              	.LVL118:
 1836              	.L101:
 484:main.c        ****                	  rxck1 = 0;
 1837              		.loc 1 484 16 view .LVU530
 484:main.c        ****                	  rxck1 = 0;
 1838              		.loc 1 484 20 is_stmt 0 view .LVU531
 1839 00d4 464B     		ldr	r3, .L128+52
 1840 00d6 1B88     		ldrh	r3, [r3]
 1841 00d8 9BB2     		uxth	r3, r3
 484:main.c        ****                	  rxck1 = 0;
 1842              		.loc 1 484 19 view .LVU532
 1843 00da 43B1     		cbz	r3, .L102
 484:main.c        ****                	  rxck1 = 0;
 1844              		.loc 1 484 39 discriminator 1 view .LVU533
 1845 00dc 454B     		ldr	r3, .L128+56
 1846 00de 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 484:main.c        ****                	  rxck1 = 0;
 1847              		.loc 1 484 29 discriminator 1 view .LVU534
 1848 00e0 022B     		cmp	r3, #2
 1849 00e2 04D9     		bls	.L102
 485:main.c        ****                	  receive_serial2();
 1850              		.loc 1 485 19 is_stmt 1 view .LVU535
 485:main.c        ****                	  receive_serial2();
 1851              		.loc 1 485 25 is_stmt 0 view .LVU536
 1852 00e4 0022     		movs	r2, #0
 1853 00e6 414B     		ldr	r3, .L128+48
 1854 00e8 1A70     		strb	r2, [r3]
 486:main.c        ****                }
 1855              		.loc 1 486 19 is_stmt 1 view .LVU537
 1856 00ea FFF7FEFF 		bl	receive_serial2
 1857              	.LVL119:
 1858              	.L102:
 488:main.c        ****                if (rxled) led_control(LED2,ON);
 1859              		.loc 1 488 16 view .LVU538
 488:main.c        ****                if (rxled) led_control(LED2,ON);
 1860              		.loc 1 488 20 is_stmt 0 view .LVU539
 1861 00ee 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 488:main.c        ****                if (rxled) led_control(LED2,ON);
 1862              		.loc 1 488 19 view .LVU540
 1863 00f2 23B1     		cbz	r3, .L103
 488:main.c        ****                if (rxled) led_control(LED2,ON);
 1864              		.loc 1 488 27 is_stmt 1 view .LVU541
 1865              	.LVL120:
 1866              	.LBB93:
 1867              	.LBI93:
  35:main.c        **** {
 1868              		.loc 1 35 6 view .LVU542
 1869              	.LBB94:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 1870              		.loc 1 37 7 view .LVU543
  38:main.c        ****       } else {
 1871              		.loc 1 38 10 view .LVU544
 1872 00f4 4FF40071 		mov	r1, #512
 1873 00f8 3F48     		ldr	r0, .L128+60
 1874 00fa FFF7FEFF 		bl	GPIO_SetBits
 1875              	.LVL121:
 1876              	.L103:
  38:main.c        ****       } else {
 1877              		.loc 1 38 10 is_stmt 0 view .LVU545
 1878              	.LBE94:
 1879              	.LBE93:
 489:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 1880              		.loc 1 489 16 is_stmt 1 view .LVU546
 489:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 1881              		.loc 1 489 20 is_stmt 0 view .LVU547
 1882 00fe DFF80CB1 		ldr	fp, .L128+80
 1883 0102 9BF80030 		ldrb	r3, [fp]	@ zero_extendqisi2
 489:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 1884              		.loc 1 489 19 view .LVU548
 1885 0106 23B1     		cbz	r3, .L104
 489:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 1886              		.loc 1 489 27 is_stmt 1 view .LVU549
 1887              	.LVL122:
 1888              	.LBB95:
 1889              	.LBI95:
  35:main.c        **** {
 1890              		.loc 1 35 6 view .LVU550
 1891              	.LBB96:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 1892              		.loc 1 37 7 view .LVU551
  38:main.c        ****       } else {
 1893              		.loc 1 38 10 view .LVU552
 1894 0108 4FF48061 		mov	r1, #1024
 1895 010c 3A48     		ldr	r0, .L128+60
 1896 010e FFF7FEFF 		bl	GPIO_SetBits
 1897              	.LVL123:
 1898              	.L104:
  38:main.c        ****       } else {
 1899              		.loc 1 38 10 is_stmt 0 view .LVU553
 1900              	.LBE96:
 1901              	.LBE95:
 490:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 1902              		.loc 1 490 16 is_stmt 1 view .LVU554
 490:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 1903              		.loc 1 490 26 is_stmt 0 view .LVU555
 1904 0112 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 490:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 1905              		.loc 1 490 19 view .LVU556
 1906 0116 23B9     		cbnz	r3, .L105
 490:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 1907              		.loc 1 490 32 is_stmt 1 view .LVU557
 1908              	.LVL124:
 1909              	.LBB97:
 1910              	.LBI97:
  35:main.c        **** {
 1911              		.loc 1 35 6 view .LVU558
 1912              	.LBB98:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 1913              		.loc 1 37 7 view .LVU559
  40:main.c        ****       }
 1914              		.loc 1 40 10 view .LVU560
 1915 0118 4FF40071 		mov	r1, #512
 1916 011c 3648     		ldr	r0, .L128+60
 1917 011e FFF7FEFF 		bl	GPIO_ResetBits
 1918              	.LVL125:
 1919              	.L105:
  40:main.c        ****       }
 1920              		.loc 1 40 10 is_stmt 0 view .LVU561
 1921              	.LBE98:
 1922              	.LBE97:
 491:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1923              		.loc 1 491 16 is_stmt 1 view .LVU562
 491:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1924              		.loc 1 491 26 is_stmt 0 view .LVU563
 1925 0122 9BF80030 		ldrb	r3, [fp]	@ zero_extendqisi2
 491:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1926              		.loc 1 491 19 view .LVU564
 1927 0126 23B9     		cbnz	r3, .L106
 491:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1928              		.loc 1 491 32 is_stmt 1 view .LVU565
 1929              	.LVL126:
 1930              	.LBB99:
 1931              	.LBI99:
  35:main.c        **** {
 1932              		.loc 1 35 6 view .LVU566
 1933              	.LBB100:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 1934              		.loc 1 37 7 view .LVU567
  40:main.c        ****       }
 1935              		.loc 1 40 10 view .LVU568
 1936 0128 4FF48061 		mov	r1, #1024
 1937 012c 3248     		ldr	r0, .L128+60
 1938 012e FFF7FEFF 		bl	GPIO_ResetBits
 1939              	.LVL127:
 1940              	.L106:
  40:main.c        ****       }
 1941              		.loc 1 40 10 is_stmt 0 view .LVU569
 1942              	.LBE100:
 1943              	.LBE99:
 1944              		.loc 1 492 16 is_stmt 1 view .LVU570
 1945              		.loc 1 492 20 is_stmt 0 view .LVU571
 1946 0132 0421     		movs	r1, #4
 1947 0134 2846     		mov	r0, r5
 1948 0136 FFF7FEFF 		bl	ADC_GetFlagStatus
 1949              	.LVL128:
 1950              		.loc 1 492 19 view .LVU572
 1951 013a 40B1     		cbz	r0, .L107
 493:main.c        ****                   sum_adc += (ADC_GetInjectedConversionValue(ADC1,ADC_InjectedChannel_1) & 0x0FFF);
 1952              		.loc 1 493 19 is_stmt 1 view .LVU573
 1953              		.loc 1 493 31 is_stmt 0 view .LVU574
 1954 013c 1421     		movs	r1, #20
 1955 013e 2846     		mov	r0, r5
 1956 0140 FFF7FEFF 		bl	ADC_GetInjectedConversionValue
 1957              	.LVL129:
 1958              		.loc 1 493 90 view .LVU575
 1959 0144 C0F30B00 		ubfx	r0, r0, #0, #12
 1960              		.loc 1 493 27 view .LVU576
 1961 0148 0444     		add	r4, r4, r0
 1962              	.LVL130:
 494:main.c        ****                   adc_count++;
 1963              		.loc 1 494 19 is_stmt 1 view .LVU577
 1964              		.loc 1 494 28 is_stmt 0 view .LVU578
 1965 014a 0AF1010A 		add	r10, r10, #1
 1966              	.LVL131:
 1967              	.L107:
 495:main.c        ****                }
 496:main.c        ****                if (adc_count >= 50) {
 1968              		.loc 1 496 16 is_stmt 1 view .LVU579
 1969              		.loc 1 496 19 is_stmt 0 view .LVU580
 1970 014e BAF1310F 		cmp	r10, #49
 1971 0152 2ADD     		ble	.L108
 497:main.c        ****                	  ad_value = sum_adc / adc_count;          	  
 1972              		.loc 1 497 19 is_stmt 1 view .LVU581
 1973              	.LVL132:
 498:main.c        ****                	  adc_count = 0;
 1974              		.loc 1 498 19 view .LVU582
 499:main.c        ****                	  sum_adc = 0;
 1975              		.loc 1 499 19 view .LVU583
 500:main.c        **** 	     	  ad_value = (ad_value * 330) / 4096;
 1976              		.loc 1 500 10 view .LVU584
 501:main.c        **** 		  volume = (ad_value * 255) / 330;
 1977              		.loc 1 501 5 view .LVU585
 497:main.c        ****                	  adc_count = 0;
 1978              		.loc 1 497 38 is_stmt 0 view .LVU586
 1979 0154 B4FBFAF4 		udiv	r4, r4, r10
 1980              	.LVL133:
 500:main.c        **** 	     	  ad_value = (ad_value * 330) / 4096;
 1981              		.loc 1 500 31 view .LVU587
 1982 0158 4FF4A573 		mov	r3, #330
 1983 015c A4B2     		uxth	r4, r4
 1984 015e 5C43     		muls	r4, r3, r4
 500:main.c        **** 	     	  ad_value = (ad_value * 330) / 4096;
 1985              		.loc 1 500 38 view .LVU588
 1986 0160 2413     		asrs	r4, r4, #12
 1987              		.loc 1 501 24 view .LVU589
 1988 0162 C4EB0424 		rsb	r4, r4, r4, lsl #8
 1989              		.loc 1 501 31 view .LVU590
 1990 0166 B4FBF3F4 		udiv	r4, r4, r3
 1991              		.loc 1 501 12 view .LVU591
 1992 016a 244A     		ldr	r2, .L128+64
 1993 016c A4B2     		uxth	r4, r4
 1994 016e 1480     		strh	r4, [r2]	@ movhi
 502:main.c        **** 		  volume = abs(volume - 255) / 2;
 1995              		.loc 1 502 5 is_stmt 1 view .LVU592
 1996              		.loc 1 502 25 is_stmt 0 view .LVU593
 1997 0170 1388     		ldrh	r3, [r2]
 1998 0172 9BB2     		uxth	r3, r3
 1999 0174 FF3B     		subs	r3, r3, #255
 2000              		.loc 1 502 14 view .LVU594
 2001 0176 002B     		cmp	r3, #0
 2002 0178 B8BF     		it	lt
 2003 017a 5B42     		rsblt	r3, r3, #0
 2004              		.loc 1 502 12 view .LVU595
 2005 017c C3F34F03 		ubfx	r3, r3, #1, #16
 2006 0180 1380     		strh	r3, [r2]	@ movhi
 503:main.c        **** 		  if (volume != old_volume) {
 2007              		.loc 1 503 5 is_stmt 1 view .LVU596
 2008              		.loc 1 503 16 is_stmt 0 view .LVU597
 2009 0182 1388     		ldrh	r3, [r2]
 2010 0184 9BB2     		uxth	r3, r3
 2011              		.loc 1 503 8 view .LVU598
 2012 0186 BB42     		cmp	r3, r7
 2013 0188 0CD0     		beq	.L110
 504:main.c        **** 		     old_volume = volume;
 2014              		.loc 1 504 8 is_stmt 1 view .LVU599
 505:main.c        **** 		     volume_flag = 1;
 2015              		.loc 1 505 20 is_stmt 0 view .LVU600
 2016 018a 0121     		movs	r1, #1
 2017 018c 1C4B     		ldr	r3, .L128+68
 504:main.c        **** 		     old_volume = volume;
 2018              		.loc 1 504 19 view .LVU601
 2019 018e 1788     		ldrh	r7, [r2]
 2020              		.loc 1 505 20 view .LVU602
 2021 0190 1970     		strb	r1, [r3]
 506:main.c        ****                      lcd_printf(2,1,"Volume %d ",255 - (volume + 127));
 2022              		.loc 1 506 22 view .LVU603
 2023 0192 1388     		ldrh	r3, [r2]
 2024 0194 0220     		movs	r0, #2
 2025 0196 9BB2     		uxth	r3, r3
 2026 0198 1A4A     		ldr	r2, .L128+72
 2027 019a C3F18003 		rsb	r3, r3, #128
 504:main.c        **** 		     old_volume = volume;
 2028              		.loc 1 504 19 view .LVU604
 2029 019e BFB2     		uxth	r7, r7
 2030              	.LVL134:
 505:main.c        **** 		     volume_flag = 1;
 2031              		.loc 1 505 8 is_stmt 1 view .LVU605
 2032              		.loc 1 506 22 view .LVU606
 2033 01a0 FFF7FEFF 		bl	lcd_printf
 2034              	.LVL135:
 2035              	.L110:
 498:main.c        ****                	  sum_adc = 0;
 2036              		.loc 1 498 29 is_stmt 0 view .LVU607
 2037 01a4 4FF0000A 		mov	r10, #0
 499:main.c        **** 	     	  ad_value = (ad_value * 330) / 4096;
 2038              		.loc 1 499 27 view .LVU608
 2039 01a8 5446     		mov	r4, r10
 2040              	.LVL136:
 2041              	.L108:
 507:main.c        ****                   }
 508:main.c        **** 	       }
 509:main.c        ****                /* Clear the ADC1 JEOC pending flag */
 510:main.c        ****                ADC_ClearFlag(ADC1, ADC_FLAG_JEOC);
 2042              		.loc 1 510 16 is_stmt 1 view .LVU609
 2043 01aa 2846     		mov	r0, r5
 2044 01ac 0421     		movs	r1, #4
 2045 01ae FFF7FEFF 		bl	ADC_ClearFlag
 2046              	.LVL137:
 511:main.c        ****                ADC_SoftwareStartInjectedConvCmd(ADC1,ENABLE);
 2047              		.loc 1 511 16 view .LVU610
 2048 01b2 0121     		movs	r1, #1
 2049 01b4 2846     		mov	r0, r5
 2050 01b6 FFF7FEFF 		bl	ADC_SoftwareStartInjectedConvCmd
 2051              	.LVL138:
 2052 01ba 60E7     		b	.L99
 2053              	.L129:
 2054              		.align	2
 2055              	.L128:
 2056 01bc 00000000 		.word	SystemCoreClock
 2057 01c0 00ED00E0 		.word	-536810240
 2058 01c4 10E000E0 		.word	-536813552
 2059 01c8 00000000 		.word	option_value
 2060 01cc 00000000 		.word	.LANCHOR4
 2061 01d0 0400FA05 		.word	100270084
 2062 01d4 00240140 		.word	1073816576
 2063 01d8 00000000 		.word	tick
 2064 01dc 00000000 		.word	yLoc
 2065 01e0 00000000 		.word	xLoc
 2066 01e4 00000000 		.word	second
 2067 01e8 00000000 		.word	rxcnt1
 2068 01ec 00000000 		.word	rxck1
 2069 01f0 00000000 		.word	rxcnt2
 2070 01f4 00000000 		.word	rxck2
 2071 01f8 00140140 		.word	1073812480
 2072 01fc 00000000 		.word	volume
 2073 0200 00000000 		.word	volume_flag
 2074 0204 00000000 		.word	.LC8
 2075 0208 00000000 		.word	txled
 2076 020c 00000000 		.word	rxled
 2077              		.cfi_endproc
 2078              	.LFE41:
 2080              		.comm	yLoc,2,2
 2081              		.comm	xLoc,2,2
 2082              		.comm	fileBuff,512,1
 2083              		.comm	volume_flag,1,1
 2084              		.comm	play_mp3,1,1
 2085              		.comm	sw_cnt5,1,1
 2086              		.comm	sw_cnt4,1,1
 2087              		.comm	sw_cnt3,1,1
 2088              		.comm	sw_cnt2,1,1
 2089              		.comm	sw_cnt1,1,1
 2090              		.comm	sw_value,1,1
 2091              		.comm	volume,2,2
 2092              		.comm	second,2,2
 2093              		.comm	sec_tick,2,2
 2094              		.comm	jiffes,2,2
 2095              		.comm	tick,2,2
 2096              		.global	FLASHStatus
 2097              		.comm	option_value,4,4
 2098              		.section	.bss.cnt.7866,"aw",%nobits
 2099              		.align	1
 2100              		.set	.LANCHOR0,. + 0
 2103              	cnt.7866:
 2104 0000 0000     		.space	2
 2105              		.section	.bss.cnt.7871,"aw",%nobits
 2106              		.align	1
 2107              		.set	.LANCHOR2,. + 0
 2110              	cnt.7871:
 2111 0000 0000     		.space	2
 2112              		.section	.bss.flip.7867,"aw",%nobits
 2113              		.set	.LANCHOR1,. + 0
 2116              	flip.7867:
 2117 0000 00       		.space	1
 2118              		.section	.bss.flip.7872,"aw",%nobits
 2119              		.set	.LANCHOR3,. + 0
 2122              	flip.7872:
 2123 0000 00       		.space	1
 2124              		.section	.data.FLASHStatus,"aw"
 2125              		.set	.LANCHOR4,. + 0
 2128              	FLASHStatus:
 2129 0000 04       		.byte	4
 2130              		.text
 2131              	.Letext0:
 2132              		.file 3 "/project/stm32fx_lib/stm32f1x_iolib/include/cmsis/stm32f1xx.h"
 2133              		.file 4 "/project/stm32fx_lib/stm32f1x_iolib/include/irq.h"
 2134              		.file 5 "/project/stm32fx_lib/stm32f1x_iolib/include/timer.h"
 2135              		.file 6 "/project/stm32fx_lib/stm32f1x_iolib/include/gpio.h"
 2136              		.file 7 "/project/stm32fx_lib/stm32f1x_iolib/include/flash.h"
 2137              		.file 8 "/project/stm32fx_lib/stm32f1x_iolib/include/adc.h"
 2138              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 2139              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2140              		.file 11 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eab
 2141              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2142              		.file 13 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2143              		.file 14 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2144              		.file 15 "/project/stm32fx_lib/stm32f1x_iolib/include/fundefs.h"
 2145              		.file 16 "userdefs.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:16     .text.wait_ms:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:24     .text.wait_ms:00000000 wait_ms
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:53     .text.wait_ms:00000010 $d
                            *COM*:00000002 jiffes
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:58     .text.led_control:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:65     .text.led_control:00000000 led_control
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:94     .text.led_control:00000010 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:99     .text.Periph_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:106    .text.Periph_Configuration:00000000 Periph_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:157    .text.GPIO_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:164    .text.GPIO_Configuration:00000000 GPIO_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:337    .text.GPIO_Configuration:000000dc $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:344    .text.NVIC_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:351    .text.NVIC_Configuration:00000000 NVIC_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:366    .text.NVIC_Configuration:0000000c $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:371    .ramfunc:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:378    .ramfunc:00000000 SysTick_Handler
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:515    .ramfunc:00000078 $d
                            *COM*:00000002 tick
                            *COM*:00000002 sec_tick
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:529    .text.TIM4_IRQHandler:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:536    .text.TIM4_IRQHandler:00000000 TIM4_IRQHandler
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:678    .text.TIM4_IRQHandler:00000080 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:693    .text.adc_init:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:700    .text.adc_init:00000000 adc_init
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:803    .text.adc_init:00000080 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:809    .text.timer4_init:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:816    .text.timer4_init:00000000 timer4_init
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:898    .text.timer4_init:00000050 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:920    .text.main_display:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:927    .text.main_display:00000000 main_display
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1017   .text.main_display:00000074 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1032   .text.go_back:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1039   .text.go_back:00000000 go_back
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1101   .text.go_back:00000038 $d
                            *COM*:00000002 volume
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1110   .text.touch_read:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1117   .text.touch_read:00000000 touch_read
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1536   .text.touch_read:000001fc $d
                            *COM*:00000001 sw_cnt1
                            *COM*:00000001 sw_value
                            *COM*:00000001 play_mp3
                            *COM*:00000001 sw_cnt2
                            *COM*:00000001 sw_cnt3
                            *COM*:00000001 sw_cnt4
                            *COM*:00000001 sw_cnt5
                            *COM*:00000002 xLoc
                            *COM*:00000002 yLoc
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1550   .text.startup.main:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:1557   .text.startup.main:00000000 main
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2056   .text.startup.main:000001bc $d
                            *COM*:00000004 option_value
                            *COM*:00000002 second
                            *COM*:00000001 volume_flag
                            *COM*:00000200 fileBuff
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2128   .data.FLASHStatus:00000000 FLASHStatus
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2099   .bss.cnt.7866:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2103   .bss.cnt.7866:00000000 cnt.7866
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2106   .bss.cnt.7871:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2110   .bss.cnt.7871:00000000 cnt.7871
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2116   .bss.flip.7867:00000000 flip.7867
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2117   .bss.flip.7867:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2122   .bss.flip.7872:00000000 flip.7872
C:\Users\gowoo\AppData\Local\Temp\ccjUPQjL.s:2123   .bss.flip.7872:00000000 $d

UNDEFINED SYMBOLS
GPIO_SetBits
GPIO_ResetBits
RCC_ADCCLKConfig
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_Init_Pin
NVIC_SetVectorTable
_isr_vectorsflash_offs
rxcnt1
rxck1
rxcnt2
rxck2
TIM_ClearITPendingBit
ADC_DeInit
ADC_Cmd
ADC_StructInit
ADC_Init
ADC_StartCalibration
ADC_GetCalibrationStatus
ADC_InjectedSequencerLengthConfig
ADC_InjectedChannelConfig
ADC_ExternalTrigInjectedConvConfig
ADC_ExternalTrigInjectedConvCmd
NVIC_Init
TIM_TimeBaseInit
TIM_Cmd
TIM_ClearFlag
TIM_ITConfig
FLASH_Lock
serial_init
lcd_init
lcd_printf
touch_init
mp3_init
init_rtc
mp3_displayinit
play_prev
mp3_seek
play_next
mp3_displaylist
touch_process
display_id3v1_tag
NVIC_PriorityGroupConfig
FLASH_Unlock
FLASH_GetReadOutProtectionStatus
FLASH_EraseOptionBytes
FLASH_ReadOutProtection
mp3_play
receive_serial1
receive_serial2
ADC_GetFlagStatus
ADC_GetInjectedConversionValue
ADC_ClearFlag
ADC_SoftwareStartInjectedConvCmd
SystemCoreClock
txled
rxled
