
*** Running vivado
    with args -log top_dht11.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_dht11.tcl -notrace
Command: synth_design -top top_dht11 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6104
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module count_5sec [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:88]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module clock_divider [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:156]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module start_signal [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:184]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_plssss' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:156]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:156]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:88]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (2#1) [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:88]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:184]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (3#1) [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:184]
ERROR: [Synth 8-448] named port connection 'dht11_data' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:60]
ERROR: [Synth 8-448] named port connection 'hum_int' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:64]
ERROR: [Synth 8-448] named port connection 'hum_dec' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:65]
ERROR: [Synth 8-448] named port connection 'tem_int' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:66]
ERROR: [Synth 8-448] named port connection 'tem_dec' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:67]
ERROR: [Synth 8-6156] failed synthesizing module 'dht11_control_plssss' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/new/dht11_control_plssss.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/GitHub/harman_Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.203 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 3 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 16:28:42 2024...
