#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 22:23:19 2018
# Process ID: 9328
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13688 D:\nicol\Documents\GitHub\ProjetVision\VHDL\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 832.645 ; gain = 112.164
update_compile_order -fileset sources_1
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:Filtrage:1.0 - Filtrage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Successfully read diagram <HDMI_bd> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 941.691 ; gain = 90.828
update_module_reference HDMI_bd_Filtrage_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/repo'.
Upgrading 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_Filtrage_0_0 from Filtrage_v1_0 1.0 to Filtrage_v1_0 1.0
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 22:43:30 2018...
