
`timescale 1ps / 1ps

module test;


wire  Ack;


wire [4:0]  Ctrl_Ack;
wire [7:0]  WriteAck;
wire [31:0]  ReadData;

reg [31:0]  WriteData;
reg [1:0]  RW;
reg [19:0]  A;
reg [7:0]  RD_Ack;
integer dc_mode_flag;
integer output_change_count;
integer max_dc_iter;
integer dc_iterations;
time vmx_time_offset;




cdsModule_103 top(Ack, Ctrl_Ack, ReadData, WriteAck, A, RD_Ack, RW, 
     WriteData); 
 

`define verimix
`ifdef verimix

  //Parasitic Simulation annotate definitions
  `include "annotate_msb"

  //vms and dc iteration loop definitions
  `include "IE.verimix"

  //please enter any additional stimulus in the testfixture.verimix file
  `include "testfixture.verimix"

  //$save_waveform definitions
  `include "saveDefs"

`endif


endmodule 
// Vermix stimulus file.
// Default verimix stimulus. 

integer rLog;
integer wLog;
integer seed;
integer i;
integer start;
integer readOrWrite;
reg[19:0] lastWriteAddr;

real rStart;
real rDelay;
real wStart;
real wDelay;


initial
begin 

   seed = 5;
   start = 0;
   readOrWrite=1;
   rLog=$fopen("/tmp2/bankRLog.csv");
   $fdisplay(rLog, "R_Addr, R1[31:0], R0[31:0], total_time(ps), read_delay(ps)");

   wLog=$fopen("/tmp2/bankWLog.csv"); 
   $fdisplay(wLog, "W_Addr, W1[31:0], W0[31:0], total_time(ps), write_delay(ps)");

   A[19:0]  = 20'h00000;
   RW[1:0]  = 2'b00;
   RD_Ack[7:0] = 8'hFF;
   WriteData[31:0] = 32'h00000000;
   #500;

   RD_Ack[7:0] = 8'hFF;
   A[19:0]  = 20'h11111;
   RW[1:0]  = 2'b01;
   WriteData[31:0] = 32'h88888888;
   start = 1;
   readOrWrite = 1;

end 

always @(negedge Ack) begin
   if (start==1) begin
     if(readOrWrite ==1) begin
   	  wDelay = $time - wStart;
   	  $fdisplay(wLog, "%h %h %t %t", A[19:0], WriteData[31:0], $time, wDelay);
          lastWriteAddr[19:0] <= A[19:0];
   	  WriteData[31:0] = 32'h00000000;
          A[19:0] 	  = 20'h00000;
          RW[1:0]         = 2'b00;
       	  wStart = $time;
      end else begin   
   	   rDelay = $time - rStart;
	   $fdisplay(rLog, "%h %h %t %t", A[19:0], ReadData[31:0], $time, rDelay);   	   
   	   RD_Ack[7:0]     = 8'h00;
   	   RW[1:0]         = 2'b00;
   	   A[19:0]         = 20'h00000;
	   rStart          = $time;
      end
   end
 end

always @(posedge Ack) begin
   if (start==1) begin
     if(readOrWrite ==0) begin
   	  rDelay = $time - rStart;
	  $fdisplay(rLog, "%h %h %t %t", A[19:0], ReadData[31:0], $time, rDelay); 
   	  A[19:0]  = 20'h22222;
   	  RW[1:0]  = 2'b01;
   	  WriteData[31:0] = 32'h88888888;
	  readOrWrite =1;
       	  wStart = $time;
      end else begin   
   	   wDelay = $time - wStart;
	   $fdisplay(wLog, "%h %h %t %t", A[19:0], WriteData[31:0], $time, wDelay);   	   
   	   RD_Ack[7:0]     = 8'hFF;
   	   RW[1:0]         = 2'b10;
   	   A[19:0]         = lastWriteAddr;
	   rStart          = $time;
	   readOrWrite =0;
      end
   end
 end
`define _VMX_SIMULATOR_NAME_ "spectre"
`define _VMX_MAX_DC_ITER_ 0
`define _VMX_DC_INTERVAL_ 0
`include "simOptions.verimix"

// Begin Interface Element Header and Verimix Synchronization task
initial begin
	$vmx_initialize( `_VMX_SIMULATOR_NAME_ , dc_mode_flag);
	$vmx_define_import( test.top.mixedNet99999, "99999"); // /net013<2>
	$vmx_define_import( test.top.mixedNet99998, "99998"); // /~ReadData<2>
	$vmx_define_import( test.top.mixedNet99997, "99997"); // /~ReadData<31>
	$vmx_define_export( test.top.cdsbus3[0], "99996"); // /~RW<0>
	$vmx_define_import( test.top.mixedNet99995, "99995"); // /~ReadData<11>
	$vmx_define_export( test.top.cdsbus2[17], "99994"); // /~WriteData<17>
	$vmx_define_export( test.top.cdsbus2[23], "99993"); // /~WriteData<23>
	$vmx_define_import( test.top.mixedNet99992, "99992"); // /~WAck<1>
	$vmx_define_export( test.top.cdsbus2[24], "99991"); // /~WriteData<24>
	$vmx_define_export( test.top.cdsbus1[1], "99990"); // /~RAck<1>
	$vmx_define_export( test.top.cdsbus2[21], "99989"); // /~WriteData<21>
	$vmx_define_export( test.top.cdsbus4[12], "99988"); // /~A<12>
	$vmx_define_export( test.top.cdsbus1[3], "99987"); // /~RAck<3>
	$vmx_define_export( test.top.cdsbus2[6], "99986"); // /~WriteData<6>
	$vmx_define_export( test.top.cdsbus2[5], "99985"); // /~WriteData<5>
	$vmx_define_export( test.top.cdsbus2[9], "99984"); // /~WriteData<9>
	$vmx_define_export( test.top.cdsbus2[8], "99983"); // /~WriteData<8>
	$vmx_define_export( test.top.cdsbus2[0], "99982"); // /~WriteData<0>
	$vmx_define_import( test.top.mixedNet99981, "99981"); // /~ReadData<10>
	$vmx_define_import( test.top.mixedNet99980, "99980"); // /~ReadData<3>
	$vmx_define_export( test.top.cdsbus2[22], "99979"); // /~WriteData<22>
	$vmx_define_import( test.top.mixedNet99978, "99978"); // /~ReadData<23>
	$vmx_define_export( test.top.cdsbus2[10], "99977"); // /~WriteData<10>
	$vmx_define_export( test.top.cdsbus4[9], "99976"); // /~A<9>
	$vmx_define_export( test.top.cdsbus4[2], "99975"); // /~A<2>
	$vmx_define_export( test.top.cdsbus4[17], "99974"); // /~A<17>
	$vmx_define_export( test.top.cdsbus2[18], "99973"); // /~WriteData<18>
	$vmx_define_import( test.top.mixedNet99972, "99972"); // /~Ack
	$vmx_define_import( test.top.mixedNet99971, "99971"); // /~ReadData<29>
	$vmx_define_export( test.top.cdsbus3[1], "99970"); // /~RW<1>
	$vmx_define_import( test.top.mixedNet99969, "99969"); // /~ReadData<20>
	$vmx_define_export( test.top.cdsbus4[3], "99968"); // /~A<3>
	$vmx_define_import( test.top.mixedNet99967, "99967"); // /~ReadData<19>
	$vmx_define_import( test.top.mixedNet99966, "99966"); // /~ReadData<18>
	$vmx_define_import( test.top.mixedNet99965, "99965"); // /~ReadData<16>
	$vmx_define_export( test.top.cdsbus1[7], "99964"); // /~RAck<7>
	$vmx_define_import( test.top.mixedNet99963, "99963"); // /~ReadData<15>
	$vmx_define_import( test.top.mixedNet99962, "99962"); // /~ReadData<14>
	$vmx_define_export( test.top.cdsbus4[6], "99961"); // /~A<6>
	$vmx_define_export( test.top.cdsbus4[16], "99960"); // /~A<16>
	$vmx_define_export( test.top.cdsbus2[11], "99959"); // /~WriteData<11>
	$vmx_define_export( test.top.cdsbus2[13], "99958"); // /~WriteData<13>
	$vmx_define_import( test.top.mixedNet99957, "99957"); // /~WAck<5>
	$vmx_define_export( test.top.cdsbus2[12], "99956"); // /~WriteData<12>
	$vmx_define_export( test.top.cdsbus2[16], "99955"); // /~WriteData<16>
	$vmx_define_import( test.top.mixedNet99954, "99954"); // /~ReadData<7>
	$vmx_define_import( test.top.mixedNet99953, "99953"); // /~ReadData<6>
	$vmx_define_export( test.top.cdsbus4[13], "99952"); // /~A<13>
	$vmx_define_import( test.top.mixedNet99951, "99951"); // /~ReadData<22>
	$vmx_define_export( test.top.cdsbus2[29], "99950"); // /~WriteData<29>
	$vmx_define_import( test.top.mixedNet99949, "99949"); // /~ReadData<21>
	$vmx_define_export( test.top.cdsbus2[7], "99948"); // /~WriteData<7>
	$vmx_define_import( test.top.mixedNet99947, "99947"); // /~WAck<0>
	$vmx_define_import( test.top.mixedNet99946, "99946"); // /~ReadData<4>
	$vmx_define_export( test.top.cdsbus1[5], "99945"); // /~RAck<5>
	$vmx_define_import( test.top.mixedNet99944, "99944"); // /~ReadData<12>
	$vmx_define_export( test.top.cdsbus4[1], "99943"); // /~A<1>
	$vmx_define_export( test.top.cdsbus1[6], "99942"); // /~RAck<6>
	$vmx_define_import( test.top.mixedNet99941, "99941"); // /~ReadData<0>
	$vmx_define_export( test.top.cdsbus4[18], "99940"); // /~A<18>
	$vmx_define_import( test.top.mixedNet99939, "99939"); // /~ReadData<9>
	$vmx_define_export( test.top.cdsbus2[30], "99938"); // /~WriteData<30>
	$vmx_define_import( test.top.mixedNet99937, "99937"); // /~ReadData<8>
	$vmx_define_export( test.top.cdsbus1[0], "99936"); // /~RAck<0>
	$vmx_define_export( test.top.cdsbus2[15], "99935"); // /~WriteData<15>
	$vmx_define_import( test.top.mixedNet99934, "99934"); // /~ReadData<17>
	$vmx_define_import( test.top.mixedNet99933, "99933"); // /~WAck<4>
	$vmx_define_export( test.top.cdsbus2[19], "99932"); // /~WriteData<19>
	$vmx_define_import( test.top.mixedNet99931, "99931"); // /~WAck<3>
	$vmx_define_export( test.top.cdsbus4[15], "99930"); // /~A<15>
	$vmx_define_export( test.top.cdsbus4[10], "99929"); // /~A<10>
	$vmx_define_export( test.top.cdsbus2[31], "99928"); // /~WriteData<31>
	$vmx_define_import( test.top.mixedNet99927, "99927"); // /~ReadData<26>
	$vmx_define_import( test.top.mixedNet99926, "99926"); // /~ReadData<25>
	$vmx_define_export( test.top.cdsbus2[28], "99925"); // /~WriteData<28>
	$vmx_define_import( test.top.mixedNet99924, "99924"); // /~ReadData<24>
	$vmx_define_export( test.top.cdsbus1[2], "99923"); // /~RAck<2>
	$vmx_define_export( test.top.cdsbus2[27], "99922"); // /~WriteData<27>
	$vmx_define_export( test.top.cdsbus2[14], "99921"); // /~WriteData<14>
	$vmx_define_export( test.top.cdsbus4[5], "99920"); // /~A<5>
	$vmx_define_export( test.top.cdsbus4[14], "99919"); // /~A<14>
	$vmx_define_import( test.top.mixedNet99918, "99918"); // /~ReadData<13>
	$vmx_define_import( test.top.mixedNet99917, "99917"); // /~ReadData<30>
	$vmx_define_export( test.top.cdsbus4[0], "99916"); // /~A<0>
	$vmx_define_export( test.top.cdsbus2[25], "99915"); // /~WriteData<25>
	$vmx_define_export( test.top.cdsbus4[11], "99914"); // /~A<11>
	$vmx_define_import( test.top.mixedNet99913, "99913"); // /~ReadData<28>
	$vmx_define_import( test.top.mixedNet99912, "99912"); // /~ReadData<27>
	$vmx_define_import( test.top.mixedNet99911, "99911"); // /~ReadData<5>
	$vmx_define_export( test.top.cdsbus1[4], "99910"); // /~RAck<4>
	$vmx_define_export( test.top.cdsbus2[26], "99909"); // /~WriteData<26>
	$vmx_define_export( test.top.cdsbus2[4], "99908"); // /~WriteData<4>
	$vmx_define_export( test.top.cdsbus2[3], "99907"); // /~WriteData<3>
	$vmx_define_export( test.top.cdsbus4[4], "99906"); // /~A<4>
	$vmx_define_export( test.top.cdsbus4[19], "99905"); // /~A<19>
	$vmx_define_export( test.top.cdsbus2[2], "99904"); // /~WriteData<2>
	$vmx_define_export( test.top.cdsbus2[1], "99903"); // /~WriteData<1>
	$vmx_define_export( test.top.cdsbus4[7], "99902"); // /~A<7>
	$vmx_define_import( test.top.mixedNet99901, "99901"); // /~WAck<7>
	$vmx_define_import( test.top.mixedNet99900, "99900"); // /net013<3>
	$vmx_define_import( test.top.mixedNet99899, "99899"); // /net013<1>
	$vmx_define_import( test.top.mixedNet99898, "99898"); // /~WAck<2>
	$vmx_define_import( test.top.mixedNet99897, "99897"); // /~WAck<6>
	$vmx_define_import( test.top.mixedNet99896, "99896"); // /~ReadData<1>
	$vmx_define_import( test.top.mixedNet99895, "99895"); // /net013<0>
	$vmx_define_export( test.top.cdsbus4[8], "99894"); // /~A<8>
	$vmx_define_import( test.top.mixedNet99893, "99893"); // /net013<4>
	$vmx_define_export( test.top.cdsbus2[20], "99892"); // /~WriteData<20>
	$vmx_end_definition;
	vmx_time_offset = 0;
	max_dc_iter = `_VMX_MAX_DC_ITER_ ;
	dc_mode_flag = 1;
	$vmx_start_sim( `_VMX_SIMULATOR_NAME_ );
	dc_iterations = 0;
	while(dc_mode_flag !=  0)
	begin
		# `_VMX_DC_INTERVAL_ $vmx_do_dc( `_VMX_SIMULATOR_NAME_ ,
output_change_count);
		dc_iterations = (dc_iterations + 1);
		if( (output_change_count == 0) ||  (dc_iterations >= max_dc_iter) )
		begin
			dc_mode_flag = 0;
			vmx_time_offset = $time;
		end
	end
end
// End Interface Element Footer and Verimix Synchronization task
initial begin
end

`include "dataDirPath"
// Begin SST2 Save Waveforms
initial begin
$shm_open(`_VMX_DATA_PATH_);
$shm_probe(test.top.ReadData[29], test.top.WriteData[21], test.top.ReadData[8], test.top.ReadData[9], test.top.ReadData[10], test.top.A[5], test.top.WriteData[25], test.top.A[8], test.top.ReadData[24], test.top.A[12], test.top.A[4], test.top.WriteData[28], test.top.ReadData[23], test.top.Ctrl_Ack[4], test.top.WriteData[30], test.top.Ctrl_Ack[3], test.top.WriteData[23], test.top.ReadData[25], test.top.WriteData[4], test.top.Ctrl_Ack[2], test.top.ReadData[2], test.top.WriteData[6], test.top.WriteData[8], test.top.WriteAck[4], test.top.WriteData[20], test.top.WriteData[19], test.top.ReadData[22], test.top.WriteAck[3], test.top.A[0], test.top.A[3], test.top.WriteData[18], test.top.RD_Ack[7], test.top.ReadData[5], test.top.WriteData[12], test.top.ReadData[15], test.top.A[1], test.top.WriteData[2], test.top.WriteData[1], test.top.WriteData[0], test.top.WriteData[24], test.top.ReadData[4], test.top.WriteAck[6], test.top.ReadData[7], test.top.A[13], test.top.WriteAck[5], test.top.A[17], test.top.WriteData[31], 
test.top.WriteData[7], test.top.A[7], test.top.WriteData[13], test.top.RW[1], test.top.ReadData[6], test.top.WriteData[17], test.top.ReadData[31], test.top.ReadData[12], test.top.ReadData[16], test.top.ReadData[3], test.top.WriteData[16], test.top.WriteData[15], test.top.ReadData[13], test.top.A[10], test.top.RD_Ack[6], test.top.Ctrl_Ack[1], test.top.WriteAck[0], test.top.ReadData[28], test.top.ReadData[27], test.top.RD_Ack[2], test.top.Ctrl_Ack[0], test.top.WriteData[3], test.top.RD_Ack[5], test.top.WriteData[9], test.top.RD_Ack[4], test.top.RD_Ack[3], test.top.WriteAck[7], test.top.RD_Ack[1], test.top.A[19], test.top.ReadData[30], test.top.ReadData[26], test.top.WriteData[14], test.top.ReadData[18], test.top.WriteData[10], test.top.WriteData[22], test.top.ReadData[11], test.top.WriteAck[2], test.top.A[15], test.top.WriteAck[1], test.top.A[14], test.top.WriteData[11], test.top.ReadData[19], test.top.ReadData[21], test.top.ReadData[20], test.top.WriteData[26], test.top.A[18], test.top.A[16], 
test.top.ReadData[17], test.top.WriteData[27], test.top.A[6], test.top.Ack, test.top.A[9], test.top.A[2], test.top.A[11], test.top.RW[0], test.top.WriteData[29], test.top.RD_Ack[0], test.top.WriteData[5], test.top.ReadData[14], test.top.ReadData[1], test.top.ReadData[0], test.top.A[19:0], test.top.WriteData[31:0], test.top.Ctrl_Ack[4:0], test.top.RW[1:0], test.top.RD_Ack[7:0], test.top.ReadData[31:0], test.top.WriteAck[7:0]);
end
// End SST2 Save Waveforms
// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Apr  9 23:15:02 2015
// NETLIST TIME: Apr 10 20:18:57 2015
`timescale 1ps / 1ps 

module cdsModule_103 ( Ack, Ctrl_Ack, ReadData, WriteAck, A, RD_Ack,
     RW, WriteData );

output  Ack;


output [4:0]  Ctrl_Ack;
output [7:0]  WriteAck;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [1:0]  RW;
input [19:0]  A;
input [7:0]  RD_Ack;

// Buses in the design

wire  [31:0]  cdsbus0;

wire  [1:0]  RWT;

wire  [7:0]  WAck;

wire  [19:0]  AT;

wire  [31:0]  ReaDataT;

wire  [7:0]  RAckT;

wire  [7:0]  cdsbus1;

wire  [31:0]  cdsbus2;

wire  [1:0]  cdsbus3;

wire  [19:0]  cdsbus4;

wire  [7:0]  cdsbus5;

wire  [31:0]  WriteDataT;

wire  [0:4]  net013;

wire  [0:4]  net018;

// begin interface element definitions

wire cdsNet0;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99995;
reg mixedNet99992;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99978;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99965;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99957;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99951;
reg mixedNet99949;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99944;
reg mixedNet99941;
reg mixedNet99939;
reg mixedNet99937;
reg mixedNet99934;
reg mixedNet99933;
reg mixedNet99931;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99924;
reg mixedNet99918;
reg mixedNet99917;
reg mixedNet99913;
reg mixedNet99912;
reg mixedNet99911;
reg mixedNet99901;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99898;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99893;
assign net013[2] = mixedNet99999;
assign cdsbus0[2] = mixedNet99998;
assign cdsbus0[31] = mixedNet99997;
assign cdsbus0[11] = mixedNet99995;
assign cdsbus5[1] = mixedNet99992;
assign cdsbus0[10] = mixedNet99981;
assign cdsbus0[3] = mixedNet99980;
assign cdsbus0[23] = mixedNet99978;
assign cdsNet0 = mixedNet99972;
assign cdsbus0[29] = mixedNet99971;
assign cdsbus0[20] = mixedNet99969;
assign cdsbus0[19] = mixedNet99967;
assign cdsbus0[18] = mixedNet99966;
assign cdsbus0[16] = mixedNet99965;
assign cdsbus0[15] = mixedNet99963;
assign cdsbus0[14] = mixedNet99962;
assign cdsbus5[5] = mixedNet99957;
assign cdsbus0[7] = mixedNet99954;
assign cdsbus0[6] = mixedNet99953;
assign cdsbus0[22] = mixedNet99951;
assign cdsbus0[21] = mixedNet99949;
assign cdsbus5[0] = mixedNet99947;
assign cdsbus0[4] = mixedNet99946;
assign cdsbus0[12] = mixedNet99944;
assign cdsbus0[0] = mixedNet99941;
assign cdsbus0[9] = mixedNet99939;
assign cdsbus0[8] = mixedNet99937;
assign cdsbus0[17] = mixedNet99934;
assign cdsbus5[4] = mixedNet99933;
assign cdsbus5[3] = mixedNet99931;
assign cdsbus0[26] = mixedNet99927;
assign cdsbus0[25] = mixedNet99926;
assign cdsbus0[24] = mixedNet99924;
assign cdsbus0[13] = mixedNet99918;
assign cdsbus0[30] = mixedNet99917;
assign cdsbus0[28] = mixedNet99913;
assign cdsbus0[27] = mixedNet99912;
assign cdsbus0[5] = mixedNet99911;
assign cdsbus5[7] = mixedNet99901;
assign net013[3] = mixedNet99900;
assign net013[1] = mixedNet99899;
assign cdsbus5[2] = mixedNet99898;
assign cdsbus5[6] = mixedNet99897;
assign cdsbus0[1] = mixedNet99896;
assign net013[0] = mixedNet99895;
assign net013[4] = mixedNet99893;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I18_4_ ( Ctrl_Ack[4], net013[0]);
inv_1xT I18_3_ ( Ctrl_Ack[3], net013[1]);
inv_1xT I18_2_ ( Ctrl_Ack[2], net013[2]);
inv_1xT I18_1_ ( Ctrl_Ack[1], net013[3]);
inv_1xT I18_0_ ( Ctrl_Ack[0], net013[4]);
inv_1xT I17 ( Ack, cdsNet0);
inv_1xT I4_31_ ( cdsbus2[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus2[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus2[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus2[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus2[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus2[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus2[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus2[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus2[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus2[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus2[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus2[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus2[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus2[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus2[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus2[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus2[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus2[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus2[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus2[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus2[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus2[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus2[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus2[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus2[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus2[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus2[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus2[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus2[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus2[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus2[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus2[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus0[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus0[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus0[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus0[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus0[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus0[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus0[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus0[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus0[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus0[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus0[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus0[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus0[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus0[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus0[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus0[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus0[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus0[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus0[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus0[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus0[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus0[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus0[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus0[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus0[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus0[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus0[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus0[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus0[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus0[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus0[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus0[0]);
inv_1xT I9_7_ ( WriteAck[7], cdsbus5[7]);
inv_1xT I9_6_ ( WriteAck[6], cdsbus5[6]);
inv_1xT I9_5_ ( WriteAck[5], cdsbus5[5]);
inv_1xT I9_4_ ( WriteAck[4], cdsbus5[4]);
inv_1xT I9_3_ ( WriteAck[3], cdsbus5[3]);
inv_1xT I9_2_ ( WriteAck[2], cdsbus5[2]);
inv_1xT I9_1_ ( WriteAck[1], cdsbus5[1]);
inv_1xT I9_0_ ( WriteAck[0], cdsbus5[0]);
inv_1xT I12_7_ ( cdsbus1[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus1[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus1[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus1[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus1[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus1[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus1[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus1[0], RD_Ack[0]);
inv_1xT I20_1_ ( cdsbus3[1], RW[1]);
inv_1xT I20_0_ ( cdsbus3[0], RW[0]);
inv_1xT I19_19_ ( cdsbus4[19], A[19]);
inv_1xT I19_18_ ( cdsbus4[18], A[18]);
inv_1xT I19_17_ ( cdsbus4[17], A[17]);
inv_1xT I19_16_ ( cdsbus4[16], A[16]);
inv_1xT I19_15_ ( cdsbus4[15], A[15]);
inv_1xT I19_14_ ( cdsbus4[14], A[14]);
inv_1xT I19_13_ ( cdsbus4[13], A[13]);
inv_1xT I19_12_ ( cdsbus4[12], A[12]);
inv_1xT I19_11_ ( cdsbus4[11], A[11]);
inv_1xT I19_10_ ( cdsbus4[10], A[10]);
inv_1xT I19_9_ ( cdsbus4[9], A[9]);
inv_1xT I19_8_ ( cdsbus4[8], A[8]);
inv_1xT I19_7_ ( cdsbus4[7], A[7]);
inv_1xT I19_6_ ( cdsbus4[6], A[6]);
inv_1xT I19_5_ ( cdsbus4[5], A[5]);
inv_1xT I19_4_ ( cdsbus4[4], A[4]);
inv_1xT I19_3_ ( cdsbus4[3], A[3]);
inv_1xT I19_2_ ( cdsbus4[2], A[2]);
inv_1xT I19_1_ ( cdsbus4[1], A[1]);
inv_1xT I19_0_ ( cdsbus4[0], A[0]);

endmodule
