<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/scr1/src/includes/scr1_tdu.svh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="no">`ifndef</span> <span class="n">SCR1_INCLUDE_TDU_DEFS</span>
<a name="l-2"></a><span class="cp">`define SCR1_INCLUDE_TDU_DEFS</span>
<a name="l-3"></a><span class="c1">/// Copyright by Syntacore LLC Â© 2016-2019. See LICENSE for details</span>
<a name="l-4"></a><span class="c1">/// @file       &lt;scr1_tdu.svh&gt;</span>
<a name="l-5"></a><span class="c1">/// @brief      Trigger Debug Module header</span>
<a name="l-6"></a><span class="c1">///</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="c1">//`include &quot;scr1_arch_description.svh&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="no">`ifdef</span> <span class="n">SCR1_BRKM_EN</span>
<a name="l-11"></a><span class="c1">//`include &quot;scr1_csr.svh&quot;</span>
<a name="l-12"></a>
<a name="l-13"></a><span class="no">`include</span> <span class="s">&quot;scr1_arch_description.svh&quot;</span>
<a name="l-14"></a><span class="c1">//`include &quot;scr1_arch_types.svh&quot;</span>
<a name="l-15"></a><span class="no">`include</span> <span class="s">&quot;scr1_csr.svh&quot;</span>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MTRIG_NUM</span>             <span class="o">=</span> <span class="n">SCR1_BRKM_BRKPT_NUMBER</span><span class="p">;</span>
<a name="l-18"></a><span class="no">`ifdef</span> <span class="n">SCR1_BRKM_BRKPT_ICOUNT_EN</span>
<a name="l-19"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ALLTRIG_NUM</span>           <span class="o">=</span> <span class="n">SCR1_TDU_MTRIG_NUM</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-20"></a><span class="no">`else</span>
<a name="l-21"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ALLTRIG_NUM</span>           <span class="o">=</span> <span class="n">SCR1_TDU_MTRIG_NUM</span><span class="p">;</span>
<a name="l-22"></a><span class="no">`endif</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ADDR_W</span>                <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="p">;</span>
<a name="l-25"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_DATA_W</span>                <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="p">;</span>
<a name="l-26"></a>
<a name="l-27"></a><span class="c1">// Register map</span>
<a name="l-28"></a><span class="k">parameter</span>                                     <span class="n">SCR1_CSR_ADDR_TDU_OFFS_W</span>        <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-29"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_TDU_OFFS_W</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TSELECT</span>  <span class="o">=</span> <span class="mh">&#39;h0</span><span class="p">;</span>
<a name="l-30"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_TDU_OFFS_W</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TDATA1</span>   <span class="o">=</span> <span class="mh">&#39;h1</span><span class="p">;</span>
<a name="l-31"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_TDU_OFFS_W</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TDATA2</span>   <span class="o">=</span> <span class="mh">&#39;h2</span><span class="p">;</span>
<a name="l-32"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_TDU_OFFS_W</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TINFO</span>    <span class="o">=</span> <span class="mh">&#39;h4</span><span class="p">;</span>
<a name="l-33"></a>
<a name="l-34"></a>
<a name="l-35"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_TSELECT</span>       <span class="o">=</span> <span class="n">SCR1_CSR_ADDR_TDU_MBASE</span> <span class="o">+</span> <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TSELECT</span><span class="p">;</span>
<a name="l-36"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_TDATA1</span>        <span class="o">=</span> <span class="n">SCR1_CSR_ADDR_TDU_MBASE</span> <span class="o">+</span> <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TDATA1</span><span class="p">;</span>
<a name="l-37"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_TDATA2</span>        <span class="o">=</span> <span class="n">SCR1_CSR_ADDR_TDU_MBASE</span> <span class="o">+</span> <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TDATA2</span><span class="p">;</span>
<a name="l-38"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_CSR_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SCR1_CSR_ADDR_TDU_TINFO</span>         <span class="o">=</span> <span class="n">SCR1_CSR_ADDR_TDU_MBASE</span> <span class="o">+</span> <span class="n">SCR1_CSR_ADDR_TDU_OFFS_TINFO</span><span class="p">;</span>
<a name="l-39"></a>
<a name="l-40"></a><span class="c1">// TDATA1</span>
<a name="l-41"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_TDATA1_TYPE_HI</span>        <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="p">;</span>
<a name="l-42"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_TDATA1_TYPE_LO</span>        <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">4</span><span class="p">;</span>
<a name="l-43"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_TDATA1_DMODE</span>          <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">5</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a><span class="c1">// TDATA1: constant bits values</span>
<a name="l-46"></a><span class="k">parameter</span> <span class="k">bit</span>           <span class="n">SCR1_TDU_TDATA1_DMODE_VAL</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-47"></a>
<a name="l-48"></a><span class="c1">// MCONTROL: bits number</span>
<a name="l-49"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_MASKMAX_HI</span>   <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">6</span><span class="p">;</span>
<a name="l-50"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_MASKMAX_LO</span>   <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">11</span><span class="p">;</span>
<a name="l-51"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_RESERVEDB_HI</span> <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">12</span><span class="p">;</span>
<a name="l-52"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_RESERVEDB_LO</span> <span class="o">=</span> <span class="mh">21</span><span class="p">;</span>
<a name="l-53"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_HIT</span>          <span class="o">=</span> <span class="mh">20</span><span class="p">;</span>
<a name="l-54"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_SELECT</span>       <span class="o">=</span> <span class="mh">19</span><span class="p">;</span>
<a name="l-55"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_TIMING</span>       <span class="o">=</span> <span class="mh">18</span><span class="p">;</span>
<a name="l-56"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_ACTION_HI</span>    <span class="o">=</span> <span class="mh">17</span><span class="p">;</span>
<a name="l-57"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_ACTION_LO</span>    <span class="o">=</span> <span class="mh">12</span><span class="p">;</span>
<a name="l-58"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_CHAIN</span>        <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-59"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_MATCH_HI</span>     <span class="o">=</span> <span class="mh">10</span><span class="p">;</span>
<a name="l-60"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_MATCH_LO</span>     <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-61"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_M</span>            <span class="o">=</span> <span class="mh">6</span><span class="p">;</span>
<a name="l-62"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_RESERVEDA</span>    <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-63"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_S</span>            <span class="o">=</span> <span class="mh">4</span><span class="p">;</span>
<a name="l-64"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_U</span>            <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-65"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_EXECUTE</span>      <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-66"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_STORE</span>        <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-67"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_MCONTROL_LOAD</span>         <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-68"></a>
<a name="l-69"></a><span class="c1">// MCONTROL: constant bits values</span>
<a name="l-70"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_TDU_TDATA1_TYPE_HI</span><span class="o">-</span><span class="nl">SCR1_TDU_TDATA1_TYPE_LO:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-71"></a>                        <span class="n">SCR1_TDU_MCONTROL_TYPE_VAL</span>           <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d2</span><span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="k">parameter</span> <span class="k">bit</span>           <span class="n">SCR1_TDU_MCONTROL_SELECT_VAL</span>         <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-74"></a><span class="k">parameter</span> <span class="k">bit</span>           <span class="n">SCR1_TDU_MCONTROL_TIMING_VAL</span>         <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_TDU_MCONTROL_MASKMAX_HI</span><span class="o">-</span><span class="nl">SCR1_TDU_MCONTROL_MASKMAX_LO:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-77"></a>                        <span class="n">SCR1_TDU_MCONTROL_MASKMAX_VAL</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="k">parameter</span> <span class="k">bit</span>           <span class="n">SCR1_TDU_MCONTROL_RESERVEDA_VAL</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-80"></a>
<a name="l-81"></a><span class="c1">// ICOUNT: bits number</span>
<a name="l-82"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_DMODE</span>          <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">5</span><span class="p">;</span>
<a name="l-83"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_RESERVEDB_HI</span>   <span class="o">=</span> <span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">6</span><span class="p">;</span>
<a name="l-84"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_RESERVEDB_LO</span>   <span class="o">=</span> <span class="mh">25</span><span class="p">;</span>
<a name="l-85"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_HIT</span>            <span class="o">=</span> <span class="mh">24</span><span class="p">;</span>
<a name="l-86"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_COUNT_HI</span>       <span class="o">=</span> <span class="mh">23</span><span class="p">;</span>
<a name="l-87"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_COUNT_LO</span>       <span class="o">=</span> <span class="mh">10</span><span class="p">;</span>
<a name="l-88"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_M</span>              <span class="o">=</span> <span class="mh">9</span><span class="p">;</span>
<a name="l-89"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_RESERVEDA</span>      <span class="o">=</span> <span class="mh">8</span><span class="p">;</span>
<a name="l-90"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_S</span>              <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-91"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_U</span>              <span class="o">=</span> <span class="mh">6</span><span class="p">;</span>
<a name="l-92"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_ACTION_HI</span>      <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-93"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">SCR1_TDU_ICOUNT_ACTION_LO</span>      <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-94"></a>
<a name="l-95"></a><span class="c1">// ICOUNT: constant bits values</span>
<a name="l-96"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_TDU_TDATA1_TYPE_HI</span><span class="o">-</span><span class="nl">SCR1_TDU_TDATA1_TYPE_LO:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-97"></a>                        <span class="n">SCR1_TDU_ICOUNT_TYPE_VAL</span>             <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d3</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a><span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">SCR1_TDU_ICOUNT_RESERVEDB_HI</span><span class="o">-</span><span class="nl">SCR1_TDU_ICOUNT_RESERVEDB_LO:</span><span class="mh">0</span><span class="p">]</span>
<a name="l-100"></a>                        <span class="n">SCR1_TDU_ICOUNT_RESERVEDB_VAL</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-101"></a>
<a name="l-102"></a><span class="k">parameter</span> <span class="k">bit</span>           <span class="n">SCR1_TDU_ICOUNT_RESERVEDA_VAL</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-103"></a>
<a name="l-104"></a><span class="c1">// CPU pipeline monitors</span>
<a name="l-105"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-106"></a>    <span class="k">logic</span>                                           <span class="n">vd</span><span class="p">;</span>
<a name="l-107"></a>    <span class="k">logic</span>                                           <span class="n">req</span><span class="p">;</span>
<a name="l-108"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">addr</span><span class="p">;</span>
<a name="l-109"></a><span class="p">}</span> <span class="n">type_scr1_brkm_instr_mon_s</span><span class="p">;</span>
<a name="l-110"></a>
<a name="l-111"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-112"></a>    <span class="k">logic</span>                                           <span class="n">vd</span><span class="p">;</span>
<a name="l-113"></a>    <span class="k">logic</span>                                           <span class="n">load</span><span class="p">;</span>
<a name="l-114"></a>    <span class="k">logic</span>                                           <span class="n">store</span><span class="p">;</span>
<a name="l-115"></a><span class="no">`ifndef</span> <span class="n">SCR1_BRKM_EN</span>
<a name="l-116"></a>    <span class="n">type_scr1_op_width_e</span>                            <span class="n">width</span><span class="p">;</span>
<a name="l-117"></a><span class="no">`endif</span> <span class="c1">// SCR1_BRKM_EN</span>
<a name="l-118"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">`SCR1_XLEN</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">addr</span><span class="p">;</span>
<a name="l-119"></a><span class="p">}</span> <span class="n">type_scr1_brkm_lsu_mon_s</span><span class="p">;</span>
<a name="l-120"></a>
<a name="l-121"></a><span class="no">`endif</span> <span class="c1">// SCR1_BRKM_EN</span>
<a name="l-122"></a>
<a name="l-123"></a><span class="no">`endif</span> <span class="c1">// SCR1_INCLUDE_TDU_DEFS</span>
</pre></div>
</td></tr></table>
  </body>
</html>