{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683410440370 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683410440542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683410440573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683410440573 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683410440635 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683410440635 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683410440667 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683410440667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683410441192 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683410441223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683410445203 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683410446124 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683410446640 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1683410446656 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1683410446656 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683410456335 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G14 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2948 global CLKCTRL_G4 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2948 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G8 " "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683410457960 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 18732 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 18732 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 10244 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 10244 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1683410457960 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 8078 global CLKCTRL_G2 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 8078 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1683410457960 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683410457960 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683410457960 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683410457960 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683410461694 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683410461694 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683410461835 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683410461882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683410461882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462554 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462569 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683410462569 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683410462585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683410462585 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462585 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683410462585 ""}  } { { "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683410462585 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683410462663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683410462663 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683410462663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683410462663 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683410462663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683410462663 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683410462710 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683410462710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683410462944 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1683410462944 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1683410462960 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1683410462960 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683410462975 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683410462975 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683410462975 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683410463897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683410463897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683410463897 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683410463928 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1763\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1763\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 66460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 62721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[87\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[87\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 62794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1620\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1620\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 64327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1763\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1763\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 64470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 64697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[87\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[87\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 64784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1683410464059 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683410464075 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683410464075 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683410464075 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1683410464075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683410464075 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683410464137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683410464137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683410464168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683410466637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 DSP block " "Packed 27 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683410466668 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O input buffer " "Packed 2 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683410466668 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "58 I/O output buffer " "Packed 58 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683410466668 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683410466668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683410466668 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683410468105 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683410468105 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683410468105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683410471534 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10117 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10151 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10185 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10219 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10253 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10287 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10321 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10355 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9845 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9879 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9913 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9947 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9981 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10015 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10049 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 10083 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9301 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9335 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9369 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9403 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9437 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9471 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9505 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9539 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9573 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9641 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9675 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9709 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9743 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9777 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9811 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8791 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8825 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8859 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8893 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8927 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8961 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8995 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9029 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9063 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9097 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9131 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9165 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9199 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9233 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 9267 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 53 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 87 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 121 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 155 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 189 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 223 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 257 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 291 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1141 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1175 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1209 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1243 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1311 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1345 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1379 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2229 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2263 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2297 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2331 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2365 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2399 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2433 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2467 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3317 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3351 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3385 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3419 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3453 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3521 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3555 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 325 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 359 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 393 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 461 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 495 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 529 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 563 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1413 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1447 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1481 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1515 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1549 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1583 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1617 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1651 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2501 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2535 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2569 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2603 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2671 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2705 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2739 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3589 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3623 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3657 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3691 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3725 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3759 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3793 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3827 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 597 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 631 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 665 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 699 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 733 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 767 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 801 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 835 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1685 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1719 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1753 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1821 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1855 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1889 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1923 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2773 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2807 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2841 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2875 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2909 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2943 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2977 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3011 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3861 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3895 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3929 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3963 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3997 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4031 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4065 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4099 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 869 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 903 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 971 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1005 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1039 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1073 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1107 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1957 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 1991 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2025 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2059 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2093 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2161 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 2195 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3045 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3079 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3113 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3147 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3181 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3215 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3249 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 3283 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4133 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4167 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4201 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4235 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4269 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4303 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4371 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4405 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4439 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4473 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4507 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4541 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4575 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4609 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4643 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5493 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5527 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5561 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5595 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5629 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5663 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5731 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6581 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6615 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6649 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6683 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6717 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6751 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6785 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6819 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7669 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7703 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7737 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7771 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7805 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7839 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7873 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4677 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4711 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4745 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4779 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4813 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4881 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4915 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5765 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5799 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5833 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5867 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5901 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5935 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5969 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6003 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6853 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6887 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6921 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6955 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6989 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7023 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7057 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7091 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7941 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7975 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8009 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8043 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8077 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8111 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8145 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8179 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4949 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 4983 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5017 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5051 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5085 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5119 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5153 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6037 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6071 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6105 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6139 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6173 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6207 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6241 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6275 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7125 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7159 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7193 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7227 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7261 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7295 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7329 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7363 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8213 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8281 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8315 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8349 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8383 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8417 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8451 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5221 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5255 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5289 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5323 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5357 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5391 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5425 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 5459 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6309 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6343 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6377 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6411 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6445 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6479 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6513 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 6547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7431 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7465 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7499 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7533 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7567 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7601 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 7635 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8485 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8519 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8553 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8587 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8621 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8655 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8689 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255 " "Node \"Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_mp02.tdf" 8723 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_onchip_vga_buffer:onchip_vga_buffer\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_6dd2.tdf" 36 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_ggo1.tdf" 32 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 70 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 101 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 132 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 163 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 194 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 225 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 256 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 287 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 349 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 380 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 411 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 442 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 473 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 504 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 535 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 566 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 597 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 628 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 659 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 690 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 721 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 752 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 783 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 814 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 845 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 876 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 938 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 969 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1000 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1031 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1062 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1093 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1124 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1155 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1186 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1248 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1279 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1310 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1341 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1372 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1403 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1434 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1465 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1496 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1527 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1558 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1589 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1620 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1651 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1682 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1713 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1744 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1775 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1806 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1837 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1868 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1899 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1930 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1961 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 1992 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2023 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2054 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2085 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2116 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2147 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2178 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2209 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2240 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2271 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2302 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2333 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2364 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2395 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2426 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2488 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2519 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2550 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2581 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2612 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2643 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2674 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2705 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2736 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2767 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2798 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2829 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2860 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2891 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2922 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2953 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 2984 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3015 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3046 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3077 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3139 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3170 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3201 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3232 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3263 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3294 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3325 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3356 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3387 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3418 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3449 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3480 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3511 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3542 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3573 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3604 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3635 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3666 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3728 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3759 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3790 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3821 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3852 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3883 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3914 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3945 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 3976 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4007 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4038 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4069 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4100 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4131 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4162 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4193 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4224 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4255 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4286 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4317 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4379 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4410 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4441 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4472 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4503 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4534 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4565 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4596 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4627 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4658 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4689 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4720 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4751 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4782 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4813 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4844 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4875 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4906 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4968 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 4999 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5030 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5061 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5092 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5123 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5154 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5185 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5216 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5278 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5309 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5340 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5371 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5402 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5433 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5464 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5495 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5526 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5557 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5588 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5619 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5650 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5681 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5712 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5743 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5774 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5805 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5836 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5867 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5898 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5929 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5960 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 5991 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6022 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6053 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6084 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6115 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6146 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6177 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6208 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6239 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6270 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6301 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6332 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6363 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6394 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6425 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6456 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6518 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6549 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6580 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6611 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6642 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6673 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6704 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6735 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6766 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6797 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6828 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6859 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6890 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6921 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6952 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 6983 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7014 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7045 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7076 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7107 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7169 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7200 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7231 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7262 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7293 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7324 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7355 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7386 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7417 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7448 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7479 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7510 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7541 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7572 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7603 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7634 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7665 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7696 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7758 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7789 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7820 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7851 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7882 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7913 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7944 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 7975 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8006 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8037 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8068 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8099 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8130 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8161 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8192 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8223 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8254 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8285 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8316 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8347 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8409 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8440 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8471 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8502 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8533 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8564 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8595 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8626 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8657 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8688 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8719 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8750 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8781 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8812 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8843 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8874 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8905 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8936 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 8998 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9029 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9060 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9091 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9122 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9153 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9184 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9215 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9246 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9308 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9339 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9370 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9401 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9432 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9463 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9494 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9525 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9556 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9587 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9618 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9649 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9680 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9711 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9742 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9773 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9804 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9835 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9866 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9897 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9928 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9959 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 9990 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10021 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10052 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10083 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10114 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10145 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10176 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10207 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10238 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10269 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10300 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10331 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10362 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10393 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10424 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10455 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10486 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10548 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10579 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10610 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10641 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10672 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10703 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10734 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10765 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10796 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10827 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10858 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10889 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10920 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10951 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 10982 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11013 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11044 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11075 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11106 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11137 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11199 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11230 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11261 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11292 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11323 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11354 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11385 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11416 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11447 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11478 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11509 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11540 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11571 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11602 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11633 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11664 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11695 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11726 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11788 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11819 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11850 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11881 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11912 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11943 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 11974 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12005 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12036 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12067 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12098 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12129 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12160 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12191 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12222 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12253 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12284 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12315 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12346 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12377 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12439 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12470 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12501 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12532 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12563 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12594 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12625 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12656 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12687 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12718 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12749 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12780 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12811 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12842 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12873 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12904 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12935 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12966 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 12997 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13028 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13059 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13090 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13121 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13152 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13183 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13214 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13245 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13276 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13338 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13369 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13400 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13431 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13462 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13493 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13524 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13555 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13586 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13617 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13648 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13679 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13710 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13741 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13772 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13803 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13834 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13865 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13896 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13927 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13958 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 13989 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14020 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14051 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14082 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14113 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14144 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14175 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14206 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14237 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14268 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14299 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14330 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14361 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14392 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14423 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14454 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14485 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14516 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14578 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14609 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14640 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14671 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14702 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14733 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14764 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14795 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14826 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14857 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14888 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14919 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14950 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 14981 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15012 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15043 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15074 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15105 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15136 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15167 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15229 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15260 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15291 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15322 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15353 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15384 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15415 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15446 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15477 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15508 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15539 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15570 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15601 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15632 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15663 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15694 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15725 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15756 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15818 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15849 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15880 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15911 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15942 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 15973 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16004 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16035 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16066 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16097 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16128 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16159 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16190 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16221 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16252 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16283 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16314 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16345 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16376 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16407 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16469 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16500 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16531 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16562 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16593 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16624 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16655 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16686 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16717 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16748 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16779 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16810 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16841 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16872 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16903 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16934 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16965 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 16996 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17027 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17058 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17089 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17120 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17151 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17182 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17213 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17244 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17275 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17306 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17368 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17399 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17430 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17461 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17492 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17523 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17554 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17585 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17616 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17647 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17678 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17709 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17740 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17771 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17802 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17833 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17864 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17895 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17926 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17957 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 17988 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18019 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18050 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18081 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18112 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a584 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18143 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a585 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18174 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a586 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18205 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a587 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18236 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a588 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18267 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a589 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18298 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a590 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18329 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a591 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18360 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a592 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18391 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a593 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18422 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a594 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18453 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a595 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18484 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a596 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18515 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a597 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18546 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a598 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a599 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18608 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a600 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18639 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a601 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18670 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a602 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18701 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a603 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18732 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a604 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18763 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a605 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18794 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a606 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18825 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a607 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18856 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a608 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18887 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a609 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18918 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a610 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18949 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a611 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 18980 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a612 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19011 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a613 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19042 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a614 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19073 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a615 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19104 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a616 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19135 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a617 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19166 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a618 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19197 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a619 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a620 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19259 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a621 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19290 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a622 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19321 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a623 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19352 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a624 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19383 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a625 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19414 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a626 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19445 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a627 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19476 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a628 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19507 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a629 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19538 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a630 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19569 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a631 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19600 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a632 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19631 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a633 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19662 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a634 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19693 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a635 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19724 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a636 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19755 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a637 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19786 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a638 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a639 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19848 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a640 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19879 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a641 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19910 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a642 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19941 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a643 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 19972 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a644 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20003 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a645 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20034 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a646 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20065 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a647 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20096 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a648 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a649 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20158 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a650 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20189 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a651 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20220 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a652 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20251 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a653 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20282 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a654 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20313 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a655 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20344 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a656 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20375 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a657 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20406 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a658 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20437 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a659 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a660 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20499 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a661 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20530 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a662 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20561 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a663 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20592 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a664 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20623 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a665 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20654 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a666 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20685 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a667 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20716 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a668 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20747 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a669 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20778 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a670 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20809 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a671 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20840 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a672 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20871 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a673 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20902 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a674 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20933 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a675 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20964 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a676 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 20995 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a677 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21026 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a678 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21057 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a679 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21088 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a680 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21119 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a681 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21150 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a682 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21181 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a683 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21212 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a684 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21243 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a685 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21274 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a686 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21305 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a687 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21336 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a688 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a689 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21398 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a690 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21429 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a691 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21460 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a692 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21491 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a693 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21522 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a694 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21553 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a695 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21584 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a696 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21615 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a697 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21646 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a698 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21677 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a699 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21708 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a700 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21739 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a701 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21770 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a702 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21801 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a703 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21832 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a704 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21863 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a705 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21894 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a706 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21925 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a707 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21956 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a708 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 21987 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a709 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22018 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a710 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22049 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a711 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22080 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a712 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22111 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a713 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22142 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a714 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22173 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a715 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22204 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a716 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22235 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a717 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22266 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a718 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22297 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a719 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22328 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a720 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22359 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a721 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22390 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a722 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22421 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a723 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22452 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a724 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22483 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a725 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22514 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a726 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22545 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a727 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22576 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a728 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a729 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22638 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a730 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22669 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a731 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22700 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a732 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22731 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a733 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22762 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a734 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22793 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a735 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22824 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a736 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22855 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a737 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22886 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a738 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22917 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a739 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22948 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a740 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 22979 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a741 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23010 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a742 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23041 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a743 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23072 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a744 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23103 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a745 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23134 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a746 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23165 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a747 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23196 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a748 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23227 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a749 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a750 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23289 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a751 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23320 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a752 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23351 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a753 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23382 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a754 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23413 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a755 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23444 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a756 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23475 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a757 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23506 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a758 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23537 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a759 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23568 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a760 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23599 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a761 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23630 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a762 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23661 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a763 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23692 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a764 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23723 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a765 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23754 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a766 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23785 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a767 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23816 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a768 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a769 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23878 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a770 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23909 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a771 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23940 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a772 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 23971 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a773 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24002 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a774 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24033 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a775 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24064 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a776 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24095 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a777 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24126 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a778 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a779 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24188 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a780 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24219 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a781 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24250 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a782 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24281 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a783 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24312 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a784 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24343 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a785 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24374 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a786 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24405 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a787 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24436 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a788 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24467 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a789 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a790 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24529 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a791 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24560 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a792 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24591 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a793 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24622 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a794 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24653 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a795 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24684 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a796 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24715 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a797 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24746 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a798 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24777 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a799 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24808 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a800 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24839 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a801 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24870 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a802 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24901 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a803 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24932 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a804 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24963 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a805 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 24994 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a806 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25025 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a807 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25056 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a808 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25087 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a809 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25118 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a810 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25149 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a811 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25180 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a812 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25211 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a813 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25242 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a814 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25273 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a815 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25304 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a816 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25335 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a817 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25366 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a818 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a819 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25428 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a820 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25459 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a821 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25490 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a822 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25521 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a823 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25552 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a824 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25583 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a825 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25614 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a826 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25645 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a827 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25676 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a828 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25707 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a829 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25738 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a830 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25769 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a831 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25800 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a832 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25831 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a833 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25862 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a834 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25893 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a835 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25924 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a836 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25955 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a837 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 25986 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a838 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26017 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a839 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26048 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a840 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26079 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a841 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26110 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a842 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26141 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a843 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26172 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a844 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26203 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a845 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26234 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a846 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26265 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a847 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26296 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a848 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26327 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a849 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26358 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a850 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26389 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a851 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26420 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a852 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26451 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a853 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26482 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a854 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26513 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a855 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26544 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a856 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26575 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a857 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26606 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a858 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a859 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26668 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a860 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26699 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a861 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26730 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a862 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26761 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a863 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26792 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a864 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26823 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a865 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26854 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a866 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26885 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a867 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26916 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a868 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26947 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a869 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 26978 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a870 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27009 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a871 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27040 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a872 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27071 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a873 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27102 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a874 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27133 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a875 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27164 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a876 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27195 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a877 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27226 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a878 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27257 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a879 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a880 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27319 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a881 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27350 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a882 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27381 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a883 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27412 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a884 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27443 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a885 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27474 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a886 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27505 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a887 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27536 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a888 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27567 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a889 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27598 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a890 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27629 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a891 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27660 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a892 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27691 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a893 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27722 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a894 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27753 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a895 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27784 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a896 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27815 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a897 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27846 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a898 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a899 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27908 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a900 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27939 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a901 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 27970 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a902 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28001 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a903 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28032 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a904 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28063 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a905 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28094 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a906 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28125 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a907 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28156 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a908 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a909 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28218 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a910 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28249 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a911 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28280 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a912 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28311 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a913 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28342 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a914 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28373 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a915 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28404 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a916 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28435 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a917 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28466 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a918 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28497 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a919 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28528 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a920 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28559 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a921 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28590 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a922 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28621 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a923 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28652 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a924 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28683 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a925 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28714 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a926 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28745 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a927 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28776 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a928 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28807 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a929 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28838 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a930 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28869 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a931 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28900 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a932 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28931 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a933 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28962 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a934 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 28993 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a935 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29024 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a936 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29055 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a937 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29086 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a938 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29117 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a939 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29148 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a940 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29179 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a941 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29210 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a942 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29241 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a943 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29272 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a944 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29303 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a945 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29334 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a946 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29365 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a947 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29396 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a948 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a949 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29458 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a950 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29489 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a951 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29520 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a952 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29551 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a953 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29582 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a954 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29613 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a955 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29644 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a956 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29675 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a957 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29706 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a958 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29737 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a959 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29768 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a960 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29799 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a961 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29830 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a962 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29861 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a963 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29892 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a964 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29923 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a965 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29954 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a966 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 29985 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a967 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30016 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a968 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30047 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a969 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30078 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a970 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30109 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a971 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30140 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a972 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30171 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a973 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30202 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a974 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30233 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a975 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30264 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a976 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30295 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a977 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30326 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a978 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30357 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a979 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30388 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a980 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30419 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a981 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30450 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a982 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30481 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a983 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30512 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a984 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30543 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a985 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30574 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a986 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30605 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a987 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30636 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a988 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a989 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30698 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a990 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30729 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a991 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30760 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a992 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30791 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a993 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30822 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a994 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30853 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a995 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30884 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a996 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30915 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a997 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30946 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a998 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 30977 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a999 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31008 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1000 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31039 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1001 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31070 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1002 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31101 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1003 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31132 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1004 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31163 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1005 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31194 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1006 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31225 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1007 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31256 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1008 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31287 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1009 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1010 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31349 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1011 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31380 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1012 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31411 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1013 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31442 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1014 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31473 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1015 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31504 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1016 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31535 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1017 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31566 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1018 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31597 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1019 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31628 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1020 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31659 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1021 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31690 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1022 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31721 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1023 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31752 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1024 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31783 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1025 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31814 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1026 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31845 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1027 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31876 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1028 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31907 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1029 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31938 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1030 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 31969 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1031 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32000 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1032 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32031 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1033 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32062 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1034 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32093 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1035 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32124 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1036 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32155 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1037 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32186 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1038 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32217 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1039 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32248 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1040 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32279 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1041 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32310 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1042 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32341 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1043 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32372 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1044 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32403 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1045 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32434 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1046 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32465 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1047 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32496 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1048 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32527 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1049 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32558 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1050 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32589 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1051 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32620 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1052 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32651 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1053 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32682 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1054 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32713 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1055 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32744 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1056 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32775 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1057 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32806 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1058 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32837 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1059 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32868 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1060 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32899 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1061 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32930 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1062 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32961 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1063 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 32992 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1064 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33023 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1065 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33054 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1066 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33085 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1067 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33116 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1068 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33147 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1069 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33178 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1070 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33209 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1071 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33240 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1072 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33271 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1073 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33302 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1074 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33333 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1075 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33364 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1076 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33395 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1077 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33426 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1078 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33457 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1079 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33488 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1080 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33519 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1081 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33550 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1082 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33581 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1083 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33612 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1084 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33643 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1085 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33674 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1086 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33705 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1087 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33736 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1088 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33767 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1089 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33798 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1090 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33829 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1091 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33860 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1092 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33891 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1093 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33922 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1094 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33953 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1095 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 33984 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1096 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34015 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1097 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34046 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1098 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34077 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1099 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34139 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34170 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34201 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34232 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34263 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34294 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34325 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34356 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34387 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34418 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34449 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34480 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34511 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34542 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34573 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34604 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34635 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34666 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34697 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34728 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34759 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34790 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34821 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34852 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34883 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34914 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34945 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 34976 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35007 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35038 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35069 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35100 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35131 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35162 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35193 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35224 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35255 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35286 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35317 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35379 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35410 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35441 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35472 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35503 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35534 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35565 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35596 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35627 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35658 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35689 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35720 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35751 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35782 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35813 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35844 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35875 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35906 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35937 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35968 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 35999 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36030 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36061 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36092 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36123 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36154 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36185 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36216 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36247 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36278 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36309 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36340 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36371 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36402 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36433 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36464 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36495 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36526 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36557 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36588 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36619 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36650 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36681 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36712 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36743 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36774 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36805 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36836 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36867 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36898 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36929 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36960 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 36991 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37022 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37053 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37084 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37115 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37146 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37177 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37208 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37239 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37270 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37301 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37332 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37363 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37394 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37425 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37456 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37487 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37518 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37549 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37580 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37611 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37642 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37673 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37704 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37735 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37766 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37797 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37828 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37859 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37890 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37921 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37952 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 37983 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38014 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38045 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38076 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38107 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38169 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38200 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38231 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38262 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38293 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38324 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38355 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38386 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38417 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38448 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38479 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38510 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38541 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38572 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38603 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38634 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38665 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38696 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38727 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38758 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38789 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38820 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38851 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38882 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38913 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38944 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 38975 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39006 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39037 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39068 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39099 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39130 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39161 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39192 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39223 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39254 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39285 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39316 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39347 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39409 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39440 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39471 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39502 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39533 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39564 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39595 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39626 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39657 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39688 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39719 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39750 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39781 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39812 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39843 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39874 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39905 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39936 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39967 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 39998 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40029 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40060 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40091 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40122 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40153 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40184 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40215 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40246 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40277 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40308 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40339 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40370 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40401 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40432 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40463 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40494 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40525 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40556 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40587 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40618 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40649 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40680 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40711 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40742 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40773 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40804 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40835 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40866 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40897 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40928 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40959 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 40990 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41021 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41052 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41083 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41114 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41145 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41176 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41207 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41238 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41269 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41300 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41331 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41362 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41393 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41424 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41455 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41486 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41517 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41548 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41579 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41610 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41641 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41672 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41703 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41734 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41765 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41796 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41827 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41858 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41889 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41920 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41951 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 41982 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42013 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42044 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42075 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42106 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42137 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42199 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42230 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42261 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42292 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42323 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42354 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42385 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42416 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42447 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42478 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42509 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42540 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42571 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42602 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42633 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42664 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42695 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42726 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42757 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42788 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42819 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42850 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42881 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42912 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42943 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 42974 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43005 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43036 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43067 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43098 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43129 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43160 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43191 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43222 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43253 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43284 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43315 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43346 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43377 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43439 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43470 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43501 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43532 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43563 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43594 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43625 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43656 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43687 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43718 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43749 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43780 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43811 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43842 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43873 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43904 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43935 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43966 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 43997 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44028 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44059 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44090 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44121 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44152 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44183 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44214 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44245 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44276 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44307 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44338 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44369 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44400 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44431 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44462 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44493 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44524 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44555 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44586 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44617 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44648 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44679 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44710 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44741 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44772 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44803 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44834 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44865 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44896 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44927 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44958 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 44989 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45020 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45051 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45082 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45113 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45144 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45175 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45206 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45237 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45268 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45299 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45330 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45361 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45392 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45423 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45454 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45485 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45516 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45547 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45578 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45609 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45640 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45671 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45702 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45733 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45764 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45795 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45826 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45857 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45888 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45919 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45950 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 45981 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46012 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46043 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46074 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46105 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46136 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46167 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46229 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46260 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46291 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46322 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46353 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46384 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46415 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46446 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46477 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46508 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46539 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46570 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46601 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46632 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46663 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46694 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46725 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46756 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46787 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46818 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46849 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46880 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46911 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46942 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 46973 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47004 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47035 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47066 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47097 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47128 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47159 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47190 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47221 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47252 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47283 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47314 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47345 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47376 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47407 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47469 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47500 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47531 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47562 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47593 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47624 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47655 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47686 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47717 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47748 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47779 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47810 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47841 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47872 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47903 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47934 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47965 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 47996 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48027 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48058 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48089 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48120 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48151 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48182 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48213 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48244 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48275 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48306 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48337 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48368 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48399 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48430 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48461 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48492 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48523 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48554 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48585 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48616 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48647 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48678 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48709 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48740 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48771 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48802 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48833 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48864 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48895 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48926 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48957 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 48988 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49019 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49050 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49081 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49112 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1584 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49143 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1585 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49174 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1586 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49205 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1587 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49236 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1588 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49267 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1589 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49298 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1590 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49329 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1591 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49360 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1592 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49391 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1593 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49422 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1594 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49453 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1595 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49484 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1596 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49515 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1597 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49546 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1598 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49577 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1599 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49608 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1600 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49639 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1601 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49670 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1602 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49701 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1603 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49732 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1604 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49763 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1605 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49794 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1606 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49825 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1607 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49856 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1608 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49887 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1609 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49918 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1610 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49949 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1611 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 49980 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1612 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50011 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1613 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50042 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1614 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50073 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1615 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50104 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1616 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50135 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1617 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50166 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1618 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50197 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1619 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1620 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50259 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1621 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50290 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1622 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50321 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1623 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50352 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1624 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50383 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1625 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50414 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1626 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50445 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1627 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50476 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1628 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50507 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1629 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50538 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1630 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50569 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1631 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50600 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1632 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50631 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1633 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50662 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1634 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50693 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1635 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50724 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1636 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50755 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1637 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50786 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1638 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50817 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1639 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50848 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1640 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50879 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1641 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50910 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1642 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50941 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1643 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 50972 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1644 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51003 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1645 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51034 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1646 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51065 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1647 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51096 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1648 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51127 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1649 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51158 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1650 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51189 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1651 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51220 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1652 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51251 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1653 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51282 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1654 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51313 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1655 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51344 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1656 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51375 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1657 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51406 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1658 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51437 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1659 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1660 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51499 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1661 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51530 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1662 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51561 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1663 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51592 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1664 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51623 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1665 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51654 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1666 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51685 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1667 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51716 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1668 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51747 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1669 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51778 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1670 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51809 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1671 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51840 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1672 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51871 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1673 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51902 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1674 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51933 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1675 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51964 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1676 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 51995 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1677 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52026 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1678 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52057 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1679 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52088 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1680 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52119 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1681 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52150 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1682 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52181 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1683 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52212 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1684 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52243 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1685 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52274 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1686 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52305 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1687 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52336 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1688 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52367 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1689 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52398 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1690 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52429 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1691 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52460 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1692 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52491 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1693 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52522 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1694 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52553 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1695 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52584 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1696 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52615 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1697 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52646 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1698 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52677 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1699 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52708 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1700 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52739 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1701 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52770 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1702 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52801 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1703 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52832 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1704 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52863 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1705 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52894 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1706 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52925 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1707 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52956 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1708 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 52987 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1709 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53018 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1710 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53049 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1711 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53080 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1712 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53111 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1713 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53142 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1714 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53173 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1715 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53204 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1716 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53235 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1717 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53266 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1718 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53297 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1719 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53328 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1720 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53359 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1721 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53390 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1722 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53421 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1723 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53452 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1724 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53483 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1725 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53514 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1726 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53545 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1727 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53576 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1728 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53607 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1729 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53638 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1730 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53669 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1731 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53700 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1732 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53731 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1733 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53762 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1734 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53793 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1735 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53824 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1736 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53855 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1737 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53886 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1738 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53917 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1739 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53948 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1740 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 53979 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1741 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54010 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1742 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54041 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1743 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54072 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1744 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54103 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1745 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54134 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1746 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54165 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1747 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54196 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1748 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54227 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1749 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1750 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54289 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1751 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54320 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1752 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54351 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1753 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54382 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1754 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54413 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1755 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54444 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1756 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54475 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1757 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54506 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1758 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54537 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1759 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54568 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1760 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54599 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1761 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54630 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1762 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54661 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1763 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54692 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1764 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54723 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1765 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54754 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1766 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54785 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1767 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54816 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1768 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54847 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1769 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54878 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1770 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54909 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1771 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54940 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1772 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 54971 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1773 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55002 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1774 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55033 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1775 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55064 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1776 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55095 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1777 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55126 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1778 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55157 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1779 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55188 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1780 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55219 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1781 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55250 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1782 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55281 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1783 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55312 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1784 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55343 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1785 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55374 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1786 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55405 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1787 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55436 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1788 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55467 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1789 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1790 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55529 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1791 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55560 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1792 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55591 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1793 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55622 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1794 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55653 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1795 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55684 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1796 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55715 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1797 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55746 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1798 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55777 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1799 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55808 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1800 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55839 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1801 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55870 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1802 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55901 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1803 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55932 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1804 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55963 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1805 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 55994 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1806 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56025 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1807 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56056 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1808 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56087 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1809 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56118 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1810 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56149 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1811 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56180 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1812 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56211 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1813 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56242 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1814 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56273 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1815 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56304 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1816 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56335 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1817 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56366 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1818 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56397 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1819 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56428 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1820 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56459 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1821 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56490 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1822 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56521 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1823 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56552 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1824 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56583 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1825 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56614 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1826 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56645 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1827 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56676 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1828 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56707 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1829 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56738 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1830 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56769 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1831 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56800 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1832 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56831 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1833 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56862 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1834 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56893 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1835 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56924 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1836 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56955 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1837 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 56986 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1838 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57017 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1839 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57048 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1840 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57079 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1841 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57110 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1842 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57141 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1843 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57172 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1844 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57203 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1845 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57234 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1846 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57265 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1847 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57296 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1848 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57327 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1849 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57358 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1850 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57389 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1851 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57420 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1852 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57451 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1853 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57482 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1854 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57513 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1855 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57544 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1856 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57575 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1857 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57606 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1858 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57637 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1859 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57668 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1860 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57699 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1861 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57730 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1862 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57761 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1863 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57792 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1864 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57823 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1865 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57854 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1866 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57885 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1867 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57916 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1868 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57947 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1869 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 57978 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1870 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58009 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1871 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58040 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1872 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58071 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1873 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58102 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1874 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58133 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1875 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58164 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1876 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58195 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1877 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58226 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1878 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58257 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1879 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1880 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58319 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1881 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58350 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1882 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58381 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1883 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58412 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1884 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58443 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1885 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58474 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1886 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58505 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1887 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58536 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1888 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58567 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1889 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58598 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1890 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58629 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1891 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58660 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1892 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58691 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1893 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58722 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1894 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58753 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1895 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58784 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1896 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58815 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1897 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58846 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1898 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58877 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1899 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58908 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1900 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58939 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1901 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 58970 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1902 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59001 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1903 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59032 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1904 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59063 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1905 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59094 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1906 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59125 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1907 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59156 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1908 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59187 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1909 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59218 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1910 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59249 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1911 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59280 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1912 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59311 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1913 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59342 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1914 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59373 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1915 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59404 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1916 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59435 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1917 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59466 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1918 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59497 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1919 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59528 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1920 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59559 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1921 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59590 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1922 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59621 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1923 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59652 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1924 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59683 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1925 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59714 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1926 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59745 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1927 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59776 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1928 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59807 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1929 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59838 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1930 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59869 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1931 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59900 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1932 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59931 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1933 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59962 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1934 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 59993 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1935 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60024 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1936 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60055 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1937 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60086 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1938 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60117 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1939 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60148 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1940 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60179 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1941 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60210 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1942 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60241 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1943 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60272 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1944 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60303 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1945 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60334 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1946 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60365 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1947 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60396 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1948 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60427 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1949 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60458 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1950 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60489 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1951 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60520 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1952 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60551 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1953 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60582 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1954 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60613 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1955 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60644 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1956 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60675 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1957 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60706 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1958 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60737 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1959 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60768 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1960 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60799 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1961 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60830 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1962 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60861 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1963 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60892 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1964 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60923 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1965 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60954 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1966 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 60985 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1967 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61016 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1968 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61047 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1969 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61078 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1970 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61109 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1971 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61140 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1972 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61171 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1973 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61202 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1974 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61233 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1975 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61264 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1976 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61295 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1977 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61326 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1978 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61357 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1979 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61388 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1980 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61419 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1981 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61450 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1982 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61481 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1983 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61512 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1984 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61543 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1985 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61574 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1986 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61605 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1987 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61636 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1988 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61667 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1989 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_on84.tdf" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/db/altsyncram_on84.tdf" 61698 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_on84:auto_generated\|ram_block1a1989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683410474929 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1683410474929 ""}  } { { "c:/programs/intelfpga/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1683410474929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683410475023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.45 " "Total time spent on timing analysis during the Fitter is 2.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683410475023 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683410499718 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 3016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683410499843 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683410499843 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "144 " "Following 144 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] VCC " "Pin HEX0\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] VCC " "Pin HEX1\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] VCC " "Pin HEX2\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] VCC " "Pin HEX3\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Pin HEX4\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] VCC " "Pin HEX4\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] VCC " "Pin HEX4\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Pin HEX4\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Pin HEX4\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Pin HEX4\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Pin HEX4\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Pin HEX5\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Pin HEX5\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] VCC " "Pin HEX5\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] VCC " "Pin HEX5\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] VCC " "Pin HEX5\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Pin HEX5\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CS_N VCC " "Pin ADC_CS_N has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683410499859 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/" { { 0 { 0 ""} 0 2918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1683410499859 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1683410499859 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1683410499859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/fl296/OneDrive - Cornell University/Documents/GitHub/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683410501030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 188 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 188 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "7349 " "Peak virtual memory: 7349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683410501468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 18:01:41 2023 " "Processing ended: Sat May 06 18:01:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683410501468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683410501468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683410501468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683410501468 ""}
