INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/A_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/BIG_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIG_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/B_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/EXMEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/IDEX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/IDIX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/MEMWB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/TOP_MODULE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MODULE
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/TOP_MODULE.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/lastmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lastmux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/rt_rd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rt_rd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/sw_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sim_1/new/TOP_MODULE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MODULE_tb
