

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:6,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_eFBiOQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ioenLT"
Running: cat _ptx_ioenLT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8aUXNW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8aUXNW --output-file  /dev/null 2> _ptx_ioenLTinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ioenLT _ptx2_8aUXNW _ptx_ioenLTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1536 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 12:07:51 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 127424 (ipc=127.4) sim_rate=31856 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 12:07:52 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 196968 (ipc=131.3) sim_rate=39393 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 12:07:53 2018
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 255164 (ipc=127.6) sim_rate=42527 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 12:07:54 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 296998 (ipc=99.0) sim_rate=42428 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 12:07:55 2018
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 315962 (ipc=79.0) sim_rate=39495 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 12:07:56 2018
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 324278 (ipc=72.1) sim_rate=36030 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 12:07:57 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 392602 (ipc=78.5) sim_rate=39260 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 12:07:58 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 540958 (ipc=98.4) sim_rate=49178 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 12:07:59 2018
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572828 (ipc=95.5) sim_rate=47735 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 12:08:00 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 587216 (ipc=90.3) sim_rate=45170 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 12:08:01 2018
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 615274 (ipc=87.9) sim_rate=43948 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 12:08:02 2018
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 637856 (ipc=85.0) sim_rate=39866 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 12:08:04 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 666612 (ipc=83.3) sim_rate=39212 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 12:08:05 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 693898 (ipc=81.6) sim_rate=38549 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 12:08:06 2018
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 721368 (ipc=80.2) sim_rate=36068 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 12:08:08 2018
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 749200 (ipc=78.9) sim_rate=35676 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 12:08:09 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 774250 (ipc=77.4) sim_rate=35193 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 12:08:10 2018
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 802050 (ipc=76.4) sim_rate=33418 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 12:08:12 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 834462 (ipc=75.9) sim_rate=33378 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 12:08:13 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 863848 (ipc=75.1) sim_rate=31994 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 12:08:15 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 895562 (ipc=74.6) sim_rate=31984 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 12:08:16 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 924680 (ipc=74.0) sim_rate=30822 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 12:08:18 2018
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 952482 (ipc=73.3) sim_rate=30725 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 12:08:19 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 983444 (ipc=72.8) sim_rate=29801 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 12:08:21 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1015374 (ipc=72.5) sim_rate=29863 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 12:08:22 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1049188 (ipc=72.4) sim_rate=29144 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 12:08:24 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1079902 (ipc=72.0) sim_rate=28418 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 12:08:26 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1112788 (ipc=71.8) sim_rate=28533 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 12:08:27 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1143332 (ipc=71.5) sim_rate=27886 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 12:08:29 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1175324 (ipc=71.2) sim_rate=27333 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 12:08:31 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1205282 (ipc=70.9) sim_rate=26784 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 12:08:33 2018
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1239300 (ipc=70.8) sim_rate=26941 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 12:08:34 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1273232 (ipc=70.7) sim_rate=26525 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 12:08:36 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1305118 (ipc=70.5) sim_rate=26102 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 12:08:38 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1334870 (ipc=70.3) sim_rate=25670 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 12:08:40 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1366374 (ipc=70.1) sim_rate=25303 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 12:08:42 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1402000 (ipc=70.1) sim_rate=25035 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 12:08:44 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1432848 (ipc=69.9) sim_rate=24704 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 12:08:46 2018
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1466834 (ipc=69.8) sim_rate=24447 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 12:08:48 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1503442 (ipc=69.9) sim_rate=24249 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 12:08:50 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1537964 (ipc=69.9) sim_rate=24030 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 14 12:08:52 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1574306 (ipc=70.0) sim_rate=23853 (inst/sec) elapsed = 0:0:01:06 / Sat Apr 14 12:08:54 2018
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1610248 (ipc=70.0) sim_rate=23680 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 12:08:56 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1646108 (ipc=70.0) sim_rate=23515 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 14 12:08:58 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1681042 (ipc=70.0) sim_rate=23347 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 12:09:00 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1713570 (ipc=69.9) sim_rate=22847 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 12:09:03 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1748246 (ipc=69.9) sim_rate=22704 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 14 12:09:05 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1783116 (ipc=69.9) sim_rate=22571 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 12:09:07 2018
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1815722 (ipc=69.8) sim_rate=22416 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 14 12:09:09 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1851166 (ipc=69.9) sim_rate=22037 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 12:09:12 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1883436 (ipc=69.8) sim_rate=21900 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 14 12:09:14 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1918852 (ipc=69.8) sim_rate=21560 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 12:09:17 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1953618 (ipc=69.8) sim_rate=21468 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 12:09:19 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1990182 (ipc=69.8) sim_rate=21399 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 14 12:09:21 2018
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2024456 (ipc=69.8) sim_rate=21088 (inst/sec) elapsed = 0:0:01:36 / Sat Apr 14 12:09:24 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2059054 (ipc=69.8) sim_rate=21010 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 14 12:09:26 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2095590 (ipc=69.9) sim_rate=20748 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 12:09:29 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2130540 (ipc=69.9) sim_rate=20485 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 14 12:09:32 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2163892 (ipc=69.8) sim_rate=20414 (inst/sec) elapsed = 0:0:01:46 / Sat Apr 14 12:09:34 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2195686 (ipc=69.7) sim_rate=20143 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 14 12:09:37 2018
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2233328 (ipc=69.8) sim_rate=20120 (inst/sec) elapsed = 0:0:01:51 / Sat Apr 14 12:09:39 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2270812 (ipc=69.9) sim_rate=19919 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 14 12:09:42 2018
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2315287 (ipc=70.2) sim_rate=19788 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 14 12:09:45 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2342385 (ipc=69.9) sim_rate=19519 (inst/sec) elapsed = 0:0:02:00 / Sat Apr 14 12:09:48 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2370568 (ipc=69.7) sim_rate=19272 (inst/sec) elapsed = 0:0:02:03 / Sat Apr 14 12:09:51 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2399125 (ipc=69.5) sim_rate=19193 (inst/sec) elapsed = 0:0:02:05 / Sat Apr 14 12:09:53 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2426450 (ipc=69.3) sim_rate=18956 (inst/sec) elapsed = 0:0:02:08 / Sat Apr 14 12:09:56 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2461708 (ipc=69.3) sim_rate=18649 (inst/sec) elapsed = 0:0:02:12 / Sat Apr 14 12:10:00 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2489956 (ipc=69.2) sim_rate=18444 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 14 12:10:03 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2512431 (ipc=68.8) sim_rate=18338 (inst/sec) elapsed = 0:0:02:17 / Sat Apr 14 12:10:05 2018
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2536850 (ipc=68.6) sim_rate=18120 (inst/sec) elapsed = 0:0:02:20 / Sat Apr 14 12:10:08 2018
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2563300 (ipc=68.4) sim_rate=17800 (inst/sec) elapsed = 0:0:02:24 / Sat Apr 14 12:10:12 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2586441 (ipc=68.1) sim_rate=17594 (inst/sec) elapsed = 0:0:02:27 / Sat Apr 14 12:10:15 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2610303 (ipc=67.8) sim_rate=17402 (inst/sec) elapsed = 0:0:02:30 / Sat Apr 14 12:10:18 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2634248 (ipc=67.5) sim_rate=17105 (inst/sec) elapsed = 0:0:02:34 / Sat Apr 14 12:10:22 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2657372 (ipc=67.3) sim_rate=16925 (inst/sec) elapsed = 0:0:02:37 / Sat Apr 14 12:10:25 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2677840 (ipc=66.9) sim_rate=16632 (inst/sec) elapsed = 0:0:02:41 / Sat Apr 14 12:10:29 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2697397 (ipc=66.6) sim_rate=16447 (inst/sec) elapsed = 0:0:02:44 / Sat Apr 14 12:10:32 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2717809 (ipc=66.3) sim_rate=16177 (inst/sec) elapsed = 0:0:02:48 / Sat Apr 14 12:10:36 2018
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2740670 (ipc=66.0) sim_rate=15934 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 14 12:10:40 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2764016 (ipc=65.8) sim_rate=15794 (inst/sec) elapsed = 0:0:02:55 / Sat Apr 14 12:10:43 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2785425 (ipc=65.5) sim_rate=15561 (inst/sec) elapsed = 0:0:02:59 / Sat Apr 14 12:10:47 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2806902 (ipc=65.3) sim_rate=15338 (inst/sec) elapsed = 0:0:03:03 / Sat Apr 14 12:10:51 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2827410 (ipc=65.0) sim_rate=15119 (inst/sec) elapsed = 0:0:03:07 / Sat Apr 14 12:10:55 2018
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2847316 (ipc=64.7) sim_rate=14907 (inst/sec) elapsed = 0:0:03:11 / Sat Apr 14 12:10:59 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2869425 (ipc=64.5) sim_rate=14790 (inst/sec) elapsed = 0:0:03:14 / Sat Apr 14 12:11:02 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2895342 (ipc=64.3) sim_rate=14622 (inst/sec) elapsed = 0:0:03:18 / Sat Apr 14 12:11:06 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2916109 (ipc=64.1) sim_rate=14365 (inst/sec) elapsed = 0:0:03:23 / Sat Apr 14 12:11:11 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2936730 (ipc=63.8) sim_rate=14187 (inst/sec) elapsed = 0:0:03:27 / Sat Apr 14 12:11:15 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2959544 (ipc=63.6) sim_rate=13960 (inst/sec) elapsed = 0:0:03:32 / Sat Apr 14 12:11:20 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 2981911 (ipc=63.4) sim_rate=13805 (inst/sec) elapsed = 0:0:03:36 / Sat Apr 14 12:11:24 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3005294 (ipc=63.3) sim_rate=13598 (inst/sec) elapsed = 0:0:03:41 / Sat Apr 14 12:11:29 2018
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3028845 (ipc=63.1) sim_rate=13401 (inst/sec) elapsed = 0:0:03:46 / Sat Apr 14 12:11:34 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3047915 (ipc=62.8) sim_rate=13194 (inst/sec) elapsed = 0:0:03:51 / Sat Apr 14 12:11:39 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3069742 (ipc=62.6) sim_rate=13007 (inst/sec) elapsed = 0:0:03:56 / Sat Apr 14 12:11:44 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3090215 (ipc=62.4) sim_rate=12822 (inst/sec) elapsed = 0:0:04:01 / Sat Apr 14 12:11:49 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3112907 (ipc=62.3) sim_rate=12602 (inst/sec) elapsed = 0:0:04:07 / Sat Apr 14 12:11:55 2018
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3131763 (ipc=62.0) sim_rate=12427 (inst/sec) elapsed = 0:0:04:12 / Sat Apr 14 12:12:00 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3153653 (ipc=61.8) sim_rate=12271 (inst/sec) elapsed = 0:0:04:17 / Sat Apr 14 12:12:05 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3174996 (ipc=61.7) sim_rate=12072 (inst/sec) elapsed = 0:0:04:23 / Sat Apr 14 12:12:11 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3194880 (ipc=61.4) sim_rate=11921 (inst/sec) elapsed = 0:0:04:28 / Sat Apr 14 12:12:16 2018
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3216815 (ipc=61.3) sim_rate=11740 (inst/sec) elapsed = 0:0:04:34 / Sat Apr 14 12:12:22 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3239054 (ipc=61.1) sim_rate=11568 (inst/sec) elapsed = 0:0:04:40 / Sat Apr 14 12:12:28 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3259783 (ipc=60.9) sim_rate=11397 (inst/sec) elapsed = 0:0:04:46 / Sat Apr 14 12:12:34 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3282091 (ipc=60.8) sim_rate=11240 (inst/sec) elapsed = 0:0:04:52 / Sat Apr 14 12:12:40 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3300118 (ipc=60.6) sim_rate=11074 (inst/sec) elapsed = 0:0:04:58 / Sat Apr 14 12:12:46 2018
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3322998 (ipc=60.4) sim_rate=10930 (inst/sec) elapsed = 0:0:05:04 / Sat Apr 14 12:12:52 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3346071 (ipc=60.3) sim_rate=10793 (inst/sec) elapsed = 0:0:05:10 / Sat Apr 14 12:12:58 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3370538 (ipc=60.2) sim_rate=10632 (inst/sec) elapsed = 0:0:05:17 / Sat Apr 14 12:13:05 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3393822 (ipc=60.1) sim_rate=10507 (inst/sec) elapsed = 0:0:05:23 / Sat Apr 14 12:13:11 2018
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3415968 (ipc=59.9) sim_rate=10351 (inst/sec) elapsed = 0:0:05:30 / Sat Apr 14 12:13:18 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3438222 (ipc=59.8) sim_rate=10202 (inst/sec) elapsed = 0:0:05:37 / Sat Apr 14 12:13:25 2018
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3460455 (ipc=59.7) sim_rate=10059 (inst/sec) elapsed = 0:0:05:44 / Sat Apr 14 12:13:32 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3485068 (ipc=59.6) sim_rate=9928 (inst/sec) elapsed = 0:0:05:51 / Sat Apr 14 12:13:39 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3503540 (ipc=59.4) sim_rate=9786 (inst/sec) elapsed = 0:0:05:58 / Sat Apr 14 12:13:46 2018
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3525022 (ipc=59.2) sim_rate=9657 (inst/sec) elapsed = 0:0:06:05 / Sat Apr 14 12:13:53 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3545086 (ipc=59.1) sim_rate=9529 (inst/sec) elapsed = 0:0:06:12 / Sat Apr 14 12:14:00 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3565809 (ipc=58.9) sim_rate=9383 (inst/sec) elapsed = 0:0:06:20 / Sat Apr 14 12:14:08 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3589936 (ipc=58.9) sim_rate=9276 (inst/sec) elapsed = 0:0:06:27 / Sat Apr 14 12:14:15 2018
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3613352 (ipc=58.8) sim_rate=9147 (inst/sec) elapsed = 0:0:06:35 / Sat Apr 14 12:14:23 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3633860 (ipc=58.6) sim_rate=9017 (inst/sec) elapsed = 0:0:06:43 / Sat Apr 14 12:14:31 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3655680 (ipc=58.5) sim_rate=8894 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 14 12:14:39 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3674429 (ipc=58.3) sim_rate=8769 (inst/sec) elapsed = 0:0:06:59 / Sat Apr 14 12:14:47 2018
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3696603 (ipc=58.2) sim_rate=8657 (inst/sec) elapsed = 0:0:07:07 / Sat Apr 14 12:14:55 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3721171 (ipc=58.1) sim_rate=8554 (inst/sec) elapsed = 0:0:07:15 / Sat Apr 14 12:15:03 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3745727 (ipc=58.1) sim_rate=8455 (inst/sec) elapsed = 0:0:07:23 / Sat Apr 14 12:15:11 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3768717 (ipc=58.0) sim_rate=8356 (inst/sec) elapsed = 0:0:07:31 / Sat Apr 14 12:15:19 2018
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3789502 (ipc=57.9) sim_rate=8238 (inst/sec) elapsed = 0:0:07:40 / Sat Apr 14 12:15:28 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3806918 (ipc=57.7) sim_rate=8134 (inst/sec) elapsed = 0:0:07:48 / Sat Apr 14 12:15:36 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3827073 (ipc=57.5) sim_rate=8040 (inst/sec) elapsed = 0:0:07:56 / Sat Apr 14 12:15:44 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3851632 (ipc=57.5) sim_rate=7941 (inst/sec) elapsed = 0:0:08:05 / Sat Apr 14 12:15:53 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3871454 (ipc=57.4) sim_rate=7836 (inst/sec) elapsed = 0:0:08:14 / Sat Apr 14 12:16:02 2018
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3891420 (ipc=57.2) sim_rate=7751 (inst/sec) elapsed = 0:0:08:22 / Sat Apr 14 12:16:10 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3913560 (ipc=57.1) sim_rate=7658 (inst/sec) elapsed = 0:0:08:31 / Sat Apr 14 12:16:19 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3931033 (ipc=57.0) sim_rate=7559 (inst/sec) elapsed = 0:0:08:40 / Sat Apr 14 12:16:28 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3951291 (ipc=56.9) sim_rate=7469 (inst/sec) elapsed = 0:0:08:49 / Sat Apr 14 12:16:37 2018
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 3973661 (ipc=56.8) sim_rate=7385 (inst/sec) elapsed = 0:0:08:58 / Sat Apr 14 12:16:46 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 3995860 (ipc=56.7) sim_rate=7291 (inst/sec) elapsed = 0:0:09:08 / Sat Apr 14 12:16:56 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4018668 (ipc=56.6) sim_rate=7214 (inst/sec) elapsed = 0:0:09:17 / Sat Apr 14 12:17:05 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4042973 (ipc=56.5) sim_rate=7143 (inst/sec) elapsed = 0:0:09:26 / Sat Apr 14 12:17:14 2018
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4061812 (ipc=56.4) sim_rate=7051 (inst/sec) elapsed = 0:0:09:36 / Sat Apr 14 12:17:24 2018
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4085794 (ipc=56.4) sim_rate=6984 (inst/sec) elapsed = 0:0:09:45 / Sat Apr 14 12:17:33 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 4106376 (ipc=56.3) sim_rate=6901 (inst/sec) elapsed = 0:0:09:55 / Sat Apr 14 12:17:43 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4132218 (ipc=56.2) sim_rate=6830 (inst/sec) elapsed = 0:0:10:05 / Sat Apr 14 12:17:53 2018
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4157831 (ipc=56.2) sim_rate=6760 (inst/sec) elapsed = 0:0:10:15 / Sat Apr 14 12:18:03 2018
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4181659 (ipc=56.1) sim_rate=6701 (inst/sec) elapsed = 0:0:10:24 / Sat Apr 14 12:18:12 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4203682 (ipc=56.0) sim_rate=6630 (inst/sec) elapsed = 0:0:10:34 / Sat Apr 14 12:18:22 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4227726 (ipc=56.0) sim_rate=6575 (inst/sec) elapsed = 0:0:10:43 / Sat Apr 14 12:18:31 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4252596 (ipc=56.0) sim_rate=6542 (inst/sec) elapsed = 0:0:10:50 / Sat Apr 14 12:18:38 2018
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4275549 (ipc=55.9) sim_rate=6517 (inst/sec) elapsed = 0:0:10:56 / Sat Apr 14 12:18:44 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4302766 (ipc=55.9) sim_rate=6489 (inst/sec) elapsed = 0:0:11:03 / Sat Apr 14 12:18:51 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4325906 (ipc=55.8) sim_rate=6456 (inst/sec) elapsed = 0:0:11:10 / Sat Apr 14 12:18:58 2018
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4348913 (ipc=55.8) sim_rate=6423 (inst/sec) elapsed = 0:0:11:17 / Sat Apr 14 12:19:05 2018
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4372610 (ipc=55.7) sim_rate=6392 (inst/sec) elapsed = 0:0:11:24 / Sat Apr 14 12:19:12 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4394906 (ipc=55.6) sim_rate=6351 (inst/sec) elapsed = 0:0:11:32 / Sat Apr 14 12:19:20 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4420231 (ipc=55.6) sim_rate=6323 (inst/sec) elapsed = 0:0:11:39 / Sat Apr 14 12:19:27 2018
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4446943 (ipc=55.6) sim_rate=6263 (inst/sec) elapsed = 0:0:11:50 / Sat Apr 14 12:19:38 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4467709 (ipc=55.5) sim_rate=6196 (inst/sec) elapsed = 0:0:12:01 / Sat Apr 14 12:19:49 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4491340 (ipc=55.4) sim_rate=6135 (inst/sec) elapsed = 0:0:12:12 / Sat Apr 14 12:20:00 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4510399 (ipc=55.3) sim_rate=6070 (inst/sec) elapsed = 0:0:12:23 / Sat Apr 14 12:20:11 2018
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4532327 (ipc=55.3) sim_rate=6019 (inst/sec) elapsed = 0:0:12:33 / Sat Apr 14 12:20:21 2018
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4557387 (ipc=55.2) sim_rate=5980 (inst/sec) elapsed = 0:0:12:42 / Sat Apr 14 12:20:30 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4586787 (ipc=55.3) sim_rate=5941 (inst/sec) elapsed = 0:0:12:52 / Sat Apr 14 12:20:40 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4610575 (ipc=55.2) sim_rate=5895 (inst/sec) elapsed = 0:0:13:02 / Sat Apr 14 12:20:50 2018
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4634960 (ipc=55.2) sim_rate=5852 (inst/sec) elapsed = 0:0:13:12 / Sat Apr 14 12:21:00 2018
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4655109 (ipc=55.1) sim_rate=5804 (inst/sec) elapsed = 0:0:13:22 / Sat Apr 14 12:21:10 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4680020 (ipc=55.1) sim_rate=5763 (inst/sec) elapsed = 0:0:13:32 / Sat Apr 14 12:21:20 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4702503 (ipc=55.0) sim_rate=5720 (inst/sec) elapsed = 0:0:13:42 / Sat Apr 14 12:21:30 2018
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4731276 (ipc=55.0) sim_rate=5686 (inst/sec) elapsed = 0:0:13:52 / Sat Apr 14 12:21:40 2018
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4756527 (ipc=55.0) sim_rate=5642 (inst/sec) elapsed = 0:0:14:03 / Sat Apr 14 12:21:51 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4780407 (ipc=54.9) sim_rate=5604 (inst/sec) elapsed = 0:0:14:13 / Sat Apr 14 12:22:01 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4807692 (ipc=54.9) sim_rate=5564 (inst/sec) elapsed = 0:0:14:24 / Sat Apr 14 12:22:12 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4830650 (ipc=54.9) sim_rate=5527 (inst/sec) elapsed = 0:0:14:34 / Sat Apr 14 12:22:22 2018
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4854408 (ipc=54.9) sim_rate=5485 (inst/sec) elapsed = 0:0:14:45 / Sat Apr 14 12:22:33 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4880388 (ipc=54.8) sim_rate=5446 (inst/sec) elapsed = 0:0:14:56 / Sat Apr 14 12:22:44 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4903641 (ipc=54.8) sim_rate=5406 (inst/sec) elapsed = 0:0:15:07 / Sat Apr 14 12:22:55 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 4931087 (ipc=54.8) sim_rate=5365 (inst/sec) elapsed = 0:0:15:19 / Sat Apr 14 12:23:07 2018
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4955761 (ipc=54.8) sim_rate=5317 (inst/sec) elapsed = 0:0:15:32 / Sat Apr 14 12:23:20 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 4982158 (ipc=54.7) sim_rate=5266 (inst/sec) elapsed = 0:0:15:46 / Sat Apr 14 12:23:34 2018
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5009408 (ipc=54.7) sim_rate=5218 (inst/sec) elapsed = 0:0:16:00 / Sat Apr 14 12:23:48 2018
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 5032472 (ipc=54.7) sim_rate=5166 (inst/sec) elapsed = 0:0:16:14 / Sat Apr 14 12:24:02 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5059885 (ipc=54.7) sim_rate=5116 (inst/sec) elapsed = 0:0:16:29 / Sat Apr 14 12:24:17 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 5086666 (ipc=54.7) sim_rate=5066 (inst/sec) elapsed = 0:0:16:44 / Sat Apr 14 12:24:32 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5115364 (ipc=54.7) sim_rate=5024 (inst/sec) elapsed = 0:0:16:58 / Sat Apr 14 12:24:46 2018
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 5139992 (ipc=54.7) sim_rate=4980 (inst/sec) elapsed = 0:0:17:12 / Sat Apr 14 12:25:00 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5162837 (ipc=54.6) sim_rate=4935 (inst/sec) elapsed = 0:0:17:26 / Sat Apr 14 12:25:14 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5192359 (ipc=54.7) sim_rate=4893 (inst/sec) elapsed = 0:0:17:41 / Sat Apr 14 12:25:29 2018
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5214168 (ipc=54.6) sim_rate=4850 (inst/sec) elapsed = 0:0:17:55 / Sat Apr 14 12:25:43 2018
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 5242386 (ipc=54.6) sim_rate=4813 (inst/sec) elapsed = 0:0:18:09 / Sat Apr 14 12:25:57 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5263314 (ipc=54.5) sim_rate=4771 (inst/sec) elapsed = 0:0:18:23 / Sat Apr 14 12:26:11 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5288776 (ipc=54.5) sim_rate=4734 (inst/sec) elapsed = 0:0:18:37 / Sat Apr 14 12:26:25 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5313257 (ipc=54.5) sim_rate=4693 (inst/sec) elapsed = 0:0:18:52 / Sat Apr 14 12:26:40 2018
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5336896 (ipc=54.5) sim_rate=4656 (inst/sec) elapsed = 0:0:19:06 / Sat Apr 14 12:26:54 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5359391 (ipc=54.4) sim_rate=4620 (inst/sec) elapsed = 0:0:19:20 / Sat Apr 14 12:27:08 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5389228 (ipc=54.4) sim_rate=4586 (inst/sec) elapsed = 0:0:19:35 / Sat Apr 14 12:27:23 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5415559 (ipc=54.4) sim_rate=4550 (inst/sec) elapsed = 0:0:19:50 / Sat Apr 14 12:27:38 2018
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5443021 (ipc=54.4) sim_rate=4520 (inst/sec) elapsed = 0:0:20:04 / Sat Apr 14 12:27:52 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5467304 (ipc=54.4) sim_rate=4485 (inst/sec) elapsed = 0:0:20:19 / Sat Apr 14 12:28:07 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5492786 (ipc=54.4) sim_rate=4451 (inst/sec) elapsed = 0:0:20:34 / Sat Apr 14 12:28:22 2018
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5523180 (ipc=54.4) sim_rate=4422 (inst/sec) elapsed = 0:0:20:49 / Sat Apr 14 12:28:37 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5552406 (ipc=54.4) sim_rate=4392 (inst/sec) elapsed = 0:0:21:04 / Sat Apr 14 12:28:52 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5578522 (ipc=54.4) sim_rate=4361 (inst/sec) elapsed = 0:0:21:19 / Sat Apr 14 12:29:07 2018
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5603546 (ipc=54.4) sim_rate=4327 (inst/sec) elapsed = 0:0:21:35 / Sat Apr 14 12:29:23 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5634131 (ipc=54.4) sim_rate=4300 (inst/sec) elapsed = 0:0:21:50 / Sat Apr 14 12:29:38 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5663430 (ipc=54.5) sim_rate=4274 (inst/sec) elapsed = 0:0:22:05 / Sat Apr 14 12:29:53 2018
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5690801 (ipc=54.5) sim_rate=4246 (inst/sec) elapsed = 0:0:22:20 / Sat Apr 14 12:30:08 2018
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5723958 (ipc=54.5) sim_rate=4221 (inst/sec) elapsed = 0:0:22:36 / Sat Apr 14 12:30:24 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5756573 (ipc=54.6) sim_rate=4198 (inst/sec) elapsed = 0:0:22:51 / Sat Apr 14 12:30:39 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5788632 (ipc=54.6) sim_rate=4173 (inst/sec) elapsed = 0:0:23:07 / Sat Apr 14 12:30:55 2018
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5828746 (ipc=54.7) sim_rate=4154 (inst/sec) elapsed = 0:0:23:23 / Sat Apr 14 12:31:11 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5865877 (ipc=54.8) sim_rate=4136 (inst/sec) elapsed = 0:0:23:38 / Sat Apr 14 12:31:26 2018
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5906239 (ipc=54.9) sim_rate=4118 (inst/sec) elapsed = 0:0:23:54 / Sat Apr 14 12:31:42 2018
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 5946350 (ipc=55.1) sim_rate=4100 (inst/sec) elapsed = 0:0:24:10 / Sat Apr 14 12:31:58 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 5990610 (ipc=55.2) sim_rate=4086 (inst/sec) elapsed = 0:0:24:26 / Sat Apr 14 12:32:14 2018
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6039245 (ipc=55.4) sim_rate=4072 (inst/sec) elapsed = 0:0:24:43 / Sat Apr 14 12:32:31 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6091468 (ipc=55.6) sim_rate=4063 (inst/sec) elapsed = 0:0:24:59 / Sat Apr 14 12:32:47 2018
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6144873 (ipc=55.9) sim_rate=4053 (inst/sec) elapsed = 0:0:25:16 / Sat Apr 14 12:33:04 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6204265 (ipc=56.1) sim_rate=4047 (inst/sec) elapsed = 0:0:25:33 / Sat Apr 14 12:33:21 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6264901 (ipc=56.4) sim_rate=4041 (inst/sec) elapsed = 0:0:25:50 / Sat Apr 14 12:33:38 2018
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6333801 (ipc=56.8) sim_rate=4041 (inst/sec) elapsed = 0:0:26:07 / Sat Apr 14 12:33:55 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6397659 (ipc=57.1) sim_rate=4038 (inst/sec) elapsed = 0:0:26:24 / Sat Apr 14 12:34:12 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6464731 (ipc=57.5) sim_rate=4035 (inst/sec) elapsed = 0:0:26:42 / Sat Apr 14 12:34:30 2018
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6534688 (ipc=57.8) sim_rate=4033 (inst/sec) elapsed = 0:0:27:00 / Sat Apr 14 12:34:48 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6608583 (ipc=58.2) sim_rate=4034 (inst/sec) elapsed = 0:0:27:18 / Sat Apr 14 12:35:06 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6682060 (ipc=58.6) sim_rate=4032 (inst/sec) elapsed = 0:0:27:37 / Sat Apr 14 12:35:25 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6754959 (ipc=59.0) sim_rate=4032 (inst/sec) elapsed = 0:0:27:55 / Sat Apr 14 12:35:43 2018
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6818436 (ipc=59.3) sim_rate=4025 (inst/sec) elapsed = 0:0:28:14 / Sat Apr 14 12:36:02 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 6898412 (ipc=59.7) sim_rate=4027 (inst/sec) elapsed = 0:0:28:33 / Sat Apr 14 12:36:21 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 6964242 (ipc=60.0) sim_rate=4020 (inst/sec) elapsed = 0:0:28:52 / Sat Apr 14 12:36:40 2018
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7042460 (ipc=60.5) sim_rate=4019 (inst/sec) elapsed = 0:0:29:12 / Sat Apr 14 12:37:00 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7118003 (ipc=60.8) sim_rate=4019 (inst/sec) elapsed = 0:0:29:31 / Sat Apr 14 12:37:19 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7194706 (ipc=61.2) sim_rate=4017 (inst/sec) elapsed = 0:0:29:51 / Sat Apr 14 12:37:39 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7269523 (ipc=61.6) sim_rate=4014 (inst/sec) elapsed = 0:0:30:11 / Sat Apr 14 12:37:59 2018
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7347187 (ipc=62.0) sim_rate=4012 (inst/sec) elapsed = 0:0:30:31 / Sat Apr 14 12:38:19 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7426149 (ipc=62.4) sim_rate=4009 (inst/sec) elapsed = 0:0:30:52 / Sat Apr 14 12:38:40 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7498077 (ipc=62.7) sim_rate=4003 (inst/sec) elapsed = 0:0:31:13 / Sat Apr 14 12:39:01 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7575047 (ipc=63.1) sim_rate=4001 (inst/sec) elapsed = 0:0:31:33 / Sat Apr 14 12:39:21 2018
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7646265 (ipc=63.5) sim_rate=3992 (inst/sec) elapsed = 0:0:31:55 / Sat Apr 14 12:39:43 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7723013 (ipc=63.8) sim_rate=3987 (inst/sec) elapsed = 0:0:32:17 / Sat Apr 14 12:40:05 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7799051 (ipc=64.2) sim_rate=3983 (inst/sec) elapsed = 0:0:32:38 / Sat Apr 14 12:40:26 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7876727 (ipc=64.6) sim_rate=3978 (inst/sec) elapsed = 0:0:33:00 / Sat Apr 14 12:40:48 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 7949737 (ipc=64.9) sim_rate=3970 (inst/sec) elapsed = 0:0:33:22 / Sat Apr 14 12:41:10 2018
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8028513 (ipc=65.3) sim_rate=3966 (inst/sec) elapsed = 0:0:33:44 / Sat Apr 14 12:41:32 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8102495 (ipc=65.6) sim_rate=3960 (inst/sec) elapsed = 0:0:34:06 / Sat Apr 14 12:41:54 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8180639 (ipc=66.0) sim_rate=3955 (inst/sec) elapsed = 0:0:34:28 / Sat Apr 14 12:42:16 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8261393 (ipc=66.4) sim_rate=3950 (inst/sec) elapsed = 0:0:34:51 / Sat Apr 14 12:42:39 2018
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8339831 (ipc=66.7) sim_rate=3946 (inst/sec) elapsed = 0:0:35:13 / Sat Apr 14 12:43:01 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8417715 (ipc=67.1) sim_rate=3940 (inst/sec) elapsed = 0:0:35:36 / Sat Apr 14 12:43:24 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8493113 (ipc=67.4) sim_rate=3933 (inst/sec) elapsed = 0:0:35:59 / Sat Apr 14 12:43:47 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8570603 (ipc=67.8) sim_rate=3926 (inst/sec) elapsed = 0:0:36:23 / Sat Apr 14 12:44:11 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8651815 (ipc=68.1) sim_rate=3921 (inst/sec) elapsed = 0:0:36:46 / Sat Apr 14 12:44:34 2018
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8728481 (ipc=68.5) sim_rate=3914 (inst/sec) elapsed = 0:0:37:10 / Sat Apr 14 12:44:58 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8805933 (ipc=68.8) sim_rate=3906 (inst/sec) elapsed = 0:0:37:34 / Sat Apr 14 12:45:22 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8885815 (ipc=69.2) sim_rate=3900 (inst/sec) elapsed = 0:0:37:58 / Sat Apr 14 12:45:46 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 8962183 (ipc=69.5) sim_rate=3893 (inst/sec) elapsed = 0:0:38:22 / Sat Apr 14 12:46:10 2018
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9041337 (ipc=69.8) sim_rate=3885 (inst/sec) elapsed = 0:0:38:47 / Sat Apr 14 12:46:35 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9116387 (ipc=70.1) sim_rate=3877 (inst/sec) elapsed = 0:0:39:11 / Sat Apr 14 12:46:59 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9190285 (ipc=70.4) sim_rate=3867 (inst/sec) elapsed = 0:0:39:36 / Sat Apr 14 12:47:24 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9263439 (ipc=70.7) sim_rate=3858 (inst/sec) elapsed = 0:0:40:01 / Sat Apr 14 12:47:49 2018
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9330233 (ipc=71.0) sim_rate=3845 (inst/sec) elapsed = 0:0:40:26 / Sat Apr 14 12:48:14 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9390963 (ipc=71.1) sim_rate=3829 (inst/sec) elapsed = 0:0:40:52 / Sat Apr 14 12:48:40 2018
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9446703 (ipc=71.3) sim_rate=3813 (inst/sec) elapsed = 0:0:41:17 / Sat Apr 14 12:49:05 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9514103 (ipc=71.5) sim_rate=3801 (inst/sec) elapsed = 0:0:41:43 / Sat Apr 14 12:49:31 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9591085 (ipc=71.8) sim_rate=3792 (inst/sec) elapsed = 0:0:42:09 / Sat Apr 14 12:49:57 2018
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9639561 (ipc=71.9) sim_rate=3774 (inst/sec) elapsed = 0:0:42:34 / Sat Apr 14 12:50:22 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9691253 (ipc=72.1) sim_rate=3756 (inst/sec) elapsed = 0:0:43:00 / Sat Apr 14 12:50:48 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9758781 (ipc=72.3) sim_rate=3743 (inst/sec) elapsed = 0:0:43:27 / Sat Apr 14 12:51:15 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(6,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9857971 (ipc=72.8) sim_rate=3744 (inst/sec) elapsed = 0:0:43:53 / Sat Apr 14 12:51:41 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 9948865 (ipc=73.2) sim_rate=3740 (inst/sec) elapsed = 0:0:44:20 / Sat Apr 14 12:52:08 2018
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10019907 (ipc=73.4) sim_rate=3729 (inst/sec) elapsed = 0:0:44:47 / Sat Apr 14 12:52:35 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10054559 (ipc=73.4) sim_rate=3704 (inst/sec) elapsed = 0:0:45:14 / Sat Apr 14 12:53:02 2018
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10101432 (ipc=73.5) sim_rate=3683 (inst/sec) elapsed = 0:0:45:42 / Sat Apr 14 12:53:30 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10188334 (ipc=73.8) sim_rate=3679 (inst/sec) elapsed = 0:0:46:09 / Sat Apr 14 12:53:57 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10253982 (ipc=74.0) sim_rate=3666 (inst/sec) elapsed = 0:0:46:37 / Sat Apr 14 12:54:25 2018
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10325380 (ipc=74.3) sim_rate=3655 (inst/sec) elapsed = 0:0:47:05 / Sat Apr 14 12:54:53 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10359977 (ipc=74.3) sim_rate=3631 (inst/sec) elapsed = 0:0:47:33 / Sat Apr 14 12:55:21 2018
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10434275 (ipc=74.5) sim_rate=3621 (inst/sec) elapsed = 0:0:48:01 / Sat Apr 14 12:55:49 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10488869 (ipc=74.7) sim_rate=3605 (inst/sec) elapsed = 0:0:48:29 / Sat Apr 14 12:56:17 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10585889 (ipc=75.1) sim_rate=3603 (inst/sec) elapsed = 0:0:48:58 / Sat Apr 14 12:56:46 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10665569 (ipc=75.4) sim_rate=3594 (inst/sec) elapsed = 0:0:49:27 / Sat Apr 14 12:57:15 2018
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10717995 (ipc=75.5) sim_rate=3577 (inst/sec) elapsed = 0:0:49:56 / Sat Apr 14 12:57:44 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10755770 (ipc=75.5) sim_rate=3556 (inst/sec) elapsed = 0:0:50:24 / Sat Apr 14 12:58:12 2018
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 10825443 (ipc=75.7) sim_rate=3545 (inst/sec) elapsed = 0:0:50:53 / Sat Apr 14 12:58:41 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 10918944 (ipc=76.1) sim_rate=3541 (inst/sec) elapsed = 0:0:51:23 / Sat Apr 14 12:59:11 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11007808 (ipc=76.4) sim_rate=3536 (inst/sec) elapsed = 0:0:51:53 / Sat Apr 14 12:59:41 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11058459 (ipc=76.5) sim_rate=3518 (inst/sec) elapsed = 0:0:52:23 / Sat Apr 14 13:00:11 2018
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11130993 (ipc=76.8) sim_rate=3508 (inst/sec) elapsed = 0:0:52:53 / Sat Apr 14 13:00:41 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11229457 (ipc=77.2) sim_rate=3503 (inst/sec) elapsed = 0:0:53:25 / Sat Apr 14 13:01:13 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11322129 (ipc=77.5) sim_rate=3496 (inst/sec) elapsed = 0:0:53:58 / Sat Apr 14 13:01:46 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11388791 (ipc=77.7) sim_rate=3479 (inst/sec) elapsed = 0:0:54:33 / Sat Apr 14 13:02:21 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11462169 (ipc=78.0) sim_rate=3463 (inst/sec) elapsed = 0:0:55:09 / Sat Apr 14 13:02:57 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11555679 (ipc=78.3) sim_rate=3455 (inst/sec) elapsed = 0:0:55:44 / Sat Apr 14 13:03:32 2018
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11624271 (ipc=78.5) sim_rate=3439 (inst/sec) elapsed = 0:0:56:20 / Sat Apr 14 13:04:08 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11693529 (ipc=78.7) sim_rate=3423 (inst/sec) elapsed = 0:0:56:56 / Sat Apr 14 13:04:44 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 11773105 (ipc=79.0) sim_rate=3410 (inst/sec) elapsed = 0:0:57:32 / Sat Apr 14 13:05:20 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 11859658 (ipc=79.3) sim_rate=3399 (inst/sec) elapsed = 0:0:58:09 / Sat Apr 14 13:05:57 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 11944608 (ipc=79.6) sim_rate=3388 (inst/sec) elapsed = 0:0:58:45 / Sat Apr 14 13:06:33 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12034684 (ipc=80.0) sim_rate=3378 (inst/sec) elapsed = 0:0:59:22 / Sat Apr 14 13:07:10 2018
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12098258 (ipc=80.1) sim_rate=3361 (inst/sec) elapsed = 0:0:59:59 / Sat Apr 14 13:07:47 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12193261 (ipc=80.5) sim_rate=3352 (inst/sec) elapsed = 0:1:00:37 / Sat Apr 14 13:08:25 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12285068 (ipc=80.8) sim_rate=3343 (inst/sec) elapsed = 0:1:01:14 / Sat Apr 14 13:09:02 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12348987 (ipc=81.0) sim_rate=3326 (inst/sec) elapsed = 0:1:01:52 / Sat Apr 14 13:09:40 2018
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12414765 (ipc=81.1) sim_rate=3310 (inst/sec) elapsed = 0:1:02:30 / Sat Apr 14 13:10:18 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12509997 (ipc=81.5) sim_rate=3302 (inst/sec) elapsed = 0:1:03:08 / Sat Apr 14 13:10:56 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 12606333 (ipc=81.9) sim_rate=3294 (inst/sec) elapsed = 0:1:03:46 / Sat Apr 14 13:11:34 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12686673 (ipc=82.1) sim_rate=3282 (inst/sec) elapsed = 0:1:04:25 / Sat Apr 14 13:12:13 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 12751941 (ipc=82.3) sim_rate=3267 (inst/sec) elapsed = 0:1:05:03 / Sat Apr 14 13:12:51 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 12857808 (ipc=82.7) sim_rate=3260 (inst/sec) elapsed = 0:1:05:43 / Sat Apr 14 13:13:31 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 12948793 (ipc=83.0) sim_rate=3251 (inst/sec) elapsed = 0:1:06:22 / Sat Apr 14 13:14:10 2018
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13003797 (ipc=83.1) sim_rate=3232 (inst/sec) elapsed = 0:1:07:03 / Sat Apr 14 13:14:51 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13083104 (ipc=83.3) sim_rate=3220 (inst/sec) elapsed = 0:1:07:43 / Sat Apr 14 13:15:31 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13201103 (ipc=83.8) sim_rate=3216 (inst/sec) elapsed = 0:1:08:24 / Sat Apr 14 13:16:12 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13260982 (ipc=83.9) sim_rate=3199 (inst/sec) elapsed = 0:1:09:05 / Sat Apr 14 13:16:53 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13341638 (ipc=84.2) sim_rate=3187 (inst/sec) elapsed = 0:1:09:46 / Sat Apr 14 13:17:34 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13425708 (ipc=84.4) sim_rate=3176 (inst/sec) elapsed = 0:1:10:26 / Sat Apr 14 13:18:14 2018
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13494918 (ipc=84.6) sim_rate=3162 (inst/sec) elapsed = 0:1:11:07 / Sat Apr 14 13:18:55 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 13581244 (ipc=84.9) sim_rate=3152 (inst/sec) elapsed = 0:1:11:48 / Sat Apr 14 13:19:36 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 13665319 (ipc=85.1) sim_rate=3142 (inst/sec) elapsed = 0:1:12:29 / Sat Apr 14 13:20:17 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 13738942 (ipc=85.3) sim_rate=3129 (inst/sec) elapsed = 0:1:13:10 / Sat Apr 14 13:20:58 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 13830170 (ipc=85.6) sim_rate=3120 (inst/sec) elapsed = 0:1:13:52 / Sat Apr 14 13:21:40 2018
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 13915083 (ipc=85.9) sim_rate=3109 (inst/sec) elapsed = 0:1:14:35 / Sat Apr 14 13:22:23 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 13989778 (ipc=86.1) sim_rate=3096 (inst/sec) elapsed = 0:1:15:18 / Sat Apr 14 13:23:06 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14087975 (ipc=86.4) sim_rate=3088 (inst/sec) elapsed = 0:1:16:01 / Sat Apr 14 13:23:49 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14154835 (ipc=86.6) sim_rate=3074 (inst/sec) elapsed = 0:1:16:44 / Sat Apr 14 13:24:32 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14235466 (ipc=86.8) sim_rate=3063 (inst/sec) elapsed = 0:1:17:27 / Sat Apr 14 13:25:15 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14331885 (ipc=87.1) sim_rate=3055 (inst/sec) elapsed = 0:1:18:11 / Sat Apr 14 13:25:59 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14423822 (ipc=87.4) sim_rate=3046 (inst/sec) elapsed = 0:1:18:55 / Sat Apr 14 13:26:43 2018
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14503148 (ipc=87.6) sim_rate=3034 (inst/sec) elapsed = 0:1:19:39 / Sat Apr 14 13:27:27 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14575857 (ipc=87.8) sim_rate=3022 (inst/sec) elapsed = 0:1:20:23 / Sat Apr 14 13:28:11 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 14666596 (ipc=88.1) sim_rate=3012 (inst/sec) elapsed = 0:1:21:08 / Sat Apr 14 13:28:56 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 14761182 (ipc=88.4) sim_rate=3004 (inst/sec) elapsed = 0:1:21:53 / Sat Apr 14 13:29:41 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 14834351 (ipc=88.6) sim_rate=2992 (inst/sec) elapsed = 0:1:22:38 / Sat Apr 14 13:30:26 2018
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 14911873 (ipc=88.8) sim_rate=2980 (inst/sec) elapsed = 0:1:23:23 / Sat Apr 14 13:31:11 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 14993295 (ipc=89.0) sim_rate=2969 (inst/sec) elapsed = 0:1:24:09 / Sat Apr 14 13:31:57 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15095677 (ipc=89.3) sim_rate=2962 (inst/sec) elapsed = 0:1:24:55 / Sat Apr 14 13:32:43 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15154409 (ipc=89.4) sim_rate=2947 (inst/sec) elapsed = 0:1:25:41 / Sat Apr 14 13:33:29 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15223375 (ipc=89.5) sim_rate=2934 (inst/sec) elapsed = 0:1:26:27 / Sat Apr 14 13:34:15 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15341725 (ipc=90.0) sim_rate=2931 (inst/sec) elapsed = 0:1:27:14 / Sat Apr 14 13:35:02 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15420191 (ipc=90.2) sim_rate=2920 (inst/sec) elapsed = 0:1:28:00 / Sat Apr 14 13:35:48 2018
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15484478 (ipc=90.3) sim_rate=2906 (inst/sec) elapsed = 0:1:28:47 / Sat Apr 14 13:36:35 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15550894 (ipc=90.4) sim_rate=2893 (inst/sec) elapsed = 0:1:29:34 / Sat Apr 14 13:37:22 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 15652301 (ipc=90.7) sim_rate=2886 (inst/sec) elapsed = 0:1:30:22 / Sat Apr 14 13:38:10 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 15752135 (ipc=91.1) sim_rate=2880 (inst/sec) elapsed = 0:1:31:09 / Sat Apr 14 13:38:57 2018
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 15804257 (ipc=91.1) sim_rate=2864 (inst/sec) elapsed = 0:1:31:57 / Sat Apr 14 13:39:45 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 15882955 (ipc=91.3) sim_rate=2854 (inst/sec) elapsed = 0:1:32:45 / Sat Apr 14 13:40:33 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 15988323 (ipc=91.6) sim_rate=2847 (inst/sec) elapsed = 0:1:33:34 / Sat Apr 14 13:41:22 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16069350 (ipc=91.8) sim_rate=2838 (inst/sec) elapsed = 0:1:34:22 / Sat Apr 14 13:42:10 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16143737 (ipc=92.0) sim_rate=2825 (inst/sec) elapsed = 0:1:35:13 / Sat Apr 14 13:43:01 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16216572 (ipc=92.1) sim_rate=2812 (inst/sec) elapsed = 0:1:36:06 / Sat Apr 14 13:43:54 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 16334087 (ipc=92.5) sim_rate=2806 (inst/sec) elapsed = 0:1:37:00 / Sat Apr 14 13:44:48 2018
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16402889 (ipc=92.7) sim_rate=2792 (inst/sec) elapsed = 0:1:37:53 / Sat Apr 14 13:45:41 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16478962 (ipc=92.8) sim_rate=2780 (inst/sec) elapsed = 0:1:38:47 / Sat Apr 14 13:46:35 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16562398 (ipc=93.0) sim_rate=2769 (inst/sec) elapsed = 0:1:39:41 / Sat Apr 14 13:47:29 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 16645080 (ipc=93.2) sim_rate=2757 (inst/sec) elapsed = 0:1:40:36 / Sat Apr 14 13:48:24 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 16737250 (ipc=93.5) sim_rate=2748 (inst/sec) elapsed = 0:1:41:30 / Sat Apr 14 13:49:18 2018
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 16811162 (ipc=93.7) sim_rate=2735 (inst/sec) elapsed = 0:1:42:25 / Sat Apr 14 13:50:13 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 16892568 (ipc=93.8) sim_rate=2724 (inst/sec) elapsed = 0:1:43:20 / Sat Apr 14 13:51:08 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17002077 (ipc=94.2) sim_rate=2717 (inst/sec) elapsed = 0:1:44:16 / Sat Apr 14 13:52:04 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17074025 (ipc=94.3) sim_rate=2705 (inst/sec) elapsed = 0:1:45:11 / Sat Apr 14 13:52:59 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17174758 (ipc=94.6) sim_rate=2697 (inst/sec) elapsed = 0:1:46:07 / Sat Apr 14 13:53:55 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17256602 (ipc=94.8) sim_rate=2686 (inst/sec) elapsed = 0:1:47:03 / Sat Apr 14 13:54:51 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17344731 (ipc=95.0) sim_rate=2677 (inst/sec) elapsed = 0:1:47:59 / Sat Apr 14 13:55:47 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17426101 (ipc=95.2) sim_rate=2666 (inst/sec) elapsed = 0:1:48:56 / Sat Apr 14 13:56:44 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17518083 (ipc=95.5) sim_rate=2657 (inst/sec) elapsed = 0:1:49:52 / Sat Apr 14 13:57:40 2018
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 17595509 (ipc=95.6) sim_rate=2646 (inst/sec) elapsed = 0:1:50:49 / Sat Apr 14 13:58:37 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 17703531 (ipc=96.0) sim_rate=2639 (inst/sec) elapsed = 0:1:51:47 / Sat Apr 14 13:59:35 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 17806773 (ipc=96.3) sim_rate=2632 (inst/sec) elapsed = 0:1:52:44 / Sat Apr 14 14:00:32 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 17871307 (ipc=96.3) sim_rate=2619 (inst/sec) elapsed = 0:1:53:42 / Sat Apr 14 14:01:30 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 17957287 (ipc=96.5) sim_rate=2610 (inst/sec) elapsed = 0:1:54:40 / Sat Apr 14 14:02:28 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18072691 (ipc=96.9) sim_rate=2604 (inst/sec) elapsed = 0:1:55:38 / Sat Apr 14 14:03:26 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18145651 (ipc=97.0) sim_rate=2593 (inst/sec) elapsed = 0:1:56:37 / Sat Apr 14 14:04:25 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18237371 (ipc=97.3) sim_rate=2585 (inst/sec) elapsed = 0:1:57:35 / Sat Apr 14 14:05:23 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18340859 (ipc=97.6) sim_rate=2577 (inst/sec) elapsed = 0:1:58:35 / Sat Apr 14 14:06:23 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18422093 (ipc=97.7) sim_rate=2567 (inst/sec) elapsed = 0:1:59:34 / Sat Apr 14 14:07:22 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18519435 (ipc=98.0) sim_rate=2560 (inst/sec) elapsed = 0:2:00:33 / Sat Apr 14 14:08:21 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 18627221 (ipc=98.3) sim_rate=2554 (inst/sec) elapsed = 0:2:01:33 / Sat Apr 14 14:09:21 2018
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 18696409 (ipc=98.4) sim_rate=2542 (inst/sec) elapsed = 0:2:02:33 / Sat Apr 14 14:10:21 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 18793485 (ipc=98.7) sim_rate=2535 (inst/sec) elapsed = 0:2:03:33 / Sat Apr 14 14:11:21 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 18882459 (ipc=98.9) sim_rate=2526 (inst/sec) elapsed = 0:2:04:34 / Sat Apr 14 14:12:22 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 18980883 (ipc=99.1) sim_rate=2519 (inst/sec) elapsed = 0:2:05:34 / Sat Apr 14 14:13:22 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19064761 (ipc=99.3) sim_rate=2510 (inst/sec) elapsed = 0:2:06:34 / Sat Apr 14 14:14:22 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19148811 (ipc=99.5) sim_rate=2501 (inst/sec) elapsed = 0:2:07:35 / Sat Apr 14 14:15:23 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19262929 (ipc=99.8) sim_rate=2496 (inst/sec) elapsed = 0:2:08:37 / Sat Apr 14 14:16:25 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19368071 (ipc=100.1) sim_rate=2490 (inst/sec) elapsed = 0:2:09:38 / Sat Apr 14 14:17:26 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 19424751 (ipc=100.1) sim_rate=2477 (inst/sec) elapsed = 0:2:10:39 / Sat Apr 14 14:18:27 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19523179 (ipc=100.4) sim_rate=2470 (inst/sec) elapsed = 0:2:11:41 / Sat Apr 14 14:19:29 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 19633359 (ipc=100.7) sim_rate=2465 (inst/sec) elapsed = 0:2:12:43 / Sat Apr 14 14:20:31 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 19721995 (ipc=100.9) sim_rate=2457 (inst/sec) elapsed = 0:2:13:45 / Sat Apr 14 14:21:33 2018
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 19804183 (ipc=101.0) sim_rate=2449 (inst/sec) elapsed = 0:2:14:46 / Sat Apr 14 14:22:34 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 19895543 (ipc=101.2) sim_rate=2441 (inst/sec) elapsed = 0:2:15:50 / Sat Apr 14 14:23:38 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20005939 (ipc=101.6) sim_rate=2434 (inst/sec) elapsed = 0:2:16:56 / Sat Apr 14 14:24:44 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20099265 (ipc=101.8) sim_rate=2426 (inst/sec) elapsed = 0:2:18:02 / Sat Apr 14 14:25:50 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20174683 (ipc=101.9) sim_rate=2416 (inst/sec) elapsed = 0:2:19:09 / Sat Apr 14 14:26:57 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20290407 (ipc=102.2) sim_rate=2410 (inst/sec) elapsed = 0:2:20:16 / Sat Apr 14 14:28:04 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20391883 (ipc=102.5) sim_rate=2403 (inst/sec) elapsed = 0:2:21:23 / Sat Apr 14 14:29:11 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20483369 (ipc=102.7) sim_rate=2395 (inst/sec) elapsed = 0:2:22:30 / Sat Apr 14 14:30:18 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 20567485 (ipc=102.8) sim_rate=2386 (inst/sec) elapsed = 0:2:23:37 / Sat Apr 14 14:31:25 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 20679815 (ipc=103.1) sim_rate=2381 (inst/sec) elapsed = 0:2:24:45 / Sat Apr 14 14:32:33 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 20780801 (ipc=103.4) sim_rate=2373 (inst/sec) elapsed = 0:2:25:54 / Sat Apr 14 14:33:42 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 20847547 (ipc=103.5) sim_rate=2363 (inst/sec) elapsed = 0:2:27:02 / Sat Apr 14 14:34:50 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 20973763 (ipc=103.8) sim_rate=2359 (inst/sec) elapsed = 0:2:28:10 / Sat Apr 14 14:35:58 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21052211 (ipc=104.0) sim_rate=2349 (inst/sec) elapsed = 0:2:29:19 / Sat Apr 14 14:37:07 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21152573 (ipc=104.2) sim_rate=2342 (inst/sec) elapsed = 0:2:30:28 / Sat Apr 14 14:38:16 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21252215 (ipc=104.4) sim_rate=2335 (inst/sec) elapsed = 0:2:31:38 / Sat Apr 14 14:39:26 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21341315 (ipc=104.6) sim_rate=2328 (inst/sec) elapsed = 0:2:32:47 / Sat Apr 14 14:40:35 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21433671 (ipc=104.8) sim_rate=2320 (inst/sec) elapsed = 0:2:33:57 / Sat Apr 14 14:41:45 2018
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21514629 (ipc=104.9) sim_rate=2311 (inst/sec) elapsed = 0:2:35:08 / Sat Apr 14 14:42:56 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 21633349 (ipc=105.3) sim_rate=2306 (inst/sec) elapsed = 0:2:36:18 / Sat Apr 14 14:44:06 2018
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 21710287 (ipc=105.4) sim_rate=2297 (inst/sec) elapsed = 0:2:37:29 / Sat Apr 14 14:45:17 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 21806101 (ipc=105.6) sim_rate=2290 (inst/sec) elapsed = 0:2:38:39 / Sat Apr 14 14:46:27 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 21911443 (ipc=105.9) sim_rate=2284 (inst/sec) elapsed = 0:2:39:50 / Sat Apr 14 14:47:38 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 21993211 (ipc=106.0) sim_rate=2276 (inst/sec) elapsed = 0:2:41:01 / Sat Apr 14 14:48:49 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22087445 (ipc=106.2) sim_rate=2269 (inst/sec) elapsed = 0:2:42:13 / Sat Apr 14 14:50:01 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22173995 (ipc=106.4) sim_rate=2261 (inst/sec) elapsed = 0:2:43:24 / Sat Apr 14 14:51:12 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22274925 (ipc=106.6) sim_rate=2255 (inst/sec) elapsed = 0:2:44:36 / Sat Apr 14 14:52:24 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 22377515 (ipc=106.8) sim_rate=2249 (inst/sec) elapsed = 0:2:45:48 / Sat Apr 14 14:53:36 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22459137 (ipc=106.9) sim_rate=2241 (inst/sec) elapsed = 0:2:47:01 / Sat Apr 14 14:54:49 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 22551279 (ipc=107.1) sim_rate=2234 (inst/sec) elapsed = 0:2:48:14 / Sat Apr 14 14:56:02 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 22654367 (ipc=107.4) sim_rate=2228 (inst/sec) elapsed = 0:2:49:27 / Sat Apr 14 14:57:15 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 22750403 (ipc=107.6) sim_rate=2221 (inst/sec) elapsed = 0:2:50:40 / Sat Apr 14 14:58:28 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 22831761 (ipc=107.7) sim_rate=2213 (inst/sec) elapsed = 0:2:51:53 / Sat Apr 14 14:59:41 2018
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 22912153 (ipc=107.8) sim_rate=2205 (inst/sec) elapsed = 0:2:53:07 / Sat Apr 14 15:00:55 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23043081 (ipc=108.2) sim_rate=2202 (inst/sec) elapsed = 0:2:54:21 / Sat Apr 14 15:02:09 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23118405 (ipc=108.3) sim_rate=2194 (inst/sec) elapsed = 0:2:55:35 / Sat Apr 14 15:03:23 2018
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23204879 (ipc=108.4) sim_rate=2187 (inst/sec) elapsed = 0:2:56:50 / Sat Apr 14 15:04:38 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23314427 (ipc=108.7) sim_rate=2181 (inst/sec) elapsed = 0:2:58:05 / Sat Apr 14 15:05:53 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23404021 (ipc=108.9) sim_rate=2175 (inst/sec) elapsed = 0:2:59:20 / Sat Apr 14 15:07:08 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23483283 (ipc=109.0) sim_rate=2167 (inst/sec) elapsed = 0:3:00:36 / Sat Apr 14 15:08:24 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 23581127 (ipc=109.2) sim_rate=2160 (inst/sec) elapsed = 0:3:01:54 / Sat Apr 14 15:09:42 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 23689179 (ipc=109.4) sim_rate=2154 (inst/sec) elapsed = 0:3:03:13 / Sat Apr 14 15:11:01 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 23793919 (ipc=109.6) sim_rate=2148 (inst/sec) elapsed = 0:3:04:33 / Sat Apr 14 15:12:21 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 23858543 (ipc=109.7) sim_rate=2139 (inst/sec) elapsed = 0:3:05:52 / Sat Apr 14 15:13:40 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 23970477 (ipc=110.0) sim_rate=2134 (inst/sec) elapsed = 0:3:07:12 / Sat Apr 14 15:15:00 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24066483 (ipc=110.1) sim_rate=2127 (inst/sec) elapsed = 0:3:08:32 / Sat Apr 14 15:16:20 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24150167 (ipc=110.3) sim_rate=2119 (inst/sec) elapsed = 0:3:09:52 / Sat Apr 14 15:17:40 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24235707 (ipc=110.4) sim_rate=2112 (inst/sec) elapsed = 0:3:11:13 / Sat Apr 14 15:19:01 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24357047 (ipc=110.7) sim_rate=2107 (inst/sec) elapsed = 0:3:12:35 / Sat Apr 14 15:20:23 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24443263 (ipc=110.9) sim_rate=2100 (inst/sec) elapsed = 0:3:13:56 / Sat Apr 14 15:21:44 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 24528967 (ipc=111.0) sim_rate=2093 (inst/sec) elapsed = 0:3:15:17 / Sat Apr 14 15:23:05 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 24629085 (ipc=111.2) sim_rate=2087 (inst/sec) elapsed = 0:3:16:40 / Sat Apr 14 15:24:28 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 24728187 (ipc=111.4) sim_rate=2081 (inst/sec) elapsed = 0:3:18:02 / Sat Apr 14 15:25:50 2018
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 24812247 (ipc=111.5) sim_rate=2074 (inst/sec) elapsed = 0:3:19:23 / Sat Apr 14 15:27:11 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 24910887 (ipc=111.7) sim_rate=2067 (inst/sec) elapsed = 0:3:20:46 / Sat Apr 14 15:28:34 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25007391 (ipc=111.9) sim_rate=2061 (inst/sec) elapsed = 0:3:22:10 / Sat Apr 14 15:29:58 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25111043 (ipc=112.1) sim_rate=2055 (inst/sec) elapsed = 0:3:23:34 / Sat Apr 14 15:31:22 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25191821 (ipc=112.2) sim_rate=2048 (inst/sec) elapsed = 0:3:24:57 / Sat Apr 14 15:32:45 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25297113 (ipc=112.4) sim_rate=2043 (inst/sec) elapsed = 0:3:26:20 / Sat Apr 14 15:34:08 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25392647 (ipc=112.6) sim_rate=2037 (inst/sec) elapsed = 0:3:27:44 / Sat Apr 14 15:35:32 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 25488367 (ipc=112.8) sim_rate=2031 (inst/sec) elapsed = 0:3:29:09 / Sat Apr 14 15:36:57 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 25589135 (ipc=113.0) sim_rate=2025 (inst/sec) elapsed = 0:3:30:33 / Sat Apr 14 15:38:21 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 25703961 (ipc=113.2) sim_rate=2021 (inst/sec) elapsed = 0:3:31:57 / Sat Apr 14 15:39:45 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 25806133 (ipc=113.4) sim_rate=2015 (inst/sec) elapsed = 0:3:33:22 / Sat Apr 14 15:41:10 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 25928279 (ipc=113.7) sim_rate=2011 (inst/sec) elapsed = 0:3:34:48 / Sat Apr 14 15:42:36 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26031077 (ipc=113.9) sim_rate=2006 (inst/sec) elapsed = 0:3:36:14 / Sat Apr 14 15:44:02 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26117884 (ipc=114.1) sim_rate=1999 (inst/sec) elapsed = 0:3:37:39 / Sat Apr 14 15:45:27 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26234417 (ipc=114.3) sim_rate=1995 (inst/sec) elapsed = 0:3:39:06 / Sat Apr 14 15:46:54 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26329348 (ipc=114.5) sim_rate=1989 (inst/sec) elapsed = 0:3:40:32 / Sat Apr 14 15:48:20 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26419465 (ipc=114.6) sim_rate=1983 (inst/sec) elapsed = 0:3:41:58 / Sat Apr 14 15:49:46 2018
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 26511780 (ipc=114.8) sim_rate=1977 (inst/sec) elapsed = 0:3:43:25 / Sat Apr 14 15:51:13 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 26596165 (ipc=114.9) sim_rate=1971 (inst/sec) elapsed = 0:3:44:52 / Sat Apr 14 15:52:40 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 26703349 (ipc=115.1) sim_rate=1966 (inst/sec) elapsed = 0:3:46:19 / Sat Apr 14 15:54:07 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 26807783 (ipc=115.3) sim_rate=1961 (inst/sec) elapsed = 0:3:47:46 / Sat Apr 14 15:55:34 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 26905737 (ipc=115.5) sim_rate=1956 (inst/sec) elapsed = 0:3:49:14 / Sat Apr 14 15:57:02 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27021084 (ipc=115.7) sim_rate=1952 (inst/sec) elapsed = 0:3:50:41 / Sat Apr 14 15:58:29 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27137072 (ipc=116.0) sim_rate=1948 (inst/sec) elapsed = 0:3:52:09 / Sat Apr 14 15:59:57 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27223895 (ipc=116.1) sim_rate=1942 (inst/sec) elapsed = 0:3:53:38 / Sat Apr 14 16:01:26 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27348548 (ipc=116.4) sim_rate=1938 (inst/sec) elapsed = 0:3:55:07 / Sat Apr 14 16:02:55 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(4,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27464276 (ipc=116.6) sim_rate=1934 (inst/sec) elapsed = 0:3:56:35 / Sat Apr 14 16:04:23 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 27564054 (ipc=116.8) sim_rate=1929 (inst/sec) elapsed = 0:3:58:04 / Sat Apr 14 16:05:52 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 27670338 (ipc=117.0) sim_rate=1924 (inst/sec) elapsed = 0:3:59:35 / Sat Apr 14 16:07:23 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 27760380 (ipc=117.1) sim_rate=1919 (inst/sec) elapsed = 0:4:01:05 / Sat Apr 14 16:08:53 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(2,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 27866344 (ipc=117.3) sim_rate=1914 (inst/sec) elapsed = 0:4:02:36 / Sat Apr 14 16:10:24 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 27947531 (ipc=117.4) sim_rate=1908 (inst/sec) elapsed = 0:4:04:07 / Sat Apr 14 16:11:55 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28030280 (ipc=117.5) sim_rate=1902 (inst/sec) elapsed = 0:4:05:37 / Sat Apr 14 16:13:25 2018
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28099801 (ipc=117.6) sim_rate=1895 (inst/sec) elapsed = 0:4:07:07 / Sat Apr 14 16:14:55 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28165561 (ipc=117.6) sim_rate=1888 (inst/sec) elapsed = 0:4:08:38 / Sat Apr 14 16:16:26 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28253287 (ipc=117.7) sim_rate=1882 (inst/sec) elapsed = 0:4:10:08 / Sat Apr 14 16:17:56 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28319018 (ipc=117.8) sim_rate=1875 (inst/sec) elapsed = 0:4:11:39 / Sat Apr 14 16:19:27 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28405326 (ipc=117.9) sim_rate=1869 (inst/sec) elapsed = 0:4:13:11 / Sat Apr 14 16:20:59 2018
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28467003 (ipc=117.9) sim_rate=1862 (inst/sec) elapsed = 0:4:14:42 / Sat Apr 14 16:22:30 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28538047 (ipc=117.9) sim_rate=1856 (inst/sec) elapsed = 0:4:16:13 / Sat Apr 14 16:24:01 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 28625153 (ipc=118.0) sim_rate=1851 (inst/sec) elapsed = 0:4:17:44 / Sat Apr 14 16:25:32 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 28708998 (ipc=118.1) sim_rate=1845 (inst/sec) elapsed = 0:4:19:16 / Sat Apr 14 16:27:04 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 28805626 (ipc=118.3) sim_rate=1840 (inst/sec) elapsed = 0:4:20:48 / Sat Apr 14 16:28:36 2018
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 28869603 (ipc=118.3) sim_rate=1834 (inst/sec) elapsed = 0:4:22:20 / Sat Apr 14 16:30:08 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 28940444 (ipc=118.4) sim_rate=1827 (inst/sec) elapsed = 0:4:23:52 / Sat Apr 14 16:31:40 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29020280 (ipc=118.5) sim_rate=1822 (inst/sec) elapsed = 0:4:25:25 / Sat Apr 14 16:33:13 2018
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29089653 (ipc=118.5) sim_rate=1816 (inst/sec) elapsed = 0:4:26:58 / Sat Apr 14 16:34:46 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29153591 (ipc=118.5) sim_rate=1809 (inst/sec) elapsed = 0:4:28:31 / Sat Apr 14 16:36:19 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29223933 (ipc=118.6) sim_rate=1803 (inst/sec) elapsed = 0:4:30:04 / Sat Apr 14 16:37:52 2018
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29291479 (ipc=118.6) sim_rate=1797 (inst/sec) elapsed = 0:4:31:37 / Sat Apr 14 16:39:25 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29342124 (ipc=118.6) sim_rate=1790 (inst/sec) elapsed = 0:4:33:10 / Sat Apr 14 16:40:58 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29417211 (ipc=118.6) sim_rate=1784 (inst/sec) elapsed = 0:4:34:43 / Sat Apr 14 16:42:31 2018
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29476498 (ipc=118.6) sim_rate=1778 (inst/sec) elapsed = 0:4:36:17 / Sat Apr 14 16:44:05 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 29544607 (ipc=118.7) sim_rate=1772 (inst/sec) elapsed = 0:4:37:52 / Sat Apr 14 16:45:40 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29624248 (ipc=118.7) sim_rate=1766 (inst/sec) elapsed = 0:4:39:26 / Sat Apr 14 16:47:14 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29697033 (ipc=118.8) sim_rate=1761 (inst/sec) elapsed = 0:4:41:01 / Sat Apr 14 16:48:49 2018
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 29772514 (ipc=118.9) sim_rate=1755 (inst/sec) elapsed = 0:4:42:37 / Sat Apr 14 16:50:25 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 29834189 (ipc=118.9) sim_rate=1749 (inst/sec) elapsed = 0:4:44:13 / Sat Apr 14 16:52:01 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 29893402 (ipc=118.9) sim_rate=1743 (inst/sec) elapsed = 0:4:45:48 / Sat Apr 14 16:53:36 2018
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 29950084 (ipc=118.8) sim_rate=1736 (inst/sec) elapsed = 0:4:47:25 / Sat Apr 14 16:55:13 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30019062 (ipc=118.9) sim_rate=1731 (inst/sec) elapsed = 0:4:49:02 / Sat Apr 14 16:56:50 2018
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30073470 (ipc=118.9) sim_rate=1724 (inst/sec) elapsed = 0:4:50:40 / Sat Apr 14 16:58:28 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30122602 (ipc=118.8) sim_rate=1717 (inst/sec) elapsed = 0:4:52:17 / Sat Apr 14 17:00:05 2018
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30175990 (ipc=118.8) sim_rate=1711 (inst/sec) elapsed = 0:4:53:53 / Sat Apr 14 17:01:41 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30220828 (ipc=118.7) sim_rate=1704 (inst/sec) elapsed = 0:4:55:29 / Sat Apr 14 17:03:17 2018
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30273835 (ipc=118.7) sim_rate=1698 (inst/sec) elapsed = 0:4:57:05 / Sat Apr 14 17:04:53 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(5,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30328106 (ipc=118.7) sim_rate=1692 (inst/sec) elapsed = 0:4:58:42 / Sat Apr 14 17:06:30 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30399539 (ipc=118.7) sim_rate=1687 (inst/sec) elapsed = 0:5:00:19 / Sat Apr 14 17:08:07 2018
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30477211 (ipc=118.8) sim_rate=1682 (inst/sec) elapsed = 0:5:01:56 / Sat Apr 14 17:09:44 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30551239 (ipc=118.9) sim_rate=1677 (inst/sec) elapsed = 0:5:03:33 / Sat Apr 14 17:11:21 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30623666 (ipc=118.9) sim_rate=1672 (inst/sec) elapsed = 0:5:05:11 / Sat Apr 14 17:12:59 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30684318 (ipc=118.9) sim_rate=1666 (inst/sec) elapsed = 0:5:06:48 / Sat Apr 14 17:14:36 2018
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 30735918 (ipc=118.9) sim_rate=1660 (inst/sec) elapsed = 0:5:08:27 / Sat Apr 14 17:16:15 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 30787460 (ipc=118.9) sim_rate=1654 (inst/sec) elapsed = 0:5:10:07 / Sat Apr 14 17:17:55 2018
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 30836397 (ipc=118.8) sim_rate=1648 (inst/sec) elapsed = 0:5:11:46 / Sat Apr 14 17:19:34 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 30887582 (ipc=118.8) sim_rate=1642 (inst/sec) elapsed = 0:5:13:26 / Sat Apr 14 17:21:14 2018
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 30932554 (ipc=118.7) sim_rate=1636 (inst/sec) elapsed = 0:5:15:07 / Sat Apr 14 17:22:55 2018
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 30975458 (ipc=118.7) sim_rate=1629 (inst/sec) elapsed = 0:5:16:47 / Sat Apr 14 17:24:35 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31025058 (ipc=118.6) sim_rate=1623 (inst/sec) elapsed = 0:5:18:26 / Sat Apr 14 17:26:14 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31086600 (ipc=118.7) sim_rate=1618 (inst/sec) elapsed = 0:5:20:05 / Sat Apr 14 17:27:53 2018
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31153391 (ipc=118.7) sim_rate=1613 (inst/sec) elapsed = 0:5:21:45 / Sat Apr 14 17:29:33 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31214183 (ipc=118.7) sim_rate=1608 (inst/sec) elapsed = 0:5:23:26 / Sat Apr 14 17:31:14 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31286292 (ipc=118.7) sim_rate=1603 (inst/sec) elapsed = 0:5:25:08 / Sat Apr 14 17:32:56 2018
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31362327 (ipc=118.8) sim_rate=1599 (inst/sec) elapsed = 0:5:26:51 / Sat Apr 14 17:34:39 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31418699 (ipc=118.8) sim_rate=1593 (inst/sec) elapsed = 0:5:28:32 / Sat Apr 14 17:36:20 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31475285 (ipc=118.8) sim_rate=1588 (inst/sec) elapsed = 0:5:30:13 / Sat Apr 14 17:38:01 2018
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31541425 (ipc=118.8) sim_rate=1583 (inst/sec) elapsed = 0:5:31:54 / Sat Apr 14 17:39:42 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31600718 (ipc=118.8) sim_rate=1578 (inst/sec) elapsed = 0:5:33:36 / Sat Apr 14 17:41:24 2018
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31649870 (ipc=118.8) sim_rate=1573 (inst/sec) elapsed = 0:5:35:17 / Sat Apr 14 17:43:05 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 31687760 (ipc=118.7) sim_rate=1567 (inst/sec) elapsed = 0:5:36:59 / Sat Apr 14 17:44:47 2018
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 31733117 (ipc=118.6) sim_rate=1561 (inst/sec) elapsed = 0:5:38:41 / Sat Apr 14 17:46:29 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 31792325 (ipc=118.6) sim_rate=1556 (inst/sec) elapsed = 0:5:40:22 / Sat Apr 14 17:48:10 2018
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 31849087 (ipc=118.6) sim_rate=1551 (inst/sec) elapsed = 0:5:42:03 / Sat Apr 14 17:49:51 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 31910909 (ipc=118.6) sim_rate=1547 (inst/sec) elapsed = 0:5:43:44 / Sat Apr 14 17:51:32 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 31971285 (ipc=118.6) sim_rate=1542 (inst/sec) elapsed = 0:5:45:25 / Sat Apr 14 17:53:13 2018
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32042900 (ipc=118.7) sim_rate=1538 (inst/sec) elapsed = 0:5:47:06 / Sat Apr 14 17:54:54 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32097660 (ipc=118.7) sim_rate=1533 (inst/sec) elapsed = 0:5:48:47 / Sat Apr 14 17:56:35 2018
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32153040 (ipc=118.6) sim_rate=1528 (inst/sec) elapsed = 0:5:50:29 / Sat Apr 14 17:58:17 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32206029 (ipc=118.6) sim_rate=1524 (inst/sec) elapsed = 0:5:52:10 / Sat Apr 14 17:59:58 2018
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32263500 (ipc=118.6) sim_rate=1519 (inst/sec) elapsed = 0:5:53:52 / Sat Apr 14 18:01:40 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32328733 (ipc=118.6) sim_rate=1515 (inst/sec) elapsed = 0:5:55:34 / Sat Apr 14 18:03:22 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32381171 (ipc=118.6) sim_rate=1510 (inst/sec) elapsed = 0:5:57:16 / Sat Apr 14 18:05:04 2018
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32439833 (ipc=118.6) sim_rate=1506 (inst/sec) elapsed = 0:5:58:58 / Sat Apr 14 18:06:46 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32486342 (ipc=118.6) sim_rate=1501 (inst/sec) elapsed = 0:6:00:40 / Sat Apr 14 18:08:28 2018
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32539835 (ipc=118.5) sim_rate=1496 (inst/sec) elapsed = 0:6:02:18 / Sat Apr 14 18:10:06 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32596309 (ipc=118.5) sim_rate=1492 (inst/sec) elapsed = 0:6:03:59 / Sat Apr 14 18:11:47 2018
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32645329 (ipc=118.5) sim_rate=1488 (inst/sec) elapsed = 0:6:05:35 / Sat Apr 14 18:13:23 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(8,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 32703019 (ipc=118.5) sim_rate=1485 (inst/sec) elapsed = 0:6:07:02 / Sat Apr 14 18:14:50 2018
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 32761008 (ipc=118.5) sim_rate=1481 (inst/sec) elapsed = 0:6:08:29 / Sat Apr 14 18:16:17 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 32817286 (ipc=118.5) sim_rate=1478 (inst/sec) elapsed = 0:6:09:56 / Sat Apr 14 18:17:44 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 32875526 (ipc=118.5) sim_rate=1475 (inst/sec) elapsed = 0:6:11:25 / Sat Apr 14 18:19:13 2018
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 32931139 (ipc=118.5) sim_rate=1471 (inst/sec) elapsed = 0:6:12:53 / Sat Apr 14 18:20:41 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 32997222 (ipc=118.5) sim_rate=1469 (inst/sec) elapsed = 0:6:14:20 / Sat Apr 14 18:22:08 2018
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33057852 (ipc=118.5) sim_rate=1466 (inst/sec) elapsed = 0:6:15:47 / Sat Apr 14 18:23:35 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33113178 (ipc=118.5) sim_rate=1462 (inst/sec) elapsed = 0:6:17:14 / Sat Apr 14 18:25:02 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33170821 (ipc=118.5) sim_rate=1459 (inst/sec) elapsed = 0:6:18:42 / Sat Apr 14 18:26:30 2018
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33237271 (ipc=118.5) sim_rate=1457 (inst/sec) elapsed = 0:6:20:09 / Sat Apr 14 18:27:57 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(8,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33291257 (ipc=118.5) sim_rate=1453 (inst/sec) elapsed = 0:6:21:40 / Sat Apr 14 18:29:28 2018
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33340907 (ipc=118.4) sim_rate=1450 (inst/sec) elapsed = 0:6:23:08 / Sat Apr 14 18:30:56 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33388849 (ipc=118.4) sim_rate=1446 (inst/sec) elapsed = 0:6:24:37 / Sat Apr 14 18:32:25 2018
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33444625 (ipc=118.4) sim_rate=1443 (inst/sec) elapsed = 0:6:26:11 / Sat Apr 14 18:33:59 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33513972 (ipc=118.4) sim_rate=1439 (inst/sec) elapsed = 0:6:27:56 / Sat Apr 14 18:35:44 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33580145 (ipc=118.4) sim_rate=1436 (inst/sec) elapsed = 0:6:29:41 / Sat Apr 14 18:37:29 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 33641835 (ipc=118.5) sim_rate=1432 (inst/sec) elapsed = 0:6:31:26 / Sat Apr 14 18:39:14 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 33686336 (ipc=118.4) sim_rate=1428 (inst/sec) elapsed = 0:6:33:01 / Sat Apr 14 18:40:49 2018
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 33723470 (ipc=118.3) sim_rate=1424 (inst/sec) elapsed = 0:6:34:38 / Sat Apr 14 18:42:26 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 33771448 (ipc=118.3) sim_rate=1420 (inst/sec) elapsed = 0:6:36:21 / Sat Apr 14 18:44:09 2018
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 33829231 (ipc=118.3) sim_rate=1416 (inst/sec) elapsed = 0:6:38:04 / Sat Apr 14 18:45:52 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 33888808 (ipc=118.3) sim_rate=1412 (inst/sec) elapsed = 0:6:39:48 / Sat Apr 14 18:47:36 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 33955650 (ipc=118.3) sim_rate=1409 (inst/sec) elapsed = 0:6:41:33 / Sat Apr 14 18:49:21 2018
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34017569 (ipc=118.3) sim_rate=1405 (inst/sec) elapsed = 0:6:43:19 / Sat Apr 14 18:51:07 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34087178 (ipc=118.4) sim_rate=1402 (inst/sec) elapsed = 0:6:45:06 / Sat Apr 14 18:52:54 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34156591 (ipc=118.4) sim_rate=1399 (inst/sec) elapsed = 0:6:46:50 / Sat Apr 14 18:54:38 2018
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34221074 (ipc=118.4) sim_rate=1395 (inst/sec) elapsed = 0:6:48:36 / Sat Apr 14 18:56:24 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 34279481 (ipc=118.4) sim_rate=1392 (inst/sec) elapsed = 0:6:50:20 / Sat Apr 14 18:58:08 2018
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34333279 (ipc=118.4) sim_rate=1388 (inst/sec) elapsed = 0:6:52:04 / Sat Apr 14 18:59:52 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 34381392 (ipc=118.4) sim_rate=1385 (inst/sec) elapsed = 0:6:53:36 / Sat Apr 14 19:01:24 2018
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34425845 (ipc=118.3) sim_rate=1382 (inst/sec) elapsed = 0:6:55:05 / Sat Apr 14 19:02:53 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34475460 (ipc=118.3) sim_rate=1379 (inst/sec) elapsed = 0:6:56:36 / Sat Apr 14 19:04:24 2018
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34525776 (ipc=118.2) sim_rate=1376 (inst/sec) elapsed = 0:6:58:07 / Sat Apr 14 19:05:55 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34584837 (ipc=118.2) sim_rate=1373 (inst/sec) elapsed = 0:6:59:39 / Sat Apr 14 19:07:27 2018
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 34644865 (ipc=118.2) sim_rate=1370 (inst/sec) elapsed = 0:7:01:10 / Sat Apr 14 19:08:58 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 34710069 (ipc=118.3) sim_rate=1368 (inst/sec) elapsed = 0:7:02:42 / Sat Apr 14 19:10:30 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 34772012 (ipc=118.3) sim_rate=1366 (inst/sec) elapsed = 0:7:04:14 / Sat Apr 14 19:12:02 2018
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 34836479 (ipc=118.3) sim_rate=1363 (inst/sec) elapsed = 0:7:05:45 / Sat Apr 14 19:13:33 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 34899062 (ipc=118.3) sim_rate=1361 (inst/sec) elapsed = 0:7:07:17 / Sat Apr 14 19:15:05 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 34948656 (ipc=118.3) sim_rate=1358 (inst/sec) elapsed = 0:7:08:48 / Sat Apr 14 19:16:36 2018
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35002054 (ipc=118.3) sim_rate=1355 (inst/sec) elapsed = 0:7:10:20 / Sat Apr 14 19:18:08 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35064540 (ipc=118.3) sim_rate=1353 (inst/sec) elapsed = 0:7:11:52 / Sat Apr 14 19:19:40 2018
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35105706 (ipc=118.2) sim_rate=1350 (inst/sec) elapsed = 0:7:13:24 / Sat Apr 14 19:21:12 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35163042 (ipc=118.2) sim_rate=1347 (inst/sec) elapsed = 0:7:14:57 / Sat Apr 14 19:22:45 2018
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35224267 (ipc=118.2) sim_rate=1344 (inst/sec) elapsed = 0:7:16:30 / Sat Apr 14 19:24:18 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35278147 (ipc=118.2) sim_rate=1342 (inst/sec) elapsed = 0:7:18:03 / Sat Apr 14 19:25:51 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35349915 (ipc=118.2) sim_rate=1340 (inst/sec) elapsed = 0:7:19:36 / Sat Apr 14 19:27:24 2018
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35411898 (ipc=118.2) sim_rate=1337 (inst/sec) elapsed = 0:7:21:09 / Sat Apr 14 19:28:57 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 35472976 (ipc=118.2) sim_rate=1335 (inst/sec) elapsed = 0:7:22:43 / Sat Apr 14 19:30:31 2018
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35529327 (ipc=118.2) sim_rate=1332 (inst/sec) elapsed = 0:7:24:16 / Sat Apr 14 19:32:04 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 35581089 (ipc=118.2) sim_rate=1330 (inst/sec) elapsed = 0:7:25:51 / Sat Apr 14 19:33:39 2018
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35631019 (ipc=118.2) sim_rate=1327 (inst/sec) elapsed = 0:7:27:25 / Sat Apr 14 19:35:13 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 35691872 (ipc=118.2) sim_rate=1324 (inst/sec) elapsed = 0:7:28:59 / Sat Apr 14 19:36:47 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(4,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 35754196 (ipc=118.2) sim_rate=1322 (inst/sec) elapsed = 0:7:30:33 / Sat Apr 14 19:38:21 2018
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 35820391 (ipc=118.2) sim_rate=1320 (inst/sec) elapsed = 0:7:32:07 / Sat Apr 14 19:39:55 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 35879745 (ipc=118.2) sim_rate=1317 (inst/sec) elapsed = 0:7:33:43 / Sat Apr 14 19:41:31 2018
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 35926980 (ipc=118.2) sim_rate=1315 (inst/sec) elapsed = 0:7:35:19 / Sat Apr 14 19:43:07 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 35982715 (ipc=118.2) sim_rate=1312 (inst/sec) elapsed = 0:7:36:56 / Sat Apr 14 19:44:44 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(5,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36037118 (ipc=118.2) sim_rate=1309 (inst/sec) elapsed = 0:7:38:32 / Sat Apr 14 19:46:20 2018
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36094606 (ipc=118.1) sim_rate=1307 (inst/sec) elapsed = 0:7:40:07 / Sat Apr 14 19:47:55 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36154543 (ipc=118.2) sim_rate=1305 (inst/sec) elapsed = 0:7:41:42 / Sat Apr 14 19:49:30 2018
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36212565 (ipc=118.1) sim_rate=1302 (inst/sec) elapsed = 0:7:43:17 / Sat Apr 14 19:51:05 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36276715 (ipc=118.2) sim_rate=1300 (inst/sec) elapsed = 0:7:44:54 / Sat Apr 14 19:52:42 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36343566 (ipc=118.2) sim_rate=1298 (inst/sec) elapsed = 0:7:46:30 / Sat Apr 14 19:54:18 2018
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36405069 (ipc=118.2) sim_rate=1296 (inst/sec) elapsed = 0:7:48:05 / Sat Apr 14 19:55:53 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36460787 (ipc=118.2) sim_rate=1293 (inst/sec) elapsed = 0:7:49:42 / Sat Apr 14 19:57:30 2018
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 36520115 (ipc=118.2) sim_rate=1291 (inst/sec) elapsed = 0:7:51:17 / Sat Apr 14 19:59:05 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36579119 (ipc=118.2) sim_rate=1289 (inst/sec) elapsed = 0:7:52:52 / Sat Apr 14 20:00:40 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 36629035 (ipc=118.2) sim_rate=1286 (inst/sec) elapsed = 0:7:54:27 / Sat Apr 14 20:02:15 2018
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 36691008 (ipc=118.2) sim_rate=1284 (inst/sec) elapsed = 0:7:56:04 / Sat Apr 14 20:03:52 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 36754037 (ipc=118.2) sim_rate=1282 (inst/sec) elapsed = 0:7:57:40 / Sat Apr 14 20:05:28 2018
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 36818189 (ipc=118.2) sim_rate=1280 (inst/sec) elapsed = 0:7:59:16 / Sat Apr 14 20:07:04 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 36873523 (ipc=118.2) sim_rate=1278 (inst/sec) elapsed = 0:8:00:51 / Sat Apr 14 20:08:39 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 36945839 (ipc=118.2) sim_rate=1276 (inst/sec) elapsed = 0:8:02:27 / Sat Apr 14 20:10:15 2018
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37013337 (ipc=118.3) sim_rate=1274 (inst/sec) elapsed = 0:8:04:03 / Sat Apr 14 20:11:51 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37072781 (ipc=118.3) sim_rate=1272 (inst/sec) elapsed = 0:8:05:40 / Sat Apr 14 20:13:28 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37123622 (ipc=118.2) sim_rate=1269 (inst/sec) elapsed = 0:8:07:28 / Sat Apr 14 20:15:16 2018
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37171442 (ipc=118.2) sim_rate=1266 (inst/sec) elapsed = 0:8:09:20 / Sat Apr 14 20:17:08 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37226439 (ipc=118.2) sim_rate=1262 (inst/sec) elapsed = 0:8:11:15 / Sat Apr 14 20:19:03 2018
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37277991 (ipc=118.2) sim_rate=1259 (inst/sec) elapsed = 0:8:13:11 / Sat Apr 14 20:20:59 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37334470 (ipc=118.1) sim_rate=1256 (inst/sec) elapsed = 0:8:15:09 / Sat Apr 14 20:22:57 2018
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37388149 (ipc=118.1) sim_rate=1253 (inst/sec) elapsed = 0:8:17:05 / Sat Apr 14 20:24:53 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37447434 (ipc=118.1) sim_rate=1250 (inst/sec) elapsed = 0:8:19:00 / Sat Apr 14 20:26:48 2018
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 37516805 (ipc=118.2) sim_rate=1248 (inst/sec) elapsed = 0:8:20:54 / Sat Apr 14 20:28:42 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37581943 (ipc=118.2) sim_rate=1245 (inst/sec) elapsed = 0:8:22:49 / Sat Apr 14 20:30:37 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 37649096 (ipc=118.2) sim_rate=1243 (inst/sec) elapsed = 0:8:24:46 / Sat Apr 14 20:32:34 2018
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 37713841 (ipc=118.2) sim_rate=1240 (inst/sec) elapsed = 0:8:26:41 / Sat Apr 14 20:34:29 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 37772793 (ipc=118.2) sim_rate=1237 (inst/sec) elapsed = 0:8:28:39 / Sat Apr 14 20:36:27 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 37829487 (ipc=118.2) sim_rate=1234 (inst/sec) elapsed = 0:8:30:36 / Sat Apr 14 20:38:24 2018
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 37884594 (ipc=118.2) sim_rate=1231 (inst/sec) elapsed = 0:8:32:31 / Sat Apr 14 20:40:19 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 37939601 (ipc=118.2) sim_rate=1229 (inst/sec) elapsed = 0:8:34:26 / Sat Apr 14 20:42:14 2018
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 37989516 (ipc=118.2) sim_rate=1226 (inst/sec) elapsed = 0:8:36:22 / Sat Apr 14 20:44:10 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38040781 (ipc=118.1) sim_rate=1223 (inst/sec) elapsed = 0:8:38:20 / Sat Apr 14 20:46:08 2018
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38110195 (ipc=118.2) sim_rate=1220 (inst/sec) elapsed = 0:8:40:19 / Sat Apr 14 20:48:07 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38177082 (ipc=118.2) sim_rate=1218 (inst/sec) elapsed = 0:8:42:17 / Sat Apr 14 20:50:05 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38246873 (ipc=118.2) sim_rate=1215 (inst/sec) elapsed = 0:8:44:14 / Sat Apr 14 20:52:02 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38317685 (ipc=118.3) sim_rate=1213 (inst/sec) elapsed = 0:8:46:11 / Sat Apr 14 20:53:59 2018
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38374713 (ipc=118.3) sim_rate=1211 (inst/sec) elapsed = 0:8:48:07 / Sat Apr 14 20:55:55 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38438728 (ipc=118.3) sim_rate=1208 (inst/sec) elapsed = 0:8:50:04 / Sat Apr 14 20:57:52 2018
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38499107 (ipc=118.3) sim_rate=1205 (inst/sec) elapsed = 0:8:52:03 / Sat Apr 14 20:59:51 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 38550488 (ipc=118.3) sim_rate=1203 (inst/sec) elapsed = 0:8:54:00 / Sat Apr 14 21:01:48 2018
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38601939 (ipc=118.2) sim_rate=1200 (inst/sec) elapsed = 0:8:55:57 / Sat Apr 14 21:03:45 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 38649222 (ipc=118.2) sim_rate=1197 (inst/sec) elapsed = 0:8:57:55 / Sat Apr 14 21:05:43 2018
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 38690647 (ipc=118.1) sim_rate=1194 (inst/sec) elapsed = 0:8:59:52 / Sat Apr 14 21:07:40 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 38745713 (ipc=118.1) sim_rate=1191 (inst/sec) elapsed = 0:9:01:50 / Sat Apr 14 21:09:38 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 38817117 (ipc=118.2) sim_rate=1189 (inst/sec) elapsed = 0:9:03:51 / Sat Apr 14 21:11:39 2018
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 38887875 (ipc=118.2) sim_rate=1187 (inst/sec) elapsed = 0:9:05:54 / Sat Apr 14 21:13:42 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 38971592 (ipc=118.3) sim_rate=1185 (inst/sec) elapsed = 0:9:07:57 / Sat Apr 14 21:15:45 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39050450 (ipc=118.3) sim_rate=1183 (inst/sec) elapsed = 0:9:10:01 / Sat Apr 14 21:17:49 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39114986 (ipc=118.4) sim_rate=1180 (inst/sec) elapsed = 0:9:12:06 / Sat Apr 14 21:19:54 2018
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39161240 (ipc=118.3) sim_rate=1177 (inst/sec) elapsed = 0:9:14:10 / Sat Apr 14 21:21:58 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39214743 (ipc=118.3) sim_rate=1174 (inst/sec) elapsed = 0:9:16:16 / Sat Apr 14 21:24:04 2018
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39261214 (ipc=118.3) sim_rate=1172 (inst/sec) elapsed = 0:9:18:18 / Sat Apr 14 21:26:06 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39312892 (ipc=118.2) sim_rate=1169 (inst/sec) elapsed = 0:9:20:23 / Sat Apr 14 21:28:11 2018
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39371211 (ipc=118.2) sim_rate=1166 (inst/sec) elapsed = 0:9:22:28 / Sat Apr 14 21:30:16 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39429636 (ipc=118.2) sim_rate=1164 (inst/sec) elapsed = 0:9:24:31 / Sat Apr 14 21:32:19 2018
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39499276 (ipc=118.3) sim_rate=1161 (inst/sec) elapsed = 0:9:26:35 / Sat Apr 14 21:34:23 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 39565624 (ipc=118.3) sim_rate=1159 (inst/sec) elapsed = 0:9:28:38 / Sat Apr 14 21:36:26 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 39631865 (ipc=118.3) sim_rate=1157 (inst/sec) elapsed = 0:9:30:43 / Sat Apr 14 21:38:31 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 39717463 (ipc=118.4) sim_rate=1155 (inst/sec) elapsed = 0:9:32:42 / Sat Apr 14 21:40:30 2018
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 39783010 (ipc=118.4) sim_rate=1153 (inst/sec) elapsed = 0:9:34:47 / Sat Apr 14 21:42:35 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 39854685 (ipc=118.4) sim_rate=1151 (inst/sec) elapsed = 0:9:36:54 / Sat Apr 14 21:44:42 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 39910127 (ipc=118.4) sim_rate=1148 (inst/sec) elapsed = 0:9:39:01 / Sat Apr 14 21:46:49 2018
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 39963656 (ipc=118.4) sim_rate=1146 (inst/sec) elapsed = 0:9:41:09 / Sat Apr 14 21:48:57 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40010744 (ipc=118.4) sim_rate=1143 (inst/sec) elapsed = 0:9:43:15 / Sat Apr 14 21:51:03 2018
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40061822 (ipc=118.4) sim_rate=1140 (inst/sec) elapsed = 0:9:45:18 / Sat Apr 14 21:53:06 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40111925 (ipc=118.3) sim_rate=1138 (inst/sec) elapsed = 0:9:47:20 / Sat Apr 14 21:55:08 2018
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40185987 (ipc=118.4) sim_rate=1136 (inst/sec) elapsed = 0:9:49:12 / Sat Apr 14 21:57:00 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40263655 (ipc=118.4) sim_rate=1135 (inst/sec) elapsed = 0:9:51:00 / Sat Apr 14 21:58:48 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40339670 (ipc=118.5) sim_rate=1134 (inst/sec) elapsed = 0:9:52:48 / Sat Apr 14 22:00:36 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40416531 (ipc=118.5) sim_rate=1132 (inst/sec) elapsed = 0:9:54:36 / Sat Apr 14 22:02:24 2018
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40481205 (ipc=118.5) sim_rate=1131 (inst/sec) elapsed = 0:9:56:24 / Sat Apr 14 22:04:12 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 40545768 (ipc=118.6) sim_rate=1129 (inst/sec) elapsed = 0:9:58:15 / Sat Apr 14 22:06:03 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40594328 (ipc=118.5) sim_rate=1126 (inst/sec) elapsed = 0:10:00:24 / Sat Apr 14 22:08:12 2018
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 40649764 (ipc=118.5) sim_rate=1124 (inst/sec) elapsed = 0:10:02:34 / Sat Apr 14 22:10:22 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 40693863 (ipc=118.5) sim_rate=1121 (inst/sec) elapsed = 0:10:04:45 / Sat Apr 14 22:12:33 2018
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 40737471 (ipc=118.4) sim_rate=1118 (inst/sec) elapsed = 0:10:06:56 / Sat Apr 14 22:14:44 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 40799325 (ipc=118.4) sim_rate=1116 (inst/sec) elapsed = 0:10:09:08 / Sat Apr 14 22:16:56 2018
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 40852589 (ipc=118.4) sim_rate=1113 (inst/sec) elapsed = 0:10:11:20 / Sat Apr 14 22:19:08 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(5,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 40921579 (ipc=118.4) sim_rate=1111 (inst/sec) elapsed = 0:10:13:32 / Sat Apr 14 22:21:20 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 40998892 (ipc=118.5) sim_rate=1109 (inst/sec) elapsed = 0:10:15:44 / Sat Apr 14 22:23:32 2018
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41070840 (ipc=118.5) sim_rate=1107 (inst/sec) elapsed = 0:10:17:57 / Sat Apr 14 22:25:45 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41149975 (ipc=118.6) sim_rate=1105 (inst/sec) elapsed = 0:10:20:09 / Sat Apr 14 22:27:57 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41205430 (ipc=118.6) sim_rate=1103 (inst/sec) elapsed = 0:10:22:21 / Sat Apr 14 22:30:09 2018
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41270500 (ipc=118.6) sim_rate=1101 (inst/sec) elapsed = 0:10:24:33 / Sat Apr 14 22:32:21 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41326595 (ipc=118.6) sim_rate=1098 (inst/sec) elapsed = 0:10:26:47 / Sat Apr 14 22:34:35 2018
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41380981 (ipc=118.6) sim_rate=1096 (inst/sec) elapsed = 0:10:29:00 / Sat Apr 14 22:36:48 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41432737 (ipc=118.5) sim_rate=1093 (inst/sec) elapsed = 0:10:31:13 / Sat Apr 14 22:39:01 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(3,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41483243 (ipc=118.5) sim_rate=1091 (inst/sec) elapsed = 0:10:33:26 / Sat Apr 14 22:41:14 2018
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 41523906 (ipc=118.5) sim_rate=1088 (inst/sec) elapsed = 0:10:35:39 / Sat Apr 14 22:43:27 2018
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41579443 (ipc=118.5) sim_rate=1086 (inst/sec) elapsed = 0:10:37:52 / Sat Apr 14 22:45:40 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 41630911 (ipc=118.4) sim_rate=1083 (inst/sec) elapsed = 0:10:40:06 / Sat Apr 14 22:47:54 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 41698615 (ipc=118.5) sim_rate=1081 (inst/sec) elapsed = 0:10:42:20 / Sat Apr 14 22:50:08 2018
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 41773079 (ipc=118.5) sim_rate=1080 (inst/sec) elapsed = 0:10:44:35 / Sat Apr 14 22:52:23 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(4,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 41845410 (ipc=118.5) sim_rate=1078 (inst/sec) elapsed = 0:10:46:50 / Sat Apr 14 22:54:38 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 41931653 (ipc=118.6) sim_rate=1076 (inst/sec) elapsed = 0:10:49:05 / Sat Apr 14 22:56:53 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42020380 (ipc=118.7) sim_rate=1075 (inst/sec) elapsed = 0:10:51:20 / Sat Apr 14 22:59:08 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42092604 (ipc=118.7) sim_rate=1073 (inst/sec) elapsed = 0:10:53:36 / Sat Apr 14 23:01:24 2018
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42152290 (ipc=118.7) sim_rate=1071 (inst/sec) elapsed = 0:10:55:52 / Sat Apr 14 23:03:40 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42213323 (ipc=118.7) sim_rate=1069 (inst/sec) elapsed = 0:10:58:08 / Sat Apr 14 23:05:56 2018
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42267383 (ipc=118.7) sim_rate=1066 (inst/sec) elapsed = 0:11:00:25 / Sat Apr 14 23:08:13 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42310696 (ipc=118.7) sim_rate=1064 (inst/sec) elapsed = 0:11:02:41 / Sat Apr 14 23:10:29 2018
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42353348 (ipc=118.6) sim_rate=1061 (inst/sec) elapsed = 0:11:04:58 / Sat Apr 14 23:12:46 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42396250 (ipc=118.6) sim_rate=1059 (inst/sec) elapsed = 0:11:07:14 / Sat Apr 14 23:15:02 2018
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42449233 (ipc=118.6) sim_rate=1056 (inst/sec) elapsed = 0:11:09:31 / Sat Apr 14 23:17:19 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42507078 (ipc=118.6) sim_rate=1054 (inst/sec) elapsed = 0:11:11:48 / Sat Apr 14 23:19:36 2018
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 42571565 (ipc=118.6) sim_rate=1052 (inst/sec) elapsed = 0:11:14:05 / Sat Apr 14 23:21:53 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 42652886 (ipc=118.6) sim_rate=1051 (inst/sec) elapsed = 0:11:16:22 / Sat Apr 14 23:24:10 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 42741140 (ipc=118.7) sim_rate=1049 (inst/sec) elapsed = 0:11:18:39 / Sat Apr 14 23:26:27 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 42833490 (ipc=118.8) sim_rate=1048 (inst/sec) elapsed = 0:11:20:58 / Sat Apr 14 23:28:46 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 42894761 (ipc=118.8) sim_rate=1046 (inst/sec) elapsed = 0:11:23:16 / Sat Apr 14 23:31:04 2018
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 42963805 (ipc=118.8) sim_rate=1044 (inst/sec) elapsed = 0:11:25:35 / Sat Apr 14 23:33:23 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43015213 (ipc=118.8) sim_rate=1042 (inst/sec) elapsed = 0:11:27:53 / Sat Apr 14 23:35:41 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43066644 (ipc=118.8) sim_rate=1039 (inst/sec) elapsed = 0:11:30:11 / Sat Apr 14 23:37:59 2018
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43108656 (ipc=118.8) sim_rate=1037 (inst/sec) elapsed = 0:11:32:30 / Sat Apr 14 23:40:18 2018
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43159758 (ipc=118.7) sim_rate=1035 (inst/sec) elapsed = 0:11:34:49 / Sat Apr 14 23:42:37 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43205232 (ipc=118.7) sim_rate=1032 (inst/sec) elapsed = 0:11:37:08 / Sat Apr 14 23:44:56 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43265292 (ipc=118.7) sim_rate=1030 (inst/sec) elapsed = 0:11:39:26 / Sat Apr 14 23:47:14 2018
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43330453 (ipc=118.7) sim_rate=1029 (inst/sec) elapsed = 0:11:41:45 / Sat Apr 14 23:49:33 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43392781 (ipc=118.7) sim_rate=1027 (inst/sec) elapsed = 0:11:44:05 / Sat Apr 14 23:51:53 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43472974 (ipc=118.8) sim_rate=1025 (inst/sec) elapsed = 0:11:46:26 / Sat Apr 14 23:54:14 2018
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 43551441 (ipc=118.8) sim_rate=1024 (inst/sec) elapsed = 0:11:48:46 / Sat Apr 14 23:56:34 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 43612715 (ipc=118.8) sim_rate=1022 (inst/sec) elapsed = 0:11:51:07 / Sat Apr 14 23:58:55 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 43694655 (ipc=118.9) sim_rate=1020 (inst/sec) elapsed = 0:11:53:28 / Sun Apr 15 00:01:16 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(6,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 43764767 (ipc=118.9) sim_rate=1019 (inst/sec) elapsed = 0:11:55:48 / Sun Apr 15 00:03:36 2018
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 43837300 (ipc=119.0) sim_rate=1017 (inst/sec) elapsed = 0:11:58:10 / Sun Apr 15 00:05:58 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 43895605 (ipc=119.0) sim_rate=1015 (inst/sec) elapsed = 0:12:00:33 / Sun Apr 15 00:08:21 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 43958141 (ipc=119.0) sim_rate=1013 (inst/sec) elapsed = 0:12:02:54 / Sun Apr 15 00:10:42 2018
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44021133 (ipc=119.0) sim_rate=1011 (inst/sec) elapsed = 0:12:05:15 / Sun Apr 15 00:13:03 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44081510 (ipc=119.0) sim_rate=1009 (inst/sec) elapsed = 0:12:07:37 / Sun Apr 15 00:15:25 2018
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44138814 (ipc=119.0) sim_rate=1007 (inst/sec) elapsed = 0:12:09:59 / Sun Apr 15 00:17:47 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44203232 (ipc=119.0) sim_rate=1005 (inst/sec) elapsed = 0:12:12:21 / Sun Apr 15 00:20:09 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44259022 (ipc=119.0) sim_rate=1003 (inst/sec) elapsed = 0:12:14:44 / Sun Apr 15 00:22:32 2018
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44315709 (ipc=119.0) sim_rate=1002 (inst/sec) elapsed = 0:12:17:06 / Sun Apr 15 00:24:54 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44379371 (ipc=119.0) sim_rate=1000 (inst/sec) elapsed = 0:12:19:29 / Sun Apr 15 00:27:17 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44455375 (ipc=119.0) sim_rate=998 (inst/sec) elapsed = 0:12:21:52 / Sun Apr 15 00:29:40 2018
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44526407 (ipc=119.1) sim_rate=997 (inst/sec) elapsed = 0:12:24:15 / Sun Apr 15 00:32:03 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 44598367 (ipc=119.1) sim_rate=995 (inst/sec) elapsed = 0:12:26:39 / Sun Apr 15 00:34:27 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 44664906 (ipc=119.1) sim_rate=993 (inst/sec) elapsed = 0:12:29:02 / Sun Apr 15 00:36:50 2018
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 44748246 (ipc=119.2) sim_rate=992 (inst/sec) elapsed = 0:12:31:26 / Sun Apr 15 00:39:14 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 44813935 (ipc=119.2) sim_rate=990 (inst/sec) elapsed = 0:12:33:51 / Sun Apr 15 00:41:39 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 44880779 (ipc=119.2) sim_rate=989 (inst/sec) elapsed = 0:12:36:15 / Sun Apr 15 00:44:03 2018
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 44941411 (ipc=119.2) sim_rate=987 (inst/sec) elapsed = 0:12:38:39 / Sun Apr 15 00:46:27 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 44996278 (ipc=119.2) sim_rate=985 (inst/sec) elapsed = 0:12:41:03 / Sun Apr 15 00:48:51 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45050424 (ipc=119.2) sim_rate=983 (inst/sec) elapsed = 0:12:43:28 / Sun Apr 15 00:51:16 2018
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45097254 (ipc=119.1) sim_rate=981 (inst/sec) elapsed = 0:12:45:52 / Sun Apr 15 00:53:40 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45158652 (ipc=119.2) sim_rate=979 (inst/sec) elapsed = 0:12:48:17 / Sun Apr 15 00:56:05 2018
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 45226637 (ipc=119.2) sim_rate=978 (inst/sec) elapsed = 0:12:50:42 / Sun Apr 15 00:58:30 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45295678 (ipc=119.2) sim_rate=976 (inst/sec) elapsed = 0:12:53:07 / Sun Apr 15 01:00:55 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45371777 (ipc=119.2) sim_rate=975 (inst/sec) elapsed = 0:12:55:33 / Sun Apr 15 01:03:21 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45445559 (ipc=119.3) sim_rate=973 (inst/sec) elapsed = 0:12:58:00 / Sun Apr 15 01:05:48 2018
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45510581 (ipc=119.3) sim_rate=971 (inst/sec) elapsed = 0:13:00:27 / Sun Apr 15 01:08:15 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45576055 (ipc=119.3) sim_rate=970 (inst/sec) elapsed = 0:13:02:52 / Sun Apr 15 01:10:40 2018
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 45635710 (ipc=119.3) sim_rate=968 (inst/sec) elapsed = 0:13:05:19 / Sun Apr 15 01:13:07 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 45689211 (ipc=119.3) sim_rate=966 (inst/sec) elapsed = 0:13:07:46 / Sun Apr 15 01:15:34 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 45739971 (ipc=119.3) sim_rate=964 (inst/sec) elapsed = 0:13:10:13 / Sun Apr 15 01:18:01 2018
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 45801449 (ipc=119.3) sim_rate=962 (inst/sec) elapsed = 0:13:12:42 / Sun Apr 15 01:20:30 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 45871036 (ipc=119.3) sim_rate=961 (inst/sec) elapsed = 0:13:15:10 / Sun Apr 15 01:22:58 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 45942193 (ipc=119.3) sim_rate=959 (inst/sec) elapsed = 0:13:17:37 / Sun Apr 15 01:25:25 2018
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46023676 (ipc=119.4) sim_rate=958 (inst/sec) elapsed = 0:13:20:04 / Sun Apr 15 01:27:52 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46092899 (ipc=119.4) sim_rate=957 (inst/sec) elapsed = 0:13:22:31 / Sun Apr 15 01:30:19 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46161423 (ipc=119.4) sim_rate=955 (inst/sec) elapsed = 0:13:24:59 / Sun Apr 15 01:32:47 2018
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46230768 (ipc=119.5) sim_rate=954 (inst/sec) elapsed = 0:13:27:26 / Sun Apr 15 01:35:14 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 46293791 (ipc=119.5) sim_rate=952 (inst/sec) elapsed = 0:13:29:54 / Sun Apr 15 01:37:42 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46348225 (ipc=119.5) sim_rate=950 (inst/sec) elapsed = 0:13:32:21 / Sun Apr 15 01:40:09 2018
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 46406704 (ipc=119.5) sim_rate=949 (inst/sec) elapsed = 0:13:34:50 / Sun Apr 15 01:42:38 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46453458 (ipc=119.4) sim_rate=947 (inst/sec) elapsed = 0:13:37:19 / Sun Apr 15 01:45:07 2018
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 46513914 (ipc=119.4) sim_rate=945 (inst/sec) elapsed = 0:13:39:48 / Sun Apr 15 01:47:36 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 46592114 (ipc=119.5) sim_rate=944 (inst/sec) elapsed = 0:13:42:17 / Sun Apr 15 01:50:05 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(2,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 46670121 (ipc=119.5) sim_rate=943 (inst/sec) elapsed = 0:13:44:47 / Sun Apr 15 01:52:35 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 46751733 (ipc=119.6) sim_rate=941 (inst/sec) elapsed = 0:13:47:17 / Sun Apr 15 01:55:05 2018
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 46811074 (ipc=119.6) sim_rate=940 (inst/sec) elapsed = 0:13:49:47 / Sun Apr 15 01:57:35 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 46871690 (ipc=119.6) sim_rate=938 (inst/sec) elapsed = 0:13:52:17 / Sun Apr 15 02:00:05 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 46935109 (ipc=119.6) sim_rate=937 (inst/sec) elapsed = 0:13:54:47 / Sun Apr 15 02:02:35 2018
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 46999523 (ipc=119.6) sim_rate=935 (inst/sec) elapsed = 0:13:57:16 / Sun Apr 15 02:05:04 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47054857 (ipc=119.6) sim_rate=933 (inst/sec) elapsed = 0:13:59:46 / Sun Apr 15 02:07:34 2018
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47103975 (ipc=119.6) sim_rate=932 (inst/sec) elapsed = 0:14:02:18 / Sun Apr 15 02:10:06 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47147789 (ipc=119.5) sim_rate=930 (inst/sec) elapsed = 0:14:04:48 / Sun Apr 15 02:12:36 2018
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47192616 (ipc=119.5) sim_rate=928 (inst/sec) elapsed = 0:14:07:19 / Sun Apr 15 02:15:07 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(2,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47247684 (ipc=119.5) sim_rate=926 (inst/sec) elapsed = 0:14:09:49 / Sun Apr 15 02:17:37 2018
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47315535 (ipc=119.5) sim_rate=925 (inst/sec) elapsed = 0:14:12:19 / Sun Apr 15 02:20:07 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47392784 (ipc=119.5) sim_rate=924 (inst/sec) elapsed = 0:14:14:47 / Sun Apr 15 02:22:35 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 47460952 (ipc=119.5) sim_rate=922 (inst/sec) elapsed = 0:14:17:15 / Sun Apr 15 02:25:03 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47528586 (ipc=119.6) sim_rate=921 (inst/sec) elapsed = 0:14:19:45 / Sun Apr 15 02:27:33 2018
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 47598609 (ipc=119.6) sim_rate=920 (inst/sec) elapsed = 0:14:21:47 / Sun Apr 15 02:29:35 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 47669091 (ipc=119.6) sim_rate=919 (inst/sec) elapsed = 0:14:23:49 / Sun Apr 15 02:31:37 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 47722396 (ipc=119.6) sim_rate=918 (inst/sec) elapsed = 0:14:25:53 / Sun Apr 15 02:33:41 2018
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 47772446 (ipc=119.6) sim_rate=917 (inst/sec) elapsed = 0:14:27:57 / Sun Apr 15 02:35:45 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 47828421 (ipc=119.6) sim_rate=916 (inst/sec) elapsed = 0:14:29:59 / Sun Apr 15 02:37:47 2018
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 47869674 (ipc=119.5) sim_rate=914 (inst/sec) elapsed = 0:14:32:01 / Sun Apr 15 02:39:49 2018
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 47911922 (ipc=119.5) sim_rate=913 (inst/sec) elapsed = 0:14:34:04 / Sun Apr 15 02:41:52 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 47958831 (ipc=119.4) sim_rate=912 (inst/sec) elapsed = 0:14:36:06 / Sun Apr 15 02:43:54 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48015030 (ipc=119.4) sim_rate=911 (inst/sec) elapsed = 0:14:38:09 / Sun Apr 15 02:45:57 2018
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48082955 (ipc=119.5) sim_rate=910 (inst/sec) elapsed = 0:14:40:12 / Sun Apr 15 02:48:00 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48144320 (ipc=119.5) sim_rate=909 (inst/sec) elapsed = 0:14:42:16 / Sun Apr 15 02:50:04 2018
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48194901 (ipc=119.4) sim_rate=908 (inst/sec) elapsed = 0:14:44:20 / Sun Apr 15 02:52:08 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48245995 (ipc=119.4) sim_rate=907 (inst/sec) elapsed = 0:14:46:24 / Sun Apr 15 02:54:12 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48316359 (ipc=119.4) sim_rate=906 (inst/sec) elapsed = 0:14:48:28 / Sun Apr 15 02:56:16 2018
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48386241 (ipc=119.5) sim_rate=905 (inst/sec) elapsed = 0:14:50:33 / Sun Apr 15 02:58:21 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48433085 (ipc=119.4) sim_rate=904 (inst/sec) elapsed = 0:14:52:37 / Sun Apr 15 03:00:25 2018
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 48488677 (ipc=119.4) sim_rate=903 (inst/sec) elapsed = 0:14:54:41 / Sun Apr 15 03:02:29 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(8,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48539237 (ipc=119.4) sim_rate=902 (inst/sec) elapsed = 0:14:56:46 / Sun Apr 15 03:04:34 2018
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 48589423 (ipc=119.4) sim_rate=900 (inst/sec) elapsed = 0:14:58:52 / Sun Apr 15 03:06:40 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 48635891 (ipc=119.4) sim_rate=899 (inst/sec) elapsed = 0:15:00:57 / Sun Apr 15 03:08:45 2018
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 48683117 (ipc=119.3) sim_rate=898 (inst/sec) elapsed = 0:15:03:01 / Sun Apr 15 03:10:49 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 48722509 (ipc=119.3) sim_rate=897 (inst/sec) elapsed = 0:15:05:10 / Sun Apr 15 03:12:58 2018
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 48766997 (ipc=119.2) sim_rate=895 (inst/sec) elapsed = 0:15:07:34 / Sun Apr 15 03:15:22 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 48812974 (ipc=119.2) sim_rate=894 (inst/sec) elapsed = 0:15:09:52 / Sun Apr 15 03:17:40 2018
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 48867900 (ipc=119.2) sim_rate=892 (inst/sec) elapsed = 0:15:12:24 / Sun Apr 15 03:20:12 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 48922479 (ipc=119.2) sim_rate=891 (inst/sec) elapsed = 0:15:14:56 / Sun Apr 15 03:22:44 2018
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 48978417 (ipc=119.2) sim_rate=889 (inst/sec) elapsed = 0:15:17:28 / Sun Apr 15 03:25:16 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49025302 (ipc=119.1) sim_rate=888 (inst/sec) elapsed = 0:15:19:53 / Sun Apr 15 03:27:41 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49090996 (ipc=119.2) sim_rate=887 (inst/sec) elapsed = 0:15:21:59 / Sun Apr 15 03:29:47 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49144700 (ipc=119.1) sim_rate=886 (inst/sec) elapsed = 0:15:24:27 / Sun Apr 15 03:32:15 2018
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49195868 (ipc=119.1) sim_rate=884 (inst/sec) elapsed = 0:15:27:01 / Sun Apr 15 03:34:49 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49236034 (ipc=119.1) sim_rate=882 (inst/sec) elapsed = 0:15:29:25 / Sun Apr 15 03:37:13 2018
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49287607 (ipc=119.1) sim_rate=881 (inst/sec) elapsed = 0:15:31:57 / Sun Apr 15 03:39:45 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49328409 (ipc=119.0) sim_rate=879 (inst/sec) elapsed = 0:15:34:31 / Sun Apr 15 03:42:19 2018
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 49372173 (ipc=119.0) sim_rate=878 (inst/sec) elapsed = 0:15:37:01 / Sun Apr 15 03:44:49 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49417523 (ipc=118.9) sim_rate=876 (inst/sec) elapsed = 0:15:39:25 / Sun Apr 15 03:47:13 2018
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 49467043 (ipc=118.9) sim_rate=875 (inst/sec) elapsed = 0:15:42:02 / Sun Apr 15 03:49:50 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49510107 (ipc=118.9) sim_rate=873 (inst/sec) elapsed = 0:15:44:40 / Sun Apr 15 03:52:28 2018
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 49543259 (ipc=118.8) sim_rate=871 (inst/sec) elapsed = 0:15:47:16 / Sun Apr 15 03:55:04 2018
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49596009 (ipc=118.8) sim_rate=870 (inst/sec) elapsed = 0:15:49:53 / Sun Apr 15 03:57:41 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 49633741 (ipc=118.7) sim_rate=868 (inst/sec) elapsed = 0:15:52:30 / Sun Apr 15 04:00:18 2018
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 49686795 (ipc=118.7) sim_rate=867 (inst/sec) elapsed = 0:15:55:08 / Sun Apr 15 04:02:56 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 49749537 (ipc=118.7) sim_rate=865 (inst/sec) elapsed = 0:15:57:46 / Sun Apr 15 04:05:34 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 49810155 (ipc=118.7) sim_rate=864 (inst/sec) elapsed = 0:16:00:08 / Sun Apr 15 04:07:56 2018
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 49852379 (ipc=118.7) sim_rate=863 (inst/sec) elapsed = 0:16:02:18 / Sun Apr 15 04:10:06 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 49902501 (ipc=118.7) sim_rate=861 (inst/sec) elapsed = 0:16:04:53 / Sun Apr 15 04:12:41 2018
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 49951429 (ipc=118.6) sim_rate=860 (inst/sec) elapsed = 0:16:07:29 / Sun Apr 15 04:15:17 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 49997391 (ipc=118.6) sim_rate=859 (inst/sec) elapsed = 0:16:10:04 / Sun Apr 15 04:17:52 2018
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50036531 (ipc=118.6) sim_rate=857 (inst/sec) elapsed = 0:16:12:40 / Sun Apr 15 04:20:28 2018
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50074645 (ipc=118.5) sim_rate=855 (inst/sec) elapsed = 0:16:15:16 / Sun Apr 15 04:23:04 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50114151 (ipc=118.5) sim_rate=854 (inst/sec) elapsed = 0:16:17:51 / Sun Apr 15 04:25:39 2018
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50154285 (ipc=118.4) sim_rate=852 (inst/sec) elapsed = 0:16:20:27 / Sun Apr 15 04:28:15 2018
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50195133 (ipc=118.4) sim_rate=851 (inst/sec) elapsed = 0:16:23:02 / Sun Apr 15 04:30:50 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50238659 (ipc=118.3) sim_rate=849 (inst/sec) elapsed = 0:16:25:38 / Sun Apr 15 04:33:26 2018
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50281883 (ipc=118.3) sim_rate=848 (inst/sec) elapsed = 0:16:28:07 / Sun Apr 15 04:35:55 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50323507 (ipc=118.3) sim_rate=846 (inst/sec) elapsed = 0:16:30:16 / Sun Apr 15 04:38:04 2018
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50368933 (ipc=118.2) sim_rate=845 (inst/sec) elapsed = 0:16:32:26 / Sun Apr 15 04:40:14 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50418755 (ipc=118.2) sim_rate=844 (inst/sec) elapsed = 0:16:35:04 / Sun Apr 15 04:42:52 2018
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50467833 (ipc=118.2) sim_rate=843 (inst/sec) elapsed = 0:16:37:43 / Sun Apr 15 04:45:31 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50502329 (ipc=118.1) sim_rate=841 (inst/sec) elapsed = 0:16:40:23 / Sun Apr 15 04:48:11 2018
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 50549403 (ipc=118.1) sim_rate=839 (inst/sec) elapsed = 0:16:43:02 / Sun Apr 15 04:50:50 2018
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50583095 (ipc=118.0) sim_rate=838 (inst/sec) elapsed = 0:16:45:38 / Sun Apr 15 04:53:26 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 50630429 (ipc=118.0) sim_rate=836 (inst/sec) elapsed = 0:16:48:16 / Sun Apr 15 04:56:04 2018
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 50673729 (ipc=118.0) sim_rate=835 (inst/sec) elapsed = 0:16:50:52 / Sun Apr 15 04:58:40 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 50708129 (ipc=117.9) sim_rate=834 (inst/sec) elapsed = 0:16:53:20 / Sun Apr 15 05:01:08 2018
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 50739591 (ipc=117.9) sim_rate=832 (inst/sec) elapsed = 0:16:55:57 / Sun Apr 15 05:03:45 2018
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 50791875 (ipc=117.8) sim_rate=831 (inst/sec) elapsed = 0:16:58:34 / Sun Apr 15 05:06:22 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 50839141 (ipc=117.8) sim_rate=829 (inst/sec) elapsed = 0:17:01:14 / Sun Apr 15 05:09:02 2018
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 50876487 (ipc=117.8) sim_rate=828 (inst/sec) elapsed = 0:17:03:54 / Sun Apr 15 05:11:42 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 50916421 (ipc=117.7) sim_rate=826 (inst/sec) elapsed = 0:17:06:35 / Sun Apr 15 05:14:23 2018
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 50952791 (ipc=117.7) sim_rate=825 (inst/sec) elapsed = 0:17:09:16 / Sun Apr 15 05:17:04 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51000139 (ipc=117.6) sim_rate=823 (inst/sec) elapsed = 0:17:11:56 / Sun Apr 15 05:19:44 2018
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51049199 (ipc=117.6) sim_rate=822 (inst/sec) elapsed = 0:17:14:38 / Sun Apr 15 05:22:26 2018
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51090363 (ipc=117.6) sim_rate=820 (inst/sec) elapsed = 0:17:17:18 / Sun Apr 15 05:25:06 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51127775 (ipc=117.5) sim_rate=819 (inst/sec) elapsed = 0:17:20:00 / Sun Apr 15 05:27:48 2018
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51168349 (ipc=117.5) sim_rate=817 (inst/sec) elapsed = 0:17:22:41 / Sun Apr 15 05:30:29 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(1,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51202953 (ipc=117.4) sim_rate=816 (inst/sec) elapsed = 0:17:25:22 / Sun Apr 15 05:33:10 2018
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51242411 (ipc=117.4) sim_rate=814 (inst/sec) elapsed = 0:17:28:02 / Sun Apr 15 05:35:50 2018
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51281327 (ipc=117.3) sim_rate=813 (inst/sec) elapsed = 0:17:30:43 / Sun Apr 15 05:38:31 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(3,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51328207 (ipc=117.3) sim_rate=812 (inst/sec) elapsed = 0:17:33:25 / Sun Apr 15 05:41:13 2018
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51363791 (ipc=117.3) sim_rate=810 (inst/sec) elapsed = 0:17:36:06 / Sun Apr 15 05:43:54 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51392505 (ipc=117.2) sim_rate=808 (inst/sec) elapsed = 0:17:38:47 / Sun Apr 15 05:46:35 2018
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51431163 (ipc=117.2) sim_rate=807 (inst/sec) elapsed = 0:17:41:28 / Sun Apr 15 05:49:16 2018
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51469163 (ipc=117.1) sim_rate=806 (inst/sec) elapsed = 0:17:44:09 / Sun Apr 15 05:51:57 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51517525 (ipc=117.1) sim_rate=804 (inst/sec) elapsed = 0:17:46:51 / Sun Apr 15 05:54:39 2018
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 51555517 (ipc=117.0) sim_rate=803 (inst/sec) elapsed = 0:17:49:32 / Sun Apr 15 05:57:20 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51595163 (ipc=117.0) sim_rate=802 (inst/sec) elapsed = 0:17:52:11 / Sun Apr 15 05:59:59 2018
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 51627687 (ipc=116.9) sim_rate=800 (inst/sec) elapsed = 0:17:54:52 / Sun Apr 15 06:02:40 2018
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51668481 (ipc=116.9) sim_rate=799 (inst/sec) elapsed = 0:17:57:11 / Sun Apr 15 06:04:59 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 51719399 (ipc=116.9) sim_rate=798 (inst/sec) elapsed = 0:17:59:45 / Sun Apr 15 06:07:33 2018
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 51759745 (ipc=116.8) sim_rate=797 (inst/sec) elapsed = 0:18:02:11 / Sun Apr 15 06:09:59 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 51798147 (ipc=116.8) sim_rate=795 (inst/sec) elapsed = 0:18:04:52 / Sun Apr 15 06:12:40 2018
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 51842319 (ipc=116.8) sim_rate=794 (inst/sec) elapsed = 0:18:07:33 / Sun Apr 15 06:15:21 2018
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 51879165 (ipc=116.7) sim_rate=793 (inst/sec) elapsed = 0:18:10:14 / Sun Apr 15 06:18:02 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 51920633 (ipc=116.7) sim_rate=791 (inst/sec) elapsed = 0:18:12:56 / Sun Apr 15 06:20:44 2018
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 51959127 (ipc=116.6) sim_rate=790 (inst/sec) elapsed = 0:18:15:37 / Sun Apr 15 06:23:25 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52003473 (ipc=116.6) sim_rate=789 (inst/sec) elapsed = 0:18:18:18 / Sun Apr 15 06:26:06 2018
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52036161 (ipc=116.5) sim_rate=787 (inst/sec) elapsed = 0:18:21:00 / Sun Apr 15 06:28:48 2018
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52075963 (ipc=116.5) sim_rate=786 (inst/sec) elapsed = 0:18:23:41 / Sun Apr 15 06:31:29 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52108361 (ipc=116.4) sim_rate=784 (inst/sec) elapsed = 0:18:26:23 / Sun Apr 15 06:34:11 2018
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52154257 (ipc=116.4) sim_rate=783 (inst/sec) elapsed = 0:18:29:05 / Sun Apr 15 06:36:53 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52190755 (ipc=116.4) sim_rate=782 (inst/sec) elapsed = 0:18:31:46 / Sun Apr 15 06:39:34 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52231655 (ipc=116.3) sim_rate=781 (inst/sec) elapsed = 0:18:34:27 / Sun Apr 15 06:42:15 2018
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 52268121 (ipc=116.3) sim_rate=779 (inst/sec) elapsed = 0:18:37:10 / Sun Apr 15 06:44:58 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52308691 (ipc=116.2) sim_rate=778 (inst/sec) elapsed = 0:18:39:50 / Sun Apr 15 06:47:38 2018
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 52345243 (ipc=116.2) sim_rate=777 (inst/sec) elapsed = 0:18:42:32 / Sun Apr 15 06:50:20 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52390913 (ipc=116.2) sim_rate=776 (inst/sec) elapsed = 0:18:45:13 / Sun Apr 15 06:53:01 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52427947 (ipc=116.1) sim_rate=774 (inst/sec) elapsed = 0:18:47:57 / Sun Apr 15 06:55:45 2018
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52464183 (ipc=116.1) sim_rate=773 (inst/sec) elapsed = 0:18:50:43 / Sun Apr 15 06:58:31 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52506029 (ipc=116.0) sim_rate=772 (inst/sec) elapsed = 0:18:53:30 / Sun Apr 15 07:01:18 2018
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52543347 (ipc=116.0) sim_rate=770 (inst/sec) elapsed = 0:18:56:17 / Sun Apr 15 07:04:05 2018
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 52577137 (ipc=115.9) sim_rate=769 (inst/sec) elapsed = 0:18:59:03 / Sun Apr 15 07:06:51 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52612033 (ipc=115.9) sim_rate=767 (inst/sec) elapsed = 0:19:01:52 / Sun Apr 15 07:09:40 2018
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 52652749 (ipc=115.8) sim_rate=766 (inst/sec) elapsed = 0:19:04:38 / Sun Apr 15 07:12:26 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52699049 (ipc=115.8) sim_rate=765 (inst/sec) elapsed = 0:19:07:26 / Sun Apr 15 07:15:14 2018
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 52735179 (ipc=115.8) sim_rate=764 (inst/sec) elapsed = 0:19:10:13 / Sun Apr 15 07:18:01 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 52774913 (ipc=115.7) sim_rate=762 (inst/sec) elapsed = 0:19:13:00 / Sun Apr 15 07:20:48 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 52811031 (ipc=115.7) sim_rate=761 (inst/sec) elapsed = 0:19:15:46 / Sun Apr 15 07:23:34 2018
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 52849327 (ipc=115.6) sim_rate=760 (inst/sec) elapsed = 0:19:18:33 / Sun Apr 15 07:26:21 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 52890455 (ipc=115.6) sim_rate=759 (inst/sec) elapsed = 0:19:21:21 / Sun Apr 15 07:29:09 2018
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 52937727 (ipc=115.6) sim_rate=757 (inst/sec) elapsed = 0:19:24:10 / Sun Apr 15 07:31:58 2018
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 52975037 (ipc=115.5) sim_rate=756 (inst/sec) elapsed = 0:19:26:58 / Sun Apr 15 07:34:46 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53015923 (ipc=115.5) sim_rate=755 (inst/sec) elapsed = 0:19:29:45 / Sun Apr 15 07:37:33 2018
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53055641 (ipc=115.5) sim_rate=754 (inst/sec) elapsed = 0:19:32:32 / Sun Apr 15 07:40:20 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53098081 (ipc=115.4) sim_rate=752 (inst/sec) elapsed = 0:19:35:20 / Sun Apr 15 07:43:08 2018
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53134635 (ipc=115.4) sim_rate=751 (inst/sec) elapsed = 0:19:38:07 / Sun Apr 15 07:45:55 2018
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53174543 (ipc=115.3) sim_rate=750 (inst/sec) elapsed = 0:19:40:54 / Sun Apr 15 07:48:42 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53212933 (ipc=115.3) sim_rate=749 (inst/sec) elapsed = 0:19:43:42 / Sun Apr 15 07:51:30 2018
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53250693 (ipc=115.3) sim_rate=748 (inst/sec) elapsed = 0:19:46:30 / Sun Apr 15 07:54:18 2018
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53286687 (ipc=115.2) sim_rate=746 (inst/sec) elapsed = 0:19:49:17 / Sun Apr 15 07:57:05 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53321381 (ipc=115.2) sim_rate=745 (inst/sec) elapsed = 0:19:52:05 / Sun Apr 15 07:59:53 2018
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53362347 (ipc=115.1) sim_rate=744 (inst/sec) elapsed = 0:19:54:53 / Sun Apr 15 08:02:41 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53400703 (ipc=115.1) sim_rate=743 (inst/sec) elapsed = 0:19:57:42 / Sun Apr 15 08:05:30 2018
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53445429 (ipc=115.1) sim_rate=741 (inst/sec) elapsed = 0:20:00:31 / Sun Apr 15 08:08:19 2018
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53481473 (ipc=115.0) sim_rate=740 (inst/sec) elapsed = 0:20:03:21 / Sun Apr 15 08:11:09 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53521155 (ipc=115.0) sim_rate=739 (inst/sec) elapsed = 0:20:06:11 / Sun Apr 15 08:13:59 2018
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 53555469 (ipc=114.9) sim_rate=738 (inst/sec) elapsed = 0:20:09:00 / Sun Apr 15 08:16:48 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53595407 (ipc=114.9) sim_rate=737 (inst/sec) elapsed = 0:20:11:50 / Sun Apr 15 08:19:38 2018
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 53637539 (ipc=114.9) sim_rate=735 (inst/sec) elapsed = 0:20:14:41 / Sun Apr 15 08:22:29 2018
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 53674533 (ipc=114.8) sim_rate=734 (inst/sec) elapsed = 0:20:17:31 / Sun Apr 15 08:25:19 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 53715457 (ipc=114.8) sim_rate=733 (inst/sec) elapsed = 0:20:20:23 / Sun Apr 15 08:28:11 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 53753847 (ipc=114.7) sim_rate=732 (inst/sec) elapsed = 0:20:23:13 / Sun Apr 15 08:31:01 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 53796641 (ipc=114.7) sim_rate=731 (inst/sec) elapsed = 0:20:26:02 / Sun Apr 15 08:33:50 2018
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 53843051 (ipc=114.7) sim_rate=730 (inst/sec) elapsed = 0:20:28:54 / Sun Apr 15 08:36:42 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 53888807 (ipc=114.7) sim_rate=729 (inst/sec) elapsed = 0:20:31:44 / Sun Apr 15 08:39:32 2018
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 53933013 (ipc=114.6) sim_rate=728 (inst/sec) elapsed = 0:20:34:34 / Sun Apr 15 08:42:22 2018
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 53976147 (ipc=114.6) sim_rate=727 (inst/sec) elapsed = 0:20:37:25 / Sun Apr 15 08:45:13 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54014849 (ipc=114.6) sim_rate=725 (inst/sec) elapsed = 0:20:40:16 / Sun Apr 15 08:48:04 2018
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54073079 (ipc=114.6) sim_rate=724 (inst/sec) elapsed = 0:20:43:08 / Sun Apr 15 08:50:56 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54122899 (ipc=114.5) sim_rate=723 (inst/sec) elapsed = 0:20:45:59 / Sun Apr 15 08:53:47 2018
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54170145 (ipc=114.5) sim_rate=722 (inst/sec) elapsed = 0:20:48:49 / Sun Apr 15 08:56:37 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54212107 (ipc=114.5) sim_rate=721 (inst/sec) elapsed = 0:20:51:39 / Sun Apr 15 08:59:27 2018
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54260725 (ipc=114.5) sim_rate=720 (inst/sec) elapsed = 0:20:54:30 / Sun Apr 15 09:02:18 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54314879 (ipc=114.5) sim_rate=719 (inst/sec) elapsed = 0:20:57:19 / Sun Apr 15 09:05:07 2018
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54362863 (ipc=114.4) sim_rate=718 (inst/sec) elapsed = 0:21:00:10 / Sun Apr 15 09:07:58 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54410131 (ipc=114.4) sim_rate=717 (inst/sec) elapsed = 0:21:03:02 / Sun Apr 15 09:10:50 2018
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54461923 (ipc=114.4) sim_rate=717 (inst/sec) elapsed = 0:21:05:53 / Sun Apr 15 09:13:41 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54509031 (ipc=114.4) sim_rate=716 (inst/sec) elapsed = 0:21:08:38 / Sun Apr 15 09:16:26 2018
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 54558016 (ipc=114.4) sim_rate=715 (inst/sec) elapsed = 0:21:11:26 / Sun Apr 15 09:19:14 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54610297 (ipc=114.4) sim_rate=714 (inst/sec) elapsed = 0:21:14:13 / Sun Apr 15 09:22:01 2018
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 54660134 (ipc=114.4) sim_rate=713 (inst/sec) elapsed = 0:21:17:01 / Sun Apr 15 09:24:49 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 54711426 (ipc=114.3) sim_rate=712 (inst/sec) elapsed = 0:21:19:49 / Sun Apr 15 09:27:37 2018
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 54753320 (ipc=114.3) sim_rate=711 (inst/sec) elapsed = 0:21:22:38 / Sun Apr 15 09:30:26 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 54801024 (ipc=114.3) sim_rate=710 (inst/sec) elapsed = 0:21:25:26 / Sun Apr 15 09:33:14 2018
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 54850526 (ipc=114.3) sim_rate=709 (inst/sec) elapsed = 0:21:28:14 / Sun Apr 15 09:36:02 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 54894877 (ipc=114.2) sim_rate=708 (inst/sec) elapsed = 0:21:31:03 / Sun Apr 15 09:38:51 2018
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 54942252 (ipc=114.2) sim_rate=707 (inst/sec) elapsed = 0:21:33:52 / Sun Apr 15 09:41:40 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 54991148 (ipc=114.2) sim_rate=706 (inst/sec) elapsed = 0:21:36:42 / Sun Apr 15 09:44:30 2018
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55031317 (ipc=114.2) sim_rate=705 (inst/sec) elapsed = 0:21:39:30 / Sun Apr 15 09:47:18 2018
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55076618 (ipc=114.1) sim_rate=704 (inst/sec) elapsed = 0:21:42:20 / Sun Apr 15 09:50:08 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(4,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55125715 (ipc=114.1) sim_rate=703 (inst/sec) elapsed = 0:21:45:07 / Sun Apr 15 09:52:55 2018
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55166344 (ipc=114.1) sim_rate=703 (inst/sec) elapsed = 0:21:47:29 / Sun Apr 15 09:55:17 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55208977 (ipc=114.1) sim_rate=702 (inst/sec) elapsed = 0:21:49:51 / Sun Apr 15 09:57:39 2018
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55248854 (ipc=114.0) sim_rate=701 (inst/sec) elapsed = 0:21:52:13 / Sun Apr 15 10:00:01 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55298256 (ipc=114.0) sim_rate=701 (inst/sec) elapsed = 0:21:54:37 / Sun Apr 15 10:02:25 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55343238 (ipc=114.0) sim_rate=700 (inst/sec) elapsed = 0:21:56:59 / Sun Apr 15 10:04:47 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55389649 (ipc=114.0) sim_rate=699 (inst/sec) elapsed = 0:21:59:22 / Sun Apr 15 10:07:10 2018
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55432891 (ipc=113.9) sim_rate=698 (inst/sec) elapsed = 0:22:01:44 / Sun Apr 15 10:09:32 2018
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55475794 (ipc=113.9) sim_rate=698 (inst/sec) elapsed = 0:22:04:06 / Sun Apr 15 10:11:54 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55526838 (ipc=113.9) sim_rate=697 (inst/sec) elapsed = 0:22:06:28 / Sun Apr 15 10:14:16 2018
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 55569213 (ipc=113.9) sim_rate=696 (inst/sec) elapsed = 0:22:08:50 / Sun Apr 15 10:16:38 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55614535 (ipc=113.8) sim_rate=696 (inst/sec) elapsed = 0:22:11:13 / Sun Apr 15 10:19:01 2018
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 55658075 (ipc=113.8) sim_rate=695 (inst/sec) elapsed = 0:22:13:36 / Sun Apr 15 10:21:24 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 55706822 (ipc=113.8) sim_rate=694 (inst/sec) elapsed = 0:22:16:00 / Sun Apr 15 10:23:48 2018
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 55755963 (ipc=113.8) sim_rate=694 (inst/sec) elapsed = 0:22:18:24 / Sun Apr 15 10:26:12 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 55806036 (ipc=113.8) sim_rate=693 (inst/sec) elapsed = 0:22:20:46 / Sun Apr 15 10:28:34 2018
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 55850131 (ipc=113.7) sim_rate=693 (inst/sec) elapsed = 0:22:23:08 / Sun Apr 15 10:30:56 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 55896969 (ipc=113.7) sim_rate=692 (inst/sec) elapsed = 0:22:25:31 / Sun Apr 15 10:33:19 2018
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 55949600 (ipc=113.7) sim_rate=691 (inst/sec) elapsed = 0:22:27:53 / Sun Apr 15 10:35:41 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(6,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 55999177 (ipc=113.7) sim_rate=691 (inst/sec) elapsed = 0:22:30:17 / Sun Apr 15 10:38:05 2018
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56038083 (ipc=113.7) sim_rate=690 (inst/sec) elapsed = 0:22:32:40 / Sun Apr 15 10:40:28 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56080918 (ipc=113.6) sim_rate=689 (inst/sec) elapsed = 0:22:35:03 / Sun Apr 15 10:42:51 2018
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56124434 (ipc=113.6) sim_rate=689 (inst/sec) elapsed = 0:22:37:26 / Sun Apr 15 10:45:14 2018
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56162843 (ipc=113.6) sim_rate=688 (inst/sec) elapsed = 0:22:39:50 / Sun Apr 15 10:47:38 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56202757 (ipc=113.5) sim_rate=687 (inst/sec) elapsed = 0:22:42:23 / Sun Apr 15 10:50:11 2018
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56237630 (ipc=113.5) sim_rate=686 (inst/sec) elapsed = 0:22:44:50 / Sun Apr 15 10:52:38 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56277621 (ipc=113.5) sim_rate=686 (inst/sec) elapsed = 0:22:47:11 / Sun Apr 15 10:54:59 2018
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56314408 (ipc=113.4) sim_rate=685 (inst/sec) elapsed = 0:22:49:33 / Sun Apr 15 10:57:21 2018
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56355694 (ipc=113.4) sim_rate=684 (inst/sec) elapsed = 0:22:52:01 / Sun Apr 15 10:59:49 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56398813 (ipc=113.4) sim_rate=683 (inst/sec) elapsed = 0:22:54:30 / Sun Apr 15 11:02:18 2018
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56432248 (ipc=113.3) sim_rate=682 (inst/sec) elapsed = 0:22:57:16 / Sun Apr 15 11:05:04 2018
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56466335 (ipc=113.3) sim_rate=682 (inst/sec) elapsed = 0:22:59:52 / Sun Apr 15 11:07:40 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56509194 (ipc=113.2) sim_rate=681 (inst/sec) elapsed = 0:23:02:34 / Sun Apr 15 11:10:22 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56550238 (ipc=113.2) sim_rate=680 (inst/sec) elapsed = 0:23:05:15 / Sun Apr 15 11:13:03 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 56594431 (ipc=113.2) sim_rate=679 (inst/sec) elapsed = 0:23:07:57 / Sun Apr 15 11:15:45 2018
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56634186 (ipc=113.2) sim_rate=678 (inst/sec) elapsed = 0:23:10:33 / Sun Apr 15 11:18:21 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 56674416 (ipc=113.1) sim_rate=677 (inst/sec) elapsed = 0:23:13:22 / Sun Apr 15 11:21:10 2018
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 56707294 (ipc=113.1) sim_rate=677 (inst/sec) elapsed = 0:23:15:59 / Sun Apr 15 11:23:47 2018
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56735223 (ipc=113.0) sim_rate=676 (inst/sec) elapsed = 0:23:18:46 / Sun Apr 15 11:26:34 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 56780648 (ipc=113.0) sim_rate=675 (inst/sec) elapsed = 0:23:21:18 / Sun Apr 15 11:29:06 2018
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56820950 (ipc=113.0) sim_rate=674 (inst/sec) elapsed = 0:23:23:53 / Sun Apr 15 11:31:41 2018
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 56851122 (ipc=112.9) sim_rate=673 (inst/sec) elapsed = 0:23:26:33 / Sun Apr 15 11:34:21 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 56881531 (ipc=112.9) sim_rate=672 (inst/sec) elapsed = 0:23:29:14 / Sun Apr 15 11:37:02 2018
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 56911744 (ipc=112.8) sim_rate=671 (inst/sec) elapsed = 0:23:31:56 / Sun Apr 15 11:39:44 2018
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 56944372 (ipc=112.8) sim_rate=670 (inst/sec) elapsed = 0:23:34:45 / Sun Apr 15 11:42:33 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 56978931 (ipc=112.7) sim_rate=669 (inst/sec) elapsed = 0:23:37:37 / Sun Apr 15 11:45:25 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57013738 (ipc=112.7) sim_rate=669 (inst/sec) elapsed = 0:23:40:19 / Sun Apr 15 11:48:07 2018
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57043834 (ipc=112.6) sim_rate=668 (inst/sec) elapsed = 0:23:42:59 / Sun Apr 15 11:50:47 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(3,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57075949 (ipc=112.6) sim_rate=667 (inst/sec) elapsed = 0:23:45:49 / Sun Apr 15 11:53:37 2018
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57110607 (ipc=112.5) sim_rate=666 (inst/sec) elapsed = 0:23:48:42 / Sun Apr 15 11:56:30 2018
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57147086 (ipc=112.5) sim_rate=665 (inst/sec) elapsed = 0:23:51:34 / Sun Apr 15 11:59:22 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57186762 (ipc=112.5) sim_rate=664 (inst/sec) elapsed = 0:23:54:17 / Sun Apr 15 12:02:05 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57223429 (ipc=112.4) sim_rate=663 (inst/sec) elapsed = 0:23:56:44 / Sun Apr 15 12:04:32 2018
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57260565 (ipc=112.4) sim_rate=663 (inst/sec) elapsed = 0:23:59:11 / Sun Apr 15 12:06:59 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57306066 (ipc=112.4) sim_rate=662 (inst/sec) elapsed = 1:0:01:39 / Sun Apr 15 12:09:27 2018
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57345131 (ipc=112.3) sim_rate=661 (inst/sec) elapsed = 1:0:04:08 / Sun Apr 15 12:11:56 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(5,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57373450 (ipc=112.3) sim_rate=661 (inst/sec) elapsed = 1:0:06:37 / Sun Apr 15 12:14:25 2018
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57401755 (ipc=112.2) sim_rate=660 (inst/sec) elapsed = 1:0:09:04 / Sun Apr 15 12:16:52 2018
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57435702 (ipc=112.2) sim_rate=659 (inst/sec) elapsed = 1:0:11:31 / Sun Apr 15 12:19:19 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57478426 (ipc=112.2) sim_rate=658 (inst/sec) elapsed = 1:0:14:00 / Sun Apr 15 12:21:48 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57515130 (ipc=112.1) sim_rate=658 (inst/sec) elapsed = 1:0:16:28 / Sun Apr 15 12:24:16 2018
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57546345 (ipc=112.1) sim_rate=657 (inst/sec) elapsed = 1:0:18:57 / Sun Apr 15 12:26:45 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57576727 (ipc=112.0) sim_rate=656 (inst/sec) elapsed = 1:0:21:24 / Sun Apr 15 12:29:12 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57607182 (ipc=112.0) sim_rate=655 (inst/sec) elapsed = 1:0:23:53 / Sun Apr 15 12:31:41 2018
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 57636591 (ipc=111.9) sim_rate=655 (inst/sec) elapsed = 1:0:26:21 / Sun Apr 15 12:34:09 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 57669298 (ipc=111.9) sim_rate=654 (inst/sec) elapsed = 1:0:28:48 / Sun Apr 15 12:36:36 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57702905 (ipc=111.8) sim_rate=653 (inst/sec) elapsed = 1:0:31:17 / Sun Apr 15 12:39:05 2018
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 57733287 (ipc=111.8) sim_rate=652 (inst/sec) elapsed = 1:0:33:46 / Sun Apr 15 12:41:34 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 57768163 (ipc=111.7) sim_rate=652 (inst/sec) elapsed = 1:0:36:14 / Sun Apr 15 12:44:02 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 57808572 (ipc=111.7) sim_rate=651 (inst/sec) elapsed = 1:0:38:43 / Sun Apr 15 12:46:31 2018
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 57846190 (ipc=111.7) sim_rate=650 (inst/sec) elapsed = 1:0:41:33 / Sun Apr 15 12:49:21 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(2,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 57881508 (ipc=111.6) sim_rate=649 (inst/sec) elapsed = 1:0:44:33 / Sun Apr 15 12:52:21 2018
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 57915689 (ipc=111.6) sim_rate=648 (inst/sec) elapsed = 1:0:47:32 / Sun Apr 15 12:55:20 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 57956500 (ipc=111.6) sim_rate=648 (inst/sec) elapsed = 1:0:50:32 / Sun Apr 15 12:58:20 2018
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 57988611 (ipc=111.5) sim_rate=647 (inst/sec) elapsed = 1:0:53:32 / Sun Apr 15 13:01:20 2018
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58025036 (ipc=111.5) sim_rate=646 (inst/sec) elapsed = 1:0:56:32 / Sun Apr 15 13:04:20 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58059645 (ipc=111.4) sim_rate=645 (inst/sec) elapsed = 1:0:59:32 / Sun Apr 15 13:07:20 2018
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58088682 (ipc=111.4) sim_rate=644 (inst/sec) elapsed = 1:1:02:34 / Sun Apr 15 13:10:22 2018
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58122926 (ipc=111.3) sim_rate=643 (inst/sec) elapsed = 1:1:05:36 / Sun Apr 15 13:13:24 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58155702 (ipc=111.3) sim_rate=642 (inst/sec) elapsed = 1:1:08:37 / Sun Apr 15 13:16:25 2018
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58186723 (ipc=111.3) sim_rate=641 (inst/sec) elapsed = 1:1:11:37 / Sun Apr 15 13:19:25 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58216096 (ipc=111.2) sim_rate=640 (inst/sec) elapsed = 1:1:14:37 / Sun Apr 15 13:22:25 2018
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58243574 (ipc=111.2) sim_rate=639 (inst/sec) elapsed = 1:1:17:37 / Sun Apr 15 13:25:25 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58269389 (ipc=111.1) sim_rate=638 (inst/sec) elapsed = 1:1:20:37 / Sun Apr 15 13:28:25 2018
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58302930 (ipc=111.1) sim_rate=637 (inst/sec) elapsed = 1:1:23:39 / Sun Apr 15 13:31:27 2018
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58330407 (ipc=111.0) sim_rate=636 (inst/sec) elapsed = 1:1:26:39 / Sun Apr 15 13:34:27 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58357938 (ipc=110.9) sim_rate=636 (inst/sec) elapsed = 1:1:29:09 / Sun Apr 15 13:36:57 2018
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58387448 (ipc=110.9) sim_rate=635 (inst/sec) elapsed = 1:1:32:11 / Sun Apr 15 13:39:59 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58415128 (ipc=110.8) sim_rate=634 (inst/sec) elapsed = 1:1:35:13 / Sun Apr 15 13:43:01 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58451374 (ipc=110.8) sim_rate=633 (inst/sec) elapsed = 1:1:38:14 / Sun Apr 15 13:46:02 2018
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58484069 (ipc=110.8) sim_rate=632 (inst/sec) elapsed = 1:1:41:15 / Sun Apr 15 13:49:03 2018
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58513337 (ipc=110.7) sim_rate=631 (inst/sec) elapsed = 1:1:44:16 / Sun Apr 15 13:52:04 2018
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58545700 (ipc=110.7) sim_rate=630 (inst/sec) elapsed = 1:1:47:18 / Sun Apr 15 13:55:06 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58582320 (ipc=110.6) sim_rate=629 (inst/sec) elapsed = 1:1:50:19 / Sun Apr 15 13:58:07 2018
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 58611712 (ipc=110.6) sim_rate=628 (inst/sec) elapsed = 1:1:53:21 / Sun Apr 15 14:01:09 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58637249 (ipc=110.5) sim_rate=627 (inst/sec) elapsed = 1:1:56:22 / Sun Apr 15 14:04:10 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 58676336 (ipc=110.5) sim_rate=627 (inst/sec) elapsed = 1:1:59:24 / Sun Apr 15 14:07:12 2018
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 58713027 (ipc=110.5) sim_rate=626 (inst/sec) elapsed = 1:2:02:27 / Sun Apr 15 14:10:15 2018
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 58739941 (ipc=110.4) sim_rate=625 (inst/sec) elapsed = 1:2:05:30 / Sun Apr 15 14:13:18 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(7,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 58764439 (ipc=110.4) sim_rate=624 (inst/sec) elapsed = 1:2:08:33 / Sun Apr 15 14:16:21 2018
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 58797023 (ipc=110.3) sim_rate=623 (inst/sec) elapsed = 1:2:11:37 / Sun Apr 15 14:19:25 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 58824166 (ipc=110.3) sim_rate=622 (inst/sec) elapsed = 1:2:14:41 / Sun Apr 15 14:22:29 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 58852003 (ipc=110.2) sim_rate=621 (inst/sec) elapsed = 1:2:17:44 / Sun Apr 15 14:25:32 2018
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 58884063 (ipc=110.2) sim_rate=620 (inst/sec) elapsed = 1:2:20:47 / Sun Apr 15 14:28:35 2018
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 58920818 (ipc=110.1) sim_rate=620 (inst/sec) elapsed = 1:2:23:51 / Sun Apr 15 14:31:39 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 58952501 (ipc=110.1) sim_rate=619 (inst/sec) elapsed = 1:2:26:54 / Sun Apr 15 14:34:42 2018
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 58974978 (ipc=110.0) sim_rate=618 (inst/sec) elapsed = 1:2:29:57 / Sun Apr 15 14:37:45 2018
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59007455 (ipc=110.0) sim_rate=617 (inst/sec) elapsed = 1:2:33:01 / Sun Apr 15 14:40:49 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59049397 (ipc=110.0) sim_rate=616 (inst/sec) elapsed = 1:2:36:05 / Sun Apr 15 14:43:53 2018
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59080536 (ipc=109.9) sim_rate=615 (inst/sec) elapsed = 1:2:39:10 / Sun Apr 15 14:46:58 2018
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59103761 (ipc=109.9) sim_rate=614 (inst/sec) elapsed = 1:2:42:14 / Sun Apr 15 14:50:02 2018
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59140491 (ipc=109.8) sim_rate=614 (inst/sec) elapsed = 1:2:45:18 / Sun Apr 15 14:53:06 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59176932 (ipc=109.8) sim_rate=613 (inst/sec) elapsed = 1:2:48:21 / Sun Apr 15 14:56:09 2018
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59206347 (ipc=109.7) sim_rate=612 (inst/sec) elapsed = 1:2:51:25 / Sun Apr 15 14:59:13 2018
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59227274 (ipc=109.7) sim_rate=611 (inst/sec) elapsed = 1:2:54:29 / Sun Apr 15 15:02:17 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59259542 (ipc=109.6) sim_rate=610 (inst/sec) elapsed = 1:2:57:34 / Sun Apr 15 15:05:22 2018
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59293547 (ipc=109.6) sim_rate=609 (inst/sec) elapsed = 1:3:00:36 / Sun Apr 15 15:08:24 2018
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59322836 (ipc=109.6) sim_rate=608 (inst/sec) elapsed = 1:3:03:43 / Sun Apr 15 15:11:31 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59342955 (ipc=109.5) sim_rate=607 (inst/sec) elapsed = 1:3:06:49 / Sun Apr 15 15:14:37 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59366696 (ipc=109.4) sim_rate=607 (inst/sec) elapsed = 1:3:09:57 / Sun Apr 15 15:17:45 2018
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59396138 (ipc=109.4) sim_rate=606 (inst/sec) elapsed = 1:3:13:03 / Sun Apr 15 15:20:51 2018
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59420821 (ipc=109.3) sim_rate=605 (inst/sec) elapsed = 1:3:16:11 / Sun Apr 15 15:23:59 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59448264 (ipc=109.3) sim_rate=604 (inst/sec) elapsed = 1:3:19:19 / Sun Apr 15 15:27:07 2018
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59476128 (ipc=109.2) sim_rate=603 (inst/sec) elapsed = 1:3:22:26 / Sun Apr 15 15:30:14 2018
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59498256 (ipc=109.2) sim_rate=602 (inst/sec) elapsed = 1:3:25:33 / Sun Apr 15 15:33:21 2018
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59522118 (ipc=109.1) sim_rate=601 (inst/sec) elapsed = 1:3:28:40 / Sun Apr 15 15:36:28 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59554242 (ipc=109.1) sim_rate=600 (inst/sec) elapsed = 1:3:31:48 / Sun Apr 15 15:39:36 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59589320 (ipc=109.0) sim_rate=600 (inst/sec) elapsed = 1:3:34:56 / Sun Apr 15 15:42:44 2018
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59616036 (ipc=109.0) sim_rate=599 (inst/sec) elapsed = 1:3:38:05 / Sun Apr 15 15:45:53 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59648987 (ipc=108.9) sim_rate=598 (inst/sec) elapsed = 1:3:41:14 / Sun Apr 15 15:49:02 2018
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 59681463 (ipc=108.9) sim_rate=597 (inst/sec) elapsed = 1:3:44:23 / Sun Apr 15 15:52:11 2018
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 59705345 (ipc=108.9) sim_rate=596 (inst/sec) elapsed = 1:3:47:33 / Sun Apr 15 15:55:21 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 59739150 (ipc=108.8) sim_rate=595 (inst/sec) elapsed = 1:3:50:42 / Sun Apr 15 15:58:30 2018
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 59774576 (ipc=108.8) sim_rate=595 (inst/sec) elapsed = 1:3:53:53 / Sun Apr 15 16:01:41 2018
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 59804671 (ipc=108.7) sim_rate=594 (inst/sec) elapsed = 1:3:57:03 / Sun Apr 15 16:04:51 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 59834618 (ipc=108.7) sim_rate=593 (inst/sec) elapsed = 1:4:00:09 / Sun Apr 15 16:07:57 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 59859168 (ipc=108.6) sim_rate=592 (inst/sec) elapsed = 1:4:03:19 / Sun Apr 15 16:11:07 2018
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 59883398 (ipc=108.6) sim_rate=591 (inst/sec) elapsed = 1:4:06:30 / Sun Apr 15 16:14:18 2018
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 59909493 (ipc=108.5) sim_rate=590 (inst/sec) elapsed = 1:4:09:41 / Sun Apr 15 16:17:29 2018
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 59932637 (ipc=108.5) sim_rate=590 (inst/sec) elapsed = 1:4:12:48 / Sun Apr 15 16:20:36 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 59956291 (ipc=108.4) sim_rate=589 (inst/sec) elapsed = 1:4:15:59 / Sun Apr 15 16:23:47 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 59986199 (ipc=108.4) sim_rate=588 (inst/sec) elapsed = 1:4:19:10 / Sun Apr 15 16:26:58 2018
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60019134 (ipc=108.3) sim_rate=587 (inst/sec) elapsed = 1:4:22:21 / Sun Apr 15 16:30:09 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60044332 (ipc=108.3) sim_rate=586 (inst/sec) elapsed = 1:4:25:34 / Sun Apr 15 16:33:22 2018
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60068214 (ipc=108.2) sim_rate=585 (inst/sec) elapsed = 1:4:28:46 / Sun Apr 15 16:36:34 2018
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60104274 (ipc=108.2) sim_rate=585 (inst/sec) elapsed = 1:4:31:51 / Sun Apr 15 16:39:39 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60138861 (ipc=108.2) sim_rate=584 (inst/sec) elapsed = 1:4:34:55 / Sun Apr 15 16:42:43 2018
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60163079 (ipc=108.1) sim_rate=583 (inst/sec) elapsed = 1:4:37:56 / Sun Apr 15 16:45:44 2018
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60201127 (ipc=108.1) sim_rate=583 (inst/sec) elapsed = 1:4:40:41 / Sun Apr 15 16:48:29 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60236276 (ipc=108.0) sim_rate=582 (inst/sec) elapsed = 1:4:43:44 / Sun Apr 15 16:51:32 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60267399 (ipc=108.0) sim_rate=581 (inst/sec) elapsed = 1:4:46:21 / Sun Apr 15 16:54:09 2018
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 60293609 (ipc=108.0) sim_rate=581 (inst/sec) elapsed = 1:4:48:56 / Sun Apr 15 16:56:44 2018
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60321184 (ipc=107.9) sim_rate=580 (inst/sec) elapsed = 1:4:51:34 / Sun Apr 15 16:59:22 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 60367180 (ipc=107.9) sim_rate=580 (inst/sec) elapsed = 1:4:54:09 / Sun Apr 15 17:01:57 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60409519 (ipc=107.9) sim_rate=579 (inst/sec) elapsed = 1:4:56:45 / Sun Apr 15 17:04:33 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60431189 (ipc=107.8) sim_rate=579 (inst/sec) elapsed = 1:4:59:20 / Sun Apr 15 17:07:08 2018
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60463071 (ipc=107.8) sim_rate=578 (inst/sec) elapsed = 1:5:01:57 / Sun Apr 15 17:09:45 2018
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60492236 (ipc=107.7) sim_rate=577 (inst/sec) elapsed = 1:5:04:33 / Sun Apr 15 17:12:21 2018
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60518657 (ipc=107.7) sim_rate=577 (inst/sec) elapsed = 1:5:07:10 / Sun Apr 15 17:14:58 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60544392 (ipc=107.6) sim_rate=576 (inst/sec) elapsed = 1:5:09:46 / Sun Apr 15 17:17:34 2018
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60569777 (ipc=107.6) sim_rate=576 (inst/sec) elapsed = 1:5:12:22 / Sun Apr 15 17:20:10 2018
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 60606816 (ipc=107.6) sim_rate=575 (inst/sec) elapsed = 1:5:14:58 / Sun Apr 15 17:22:46 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 60638239 (ipc=107.5) sim_rate=575 (inst/sec) elapsed = 1:5:17:33 / Sun Apr 15 17:25:21 2018
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60665080 (ipc=107.5) sim_rate=574 (inst/sec) elapsed = 1:5:20:09 / Sun Apr 15 17:27:57 2018
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 60696498 (ipc=107.4) sim_rate=573 (inst/sec) elapsed = 1:5:22:46 / Sun Apr 15 17:30:34 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(8,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 60727347 (ipc=107.4) sim_rate=573 (inst/sec) elapsed = 1:5:25:21 / Sun Apr 15 17:33:09 2018
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 60759697 (ipc=107.3) sim_rate=572 (inst/sec) elapsed = 1:5:27:58 / Sun Apr 15 17:35:46 2018
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 60788869 (ipc=107.3) sim_rate=572 (inst/sec) elapsed = 1:5:30:36 / Sun Apr 15 17:38:24 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 60823555 (ipc=107.3) sim_rate=571 (inst/sec) elapsed = 1:5:33:12 / Sun Apr 15 17:41:00 2018
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 60858344 (ipc=107.2) sim_rate=571 (inst/sec) elapsed = 1:5:35:49 / Sun Apr 15 17:43:37 2018
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 60888547 (ipc=107.2) sim_rate=570 (inst/sec) elapsed = 1:5:38:27 / Sun Apr 15 17:46:15 2018
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 60920260 (ipc=107.2) sim_rate=570 (inst/sec) elapsed = 1:5:41:06 / Sun Apr 15 17:48:54 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 60953008 (ipc=107.1) sim_rate=569 (inst/sec) elapsed = 1:5:43:46 / Sun Apr 15 17:51:34 2018
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 60986894 (ipc=107.1) sim_rate=568 (inst/sec) elapsed = 1:5:46:24 / Sun Apr 15 17:54:12 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61020557 (ipc=107.1) sim_rate=568 (inst/sec) elapsed = 1:5:49:03 / Sun Apr 15 17:56:51 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61057330 (ipc=107.0) sim_rate=567 (inst/sec) elapsed = 1:5:51:42 / Sun Apr 15 17:59:30 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61091701 (ipc=107.0) sim_rate=567 (inst/sec) elapsed = 1:5:54:21 / Sun Apr 15 18:02:09 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61124757 (ipc=107.0) sim_rate=566 (inst/sec) elapsed = 1:5:56:59 / Sun Apr 15 18:04:47 2018
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61162856 (ipc=106.9) sim_rate=566 (inst/sec) elapsed = 1:5:59:39 / Sun Apr 15 18:07:27 2018
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61198471 (ipc=106.9) sim_rate=565 (inst/sec) elapsed = 1:6:02:18 / Sun Apr 15 18:10:06 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61228513 (ipc=106.9) sim_rate=565 (inst/sec) elapsed = 1:6:04:57 / Sun Apr 15 18:12:45 2018
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61258615 (ipc=106.8) sim_rate=564 (inst/sec) elapsed = 1:6:07:36 / Sun Apr 15 18:15:24 2018
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61291506 (ipc=106.8) sim_rate=564 (inst/sec) elapsed = 1:6:10:16 / Sun Apr 15 18:18:04 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61322960 (ipc=106.7) sim_rate=563 (inst/sec) elapsed = 1:6:12:57 / Sun Apr 15 18:20:45 2018
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61363629 (ipc=106.7) sim_rate=563 (inst/sec) elapsed = 1:6:15:38 / Sun Apr 15 18:23:26 2018
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61392616 (ipc=106.7) sim_rate=562 (inst/sec) elapsed = 1:6:18:19 / Sun Apr 15 18:26:07 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61419810 (ipc=106.6) sim_rate=562 (inst/sec) elapsed = 1:6:20:59 / Sun Apr 15 18:28:47 2018
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61458368 (ipc=106.6) sim_rate=561 (inst/sec) elapsed = 1:6:23:39 / Sun Apr 15 18:31:27 2018
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61487555 (ipc=106.6) sim_rate=561 (inst/sec) elapsed = 1:6:26:19 / Sun Apr 15 18:34:07 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61521071 (ipc=106.5) sim_rate=560 (inst/sec) elapsed = 1:6:29:00 / Sun Apr 15 18:36:48 2018
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 61554387 (ipc=106.5) sim_rate=560 (inst/sec) elapsed = 1:6:31:40 / Sun Apr 15 18:39:28 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61585091 (ipc=106.5) sim_rate=559 (inst/sec) elapsed = 1:6:34:20 / Sun Apr 15 18:42:08 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 61619995 (ipc=106.4) sim_rate=559 (inst/sec) elapsed = 1:6:36:59 / Sun Apr 15 18:44:47 2018
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61656513 (ipc=106.4) sim_rate=558 (inst/sec) elapsed = 1:6:39:39 / Sun Apr 15 18:47:27 2018
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 61691410 (ipc=106.4) sim_rate=558 (inst/sec) elapsed = 1:6:42:19 / Sun Apr 15 18:50:07 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 61725523 (ipc=106.3) sim_rate=557 (inst/sec) elapsed = 1:6:45:00 / Sun Apr 15 18:52:48 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 61756557 (ipc=106.3) sim_rate=557 (inst/sec) elapsed = 1:6:47:40 / Sun Apr 15 18:55:28 2018
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 61794228 (ipc=106.3) sim_rate=556 (inst/sec) elapsed = 1:6:50:20 / Sun Apr 15 18:58:08 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 61828817 (ipc=106.2) sim_rate=556 (inst/sec) elapsed = 1:6:53:13 / Sun Apr 15 19:01:01 2018
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 61868192 (ipc=106.2) sim_rate=555 (inst/sec) elapsed = 1:6:56:26 / Sun Apr 15 19:04:14 2018
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 61902950 (ipc=106.2) sim_rate=554 (inst/sec) elapsed = 1:6:59:41 / Sun Apr 15 19:07:29 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 61938516 (ipc=106.1) sim_rate=554 (inst/sec) elapsed = 1:7:03:03 / Sun Apr 15 19:10:51 2018
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 61974062 (ipc=106.1) sim_rate=553 (inst/sec) elapsed = 1:7:06:25 / Sun Apr 15 19:14:13 2018
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62008869 (ipc=106.1) sim_rate=552 (inst/sec) elapsed = 1:7:09:41 / Sun Apr 15 19:17:29 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 62039466 (ipc=106.1) sim_rate=552 (inst/sec) elapsed = 1:7:12:26 / Sun Apr 15 19:20:14 2018
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62077533 (ipc=106.0) sim_rate=551 (inst/sec) elapsed = 1:7:15:09 / Sun Apr 15 19:22:57 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 62117877 (ipc=106.0) sim_rate=551 (inst/sec) elapsed = 1:7:17:53 / Sun Apr 15 19:25:41 2018
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62146852 (ipc=106.0) sim_rate=550 (inst/sec) elapsed = 1:7:20:36 / Sun Apr 15 19:28:24 2018
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 62178318 (ipc=105.9) sim_rate=550 (inst/sec) elapsed = 1:7:23:21 / Sun Apr 15 19:31:09 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62207311 (ipc=105.9) sim_rate=549 (inst/sec) elapsed = 1:7:26:06 / Sun Apr 15 19:33:54 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62240136 (ipc=105.9) sim_rate=549 (inst/sec) elapsed = 1:7:28:51 / Sun Apr 15 19:36:39 2018
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62277218 (ipc=105.8) sim_rate=548 (inst/sec) elapsed = 1:7:31:36 / Sun Apr 15 19:39:24 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62309976 (ipc=105.8) sim_rate=548 (inst/sec) elapsed = 1:7:34:22 / Sun Apr 15 19:42:10 2018
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62344076 (ipc=105.8) sim_rate=547 (inst/sec) elapsed = 1:7:37:07 / Sun Apr 15 19:44:55 2018
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62379058 (ipc=105.7) sim_rate=547 (inst/sec) elapsed = 1:7:39:53 / Sun Apr 15 19:47:41 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62406714 (ipc=105.7) sim_rate=546 (inst/sec) elapsed = 1:7:42:41 / Sun Apr 15 19:50:29 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62444393 (ipc=105.7) sim_rate=546 (inst/sec) elapsed = 1:7:45:27 / Sun Apr 15 19:53:15 2018
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62479547 (ipc=105.6) sim_rate=545 (inst/sec) elapsed = 1:7:48:12 / Sun Apr 15 19:56:00 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62511359 (ipc=105.6) sim_rate=545 (inst/sec) elapsed = 1:7:50:56 / Sun Apr 15 19:58:44 2018
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 62549770 (ipc=105.6) sim_rate=544 (inst/sec) elapsed = 1:7:53:48 / Sun Apr 15 20:01:36 2018
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62590254 (ipc=105.5) sim_rate=544 (inst/sec) elapsed = 1:7:57:03 / Sun Apr 15 20:04:51 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 62625178 (ipc=105.5) sim_rate=543 (inst/sec) elapsed = 1:8:00:28 / Sun Apr 15 20:08:16 2018
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 62658145 (ipc=105.5) sim_rate=542 (inst/sec) elapsed = 1:8:03:53 / Sun Apr 15 20:11:41 2018
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 62692189 (ipc=105.5) sim_rate=542 (inst/sec) elapsed = 1:8:07:18 / Sun Apr 15 20:15:06 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 62732009 (ipc=105.4) sim_rate=541 (inst/sec) elapsed = 1:8:10:31 / Sun Apr 15 20:18:19 2018
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 62766123 (ipc=105.4) sim_rate=540 (inst/sec) elapsed = 1:8:13:43 / Sun Apr 15 20:21:31 2018
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 62800740 (ipc=105.4) sim_rate=540 (inst/sec) elapsed = 1:8:17:00 / Sun Apr 15 20:24:48 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 62837688 (ipc=105.3) sim_rate=539 (inst/sec) elapsed = 1:8:20:14 / Sun Apr 15 20:28:02 2018
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 62868469 (ipc=105.3) sim_rate=539 (inst/sec) elapsed = 1:8:23:26 / Sun Apr 15 20:31:14 2018
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 62904547 (ipc=105.3) sim_rate=538 (inst/sec) elapsed = 1:8:26:51 / Sun Apr 15 20:34:39 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 62942351 (ipc=105.3) sim_rate=537 (inst/sec) elapsed = 1:8:30:17 / Sun Apr 15 20:38:05 2018
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 62978315 (ipc=105.2) sim_rate=537 (inst/sec) elapsed = 1:8:33:43 / Sun Apr 15 20:41:31 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63013982 (ipc=105.2) sim_rate=536 (inst/sec) elapsed = 1:8:37:10 / Sun Apr 15 20:44:58 2018
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63043224 (ipc=105.2) sim_rate=535 (inst/sec) elapsed = 1:8:40:36 / Sun Apr 15 20:48:24 2018
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63079232 (ipc=105.1) sim_rate=535 (inst/sec) elapsed = 1:8:44:02 / Sun Apr 15 20:51:50 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 63109990 (ipc=105.1) sim_rate=534 (inst/sec) elapsed = 1:8:47:28 / Sun Apr 15 20:55:16 2018
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63146995 (ipc=105.1) sim_rate=533 (inst/sec) elapsed = 1:8:50:55 / Sun Apr 15 20:58:43 2018
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 63178082 (ipc=105.0) sim_rate=533 (inst/sec) elapsed = 1:8:54:22 / Sun Apr 15 21:02:10 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63216108 (ipc=105.0) sim_rate=532 (inst/sec) elapsed = 1:8:57:51 / Sun Apr 15 21:05:39 2018
GPGPU-Sim uArch: cycles simulated: 602500  inst.: 63249642 (ipc=105.0) sim_rate=532 (inst/sec) elapsed = 1:9:01:18 / Sun Apr 15 21:09:06 2018
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63281232 (ipc=104.9) sim_rate=531 (inst/sec) elapsed = 1:9:04:39 / Sun Apr 15 21:12:27 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 63321738 (ipc=104.9) sim_rate=530 (inst/sec) elapsed = 1:9:07:55 / Sun Apr 15 21:15:43 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63359971 (ipc=104.9) sim_rate=530 (inst/sec) elapsed = 1:9:11:08 / Sun Apr 15 21:18:56 2018
GPGPU-Sim uArch: cycles simulated: 604500  inst.: 63394197 (ipc=104.9) sim_rate=529 (inst/sec) elapsed = 1:9:13:58 / Sun Apr 15 21:21:46 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63423728 (ipc=104.8) sim_rate=529 (inst/sec) elapsed = 1:9:16:49 / Sun Apr 15 21:24:37 2018
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63455105 (ipc=104.8) sim_rate=528 (inst/sec) elapsed = 1:9:19:40 / Sun Apr 15 21:27:28 2018
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63493211 (ipc=104.8) sim_rate=528 (inst/sec) elapsed = 1:9:22:31 / Sun Apr 15 21:30:19 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63531287 (ipc=104.8) sim_rate=528 (inst/sec) elapsed = 1:9:25:22 / Sun Apr 15 21:33:10 2018
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63558477 (ipc=104.7) sim_rate=527 (inst/sec) elapsed = 1:9:28:12 / Sun Apr 15 21:36:00 2018
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63594834 (ipc=104.7) sim_rate=527 (inst/sec) elapsed = 1:9:31:01 / Sun Apr 15 21:38:49 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 63627560 (ipc=104.7) sim_rate=526 (inst/sec) elapsed = 1:9:33:49 / Sun Apr 15 21:41:37 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63664582 (ipc=104.6) sim_rate=526 (inst/sec) elapsed = 1:9:36:37 / Sun Apr 15 21:44:25 2018
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 63694930 (ipc=104.6) sim_rate=525 (inst/sec) elapsed = 1:9:39:26 / Sun Apr 15 21:47:14 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 63727316 (ipc=104.6) sim_rate=525 (inst/sec) elapsed = 1:9:42:14 / Sun Apr 15 21:50:02 2018
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 63756094 (ipc=104.5) sim_rate=524 (inst/sec) elapsed = 1:9:45:05 / Sun Apr 15 21:52:53 2018
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 63789579 (ipc=104.5) sim_rate=524 (inst/sec) elapsed = 1:9:47:56 / Sun Apr 15 21:55:44 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(5,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 63821580 (ipc=104.5) sim_rate=523 (inst/sec) elapsed = 1:9:50:45 / Sun Apr 15 21:58:33 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 63848986 (ipc=104.4) sim_rate=523 (inst/sec) elapsed = 1:9:53:35 / Sun Apr 15 22:01:23 2018
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 63881777 (ipc=104.4) sim_rate=522 (inst/sec) elapsed = 1:9:56:38 / Sun Apr 15 22:04:26 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(5,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 63908202 (ipc=104.3) sim_rate=522 (inst/sec) elapsed = 1:10:00:01 / Sun Apr 15 22:07:49 2018
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 63943492 (ipc=104.3) sim_rate=521 (inst/sec) elapsed = 1:10:03:32 / Sun Apr 15 22:11:20 2018
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 63972015 (ipc=104.3) sim_rate=520 (inst/sec) elapsed = 1:10:07:02 / Sun Apr 15 22:14:50 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64003579 (ipc=104.2) sim_rate=520 (inst/sec) elapsed = 1:10:10:33 / Sun Apr 15 22:18:21 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64035912 (ipc=104.2) sim_rate=519 (inst/sec) elapsed = 1:10:14:04 / Sun Apr 15 22:21:52 2018
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64060966 (ipc=104.2) sim_rate=518 (inst/sec) elapsed = 1:10:17:36 / Sun Apr 15 22:25:24 2018
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64093151 (ipc=104.1) sim_rate=518 (inst/sec) elapsed = 1:10:21:08 / Sun Apr 15 22:28:56 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 64128828 (ipc=104.1) sim_rate=517 (inst/sec) elapsed = 1:10:24:40 / Sun Apr 15 22:32:28 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64160390 (ipc=104.1) sim_rate=517 (inst/sec) elapsed = 1:10:28:13 / Sun Apr 15 22:36:01 2018
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64193978 (ipc=104.0) sim_rate=516 (inst/sec) elapsed = 1:10:31:47 / Sun Apr 15 22:39:35 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64223132 (ipc=104.0) sim_rate=515 (inst/sec) elapsed = 1:10:35:20 / Sun Apr 15 22:43:08 2018
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64256266 (ipc=104.0) sim_rate=515 (inst/sec) elapsed = 1:10:38:53 / Sun Apr 15 22:46:41 2018
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64285146 (ipc=103.9) sim_rate=514 (inst/sec) elapsed = 1:10:42:27 / Sun Apr 15 22:50:15 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64316274 (ipc=103.9) sim_rate=513 (inst/sec) elapsed = 1:10:46:00 / Sun Apr 15 22:53:48 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64345190 (ipc=103.9) sim_rate=513 (inst/sec) elapsed = 1:10:49:33 / Sun Apr 15 22:57:21 2018
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64377908 (ipc=103.8) sim_rate=512 (inst/sec) elapsed = 1:10:53:06 / Sun Apr 15 23:00:54 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64406754 (ipc=103.8) sim_rate=511 (inst/sec) elapsed = 1:10:56:40 / Sun Apr 15 23:04:28 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64435542 (ipc=103.8) sim_rate=511 (inst/sec) elapsed = 1:11:00:15 / Sun Apr 15 23:08:03 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64464220 (ipc=103.7) sim_rate=510 (inst/sec) elapsed = 1:11:03:49 / Sun Apr 15 23:11:37 2018
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64495512 (ipc=103.7) sim_rate=510 (inst/sec) elapsed = 1:11:07:24 / Sun Apr 15 23:15:12 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64529461 (ipc=103.7) sim_rate=509 (inst/sec) elapsed = 1:11:10:59 / Sun Apr 15 23:18:47 2018
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64559572 (ipc=103.6) sim_rate=508 (inst/sec) elapsed = 1:11:14:32 / Sun Apr 15 23:22:20 2018
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64591638 (ipc=103.6) sim_rate=508 (inst/sec) elapsed = 1:11:18:06 / Sun Apr 15 23:25:54 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64622616 (ipc=103.6) sim_rate=507 (inst/sec) elapsed = 1:11:21:41 / Sun Apr 15 23:29:29 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 64645937 (ipc=103.5) sim_rate=506 (inst/sec) elapsed = 1:11:25:17 / Sun Apr 15 23:33:05 2018
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 64678969 (ipc=103.5) sim_rate=506 (inst/sec) elapsed = 1:11:28:54 / Sun Apr 15 23:36:42 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 64710489 (ipc=103.5) sim_rate=505 (inst/sec) elapsed = 1:11:32:29 / Sun Apr 15 23:40:17 2018
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 64738255 (ipc=103.4) sim_rate=505 (inst/sec) elapsed = 1:11:36:05 / Sun Apr 15 23:43:53 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 64769582 (ipc=103.4) sim_rate=504 (inst/sec) elapsed = 1:11:39:40 / Sun Apr 15 23:47:28 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 64800223 (ipc=103.3) sim_rate=503 (inst/sec) elapsed = 1:11:43:15 / Sun Apr 15 23:51:03 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 64825999 (ipc=103.3) sim_rate=503 (inst/sec) elapsed = 1:11:46:50 / Sun Apr 15 23:54:38 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 64852742 (ipc=103.3) sim_rate=502 (inst/sec) elapsed = 1:11:50:25 / Sun Apr 15 23:58:13 2018
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 64886562 (ipc=103.2) sim_rate=502 (inst/sec) elapsed = 1:11:54:03 / Mon Apr 16 00:01:51 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 64913961 (ipc=103.2) sim_rate=501 (inst/sec) elapsed = 1:11:57:38 / Mon Apr 16 00:05:26 2018
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 64942571 (ipc=103.2) sim_rate=500 (inst/sec) elapsed = 1:12:01:12 / Mon Apr 16 00:09:00 2018
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 64969907 (ipc=103.1) sim_rate=500 (inst/sec) elapsed = 1:12:04:52 / Mon Apr 16 00:12:40 2018
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 64992011 (ipc=103.1) sim_rate=499 (inst/sec) elapsed = 1:12:08:32 / Mon Apr 16 00:16:20 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65015330 (ipc=103.0) sim_rate=498 (inst/sec) elapsed = 1:12:12:12 / Mon Apr 16 00:20:00 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65048159 (ipc=103.0) sim_rate=498 (inst/sec) elapsed = 1:12:15:53 / Mon Apr 16 00:23:41 2018
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65077397 (ipc=103.0) sim_rate=497 (inst/sec) elapsed = 1:12:19:33 / Mon Apr 16 00:27:21 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65103541 (ipc=102.9) sim_rate=497 (inst/sec) elapsed = 1:12:23:13 / Mon Apr 16 00:31:01 2018
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65133337 (ipc=102.9) sim_rate=496 (inst/sec) elapsed = 1:12:26:55 / Mon Apr 16 00:34:43 2018
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65164167 (ipc=102.9) sim_rate=495 (inst/sec) elapsed = 1:12:30:35 / Mon Apr 16 00:38:23 2018
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65189284 (ipc=102.8) sim_rate=495 (inst/sec) elapsed = 1:12:34:16 / Mon Apr 16 00:42:04 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65216355 (ipc=102.8) sim_rate=494 (inst/sec) elapsed = 1:12:38:01 / Mon Apr 16 00:45:49 2018
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65244245 (ipc=102.7) sim_rate=493 (inst/sec) elapsed = 1:12:41:47 / Mon Apr 16 00:49:35 2018
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65268433 (ipc=102.7) sim_rate=493 (inst/sec) elapsed = 1:12:45:32 / Mon Apr 16 00:53:20 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65297272 (ipc=102.7) sim_rate=492 (inst/sec) elapsed = 1:12:49:14 / Mon Apr 16 00:57:02 2018
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65324674 (ipc=102.6) sim_rate=491 (inst/sec) elapsed = 1:12:52:54 / Mon Apr 16 01:00:42 2018
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65357183 (ipc=102.6) sim_rate=491 (inst/sec) elapsed = 1:12:56:34 / Mon Apr 16 01:04:22 2018
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65385890 (ipc=102.6) sim_rate=490 (inst/sec) elapsed = 1:13:00:09 / Mon Apr 16 01:07:57 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65414433 (ipc=102.5) sim_rate=490 (inst/sec) elapsed = 1:13:03:45 / Mon Apr 16 01:11:33 2018
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65440406 (ipc=102.5) sim_rate=489 (inst/sec) elapsed = 1:13:07:21 / Mon Apr 16 01:15:09 2018
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65472671 (ipc=102.5) sim_rate=489 (inst/sec) elapsed = 1:13:10:58 / Mon Apr 16 01:18:46 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65502743 (ipc=102.4) sim_rate=488 (inst/sec) elapsed = 1:13:14:36 / Mon Apr 16 01:22:24 2018
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65533272 (ipc=102.4) sim_rate=487 (inst/sec) elapsed = 1:13:18:13 / Mon Apr 16 01:26:01 2018
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65563067 (ipc=102.4) sim_rate=487 (inst/sec) elapsed = 1:13:21:24 / Mon Apr 16 01:29:12 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(4,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 65593710 (ipc=102.3) sim_rate=487 (inst/sec) elapsed = 1:13:24:23 / Mon Apr 16 01:32:11 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65625295 (ipc=102.3) sim_rate=486 (inst/sec) elapsed = 1:13:27:32 / Mon Apr 16 01:35:20 2018
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 65659904 (ipc=102.3) sim_rate=486 (inst/sec) elapsed = 1:13:30:56 / Mon Apr 16 01:38:44 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65690106 (ipc=102.2) sim_rate=485 (inst/sec) elapsed = 1:13:34:35 / Mon Apr 16 01:42:23 2018
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 65715501 (ipc=102.2) sim_rate=485 (inst/sec) elapsed = 1:13:38:12 / Mon Apr 16 01:46:00 2018
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 65744861 (ipc=102.2) sim_rate=484 (inst/sec) elapsed = 1:13:41:40 / Mon Apr 16 01:49:28 2018
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 65774939 (ipc=102.1) sim_rate=483 (inst/sec) elapsed = 1:13:45:19 / Mon Apr 16 01:53:07 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 65807927 (ipc=102.1) sim_rate=483 (inst/sec) elapsed = 1:13:48:59 / Mon Apr 16 01:56:47 2018
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 65840216 (ipc=102.1) sim_rate=482 (inst/sec) elapsed = 1:13:52:40 / Mon Apr 16 02:00:28 2018
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 65871976 (ipc=102.0) sim_rate=482 (inst/sec) elapsed = 1:13:56:21 / Mon Apr 16 02:04:09 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 65902360 (ipc=102.0) sim_rate=481 (inst/sec) elapsed = 1:14:00:01 / Mon Apr 16 02:07:49 2018
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 65928064 (ipc=102.0) sim_rate=481 (inst/sec) elapsed = 1:14:03:42 / Mon Apr 16 02:11:30 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 65959543 (ipc=101.9) sim_rate=480 (inst/sec) elapsed = 1:14:07:09 / Mon Apr 16 02:14:57 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 65992021 (ipc=101.9) sim_rate=480 (inst/sec) elapsed = 1:14:10:18 / Mon Apr 16 02:18:06 2018
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66022243 (ipc=101.9) sim_rate=479 (inst/sec) elapsed = 1:14:13:57 / Mon Apr 16 02:21:45 2018
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66050023 (ipc=101.9) sim_rate=479 (inst/sec) elapsed = 1:14:17:37 / Mon Apr 16 02:25:25 2018
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66077681 (ipc=101.8) sim_rate=478 (inst/sec) elapsed = 1:14:21:16 / Mon Apr 16 02:29:04 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66107557 (ipc=101.8) sim_rate=478 (inst/sec) elapsed = 1:14:24:58 / Mon Apr 16 02:32:46 2018
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66134418 (ipc=101.7) sim_rate=477 (inst/sec) elapsed = 1:14:28:38 / Mon Apr 16 02:36:26 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66164232 (ipc=101.7) sim_rate=476 (inst/sec) elapsed = 1:14:32:18 / Mon Apr 16 02:40:06 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66189559 (ipc=101.7) sim_rate=476 (inst/sec) elapsed = 1:14:35:59 / Mon Apr 16 02:43:47 2018
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66216123 (ipc=101.6) sim_rate=475 (inst/sec) elapsed = 1:14:39:40 / Mon Apr 16 02:47:28 2018
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 66246768 (ipc=101.6) sim_rate=475 (inst/sec) elapsed = 1:14:43:24 / Mon Apr 16 02:51:12 2018
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66270490 (ipc=101.6) sim_rate=474 (inst/sec) elapsed = 1:14:47:06 / Mon Apr 16 02:54:54 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66298098 (ipc=101.5) sim_rate=474 (inst/sec) elapsed = 1:14:50:49 / Mon Apr 16 02:58:37 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66327850 (ipc=101.5) sim_rate=473 (inst/sec) elapsed = 1:14:54:34 / Mon Apr 16 03:02:22 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66355933 (ipc=101.5) sim_rate=472 (inst/sec) elapsed = 1:14:58:17 / Mon Apr 16 03:06:05 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(7,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 66386882 (ipc=101.4) sim_rate=472 (inst/sec) elapsed = 1:15:02:03 / Mon Apr 16 03:09:51 2018
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66421194 (ipc=101.4) sim_rate=471 (inst/sec) elapsed = 1:15:05:47 / Mon Apr 16 03:13:35 2018
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66447339 (ipc=101.4) sim_rate=471 (inst/sec) elapsed = 1:15:09:33 / Mon Apr 16 03:17:21 2018
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66472696 (ipc=101.3) sim_rate=470 (inst/sec) elapsed = 1:15:13:19 / Mon Apr 16 03:21:07 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66499868 (ipc=101.3) sim_rate=470 (inst/sec) elapsed = 1:15:17:04 / Mon Apr 16 03:24:52 2018
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66523082 (ipc=101.3) sim_rate=469 (inst/sec) elapsed = 1:15:20:49 / Mon Apr 16 03:28:37 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66551505 (ipc=101.2) sim_rate=469 (inst/sec) elapsed = 1:15:24:36 / Mon Apr 16 03:32:24 2018
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 66577605 (ipc=101.2) sim_rate=468 (inst/sec) elapsed = 1:15:28:20 / Mon Apr 16 03:36:08 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 66603151 (ipc=101.1) sim_rate=467 (inst/sec) elapsed = 1:15:32:05 / Mon Apr 16 03:39:53 2018
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66636017 (ipc=101.1) sim_rate=467 (inst/sec) elapsed = 1:15:35:52 / Mon Apr 16 03:43:40 2018
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 66662587 (ipc=101.1) sim_rate=466 (inst/sec) elapsed = 1:15:39:38 / Mon Apr 16 03:47:26 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(3,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 66692586 (ipc=101.0) sim_rate=466 (inst/sec) elapsed = 1:15:43:23 / Mon Apr 16 03:51:11 2018
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 66724288 (ipc=101.0) sim_rate=465 (inst/sec) elapsed = 1:15:47:08 / Mon Apr 16 03:54:56 2018
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 66747511 (ipc=101.0) sim_rate=465 (inst/sec) elapsed = 1:15:50:56 / Mon Apr 16 03:58:44 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 66777078 (ipc=100.9) sim_rate=464 (inst/sec) elapsed = 1:15:54:41 / Mon Apr 16 04:02:29 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 66810782 (ipc=100.9) sim_rate=464 (inst/sec) elapsed = 1:15:58:26 / Mon Apr 16 04:06:14 2018
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 66837971 (ipc=100.9) sim_rate=463 (inst/sec) elapsed = 1:16:02:00 / Mon Apr 16 04:09:48 2018
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 66863259 (ipc=100.8) sim_rate=463 (inst/sec) elapsed = 1:16:05:29 / Mon Apr 16 04:13:17 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 66897105 (ipc=100.8) sim_rate=462 (inst/sec) elapsed = 1:16:08:32 / Mon Apr 16 04:16:20 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 66924064 (ipc=100.8) sim_rate=462 (inst/sec) elapsed = 1:16:11:34 / Mon Apr 16 04:19:22 2018
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 66952959 (ipc=100.8) sim_rate=462 (inst/sec) elapsed = 1:16:14:53 / Mon Apr 16 04:22:41 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 66985377 (ipc=100.7) sim_rate=461 (inst/sec) elapsed = 1:16:18:39 / Mon Apr 16 04:26:27 2018
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67010632 (ipc=100.7) sim_rate=461 (inst/sec) elapsed = 1:16:22:26 / Mon Apr 16 04:30:14 2018
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67042605 (ipc=100.7) sim_rate=460 (inst/sec) elapsed = 1:16:26:15 / Mon Apr 16 04:34:03 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67078037 (ipc=100.6) sim_rate=460 (inst/sec) elapsed = 1:16:30:03 / Mon Apr 16 04:37:51 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67106710 (ipc=100.6) sim_rate=459 (inst/sec) elapsed = 1:16:33:52 / Mon Apr 16 04:41:40 2018
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 67139594 (ipc=100.6) sim_rate=459 (inst/sec) elapsed = 1:16:37:14 / Mon Apr 16 04:45:02 2018
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67171667 (ipc=100.6) sim_rate=458 (inst/sec) elapsed = 1:16:40:21 / Mon Apr 16 04:48:09 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67197771 (ipc=100.5) sim_rate=458 (inst/sec) elapsed = 1:16:43:30 / Mon Apr 16 04:51:18 2018
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67225646 (ipc=100.5) sim_rate=457 (inst/sec) elapsed = 1:16:46:36 / Mon Apr 16 04:54:24 2018
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67254881 (ipc=100.5) sim_rate=457 (inst/sec) elapsed = 1:16:49:43 / Mon Apr 16 04:57:31 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(6,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67285530 (ipc=100.4) sim_rate=457 (inst/sec) elapsed = 1:16:52:49 / Mon Apr 16 05:00:37 2018
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67319289 (ipc=100.4) sim_rate=456 (inst/sec) elapsed = 1:16:56:29 / Mon Apr 16 05:04:17 2018
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67344450 (ipc=100.4) sim_rate=456 (inst/sec) elapsed = 1:17:00:18 / Mon Apr 16 05:08:06 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67372039 (ipc=100.3) sim_rate=455 (inst/sec) elapsed = 1:17:04:08 / Mon Apr 16 05:11:56 2018
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67403004 (ipc=100.3) sim_rate=455 (inst/sec) elapsed = 1:17:07:55 / Mon Apr 16 05:15:43 2018
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67429960 (ipc=100.3) sim_rate=454 (inst/sec) elapsed = 1:17:11:40 / Mon Apr 16 05:19:28 2018
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67460461 (ipc=100.2) sim_rate=454 (inst/sec) elapsed = 1:17:15:25 / Mon Apr 16 05:23:13 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67488411 (ipc=100.2) sim_rate=453 (inst/sec) elapsed = 1:17:18:40 / Mon Apr 16 05:26:28 2018
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67517454 (ipc=100.2) sim_rate=453 (inst/sec) elapsed = 1:17:21:50 / Mon Apr 16 05:29:38 2018
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67541176 (ipc=100.1) sim_rate=452 (inst/sec) elapsed = 1:17:25:00 / Mon Apr 16 05:32:48 2018
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67567121 (ipc=100.1) sim_rate=452 (inst/sec) elapsed = 1:17:28:26 / Mon Apr 16 05:36:14 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67594857 (ipc=100.1) sim_rate=452 (inst/sec) elapsed = 1:17:32:12 / Mon Apr 16 05:40:00 2018
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 67623979 (ipc=100.0) sim_rate=451 (inst/sec) elapsed = 1:17:35:23 / Mon Apr 16 05:43:11 2018
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67653161 (ipc=100.0) sim_rate=451 (inst/sec) elapsed = 1:17:39:10 / Mon Apr 16 05:46:58 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 67685009 (ipc=100.0) sim_rate=450 (inst/sec) elapsed = 1:17:42:57 / Mon Apr 16 05:50:45 2018
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 67717115 (ipc=100.0) sim_rate=450 (inst/sec) elapsed = 1:17:46:45 / Mon Apr 16 05:54:33 2018
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 67746240 (ipc=99.9) sim_rate=449 (inst/sec) elapsed = 1:17:50:32 / Mon Apr 16 05:58:20 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 67774612 (ipc=99.9) sim_rate=449 (inst/sec) elapsed = 1:17:54:20 / Mon Apr 16 06:02:08 2018
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 67800144 (ipc=99.9) sim_rate=448 (inst/sec) elapsed = 1:17:58:09 / Mon Apr 16 06:05:57 2018
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 67829188 (ipc=99.8) sim_rate=448 (inst/sec) elapsed = 1:18:01:58 / Mon Apr 16 06:09:46 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 67854879 (ipc=99.8) sim_rate=447 (inst/sec) elapsed = 1:18:05:47 / Mon Apr 16 06:13:35 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 67882783 (ipc=99.8) sim_rate=447 (inst/sec) elapsed = 1:18:09:35 / Mon Apr 16 06:17:23 2018
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 67910023 (ipc=99.7) sim_rate=446 (inst/sec) elapsed = 1:18:13:22 / Mon Apr 16 06:21:10 2018
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 67941385 (ipc=99.7) sim_rate=446 (inst/sec) elapsed = 1:18:17:10 / Mon Apr 16 06:24:58 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 67968472 (ipc=99.7) sim_rate=445 (inst/sec) elapsed = 1:18:20:41 / Mon Apr 16 06:28:29 2018
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 67997395 (ipc=99.6) sim_rate=445 (inst/sec) elapsed = 1:18:24:20 / Mon Apr 16 06:32:08 2018
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68026863 (ipc=99.6) sim_rate=445 (inst/sec) elapsed = 1:18:27:32 / Mon Apr 16 06:35:20 2018
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68058343 (ipc=99.6) sim_rate=444 (inst/sec) elapsed = 1:18:30:42 / Mon Apr 16 06:38:30 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68084629 (ipc=99.5) sim_rate=444 (inst/sec) elapsed = 1:18:33:53 / Mon Apr 16 06:41:41 2018
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68115289 (ipc=99.5) sim_rate=443 (inst/sec) elapsed = 1:18:37:17 / Mon Apr 16 06:45:05 2018
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68145961 (ipc=99.5) sim_rate=443 (inst/sec) elapsed = 1:18:40:26 / Mon Apr 16 06:48:14 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 68171533 (ipc=99.4) sim_rate=443 (inst/sec) elapsed = 1:18:43:31 / Mon Apr 16 06:51:19 2018
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68201479 (ipc=99.4) sim_rate=442 (inst/sec) elapsed = 1:18:46:37 / Mon Apr 16 06:54:25 2018
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68236092 (ipc=99.4) sim_rate=442 (inst/sec) elapsed = 1:18:49:44 / Mon Apr 16 06:57:32 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68265982 (ipc=99.4) sim_rate=442 (inst/sec) elapsed = 1:18:52:50 / Mon Apr 16 07:00:38 2018
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68295708 (ipc=99.3) sim_rate=441 (inst/sec) elapsed = 1:18:56:02 / Mon Apr 16 07:03:50 2018
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 68322747 (ipc=99.3) sim_rate=441 (inst/sec) elapsed = 1:18:59:10 / Mon Apr 16 07:06:58 2018
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68352634 (ipc=99.3) sim_rate=441 (inst/sec) elapsed = 1:19:02:41 / Mon Apr 16 07:10:29 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(3,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68381265 (ipc=99.2) sim_rate=440 (inst/sec) elapsed = 1:19:06:33 / Mon Apr 16 07:14:21 2018
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68408358 (ipc=99.2) sim_rate=440 (inst/sec) elapsed = 1:19:10:26 / Mon Apr 16 07:18:14 2018
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68433181 (ipc=99.2) sim_rate=439 (inst/sec) elapsed = 1:19:14:19 / Mon Apr 16 07:22:07 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 68465436 (ipc=99.2) sim_rate=439 (inst/sec) elapsed = 1:19:18:11 / Mon Apr 16 07:25:59 2018
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68495557 (ipc=99.1) sim_rate=438 (inst/sec) elapsed = 1:19:22:04 / Mon Apr 16 07:29:52 2018
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68524371 (ipc=99.1) sim_rate=438 (inst/sec) elapsed = 1:19:25:53 / Mon Apr 16 07:33:41 2018
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68556124 (ipc=99.1) sim_rate=437 (inst/sec) elapsed = 1:19:29:14 / Mon Apr 16 07:37:02 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(1,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68583981 (ipc=99.0) sim_rate=437 (inst/sec) elapsed = 1:19:32:25 / Mon Apr 16 07:40:13 2018
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 68610723 (ipc=99.0) sim_rate=437 (inst/sec) elapsed = 1:19:35:43 / Mon Apr 16 07:43:31 2018
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 68640587 (ipc=99.0) sim_rate=436 (inst/sec) elapsed = 1:19:39:22 / Mon Apr 16 07:47:10 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 68668935 (ipc=98.9) sim_rate=436 (inst/sec) elapsed = 1:19:42:57 / Mon Apr 16 07:50:45 2018
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 68696164 (ipc=98.9) sim_rate=435 (inst/sec) elapsed = 1:19:46:38 / Mon Apr 16 07:54:26 2018
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 68727341 (ipc=98.9) sim_rate=435 (inst/sec) elapsed = 1:19:50:18 / Mon Apr 16 07:58:06 2018
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 68750660 (ipc=98.9) sim_rate=435 (inst/sec) elapsed = 1:19:54:07 / Mon Apr 16 08:01:55 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 68774919 (ipc=98.8) sim_rate=434 (inst/sec) elapsed = 1:19:58:05 / Mon Apr 16 08:05:53 2018
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 68802118 (ipc=98.8) sim_rate=434 (inst/sec) elapsed = 1:20:02:06 / Mon Apr 16 08:09:54 2018
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 68831136 (ipc=98.8) sim_rate=433 (inst/sec) elapsed = 1:20:06:03 / Mon Apr 16 08:13:51 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 68856978 (ipc=98.7) sim_rate=433 (inst/sec) elapsed = 1:20:10:03 / Mon Apr 16 08:17:51 2018
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 68885732 (ipc=98.7) sim_rate=432 (inst/sec) elapsed = 1:20:14:02 / Mon Apr 16 08:21:50 2018
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 68915980 (ipc=98.7) sim_rate=432 (inst/sec) elapsed = 1:20:18:00 / Mon Apr 16 08:25:48 2018
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 68945617 (ipc=98.6) sim_rate=431 (inst/sec) elapsed = 1:20:21:55 / Mon Apr 16 08:29:43 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 68971968 (ipc=98.6) sim_rate=431 (inst/sec) elapsed = 1:20:25:49 / Mon Apr 16 08:33:37 2018
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69003190 (ipc=98.6) sim_rate=430 (inst/sec) elapsed = 1:20:29:42 / Mon Apr 16 08:37:30 2018
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69036243 (ipc=98.6) sim_rate=430 (inst/sec) elapsed = 1:20:33:36 / Mon Apr 16 08:41:24 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69060611 (ipc=98.5) sim_rate=429 (inst/sec) elapsed = 1:20:37:29 / Mon Apr 16 08:45:17 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69086421 (ipc=98.5) sim_rate=429 (inst/sec) elapsed = 1:20:41:25 / Mon Apr 16 08:49:13 2018
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69111479 (ipc=98.4) sim_rate=428 (inst/sec) elapsed = 1:20:45:18 / Mon Apr 16 08:53:06 2018
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69138382 (ipc=98.4) sim_rate=428 (inst/sec) elapsed = 1:20:49:15 / Mon Apr 16 08:57:03 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69171096 (ipc=98.4) sim_rate=428 (inst/sec) elapsed = 1:20:53:11 / Mon Apr 16 09:00:59 2018
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69196375 (ipc=98.4) sim_rate=427 (inst/sec) elapsed = 1:20:57:05 / Mon Apr 16 09:04:53 2018
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69224418 (ipc=98.3) sim_rate=427 (inst/sec) elapsed = 1:21:00:58 / Mon Apr 16 09:08:46 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69259241 (ipc=98.3) sim_rate=426 (inst/sec) elapsed = 1:21:04:53 / Mon Apr 16 09:12:41 2018
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69285138 (ipc=98.3) sim_rate=426 (inst/sec) elapsed = 1:21:08:47 / Mon Apr 16 09:16:35 2018
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69314441 (ipc=98.2) sim_rate=425 (inst/sec) elapsed = 1:21:12:41 / Mon Apr 16 09:20:29 2018
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69341701 (ipc=98.2) sim_rate=425 (inst/sec) elapsed = 1:21:16:35 / Mon Apr 16 09:24:23 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69372866 (ipc=98.2) sim_rate=425 (inst/sec) elapsed = 1:21:20:30 / Mon Apr 16 09:28:18 2018
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69394015 (ipc=98.2) sim_rate=424 (inst/sec) elapsed = 1:21:24:26 / Mon Apr 16 09:32:14 2018
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69417186 (ipc=98.1) sim_rate=424 (inst/sec) elapsed = 1:21:28:22 / Mon Apr 16 09:36:10 2018
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69443852 (ipc=98.1) sim_rate=423 (inst/sec) elapsed = 1:21:32:16 / Mon Apr 16 09:40:04 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69471461 (ipc=98.1) sim_rate=423 (inst/sec) elapsed = 1:21:36:10 / Mon Apr 16 09:43:58 2018
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69495473 (ipc=98.0) sim_rate=422 (inst/sec) elapsed = 1:21:40:06 / Mon Apr 16 09:47:54 2018
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69524685 (ipc=98.0) sim_rate=422 (inst/sec) elapsed = 1:21:44:02 / Mon Apr 16 09:51:50 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 710000  inst.: 69555817 (ipc=98.0) sim_rate=421 (inst/sec) elapsed = 1:21:47:55 / Mon Apr 16 09:55:43 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69583404 (ipc=97.9) sim_rate=421 (inst/sec) elapsed = 1:21:51:51 / Mon Apr 16 09:59:39 2018
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69607633 (ipc=97.9) sim_rate=420 (inst/sec) elapsed = 1:21:55:44 / Mon Apr 16 10:03:32 2018
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69633371 (ipc=97.9) sim_rate=420 (inst/sec) elapsed = 1:21:59:30 / Mon Apr 16 10:07:18 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 69666319 (ipc=97.8) sim_rate=420 (inst/sec) elapsed = 1:22:03:28 / Mon Apr 16 10:11:16 2018
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 69692094 (ipc=97.8) sim_rate=419 (inst/sec) elapsed = 1:22:07:06 / Mon Apr 16 10:14:54 2018
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 69717710 (ipc=97.8) sim_rate=419 (inst/sec) elapsed = 1:22:10:34 / Mon Apr 16 10:18:22 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 69750386 (ipc=97.8) sim_rate=418 (inst/sec) elapsed = 1:22:14:35 / Mon Apr 16 10:22:23 2018
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 69780388 (ipc=97.7) sim_rate=418 (inst/sec) elapsed = 1:22:18:37 / Mon Apr 16 10:26:25 2018
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 69807346 (ipc=97.7) sim_rate=418 (inst/sec) elapsed = 1:22:22:39 / Mon Apr 16 10:30:27 2018
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 69837340 (ipc=97.7) sim_rate=417 (inst/sec) elapsed = 1:22:26:45 / Mon Apr 16 10:34:33 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 69862191 (ipc=97.6) sim_rate=417 (inst/sec) elapsed = 1:22:30:50 / Mon Apr 16 10:38:38 2018
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 69885954 (ipc=97.6) sim_rate=416 (inst/sec) elapsed = 1:22:34:54 / Mon Apr 16 10:42:42 2018
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 69912092 (ipc=97.6) sim_rate=416 (inst/sec) elapsed = 1:22:38:59 / Mon Apr 16 10:46:47 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 69938935 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:43:04 / Mon Apr 16 10:50:52 2018
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 69973100 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:47:13 / Mon Apr 16 10:55:01 2018
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70003638 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:51:19 / Mon Apr 16 10:59:07 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70035754 (ipc=97.5) sim_rate=414 (inst/sec) elapsed = 1:22:55:23 / Mon Apr 16 11:03:11 2018
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70062350 (ipc=97.4) sim_rate=414 (inst/sec) elapsed = 1:22:59:28 / Mon Apr 16 11:07:16 2018
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70095112 (ipc=97.4) sim_rate=413 (inst/sec) elapsed = 1:23:03:32 / Mon Apr 16 11:11:20 2018
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70128794 (ipc=97.4) sim_rate=413 (inst/sec) elapsed = 1:23:07:35 / Mon Apr 16 11:15:23 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70157850 (ipc=97.4) sim_rate=412 (inst/sec) elapsed = 1:23:11:40 / Mon Apr 16 11:19:28 2018
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70183331 (ipc=97.3) sim_rate=412 (inst/sec) elapsed = 1:23:15:44 / Mon Apr 16 11:23:32 2018
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70212514 (ipc=97.3) sim_rate=412 (inst/sec) elapsed = 1:23:19:49 / Mon Apr 16 11:27:37 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70242712 (ipc=97.3) sim_rate=411 (inst/sec) elapsed = 1:23:23:54 / Mon Apr 16 11:31:42 2018
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70271600 (ipc=97.3) sim_rate=411 (inst/sec) elapsed = 1:23:28:00 / Mon Apr 16 11:35:48 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70298561 (ipc=97.2) sim_rate=410 (inst/sec) elapsed = 1:23:32:05 / Mon Apr 16 11:39:53 2018
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70326823 (ipc=97.2) sim_rate=410 (inst/sec) elapsed = 1:23:36:10 / Mon Apr 16 11:43:58 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70358561 (ipc=97.2) sim_rate=409 (inst/sec) elapsed = 1:23:40:17 / Mon Apr 16 11:48:05 2018
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70388002 (ipc=97.2) sim_rate=409 (inst/sec) elapsed = 1:23:44:23 / Mon Apr 16 11:52:11 2018
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70413586 (ipc=97.1) sim_rate=409 (inst/sec) elapsed = 1:23:48:28 / Mon Apr 16 11:56:16 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70442178 (ipc=97.1) sim_rate=408 (inst/sec) elapsed = 1:23:52:34 / Mon Apr 16 12:00:22 2018
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70470368 (ipc=97.1) sim_rate=408 (inst/sec) elapsed = 1:23:56:42 / Mon Apr 16 12:04:30 2018
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70498461 (ipc=97.0) sim_rate=407 (inst/sec) elapsed = 2:0:00:48 / Mon Apr 16 12:08:36 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70530114 (ipc=97.0) sim_rate=407 (inst/sec) elapsed = 2:0:04:55 / Mon Apr 16 12:12:43 2018
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70560089 (ipc=97.0) sim_rate=407 (inst/sec) elapsed = 2:0:09:03 / Mon Apr 16 12:16:51 2018
