
alarm_clock_jukebox.elf:     file format elf32-littlenios2
alarm_clock_jukebox.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00040244

Program Header:
    LOAD off    0x00001000 vaddr 0x00040000 paddr 0x00040000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00040020 paddr 0x00040020 align 2**12
         filesz 0x000036d8 memsz 0x000036d8 flags r-x
    LOAD off    0x000046f8 vaddr 0x000436f8 paddr 0x000439dc align 2**12
         filesz 0x000002e4 memsz 0x000002e4 flags rw-
    LOAD off    0x00004cc0 vaddr 0x00043cc0 paddr 0x00043cc0 align 2**12
         filesz 0x00000000 memsz 0x00000134 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00040000  00040000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00040020  00040020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003238  00040244  00040244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000027c  0004347c  0004347c  0000447c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e4  000436f8  000439dc  000046f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000134  00043cc0  00043cc0  00004cc0  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00043df4  00043df4  000049dc  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000049dc  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000678  00000000  00000000  00004a00  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000839a  00000000  00000000  00005078  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002eab  00000000  00000000  0000d412  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003578  00000000  00000000  000102bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000f00  00000000  00000000  00013838  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001f2b  00000000  00000000  00014738  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001308  00000000  00000000  00016663  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  0001796c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002a0  00000000  00000000  00017990  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00019ab2  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000a  00000000  00000000  00019ab5  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00019abf  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00019ac0  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00019ac1  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00019ac5  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00019ac9  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00019acd  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00019ad8  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00019ae3  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  00019aee  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000061  00000000  00000000  00019af9  2**0
                  CONTENTS, READONLY
 29 .jdi          0000599a  00000000  00000000  00019b5a  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00086cce  00000000  00000000  0001f4f4  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00040000 l    d  .entry	00000000 .entry
00040020 l    d  .exceptions	00000000 .exceptions
00040244 l    d  .text	00000000 .text
0004347c l    d  .rodata	00000000 .rodata
000436f8 l    d  .rwdata	00000000 .rwdata
00043cc0 l    d  .bss	00000000 .bss
00043df4 l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../alarm_clock_jukebox_bsp//obj/HAL/src/crt0.o
0004027c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 button.c
00000000 l    df *ABS*	00000000 display.c
00000000 l    df *ABS*	00000000 interrupt.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 switches.c
00043cc6 l     O .bss	00000006 mode.1648
00000000 l    df *ABS*	00000000 time_keeper.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
000416fc l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
000436f8 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00042058 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
000421b0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000422e4 l     F .text	00000034 alt_dev_reg
000437d8 l     O .rwdata	0000002c jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000425e0 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
000426d4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00042800 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0004282c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000429dc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00042b1c l     F .text	0000003c alt_get_errno
00042b58 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00043ce8 g     O .bss	00000004 alt_instruction_exception_handler
00042144 g     F .text	0000006c alt_main
0004164c g     F .text	00000080 _puts_r
00043cf4 g     O .bss	00000100 alt_irq
000439dc g       *ABS*	00000000 __flash_rwdata_start
00041600 g     F .text	0000004c printf
00040e48 g     F .text	000000b0 upClockHour
00042f78 g     F .text	00000024 altera_nios2_gen2_irq_init
00040000 g     F .entry	0000001c __reset
00040020 g       *ABS*	00000000 __flash_exceptions_start
00043cd4 g     O .bss	00000004 errno
00043ce0 g     O .bss	00000004 alt_argv
0004b9ac g       *ABS*	00000000 _gp
000439af g     O .rwdata	00000001 time_format
00040600 g     F .text	00000030 alarmLEDon
0004382c g     O .rwdata	00000180 alt_fd_list
00042f9c g     F .text	00000090 alt_find_dev
00042aa0 g     F .text	0000007c alt_io_redirect
000416cc g     F .text	00000014 puts
00042940 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00042460 g     F .text	000000ec altera_avalon_jtag_uart_read
000415c4 g     F .text	0000003c _printf_r
00041508 g     F .text	00000064 .hidden __udivsi3
000431d8 g     F .text	00000090 alt_icache_flush
00040548 g     F .text	00000048 switchesRegisterISR
000439cc g     O .rwdata	00000004 alt_max_fd
00041364 g     F .text	000000ac downAlarmHour
00040fc0 g     F .text	000000c4 downClockMinute
000439b0 g     O .rwdata	00000004 _global_impure_ptr
00043df4 g       *ABS*	00000000 __bss_end
00041f68 g     F .text	000000f0 alt_iic_isr_register
00042e70 g     F .text	00000108 alt_tick
00040884 g     F .text	0000013c switchesISR
00041f1c g     F .text	0000004c alt_ic_irq_enabled
00043ccc g     O .bss	00000003 alarm
00042dd4 g     F .text	0000009c alt_alarm_stop
00043cd8 g     O .bss	00000004 alt_irq_active
000400fc g     F .exceptions	000000d4 alt_irq_handler
00043804 g     O .rwdata	00000028 alt_dev_null
000427e0 g     F .text	00000020 alt_dcache_flush_all
00040728 g     F .text	0000015c timerSecondISR
000439dc g       *ABS*	00000000 __ram_rwdata_end
00041164 g     F .text	000000a8 upAlarmMinute
00040000 g       *ABS*	00000000 __alt_mem_onchip_memory
000439c4 g     O .rwdata	00000008 alt_dev_list
000421ec g     F .text	000000f8 write
00041084 g     F .text	000000ac downClockHour
000436f8 g       *ABS*	00000000 __ram_rodata_end
0004347c g     O .rodata	0000000c COM_ANODE_SEG_TABLE
00040cbc g     F .text	000000c8 upClockSecond
0004156c g     F .text	00000058 .hidden __umodsi3
000405d0 g     F .text	00000030 alarmLEDoff
00040630 g     F .text	0000004c alarmLEDtoggle
00043df4 g       *ABS*	00000000 end
00043cc0 g     O .bss	00000006 mode
000401d0 g     F .exceptions	00000074 alt_instruction_exception_entry
000412bc g     F .text	000000a8 downAlarmMinute
00068000 g       *ABS*	00000000 __alt_stack_pointer
00042658 g     F .text	0000007c alt_avalon_timer_sc_init
0004254c g     F .text	00000094 altera_avalon_jtag_uart_write
00041768 g     F .text	00000524 ___vfprintf_internal_r
000432b8 g     F .text	00000190 __call_exitprocs
00040244 g     F .text	0000003c _start
00043cec g     O .bss	00000004 _alt_tick_rate
00043cf0 g     O .bss	00000004 _alt_nticks
00042350 g     F .text	00000050 alt_sys_init
00040c38 g     F .text	0000004c checkInvalidMode
000436f8 g       *ABS*	00000000 __ram_rwdata_start
0004347c g       *ABS*	00000000 __ram_rodata_start
000439ac g     O .rwdata	00000003 reset_clock_value
00040590 g     F .text	00000040 switchesEnableInterrupt
000423a0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00043134 g     F .text	000000a4 alt_get_fd
00043288 g     F .text	00000030 memcmp
00043df4 g       *ABS*	00000000 __alt_stack_base
0004302c g     F .text	00000108 alt_find_file
00042868 g     F .text	000000a4 alt_dev_llist_insert
00040c84 g     F .text	00000038 resetClockTime
00041ca8 g     F .text	000000b8 __sfvwrite_small_dev
00043cc0 g       *ABS*	00000000 __bss_start
0004067c g     F .text	000000ac main
00043ce4 g     O .bss	00000004 alt_envp
00042400 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00040280 g     F .text	00000080 resetDisplay
000439d0 g     O .rwdata	00000004 alt_errno
00041410 g     F .text	00000084 .hidden __divsi3
00040ef8 g     F .text	000000c8 downClockSecond
0004347c g       *ABS*	00000000 __flash_rodata_start
00042318 g     F .text	00000038 alt_irq_init
00042d70 g     F .text	00000064 alt_release_fd
00041d60 g     F .text	00000058 _write_r
00040d84 g     F .text	000000c4 upClockMinute
000439b4 g     O .rwdata	00000004 _impure_ptr
00043cdc g     O .bss	00000004 alt_argc
00040020 g       .exceptions	00000000 alt_irq_entry
00040518 g     F .text	00000030 timerSecondEnableInterrupt
000439bc g     O .rwdata	00000008 alt_fs_list
000409c0 g     F .text	00000278 determineMode
00040020 g       *ABS*	00000000 __ram_exceptions_start
00041db8 g     F .text	00000050 alt_ic_isr_register
000439dc g       *ABS*	00000000 _edata
00043df4 g       *ABS*	00000000 _end
00040244 g       *ABS*	00000000 __ram_exceptions_end
00041e90 g     F .text	0000008c alt_ic_irq_disable
00043268 g     F .text	00000020 exit
00041494 g     F .text	00000074 .hidden __modsi3
00068000 g       *ABS*	00000000 __alt_data_end
00040020 g     F .exceptions	00000000 alt_exception
000404d0 g     F .text	00000048 timerSecondRegisterISR
0004120c g     F .text	000000b0 upAlarmHour
00043448 g     F .text	00000034 _exit
000416e0 g     F .text	0000001c strlen
00042c1c g     F .text	00000154 open
00043ccf g     O .bss	00000003 clock
0004365e g     O .rodata	00000060 mode_lookup_table
0004290c g     F .text	00000034 alt_icache_flush_all
000439b8 g     O .rwdata	00000004 alt_priority_mask
00041e08 g     F .text	00000088 alt_ic_irq_enable
00041c8c g     F .text	0000001c __vfprintf_internal
000439d4 g     O .rwdata	00000008 alt_alarm_list
00042710 g     F .text	000000d0 close
00041130 g     F .text	00000034 resetAlarmTime
000420c0 g     F .text	00000084 alt_load
00040300 g     F .text	000001d0 updateDisplay



Disassembly of section .entry:

00040000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   40000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
   40004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   40008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   4000c:	00bffd16 	blt	zero,r2,40004 <__alt_data_end+0xfffd8004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   40010:	00400134 	movhi	at,4
    ori r1, r1, %lo(_start)
   40014:	08409114 	ori	at,at,580
    jmp r1
   40018:	0800683a 	jmp	at
   4001c:	00000000 	call	0 <__reset-0x40000>

Disassembly of section .exceptions:

00040020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   40020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   40024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   40028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   4002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   40030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   40034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   40038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   4003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   40040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   40044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   40048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   4004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   40050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   40054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   40058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   4005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   40060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   40064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   40068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   4006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   40070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   40074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   40078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   4007c:	10000326 	beq	r2,zero,4008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   40080:	20000226 	beq	r4,zero,4008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   40084:	00400fc0 	call	400fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   40088:	00000706 	br	400a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   4008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   40090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   40094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   40098:	00401d00 	call	401d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   4009c:	1000021e 	bne	r2,zero,400a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   400a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   400a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   400a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   400ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   400b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   400b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   400b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   400bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   400c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   400c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   400c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   400cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   400d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   400d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   400d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   400dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   400e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   400e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   400e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   400ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   400f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   400f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   400f8:	ef80083a 	eret

000400fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   400fc:	defff904 	addi	sp,sp,-28
   40100:	dfc00615 	stw	ra,24(sp)
   40104:	df000515 	stw	fp,20(sp)
   40108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   4010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   40110:	0005313a 	rdctl	r2,ipending
   40114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   40118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   4011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   40120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   40124:	00800044 	movi	r2,1
   40128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   4012c:	e0fffb17 	ldw	r3,-20(fp)
   40130:	e0bffc17 	ldw	r2,-16(fp)
   40134:	1884703a 	and	r2,r3,r2
   40138:	10001426 	beq	r2,zero,4018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   4013c:	00800134 	movhi	r2,4
   40140:	108f3d04 	addi	r2,r2,15604
   40144:	e0fffd17 	ldw	r3,-12(fp)
   40148:	180690fa 	slli	r3,r3,3
   4014c:	10c5883a 	add	r2,r2,r3
   40150:	10c00017 	ldw	r3,0(r2)
   40154:	00800134 	movhi	r2,4
   40158:	108f3d04 	addi	r2,r2,15604
   4015c:	e13ffd17 	ldw	r4,-12(fp)
   40160:	200890fa 	slli	r4,r4,3
   40164:	1105883a 	add	r2,r2,r4
   40168:	10800104 	addi	r2,r2,4
   4016c:	10800017 	ldw	r2,0(r2)
   40170:	1009883a 	mov	r4,r2
   40174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   40178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   4017c:	0005313a 	rdctl	r2,ipending
   40180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   40184:	e0bfff17 	ldw	r2,-4(fp)
   40188:	00000706 	br	401a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   4018c:	e0bffc17 	ldw	r2,-16(fp)
   40190:	1085883a 	add	r2,r2,r2
   40194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   40198:	e0bffd17 	ldw	r2,-12(fp)
   4019c:	10800044 	addi	r2,r2,1
   401a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   401a4:	003fe106 	br	4012c <__alt_data_end+0xfffd812c>

    active = alt_irq_pending ();
   401a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   401ac:	e0bffb17 	ldw	r2,-20(fp)
   401b0:	103fdb1e 	bne	r2,zero,40120 <__alt_data_end+0xfffd8120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   401b4:	0001883a 	nop
}
   401b8:	0001883a 	nop
   401bc:	e037883a 	mov	sp,fp
   401c0:	dfc00117 	ldw	ra,4(sp)
   401c4:	df000017 	ldw	fp,0(sp)
   401c8:	dec00204 	addi	sp,sp,8
   401cc:	f800283a 	ret

000401d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   401d0:	defffb04 	addi	sp,sp,-20
   401d4:	dfc00415 	stw	ra,16(sp)
   401d8:	df000315 	stw	fp,12(sp)
   401dc:	df000304 	addi	fp,sp,12
   401e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   401e4:	000531fa 	rdctl	r2,exception
   401e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   401ec:	e0bffd17 	ldw	r2,-12(fp)
   401f0:	10801f0c 	andi	r2,r2,124
   401f4:	1004d0ba 	srli	r2,r2,2
   401f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   401fc:	0005333a 	rdctl	r2,badaddr
   40200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   40204:	d0a0cf17 	ldw	r2,-31940(gp)
   40208:	10000726 	beq	r2,zero,40228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   4020c:	d0a0cf17 	ldw	r2,-31940(gp)
   40210:	e0fffd17 	ldw	r3,-12(fp)
   40214:	e1bffe17 	ldw	r6,-8(fp)
   40218:	e17fff17 	ldw	r5,-4(fp)
   4021c:	1809883a 	mov	r4,r3
   40220:	103ee83a 	callr	r2
   40224:	00000206 	br	40230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   40228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   4022c:	0005883a 	mov	r2,zero
}
   40230:	e037883a 	mov	sp,fp
   40234:	dfc00117 	ldw	ra,4(sp)
   40238:	df000017 	ldw	fp,0(sp)
   4023c:	dec00204 	addi	sp,sp,8
   40240:	f800283a 	ret

Disassembly of section .text:

00040244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   40244:	06c001b4 	movhi	sp,6
    ori sp, sp, %lo(__alt_stack_pointer)
   40248:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
   4024c:	06800134 	movhi	gp,4
    ori gp, gp, %lo(_gp)
   40250:	d6ae6b14 	ori	gp,gp,47532
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   40254:	00800134 	movhi	r2,4
    ori r2, r2, %lo(__bss_start)
   40258:	108f3014 	ori	r2,r2,15552

    movhi r3, %hi(__bss_end)
   4025c:	00c00134 	movhi	r3,4
    ori r3, r3, %lo(__bss_end)
   40260:	18cf7d14 	ori	r3,r3,15860

    beq r2, r3, 1f
   40264:	10c00326 	beq	r2,r3,40274 <_start+0x30>

0:
    stw zero, (r2)
   40268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   4026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   40270:	10fffd36 	bltu	r2,r3,40268 <__alt_data_end+0xfffd8268>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   40274:	00420c00 	call	420c0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   40278:	00421440 	call	42144 <alt_main>

0004027c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   4027c:	003fff06 	br	4027c <__alt_data_end+0xfffd827c>

00040280 <resetDisplay>:
#include "display.h"

void resetDisplay(void) {
   40280:	deffff04 	addi	sp,sp,-4
   40284:	df000015 	stw	fp,0(sp)
   40288:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR1_BASE, RESET_DISPLAY_VALUE);
   4028c:	00c03004 	movi	r3,192
   40290:	00800234 	movhi	r2,8
   40294:	10841004 	addi	r2,r2,4160
   40298:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR0_BASE, RESET_DISPLAY_VALUE);
   4029c:	00c03004 	movi	r3,192
   402a0:	00800234 	movhi	r2,8
   402a4:	10843404 	addi	r2,r2,4304
   402a8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE1_BASE, RESET_DISPLAY_VALUE);
   402ac:	00c03004 	movi	r3,192
   402b0:	00800234 	movhi	r2,8
   402b4:	10841404 	addi	r2,r2,4176
   402b8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE0_BASE, RESET_DISPLAY_VALUE);
   402bc:	00c03004 	movi	r3,192
   402c0:	00800234 	movhi	r2,8
   402c4:	10843004 	addi	r2,r2,4288
   402c8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND1_BASE, RESET_DISPLAY_VALUE);
   402cc:	00c03004 	movi	r3,192
   402d0:	00800234 	movhi	r2,8
   402d4:	10841804 	addi	r2,r2,4192
   402d8:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND0_BASE, RESET_DISPLAY_VALUE);
   402dc:	00c03004 	movi	r3,192
   402e0:	00800234 	movhi	r2,8
   402e4:	10842c04 	addi	r2,r2,4272
   402e8:	10c00035 	stwio	r3,0(r2)
}
   402ec:	0001883a 	nop
   402f0:	e037883a 	mov	sp,fp
   402f4:	df000017 	ldw	fp,0(sp)
   402f8:	dec00104 	addi	sp,sp,4
   402fc:	f800283a 	ret

00040300 <updateDisplay>:
bcd[2] = 512/100 = 5
bcd[1] = (512-5*100)/10 = 12/10 = 1
bcd[0] = (512 - (5*100 + 1*10))/1 = 2
*/
// for the moment, this is hard coded without any for loops
void updateDisplay(struct time time) {
   40300:	defffa04 	addi	sp,sp,-24
   40304:	dfc00515 	stw	ra,20(sp)
   40308:	df000415 	stw	fp,16(sp)
   4030c:	df000404 	addi	fp,sp,16
   40310:	e13fff15 	stw	r4,-4(fp)
  uint8_t bcd[6];
  uint8_t ledseg[6];

  // determine BCD values for hours, minutes, seconds
  bcd[5] = time.hour/10;
   40314:	e0bfff03 	ldbu	r2,-4(fp)
   40318:	10803fcc 	andi	r2,r2,255
   4031c:	01400284 	movi	r5,10
   40320:	1009883a 	mov	r4,r2
   40324:	00415080 	call	41508 <__udivsi3>
   40328:	e0bffd45 	stb	r2,-11(fp)
  bcd[4] = time.hour - bcd[5]*10;
   4032c:	e0bfff03 	ldbu	r2,-4(fp)
   40330:	e0fffd43 	ldbu	r3,-11(fp)
   40334:	18fffda4 	muli	r3,r3,-10
   40338:	10c5883a 	add	r2,r2,r3
   4033c:	e0bffd05 	stb	r2,-12(fp)
  bcd[3] = time.minute/10;
   40340:	e0bfff43 	ldbu	r2,-3(fp)
   40344:	10803fcc 	andi	r2,r2,255
   40348:	01400284 	movi	r5,10
   4034c:	1009883a 	mov	r4,r2
   40350:	00415080 	call	41508 <__udivsi3>
   40354:	e0bffcc5 	stb	r2,-13(fp)
  bcd[2] = time.minute - bcd[3]*10;
   40358:	e0bfff43 	ldbu	r2,-3(fp)
   4035c:	e0fffcc3 	ldbu	r3,-13(fp)
   40360:	18fffda4 	muli	r3,r3,-10
   40364:	10c5883a 	add	r2,r2,r3
   40368:	e0bffc85 	stb	r2,-14(fp)
  bcd[1] = time.second/10;
   4036c:	e0bfff83 	ldbu	r2,-2(fp)
   40370:	10803fcc 	andi	r2,r2,255
   40374:	01400284 	movi	r5,10
   40378:	1009883a 	mov	r4,r2
   4037c:	00415080 	call	41508 <__udivsi3>
   40380:	e0bffc45 	stb	r2,-15(fp)
  bcd[0] = time.second - bcd[1]*10;
   40384:	e0bfff83 	ldbu	r2,-2(fp)
   40388:	e0fffc43 	ldbu	r3,-15(fp)
   4038c:	18fffda4 	muli	r3,r3,-10
   40390:	10c5883a 	add	r2,r2,r3
   40394:	e0bffc05 	stb	r2,-16(fp)

  // convert BCD values to LED segment values
  ledseg[5] = COM_ANODE_SEG_TABLE[(bcd[5])];
   40398:	e0bffd43 	ldbu	r2,-11(fp)
   4039c:	10c03fcc 	andi	r3,r2,255
   403a0:	00800134 	movhi	r2,4
   403a4:	108d1f04 	addi	r2,r2,13436
   403a8:	10c5883a 	add	r2,r2,r3
   403ac:	10800003 	ldbu	r2,0(r2)
   403b0:	e0bffec5 	stb	r2,-5(fp)
  ledseg[4] = COM_ANODE_SEG_TABLE[(bcd[4])];
   403b4:	e0bffd03 	ldbu	r2,-12(fp)
   403b8:	10c03fcc 	andi	r3,r2,255
   403bc:	00800134 	movhi	r2,4
   403c0:	108d1f04 	addi	r2,r2,13436
   403c4:	10c5883a 	add	r2,r2,r3
   403c8:	10800003 	ldbu	r2,0(r2)
   403cc:	e0bffe85 	stb	r2,-6(fp)
  ledseg[3] = COM_ANODE_SEG_TABLE[(bcd[3])];
   403d0:	e0bffcc3 	ldbu	r2,-13(fp)
   403d4:	10c03fcc 	andi	r3,r2,255
   403d8:	00800134 	movhi	r2,4
   403dc:	108d1f04 	addi	r2,r2,13436
   403e0:	10c5883a 	add	r2,r2,r3
   403e4:	10800003 	ldbu	r2,0(r2)
   403e8:	e0bffe45 	stb	r2,-7(fp)
  ledseg[2] = COM_ANODE_SEG_TABLE[(bcd[2])];
   403ec:	e0bffc83 	ldbu	r2,-14(fp)
   403f0:	10c03fcc 	andi	r3,r2,255
   403f4:	00800134 	movhi	r2,4
   403f8:	108d1f04 	addi	r2,r2,13436
   403fc:	10c5883a 	add	r2,r2,r3
   40400:	10800003 	ldbu	r2,0(r2)
   40404:	e0bffe05 	stb	r2,-8(fp)
  ledseg[1] = COM_ANODE_SEG_TABLE[(bcd[1])];
   40408:	e0bffc43 	ldbu	r2,-15(fp)
   4040c:	10c03fcc 	andi	r3,r2,255
   40410:	00800134 	movhi	r2,4
   40414:	108d1f04 	addi	r2,r2,13436
   40418:	10c5883a 	add	r2,r2,r3
   4041c:	10800003 	ldbu	r2,0(r2)
   40420:	e0bffdc5 	stb	r2,-9(fp)
  ledseg[0] = COM_ANODE_SEG_TABLE[(bcd[0])];
   40424:	e0bffc03 	ldbu	r2,-16(fp)
   40428:	10c03fcc 	andi	r3,r2,255
   4042c:	00800134 	movhi	r2,4
   40430:	108d1f04 	addi	r2,r2,13436
   40434:	10c5883a 	add	r2,r2,r3
   40438:	10800003 	ldbu	r2,0(r2)
   4043c:	e0bffd85 	stb	r2,-10(fp)

  // write to display port
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR1_BASE, ledseg[5]);
   40440:	e0bffec3 	ldbu	r2,-5(fp)
   40444:	10c03fcc 	andi	r3,r2,255
   40448:	00800234 	movhi	r2,8
   4044c:	10841004 	addi	r2,r2,4160
   40450:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(HOUR0_BASE, ledseg[4]);
   40454:	e0bffe83 	ldbu	r2,-6(fp)
   40458:	10c03fcc 	andi	r3,r2,255
   4045c:	00800234 	movhi	r2,8
   40460:	10843404 	addi	r2,r2,4304
   40464:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE1_BASE, ledseg[3]);
   40468:	e0bffe43 	ldbu	r2,-7(fp)
   4046c:	10c03fcc 	andi	r3,r2,255
   40470:	00800234 	movhi	r2,8
   40474:	10841404 	addi	r2,r2,4176
   40478:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(MINUTE0_BASE, ledseg[2]);
   4047c:	e0bffe03 	ldbu	r2,-8(fp)
   40480:	10c03fcc 	andi	r3,r2,255
   40484:	00800234 	movhi	r2,8
   40488:	10843004 	addi	r2,r2,4288
   4048c:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND1_BASE, ledseg[1]);
   40490:	e0bffdc3 	ldbu	r2,-9(fp)
   40494:	10c03fcc 	andi	r3,r2,255
   40498:	00800234 	movhi	r2,8
   4049c:	10841804 	addi	r2,r2,4192
   404a0:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_PIO_DATA(SECOND0_BASE, ledseg[0]);
   404a4:	e0bffd83 	ldbu	r2,-10(fp)
   404a8:	10c03fcc 	andi	r3,r2,255
   404ac:	00800234 	movhi	r2,8
   404b0:	10842c04 	addi	r2,r2,4272
   404b4:	10c00035 	stwio	r3,0(r2)
   404b8:	0001883a 	nop
   404bc:	e037883a 	mov	sp,fp
   404c0:	dfc00117 	ldw	ra,4(sp)
   404c4:	df000017 	ldw	fp,0(sp)
   404c8:	dec00204 	addi	sp,sp,8
   404cc:	f800283a 	ret

000404d0 <timerSecondRegisterISR>:

/* this registration functions receives a pointer to an ISR function which takes
in a pointer to a data structure (isr_context) as a parameter, and does not
return any value (void). ISRFunction() will be called once the timerSecond
interrupt fires, and this ISR resides in main.c */
uint8_t timerSecondRegisterISR(void (*timerSecondISR)(void *isr_context)) {
   404d0:	defffb04 	addi	sp,sp,-20
   404d4:	dfc00415 	stw	ra,16(sp)
   404d8:	df000315 	stw	fp,12(sp)
   404dc:	df000304 	addi	fp,sp,12
   404e0:	e13fff15 	stw	r4,-4(fp)
  uint8_t isr_register_status;

  isr_register_status = alt_ic_isr_register(TIMER_SECOND_IRQ_INTERRUPT_CONTROLLER_ID,
   404e4:	d8000015 	stw	zero,0(sp)
   404e8:	000f883a 	mov	r7,zero
   404ec:	e1bfff17 	ldw	r6,-4(fp)
   404f0:	01400044 	movi	r5,1
   404f4:	0009883a 	mov	r4,zero
   404f8:	0041db80 	call	41db8 <alt_ic_isr_register>
   404fc:	e0bffe05 	stb	r2,-8(fp)
                                            TIMER_SECOND_IRQ,
                                            timerSecondISR,
                                            NULL,
                                            0x0);
  return isr_register_status;
   40500:	e0bffe03 	ldbu	r2,-8(fp)
}
   40504:	e037883a 	mov	sp,fp
   40508:	dfc00117 	ldw	ra,4(sp)
   4050c:	df000017 	ldw	fp,0(sp)
   40510:	dec00204 	addi	sp,sp,8
   40514:	f800283a 	ret

00040518 <timerSecondEnableInterrupt>:

void timerSecondEnableInterrupt(void) {
   40518:	deffff04 	addi	sp,sp,-4
   4051c:	df000015 	stw	fp,0(sp)
   40520:	d839883a 	mov	fp,sp
 IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_SECOND_BASE,
   40524:	00c001c4 	movi	r3,7
   40528:	00800234 	movhi	r2,8
   4052c:	10840104 	addi	r2,r2,4100
   40530:	10c00035 	stwio	r3,0(r2)
                 ALTERA_AVALON_TIMER_CONTROL_CONT_MSK  
               | ALTERA_AVALON_TIMER_CONTROL_START_MSK
               | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK);
}
   40534:	0001883a 	nop
   40538:	e037883a 	mov	sp,fp
   4053c:	df000017 	ldw	fp,0(sp)
   40540:	dec00104 	addi	sp,sp,4
   40544:	f800283a 	ret

00040548 <switchesRegisterISR>:

uint8_t switchesRegisterISR(void (*switchesISR)(void *isr_context)) {
   40548:	defffb04 	addi	sp,sp,-20
   4054c:	dfc00415 	stw	ra,16(sp)
   40550:	df000315 	stw	fp,12(sp)
   40554:	df000304 	addi	fp,sp,12
   40558:	e13fff15 	stw	r4,-4(fp)
  uint8_t isr_register_status;

  isr_register_status = alt_ic_isr_register(SWITCHES_IRQ_INTERRUPT_CONTROLLER_ID,
   4055c:	d8000015 	stw	zero,0(sp)
   40560:	000f883a 	mov	r7,zero
   40564:	e1bfff17 	ldw	r6,-4(fp)
   40568:	01400084 	movi	r5,2
   4056c:	0009883a 	mov	r4,zero
   40570:	0041db80 	call	41db8 <alt_ic_isr_register>
   40574:	e0bffe05 	stb	r2,-8(fp)
                                            SWITCHES_IRQ,
                                            switchesISR,
                                            NULL,
                                            0x0);
  return isr_register_status;
   40578:	e0bffe03 	ldbu	r2,-8(fp)
}
   4057c:	e037883a 	mov	sp,fp
   40580:	dfc00117 	ldw	ra,4(sp)
   40584:	df000017 	ldw	fp,0(sp)
   40588:	dec00204 	addi	sp,sp,8
   4058c:	f800283a 	ret

00040590 <switchesEnableInterrupt>:


void switchesEnableInterrupt(void) {
   40590:	deffff04 	addi	sp,sp,-4
   40594:	df000015 	stw	fp,0(sp)
   40598:	d839883a 	mov	fp,sp
  // enable all switches to fire interupts
  IOWR_ALTERA_AVALON_PIO_IRQ_MASK(SWITCHES_BASE, SWITCHES_INTERRUPT_MASK);
   4059c:	00ffffd4 	movui	r3,65535
   405a0:	00800234 	movhi	r2,8
   405a4:	10843e04 	addi	r2,r2,4344
   405a8:	10c00035 	stwio	r3,0(r2)
  
  // reset the edge capture register
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE, 0);
   405ac:	0007883a 	mov	r3,zero
   405b0:	00800234 	movhi	r2,8
   405b4:	10843f04 	addi	r2,r2,4348
   405b8:	10c00035 	stwio	r3,0(r2)
}
   405bc:	0001883a 	nop
   405c0:	e037883a 	mov	sp,fp
   405c4:	df000017 	ldw	fp,0(sp)
   405c8:	dec00104 	addi	sp,sp,4
   405cc:	f800283a 	ret

000405d0 <alarmLEDoff>:
#include "led.h"

void alarmLEDoff(void) {
   405d0:	deffff04 	addi	sp,sp,-4
   405d4:	df000015 	stw	fp,0(sp)
   405d8:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, LED_OFF);
   405dc:	0007883a 	mov	r3,zero
   405e0:	00800234 	movhi	r2,8
   405e4:	10842404 	addi	r2,r2,4240
   405e8:	10c00035 	stwio	r3,0(r2)
}
   405ec:	0001883a 	nop
   405f0:	e037883a 	mov	sp,fp
   405f4:	df000017 	ldw	fp,0(sp)
   405f8:	dec00104 	addi	sp,sp,4
   405fc:	f800283a 	ret

00040600 <alarmLEDon>:

void alarmLEDon(void) {
   40600:	deffff04 	addi	sp,sp,-4
   40604:	df000015 	stw	fp,0(sp)
   40608:	d839883a 	mov	fp,sp
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, LED_ON);
   4060c:	00c00044 	movi	r3,1
   40610:	00800234 	movhi	r2,8
   40614:	10842404 	addi	r2,r2,4240
   40618:	10c00035 	stwio	r3,0(r2)
}
   4061c:	0001883a 	nop
   40620:	e037883a 	mov	sp,fp
   40624:	df000017 	ldw	fp,0(sp)
   40628:	dec00104 	addi	sp,sp,4
   4062c:	f800283a 	ret

00040630 <alarmLEDtoggle>:

void alarmLEDtoggle(void) {
   40630:	defffe04 	addi	sp,sp,-8
   40634:	df000115 	stw	fp,4(sp)
   40638:	df000104 	addi	fp,sp,4
  volatile uint8_t led_state;
  led_state = IORD_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE);
   4063c:	00800234 	movhi	r2,8
   40640:	10842404 	addi	r2,r2,4240
   40644:	10800037 	ldwio	r2,0(r2)
   40648:	e0bfff05 	stb	r2,-4(fp)
  IOWR_ALTERA_AVALON_PIO_DATA(LED_ALARM_BASE, !led_state);
   4064c:	e0bfff03 	ldbu	r2,-4(fp)
   40650:	10803fcc 	andi	r2,r2,255
   40654:	1005003a 	cmpeq	r2,r2,zero
   40658:	10c03fcc 	andi	r3,r2,255
   4065c:	00800234 	movhi	r2,8
   40660:	10842404 	addi	r2,r2,4240
   40664:	10c00035 	stwio	r3,0(r2)
   40668:	0001883a 	nop
   4066c:	e037883a 	mov	sp,fp
   40670:	df000017 	ldw	fp,0(sp)
   40674:	dec00104 	addi	sp,sp,4
   40678:	f800283a 	ret

0004067c <main>:
/* the mode struct is global so that the callback functions 
in main.c can access it and determine the appropiate courses
of action */
struct mode mode;

int main(void) {
   4067c:	defffe04 	addi	sp,sp,-8
   40680:	dfc00115 	stw	ra,4(sp)
   40684:	df000015 	stw	fp,0(sp)
   40688:	d839883a 	mov	fp,sp

  // initialization
  mode.invalid = FALSE;
   4068c:	d020c505 	stb	zero,-31980(gp)
  mode.display = CLOCK_DISPLAY;
   40690:	00800104 	movi	r2,4
   40694:	d0a0c545 	stb	r2,-31979(gp)
  mode.alarm = NOT_ARMED;
   40698:	00800084 	movi	r2,2
   4069c:	d0a0c585 	stb	r2,-31978(gp)
  mode.config.on = FALSE;
   406a0:	d020c5c5 	stb	zero,-31977(gp)
  mode.config.hour = FALSE;
   406a4:	d020c605 	stb	zero,-31976(gp)
  mode.config.minute = FALSE;
   406a8:	d020c645 	stb	zero,-31975(gp)
  alarmLEDoff();
   406ac:	00405d00 	call	405d0 <alarmLEDoff>
  resetClockTime();
   406b0:	0040c840 	call	40c84 <resetClockTime>
  resetAlarmTime();
   406b4:	00411300 	call	41130 <resetAlarmTime>
  resetDisplay();
   406b8:	00402800 	call	40280 <resetDisplay>

  /* the callback ISR is passed in for the registration. When the timer peripheral
  fires its interrupt, timerSecondISR() will be called
  timerSecondISR can be preceded with or without & (both pass in the function address); 
  because a functionâ€™s name can also be used to get function's address */
  if (timerSecondRegisterISR(&timerSecondISR) == ISR_REGISTRATION_SUCCESS) {
   406bc:	01000134 	movhi	r4,4
   406c0:	2101ca04 	addi	r4,r4,1832
   406c4:	00404d00 	call	404d0 <timerSecondRegisterISR>
   406c8:	10803fcc 	andi	r2,r2,255
   406cc:	1000051e 	bne	r2,zero,406e4 <main+0x68>
    printf("timerSecondISR successively registered!\n");
   406d0:	01000134 	movhi	r4,4
   406d4:	210d2204 	addi	r4,r4,13448
   406d8:	00416cc0 	call	416cc <puts>
    timerSecondEnableInterrupt();
   406dc:	00405180 	call	40518 <timerSecondEnableInterrupt>
   406e0:	00000306 	br	406f0 <main+0x74>
  }
  else {
   printf("ERROR: timerSecondISR unsuccessively registered!\n");
   406e4:	01000134 	movhi	r4,4
   406e8:	210d2c04 	addi	r4,r4,13488
   406ec:	00416cc0 	call	416cc <puts>
  }

  if (switchesRegisterISR(&switchesISR) == ISR_REGISTRATION_SUCCESS) {
   406f0:	01000134 	movhi	r4,4
   406f4:	21022104 	addi	r4,r4,2180
   406f8:	00405480 	call	40548 <switchesRegisterISR>
   406fc:	10803fcc 	andi	r2,r2,255
   40700:	1000051e 	bne	r2,zero,40718 <main+0x9c>
    printf("switchesISR successively registered!\n");
   40704:	01000134 	movhi	r4,4
   40708:	210d3904 	addi	r4,r4,13540
   4070c:	00416cc0 	call	416cc <puts>
    switchesEnableInterrupt();
   40710:	00405900 	call	40590 <switchesEnableInterrupt>
   40714:	00000306 	br	40724 <main+0xa8>
  }
  else {
   printf("ERROR: switchesISR unsuccessively registered!\n");
   40718:	01000134 	movhi	r4,4
   4071c:	210d4304 	addi	r4,r4,13580
   40720:	00416cc0 	call	416cc <puts>





  while(1) {}  
   40724:	003fff06 	br	40724 <__alt_data_end+0xfffd8724>

00040728 <timerSecondISR>:
}


// -------------- ISR callbacks -------------------

void timerSecondISR(void* isr_context) {
   40728:	defffc04 	addi	sp,sp,-16
   4072c:	dfc00315 	stw	ra,12(sp)
   40730:	df000215 	stw	fp,8(sp)
   40734:	df000204 	addi	fp,sp,8
   40738:	e13fff15 	stw	r4,-4(fp)

  /* The TO (timeout) bit is set to 1 when the internal counter reaches zero. Once set by a
  timeout event, the TO bit stays set until explicitly cleared by a master peripheral. 
  The TO bit is cleared by writing 0 to the status register. */
  IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_SECOND_BASE, 0);
   4073c:	0007883a 	mov	r3,zero
   40740:	00800234 	movhi	r2,8
   40744:	10840004 	addi	r2,r2,4096
   40748:	10c00035 	stwio	r3,0(r2)


  // for debugging purposes -> acknowledgement that interrupt has succesively fired
  //printf("timerSecond interrupt has fired!\n");
  alarmLEDtoggle();
   4074c:	00406300 	call	40630 <alarmLEDtoggle>

 
  if (mode.display == CLOCK_DISPLAY) {
   40750:	d0a0c543 	ldbu	r2,-31979(gp)
   40754:	10803fcc 	andi	r2,r2,255
   40758:	10800118 	cmpnei	r2,r2,4
   4075c:	1000411e 	bne	r2,zero,40864 <timerSecondISR+0x13c>
    // temporary time struct for data transfer between modules
    struct time clock;

    if (mode.config.on == TRUE) {
   40760:	d0a0c5c3 	ldbu	r2,-31977(gp)
   40764:	10803fcc 	andi	r2,r2,255
   40768:	10800058 	cmpnei	r2,r2,1
   4076c:	10001a1e 	bne	r2,zero,407d8 <timerSecondISR+0xb0>

      // since we're in config, we don't want to carry the digits
      clock = upClockSecond(CARRY_OFF);
   40770:	01000044 	movi	r4,1
   40774:	0040cbc0 	call	40cbc <upClockSecond>
   40778:	e0bffe05 	stb	r2,-8(fp)
   4077c:	1006d23a 	srli	r3,r2,8
   40780:	1809883a 	mov	r4,r3
   40784:	00ffffc4 	movi	r3,-1
   40788:	20c6703a 	and	r3,r4,r3
   4078c:	e0fffe45 	stb	r3,-7(fp)
   40790:	1004d43a 	srli	r2,r2,16
   40794:	1007883a 	mov	r3,r2
   40798:	00bfffc4 	movi	r2,-1
   4079c:	1884703a 	and	r2,r3,r2
   407a0:	e0bffe85 	stb	r2,-6(fp)
      printf("The clock time is currently: %d:%d:%d\n",clock.hour,clock.minute,clock.second);
   407a4:	e0bffe03 	ldbu	r2,-8(fp)
   407a8:	10803fcc 	andi	r2,r2,255
   407ac:	e0fffe43 	ldbu	r3,-7(fp)
   407b0:	18c03fcc 	andi	r3,r3,255
   407b4:	e13ffe83 	ldbu	r4,-6(fp)
   407b8:	21003fcc 	andi	r4,r4,255
   407bc:	200f883a 	mov	r7,r4
   407c0:	180d883a 	mov	r6,r3
   407c4:	100b883a 	mov	r5,r2
   407c8:	01000134 	movhi	r4,4
   407cc:	210d4f04 	addi	r4,r4,13628
   407d0:	00416000 	call	41600 <printf>
   407d4:	00002006 	br	40858 <timerSecondISR+0x130>
    }
    else if (mode.config.on == FALSE) {
   407d8:	d0a0c5c3 	ldbu	r2,-31977(gp)
   407dc:	10803fcc 	andi	r2,r2,255
   407e0:	10001a1e 	bne	r2,zero,4084c <timerSecondISR+0x124>

      // since we're not in config, the time should normally count and carry
      clock = upClockSecond(CARRY_ON);
   407e4:	0009883a 	mov	r4,zero
   407e8:	0040cbc0 	call	40cbc <upClockSecond>
   407ec:	e0bffe05 	stb	r2,-8(fp)
   407f0:	1006d23a 	srli	r3,r2,8
   407f4:	1809883a 	mov	r4,r3
   407f8:	00ffffc4 	movi	r3,-1
   407fc:	20c6703a 	and	r3,r4,r3
   40800:	e0fffe45 	stb	r3,-7(fp)
   40804:	1004d43a 	srli	r2,r2,16
   40808:	1007883a 	mov	r3,r2
   4080c:	00bfffc4 	movi	r2,-1
   40810:	1884703a 	and	r2,r3,r2
   40814:	e0bffe85 	stb	r2,-6(fp)
      printf("The clock time is currently: %d:%d:%d\n",clock.hour,clock.minute,clock.second);
   40818:	e0bffe03 	ldbu	r2,-8(fp)
   4081c:	10803fcc 	andi	r2,r2,255
   40820:	e0fffe43 	ldbu	r3,-7(fp)
   40824:	18c03fcc 	andi	r3,r3,255
   40828:	e13ffe83 	ldbu	r4,-6(fp)
   4082c:	21003fcc 	andi	r4,r4,255
   40830:	200f883a 	mov	r7,r4
   40834:	180d883a 	mov	r6,r3
   40838:	100b883a 	mov	r5,r2
   4083c:	01000134 	movhi	r4,4
   40840:	210d4f04 	addi	r4,r4,13628
   40844:	00416000 	call	41600 <printf>
   40848:	00000306 	br	40858 <timerSecondISR+0x130>
    }
    else {
      printf("ERROR: mode.config.on is invalid\n");
   4084c:	01000134 	movhi	r4,4
   40850:	210d5904 	addi	r4,r4,13668
   40854:	00416cc0 	call	416cc <puts>
    }

    // since the time is being displayed, we'll have to update the display
    updateDisplay(clock);
   40858:	e13ffe17 	ldw	r4,-8(fp)
   4085c:	00403000 	call	40300 <updateDisplay>
  }
  else {
    // since the current time is not being displayed, we don't update the display
    upClockSecond(CARRY_ON);
  }
}
   40860:	00000206 	br	4086c <timerSecondISR+0x144>


  }
  else {
    // since the current time is not being displayed, we don't update the display
    upClockSecond(CARRY_ON);
   40864:	0009883a 	mov	r4,zero
   40868:	0040cbc0 	call	40cbc <upClockSecond>
  }
}
   4086c:	0001883a 	nop
   40870:	e037883a 	mov	sp,fp
   40874:	dfc00117 	ldw	ra,4(sp)
   40878:	df000017 	ldw	fp,0(sp)
   4087c:	dec00204 	addi	sp,sp,8
   40880:	f800283a 	ret

00040884 <switchesISR>:


void switchesISR(void* isr_context) {
   40884:	defffb04 	addi	sp,sp,-20
   40888:	dfc00415 	stw	ra,16(sp)
   4088c:	df000315 	stw	fp,12(sp)
   40890:	df000304 	addi	fp,sp,12
   40894:	e13fff15 	stw	r4,-4(fp)

  // for debugging purposes -> acknowledgement that interrupt has succesively fired
  printf("switches interrupt has fired!\n");
   40898:	01000134 	movhi	r4,4
   4089c:	210d6204 	addi	r4,r4,13704
   408a0:	00416cc0 	call	416cc <puts>

  // reset edge capture register by writing to it 
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE, 0);
   408a4:	0007883a 	mov	r3,zero
   408a8:	00800234 	movhi	r2,8
   408ac:	10843f04 	addi	r2,r2,4348
   408b0:	10c00035 	stwio	r3,0(r2)

  /* temporary mode struct for data transfer between modules and for testing
  the requested mode based on the switches state */
  struct mode mode_request;

  mode_request = determineMode();
   408b4:	00409c00 	call	409c0 <determineMode>
   408b8:	1009883a 	mov	r4,r2
   408bc:	180b883a 	mov	r5,r3
   408c0:	e13ffd05 	stb	r4,-12(fp)
   408c4:	2004d23a 	srli	r2,r4,8
   408c8:	1007883a 	mov	r3,r2
   408cc:	00bfffc4 	movi	r2,-1
   408d0:	1884703a 	and	r2,r3,r2
   408d4:	e0bffd45 	stb	r2,-11(fp)
   408d8:	2004d43a 	srli	r2,r4,16
   408dc:	1007883a 	mov	r3,r2
   408e0:	00bfffc4 	movi	r2,-1
   408e4:	1884703a 	and	r2,r3,r2
   408e8:	e0bffd85 	stb	r2,-10(fp)
   408ec:	2004d63a 	srli	r2,r4,24
   408f0:	e0bffdc5 	stb	r2,-9(fp)
   408f4:	e17ffe05 	stb	r5,-8(fp)
   408f8:	2804d23a 	srli	r2,r5,8
   408fc:	1007883a 	mov	r3,r2
   40900:	00bfffc4 	movi	r2,-1
   40904:	1884703a 	and	r2,r3,r2
   40908:	e0bffe45 	stb	r2,-7(fp)

  printf("mode_request.invalid == %d\n", mode_request.invalid);
   4090c:	e0bffd03 	ldbu	r2,-12(fp)
   40910:	10803fcc 	andi	r2,r2,255
   40914:	100b883a 	mov	r5,r2
   40918:	01000134 	movhi	r4,4
   4091c:	210d6a04 	addi	r4,r4,13736
   40920:	00416000 	call	41600 <printf>
  printf("mode_request.display == %d\n", mode_request.display);
   40924:	e0bffd43 	ldbu	r2,-11(fp)
   40928:	10803fcc 	andi	r2,r2,255
   4092c:	100b883a 	mov	r5,r2
   40930:	01000134 	movhi	r4,4
   40934:	210d7104 	addi	r4,r4,13764
   40938:	00416000 	call	41600 <printf>
  printf("mode_request.config.on == %d\n", mode_request.config.on);
   4093c:	e0bffdc3 	ldbu	r2,-9(fp)
   40940:	10803fcc 	andi	r2,r2,255
   40944:	100b883a 	mov	r5,r2
   40948:	01000134 	movhi	r4,4
   4094c:	210d7804 	addi	r4,r4,13792
   40950:	00416000 	call	41600 <printf>
  printf("mode_request.config.hour == %d\n", mode_request.config.hour);
   40954:	e0bffe03 	ldbu	r2,-8(fp)
   40958:	10803fcc 	andi	r2,r2,255
   4095c:	100b883a 	mov	r5,r2
   40960:	01000134 	movhi	r4,4
   40964:	210d8004 	addi	r4,r4,13824
   40968:	00416000 	call	41600 <printf>
  printf("mode_request.config.minute == %d\n", mode_request.config.minute);
   4096c:	e0bffe43 	ldbu	r2,-7(fp)
   40970:	10803fcc 	andi	r2,r2,255
   40974:	100b883a 	mov	r5,r2
   40978:	01000134 	movhi	r4,4
   4097c:	210d8804 	addi	r4,r4,13856
   40980:	00416000 	call	41600 <printf>
  printf("mode_request.alarm == %d\n", mode_request.alarm);
   40984:	e0bffd83 	ldbu	r2,-10(fp)
   40988:	10803fcc 	andi	r2,r2,255
   4098c:	100b883a 	mov	r5,r2
   40990:	01000134 	movhi	r4,4
   40994:	210d9104 	addi	r4,r4,13892
   40998:	00416000 	call	41600 <printf>

  /* Read the PIO to delay ISR exit. This is done to prevent a
  spurious interrupt in systems with high processor -> pio
  latency and fast interrupts. */
  IORD_ALTERA_AVALON_PIO_EDGE_CAP(SWITCHES_BASE); 
   4099c:	00800234 	movhi	r2,8
   409a0:	10843f04 	addi	r2,r2,4348
   409a4:	10800037 	ldwio	r2,0(r2)
}
   409a8:	0001883a 	nop
   409ac:	e037883a 	mov	sp,fp
   409b0:	dfc00117 	ldw	ra,4(sp)
   409b4:	df000017 	ldw	fp,0(sp)
   409b8:	dec00204 	addi	sp,sp,8
   409bc:	f800283a 	ret

000409c0 <determineMode>:
#include "switches.h" 

struct mode determineMode(void) {
   409c0:	defff904 	addi	sp,sp,-28
   409c4:	dfc00615 	stw	ra,24(sp)
   409c8:	df000515 	stw	fp,20(sp)
   409cc:	dc400415 	stw	r17,16(sp)
   409d0:	dc000315 	stw	r16,12(sp)
   409d4:	df000504 	addi	fp,sp,20
  ISR, the current mode is known allowing us to determine if an 
  invalid mode was requested */
  static struct mode mode;

  // this variable lets us test whether or not an invalid mode was requested
  volatile uint16_t switches_state_request = IORD_ALTERA_AVALON_PIO_DATA(SWITCHES_BASE);
   409d8:	00800234 	movhi	r2,8
   409dc:	10843c04 	addi	r2,r2,4336
   409e0:	10800037 	ldwio	r2,0(r2)
   409e4:	e0bffd0d 	sth	r2,-12(fp)

  // check if the request is invalid
  if (checkInvalidMode(switches_state_request) == INVALID_MODE) {
   409e8:	e0bffd0b 	ldhu	r2,-12(fp)
   409ec:	10bfffcc 	andi	r2,r2,65535
   409f0:	1009883a 	mov	r4,r2
   409f4:	0040c380 	call	40c38 <checkInvalidMode>
   409f8:	10803fcc 	andi	r2,r2,255
   409fc:	10800218 	cmpnei	r2,r2,8
   40a00:	10000f1e 	bne	r2,zero,40a40 <determineMode+0x80>
    mode.invalid = TRUE;
   40a04:	00800044 	movi	r2,1
   40a08:	d0a0c685 	stb	r2,-31974(gp)
    return mode;
   40a0c:	d0a0c683 	ldbu	r2,-31974(gp)
   40a10:	e0bffb45 	stb	r2,-19(fp)
   40a14:	d0a0c6c3 	ldbu	r2,-31973(gp)
   40a18:	e0bffb85 	stb	r2,-18(fp)
   40a1c:	d0a0c703 	ldbu	r2,-31972(gp)
   40a20:	e0bffbc5 	stb	r2,-17(fp)
   40a24:	d0a0c743 	ldbu	r2,-31971(gp)
   40a28:	e0bffc05 	stb	r2,-16(fp)
   40a2c:	d0a0c783 	ldbu	r2,-31970(gp)
   40a30:	e0bffc45 	stb	r2,-15(fp)
   40a34:	d0a0c7c3 	ldbu	r2,-31969(gp)
   40a38:	e0bffc85 	stb	r2,-14(fp)
   40a3c:	00004806 	br	40b60 <determineMode+0x1a0>
  }

  else {
    // now that we know the mode request is valid, let's determine what it is
    mode.invalid = FALSE;
   40a40:	d020c685 	stb	zero,-31974(gp)

    uint8_t i = 0;
   40a44:	e03ffb05 	stb	zero,-20(fp)

    // check for the valid mode request in lookup table
    while (switches_state_request != mode_lookup_table[i][0]) {
   40a48:	00000606 	br	40a64 <determineMode+0xa4>
      i++;
   40a4c:	e0bffb03 	ldbu	r2,-20(fp)
   40a50:	10800044 	addi	r2,r2,1
   40a54:	e0bffb05 	stb	r2,-20(fp)
      // catch error in case the bounds of the lookup table are exceeded
      if (i == NUM_VALID_MODES) {
   40a58:	e0bffb03 	ldbu	r2,-20(fp)
   40a5c:	10800218 	cmpnei	r2,r2,8
   40a60:	10000b26 	beq	r2,zero,40a90 <determineMode+0xd0>
    mode.invalid = FALSE;

    uint8_t i = 0;

    // check for the valid mode request in lookup table
    while (switches_state_request != mode_lookup_table[i][0]) {
   40a64:	e0fffb03 	ldbu	r3,-20(fp)
   40a68:	00800134 	movhi	r2,4
   40a6c:	108d9784 	addi	r2,r2,13918
   40a70:	18c00324 	muli	r3,r3,12
   40a74:	10c5883a 	add	r2,r2,r3
   40a78:	10c0000b 	ldhu	r3,0(r2)
   40a7c:	e0bffd0b 	ldhu	r2,-12(fp)
   40a80:	18ffffcc 	andi	r3,r3,65535
   40a84:	10bfffcc 	andi	r2,r2,65535
   40a88:	18bff01e 	bne	r3,r2,40a4c <__alt_data_end+0xfffd8a4c>
   40a8c:	00000106 	br	40a94 <determineMode+0xd4>
      i++;
      // catch error in case the bounds of the lookup table are exceeded
      if (i == NUM_VALID_MODES) {
        break;
   40a90:	0001883a 	nop
    }

    // once the valid mode request is find, the while loop ends and we have found
    // the correct mode; its location is determined by the index i
    // at this point, we can update the members of the mode struct
    mode.display = mode_lookup_table[i][0];
   40a94:	e0fffb03 	ldbu	r3,-20(fp)
   40a98:	00800134 	movhi	r2,4
   40a9c:	108d9784 	addi	r2,r2,13918
   40aa0:	18c00324 	muli	r3,r3,12
   40aa4:	10c5883a 	add	r2,r2,r3
   40aa8:	1080000b 	ldhu	r2,0(r2)
   40aac:	d0a0c6c5 	stb	r2,-31973(gp)
    mode.config.on = mode_lookup_table[i][1];
   40ab0:	e0fffb03 	ldbu	r3,-20(fp)
   40ab4:	00800134 	movhi	r2,4
   40ab8:	108d9784 	addi	r2,r2,13918
   40abc:	18c00324 	muli	r3,r3,12
   40ac0:	10c5883a 	add	r2,r2,r3
   40ac4:	10800084 	addi	r2,r2,2
   40ac8:	1080000b 	ldhu	r2,0(r2)
   40acc:	d0a0c745 	stb	r2,-31971(gp)
    mode.config.hour = mode_lookup_table[i][2];
   40ad0:	e0fffb03 	ldbu	r3,-20(fp)
   40ad4:	00800134 	movhi	r2,4
   40ad8:	108d9784 	addi	r2,r2,13918
   40adc:	18c00324 	muli	r3,r3,12
   40ae0:	10c5883a 	add	r2,r2,r3
   40ae4:	10800104 	addi	r2,r2,4
   40ae8:	1080000b 	ldhu	r2,0(r2)
   40aec:	d0a0c785 	stb	r2,-31970(gp)
    mode.config.minute = mode_lookup_table[i][3];
   40af0:	e0fffb03 	ldbu	r3,-20(fp)
   40af4:	00800134 	movhi	r2,4
   40af8:	108d9784 	addi	r2,r2,13918
   40afc:	18c00324 	muli	r3,r3,12
   40b00:	10c5883a 	add	r2,r2,r3
   40b04:	10800184 	addi	r2,r2,6
   40b08:	1080000b 	ldhu	r2,0(r2)
   40b0c:	d0a0c7c5 	stb	r2,-31969(gp)
    mode.alarm = mode_lookup_table[i][5];
   40b10:	e0fffb03 	ldbu	r3,-20(fp)
   40b14:	00800134 	movhi	r2,4
   40b18:	108d9784 	addi	r2,r2,13918
   40b1c:	18c00324 	muli	r3,r3,12
   40b20:	10c5883a 	add	r2,r2,r3
   40b24:	10800284 	addi	r2,r2,10
   40b28:	1080000b 	ldhu	r2,0(r2)
   40b2c:	d0a0c705 	stb	r2,-31972(gp)

    return mode;
   40b30:	d0a0c683 	ldbu	r2,-31974(gp)
   40b34:	e0bffb45 	stb	r2,-19(fp)
   40b38:	d0a0c6c3 	ldbu	r2,-31973(gp)
   40b3c:	e0bffb85 	stb	r2,-18(fp)
   40b40:	d0a0c703 	ldbu	r2,-31972(gp)
   40b44:	e0bffbc5 	stb	r2,-17(fp)
   40b48:	d0a0c743 	ldbu	r2,-31971(gp)
   40b4c:	e0bffc05 	stb	r2,-16(fp)
   40b50:	d0a0c783 	ldbu	r2,-31970(gp)
   40b54:	e0bffc45 	stb	r2,-15(fp)
   40b58:	d0a0c7c3 	ldbu	r2,-31969(gp)
   40b5c:	e0bffc85 	stb	r2,-14(fp)
   40b60:	0005883a 	mov	r2,zero
   40b64:	e0fffb43 	ldbu	r3,-19(fp)
   40b68:	18c03fcc 	andi	r3,r3,255
   40b6c:	013fc004 	movi	r4,-256
   40b70:	1104703a 	and	r2,r2,r4
   40b74:	10c4b03a 	or	r2,r2,r3
   40b78:	e0fffb83 	ldbu	r3,-18(fp)
   40b7c:	18c03fcc 	andi	r3,r3,255
   40b80:	1808923a 	slli	r4,r3,8
   40b84:	00fffff4 	movhi	r3,65535
   40b88:	18c03fc4 	addi	r3,r3,255
   40b8c:	10c4703a 	and	r2,r2,r3
   40b90:	1104b03a 	or	r2,r2,r4
   40b94:	e0fffbc3 	ldbu	r3,-17(fp)
   40b98:	18c03fcc 	andi	r3,r3,255
   40b9c:	1808943a 	slli	r4,r3,16
   40ba0:	00ffc074 	movhi	r3,65281
   40ba4:	18ffffc4 	addi	r3,r3,-1
   40ba8:	10c4703a 	and	r2,r2,r3
   40bac:	1104b03a 	or	r2,r2,r4
   40bb0:	e0fffc03 	ldbu	r3,-16(fp)
   40bb4:	1808963a 	slli	r4,r3,24
   40bb8:	00c04034 	movhi	r3,256
   40bbc:	18ffffc4 	addi	r3,r3,-1
   40bc0:	10c4703a 	and	r2,r2,r3
   40bc4:	1104b03a 	or	r2,r2,r4
   40bc8:	0009883a 	mov	r4,zero
   40bcc:	e0fffc43 	ldbu	r3,-15(fp)
   40bd0:	18c03fcc 	andi	r3,r3,255
   40bd4:	017fc004 	movi	r5,-256
   40bd8:	2148703a 	and	r4,r4,r5
   40bdc:	20c6b03a 	or	r3,r4,r3
   40be0:	1809883a 	mov	r4,r3
   40be4:	e0fffc83 	ldbu	r3,-14(fp)
   40be8:	18c03fcc 	andi	r3,r3,255
   40bec:	180a923a 	slli	r5,r3,8
   40bf0:	00fffff4 	movhi	r3,65535
   40bf4:	18c03fc4 	addi	r3,r3,255
   40bf8:	20c6703a 	and	r3,r4,r3
   40bfc:	1946b03a 	or	r3,r3,r5
   40c00:	1809883a 	mov	r4,r3
   40c04:	1021883a 	mov	r16,r2
   40c08:	2023883a 	mov	r17,r4
   40c0c:	8007883a 	mov	r3,r16
   40c10:	8809883a 	mov	r4,r17
  }

}
   40c14:	1805883a 	mov	r2,r3
   40c18:	2007883a 	mov	r3,r4
   40c1c:	e6fffe04 	addi	sp,fp,-8
   40c20:	dfc00317 	ldw	ra,12(sp)
   40c24:	df000217 	ldw	fp,8(sp)
   40c28:	dc400117 	ldw	r17,4(sp)
   40c2c:	dc000017 	ldw	r16,0(sp)
   40c30:	dec00404 	addi	sp,sp,16
   40c34:	f800283a 	ret

00040c38 <checkInvalidMode>:

uint8_t checkInvalidMode(uint16_t switches_state_request) {
   40c38:	defffe04 	addi	sp,sp,-8
   40c3c:	df000115 	stw	fp,4(sp)
   40c40:	df000104 	addi	fp,sp,4
   40c44:	2005883a 	mov	r2,r4
   40c48:	e0bfff0d 	sth	r2,-4(fp)
  we have to check this, because, for example, 5 mod 2 = 1 mod 2 = 1, whereas
  the latter is a valid state, but the former is not!

  if the switch state is divisible by 2, then it is a valid state
  this means only one switch is currently active */
  if ( ((switches_state_request == 1) || (switches_state_request % 2) == 0) ) {
   40c4c:	e0bfff0b 	ldhu	r2,-4(fp)
   40c50:	10800060 	cmpeqi	r2,r2,1
   40c54:	1000041e 	bne	r2,zero,40c68 <checkInvalidMode+0x30>
   40c58:	e0bfff0b 	ldhu	r2,-4(fp)
   40c5c:	1080004c 	andi	r2,r2,1
   40c60:	10bfffcc 	andi	r2,r2,65535
   40c64:	1000021e 	bne	r2,zero,40c70 <checkInvalidMode+0x38>
    return VALID_MODE;
   40c68:	00800244 	movi	r2,9
   40c6c:	00000106 	br	40c74 <checkInvalidMode+0x3c>
  }

  else {
    return INVALID_MODE;
   40c70:	00800204 	movi	r2,8
  }
   40c74:	e037883a 	mov	sp,fp
   40c78:	df000017 	ldw	fp,0(sp)
   40c7c:	dec00104 	addi	sp,sp,4
   40c80:	f800283a 	ret

00040c84 <resetClockTime>:


/* ------------------------ CLOCK functions ---------------------- */

// initialize clock time to default time (see display.h)
void resetClockTime(void) {
   40c84:	deffff04 	addi	sp,sp,-4
   40c88:	df000015 	stw	fp,0(sp)
   40c8c:	d839883a 	mov	fp,sp
  clock.hour = reset_clock_value[0];
   40c90:	008005c4 	movi	r2,23
   40c94:	d0a0c8c5 	stb	r2,-31965(gp)
  clock.minute = reset_clock_value[1];
   40c98:	00800ec4 	movi	r2,59
   40c9c:	d0a0c905 	stb	r2,-31964(gp)
  clock.second = reset_clock_value[2];
   40ca0:	0005883a 	mov	r2,zero
   40ca4:	d0a0c945 	stb	r2,-31963(gp)
}
   40ca8:	0001883a 	nop
   40cac:	e037883a 	mov	sp,fp
   40cb0:	df000017 	ldw	fp,0(sp)
   40cb4:	dec00104 	addi	sp,sp,4
   40cb8:	f800283a 	ret

00040cbc <upClockSecond>:

/*--------- up operations -------*/

// SECONDS
struct time upClockSecond(uint8_t carry_setting) {
   40cbc:	defffc04 	addi	sp,sp,-16
   40cc0:	dfc00315 	stw	ra,12(sp)
   40cc4:	df000215 	stw	fp,8(sp)
   40cc8:	df000204 	addi	fp,sp,8
   40ccc:	2005883a 	mov	r2,r4
   40cd0:	e0bfff05 	stb	r2,-4(fp)
  if (clock.second == (ONE_MINUTE-1)) {
   40cd4:	d0a0c943 	ldbu	r2,-31963(gp)
   40cd8:	10803fcc 	andi	r2,r2,255
   40cdc:	10800ed8 	cmpnei	r2,r2,59
   40ce0:	1000061e 	bne	r2,zero,40cfc <upClockSecond+0x40>
    clock.second = 0;
   40ce4:	d020c945 	stb	zero,-31963(gp)
    
    if (carry_setting == CARRY_ON) {
   40ce8:	e0bfff03 	ldbu	r2,-4(fp)
   40cec:	1000061e 	bne	r2,zero,40d08 <upClockSecond+0x4c>
      upClockMinute(CARRY_ON);
   40cf0:	0009883a 	mov	r4,zero
   40cf4:	0040d840 	call	40d84 <upClockMinute>
   40cf8:	00000306 	br	40d08 <upClockSecond+0x4c>
    }
  }
  else {
    clock.second++;
   40cfc:	d0a0c943 	ldbu	r2,-31963(gp)
   40d00:	10800044 	addi	r2,r2,1
   40d04:	d0a0c945 	stb	r2,-31963(gp)
  }
  return clock;
   40d08:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40d0c:	e0bffe05 	stb	r2,-8(fp)
   40d10:	d0a0c903 	ldbu	r2,-31964(gp)
   40d14:	e0bffe45 	stb	r2,-7(fp)
   40d18:	d0a0c943 	ldbu	r2,-31963(gp)
   40d1c:	e0bffe85 	stb	r2,-6(fp)
   40d20:	0005883a 	mov	r2,zero
   40d24:	e0fffe03 	ldbu	r3,-8(fp)
   40d28:	18c03fcc 	andi	r3,r3,255
   40d2c:	013fc004 	movi	r4,-256
   40d30:	1104703a 	and	r2,r2,r4
   40d34:	10c4b03a 	or	r2,r2,r3
   40d38:	e0fffe43 	ldbu	r3,-7(fp)
   40d3c:	18c03fcc 	andi	r3,r3,255
   40d40:	1808923a 	slli	r4,r3,8
   40d44:	00fffff4 	movhi	r3,65535
   40d48:	18c03fc4 	addi	r3,r3,255
   40d4c:	10c4703a 	and	r2,r2,r3
   40d50:	1104b03a 	or	r2,r2,r4
   40d54:	e0fffe83 	ldbu	r3,-6(fp)
   40d58:	18c03fcc 	andi	r3,r3,255
   40d5c:	1808943a 	slli	r4,r3,16
   40d60:	00ffc074 	movhi	r3,65281
   40d64:	18ffffc4 	addi	r3,r3,-1
   40d68:	10c4703a 	and	r2,r2,r3
   40d6c:	1104b03a 	or	r2,r2,r4
}
   40d70:	e037883a 	mov	sp,fp
   40d74:	dfc00117 	ldw	ra,4(sp)
   40d78:	df000017 	ldw	fp,0(sp)
   40d7c:	dec00204 	addi	sp,sp,8
   40d80:	f800283a 	ret

00040d84 <upClockMinute>:

// MINUTES
struct time upClockMinute(uint8_t carry_setting) {
   40d84:	defffc04 	addi	sp,sp,-16
   40d88:	dfc00315 	stw	ra,12(sp)
   40d8c:	df000215 	stw	fp,8(sp)
   40d90:	df000204 	addi	fp,sp,8
   40d94:	2005883a 	mov	r2,r4
   40d98:	e0bfff05 	stb	r2,-4(fp)
  if (clock.minute == (ONE_HOUR-1)) {
   40d9c:	d0a0c903 	ldbu	r2,-31964(gp)
   40da0:	10803fcc 	andi	r2,r2,255
   40da4:	10800ed8 	cmpnei	r2,r2,59
   40da8:	1000051e 	bne	r2,zero,40dc0 <upClockMinute+0x3c>
    clock.minute = 0;
   40dac:	d020c905 	stb	zero,-31964(gp)
    
    if (carry_setting == CARRY_ON) {
   40db0:	e0bfff03 	ldbu	r2,-4(fp)
   40db4:	1000051e 	bne	r2,zero,40dcc <upClockMinute+0x48>
      upClockHour();
   40db8:	0040e480 	call	40e48 <upClockHour>
   40dbc:	00000306 	br	40dcc <upClockMinute+0x48>
    }
  }
  else {
    clock.minute++;
   40dc0:	d0a0c903 	ldbu	r2,-31964(gp)
   40dc4:	10800044 	addi	r2,r2,1
   40dc8:	d0a0c905 	stb	r2,-31964(gp)
  }
  return clock;
   40dcc:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40dd0:	e0bffe05 	stb	r2,-8(fp)
   40dd4:	d0a0c903 	ldbu	r2,-31964(gp)
   40dd8:	e0bffe45 	stb	r2,-7(fp)
   40ddc:	d0a0c943 	ldbu	r2,-31963(gp)
   40de0:	e0bffe85 	stb	r2,-6(fp)
   40de4:	0005883a 	mov	r2,zero
   40de8:	e0fffe03 	ldbu	r3,-8(fp)
   40dec:	18c03fcc 	andi	r3,r3,255
   40df0:	013fc004 	movi	r4,-256
   40df4:	1104703a 	and	r2,r2,r4
   40df8:	10c4b03a 	or	r2,r2,r3
   40dfc:	e0fffe43 	ldbu	r3,-7(fp)
   40e00:	18c03fcc 	andi	r3,r3,255
   40e04:	1808923a 	slli	r4,r3,8
   40e08:	00fffff4 	movhi	r3,65535
   40e0c:	18c03fc4 	addi	r3,r3,255
   40e10:	10c4703a 	and	r2,r2,r3
   40e14:	1104b03a 	or	r2,r2,r4
   40e18:	e0fffe83 	ldbu	r3,-6(fp)
   40e1c:	18c03fcc 	andi	r3,r3,255
   40e20:	1808943a 	slli	r4,r3,16
   40e24:	00ffc074 	movhi	r3,65281
   40e28:	18ffffc4 	addi	r3,r3,-1
   40e2c:	10c4703a 	and	r2,r2,r3
   40e30:	1104b03a 	or	r2,r2,r4
}
   40e34:	e037883a 	mov	sp,fp
   40e38:	dfc00117 	ldw	ra,4(sp)
   40e3c:	df000017 	ldw	fp,0(sp)
   40e40:	dec00204 	addi	sp,sp,8
   40e44:	f800283a 	ret

00040e48 <upClockHour>:

// HOURS
struct time upClockHour(void) {
   40e48:	defffe04 	addi	sp,sp,-8
   40e4c:	df000115 	stw	fp,4(sp)
   40e50:	df000104 	addi	fp,sp,4
  if (clock.hour == (time_format-1)) {
   40e54:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e58:	10c03fcc 	andi	r3,r2,255
   40e5c:	d0a000c3 	ldbu	r2,-32765(gp)
   40e60:	10803fcc 	andi	r2,r2,255
   40e64:	10bfffc4 	addi	r2,r2,-1
   40e68:	1880021e 	bne	r3,r2,40e74 <upClockHour+0x2c>
    clock.hour = 0;
   40e6c:	d020c8c5 	stb	zero,-31965(gp)
   40e70:	00000306 	br	40e80 <upClockHour+0x38>
  }
  else {
    clock.hour++;
   40e74:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e78:	10800044 	addi	r2,r2,1
   40e7c:	d0a0c8c5 	stb	r2,-31965(gp)
  }
  return clock;
   40e80:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40e84:	e0bfff05 	stb	r2,-4(fp)
   40e88:	d0a0c903 	ldbu	r2,-31964(gp)
   40e8c:	e0bfff45 	stb	r2,-3(fp)
   40e90:	d0a0c943 	ldbu	r2,-31963(gp)
   40e94:	e0bfff85 	stb	r2,-2(fp)
   40e98:	0005883a 	mov	r2,zero
   40e9c:	e0ffff03 	ldbu	r3,-4(fp)
   40ea0:	18c03fcc 	andi	r3,r3,255
   40ea4:	013fc004 	movi	r4,-256
   40ea8:	1104703a 	and	r2,r2,r4
   40eac:	10c4b03a 	or	r2,r2,r3
   40eb0:	e0ffff43 	ldbu	r3,-3(fp)
   40eb4:	18c03fcc 	andi	r3,r3,255
   40eb8:	1808923a 	slli	r4,r3,8
   40ebc:	00fffff4 	movhi	r3,65535
   40ec0:	18c03fc4 	addi	r3,r3,255
   40ec4:	10c4703a 	and	r2,r2,r3
   40ec8:	1104b03a 	or	r2,r2,r4
   40ecc:	e0ffff83 	ldbu	r3,-2(fp)
   40ed0:	18c03fcc 	andi	r3,r3,255
   40ed4:	1808943a 	slli	r4,r3,16
   40ed8:	00ffc074 	movhi	r3,65281
   40edc:	18ffffc4 	addi	r3,r3,-1
   40ee0:	10c4703a 	and	r2,r2,r3
   40ee4:	1104b03a 	or	r2,r2,r4
}
   40ee8:	e037883a 	mov	sp,fp
   40eec:	df000017 	ldw	fp,0(sp)
   40ef0:	dec00104 	addi	sp,sp,4
   40ef4:	f800283a 	ret

00040ef8 <downClockSecond>:

/*--------- down operations -------*/

// SECONDS
struct time downClockSecond(uint8_t carry_setting) {
   40ef8:	defffc04 	addi	sp,sp,-16
   40efc:	dfc00315 	stw	ra,12(sp)
   40f00:	df000215 	stw	fp,8(sp)
   40f04:	df000204 	addi	fp,sp,8
   40f08:	2005883a 	mov	r2,r4
   40f0c:	e0bfff05 	stb	r2,-4(fp)
  if (clock.second == 0) {
   40f10:	d0a0c943 	ldbu	r2,-31963(gp)
   40f14:	10803fcc 	andi	r2,r2,255
   40f18:	1000071e 	bne	r2,zero,40f38 <downClockSecond+0x40>
    clock.second = (ONE_MINUTE-1);
   40f1c:	00800ec4 	movi	r2,59
   40f20:	d0a0c945 	stb	r2,-31963(gp)
    
    if (carry_setting == CARRY_ON) {
   40f24:	e0bfff03 	ldbu	r2,-4(fp)
   40f28:	1000061e 	bne	r2,zero,40f44 <downClockSecond+0x4c>
      downClockMinute(CARRY_ON);
   40f2c:	0009883a 	mov	r4,zero
   40f30:	0040fc00 	call	40fc0 <downClockMinute>
   40f34:	00000306 	br	40f44 <downClockSecond+0x4c>
    }
  }
  else {
    clock.second--;
   40f38:	d0a0c943 	ldbu	r2,-31963(gp)
   40f3c:	10bfffc4 	addi	r2,r2,-1
   40f40:	d0a0c945 	stb	r2,-31963(gp)
  }
  return clock;
   40f44:	d0a0c8c3 	ldbu	r2,-31965(gp)
   40f48:	e0bffe05 	stb	r2,-8(fp)
   40f4c:	d0a0c903 	ldbu	r2,-31964(gp)
   40f50:	e0bffe45 	stb	r2,-7(fp)
   40f54:	d0a0c943 	ldbu	r2,-31963(gp)
   40f58:	e0bffe85 	stb	r2,-6(fp)
   40f5c:	0005883a 	mov	r2,zero
   40f60:	e0fffe03 	ldbu	r3,-8(fp)
   40f64:	18c03fcc 	andi	r3,r3,255
   40f68:	013fc004 	movi	r4,-256
   40f6c:	1104703a 	and	r2,r2,r4
   40f70:	10c4b03a 	or	r2,r2,r3
   40f74:	e0fffe43 	ldbu	r3,-7(fp)
   40f78:	18c03fcc 	andi	r3,r3,255
   40f7c:	1808923a 	slli	r4,r3,8
   40f80:	00fffff4 	movhi	r3,65535
   40f84:	18c03fc4 	addi	r3,r3,255
   40f88:	10c4703a 	and	r2,r2,r3
   40f8c:	1104b03a 	or	r2,r2,r4
   40f90:	e0fffe83 	ldbu	r3,-6(fp)
   40f94:	18c03fcc 	andi	r3,r3,255
   40f98:	1808943a 	slli	r4,r3,16
   40f9c:	00ffc074 	movhi	r3,65281
   40fa0:	18ffffc4 	addi	r3,r3,-1
   40fa4:	10c4703a 	and	r2,r2,r3
   40fa8:	1104b03a 	or	r2,r2,r4
}
   40fac:	e037883a 	mov	sp,fp
   40fb0:	dfc00117 	ldw	ra,4(sp)
   40fb4:	df000017 	ldw	fp,0(sp)
   40fb8:	dec00204 	addi	sp,sp,8
   40fbc:	f800283a 	ret

00040fc0 <downClockMinute>:

// MINUTES
struct time downClockMinute(uint8_t carry_setting) {
   40fc0:	defffc04 	addi	sp,sp,-16
   40fc4:	dfc00315 	stw	ra,12(sp)
   40fc8:	df000215 	stw	fp,8(sp)
   40fcc:	df000204 	addi	fp,sp,8
   40fd0:	2005883a 	mov	r2,r4
   40fd4:	e0bfff05 	stb	r2,-4(fp)
  if (clock.minute == 0) {
   40fd8:	d0a0c903 	ldbu	r2,-31964(gp)
   40fdc:	10803fcc 	andi	r2,r2,255
   40fe0:	1000061e 	bne	r2,zero,40ffc <downClockMinute+0x3c>
    clock.minute = (ONE_HOUR-1);
   40fe4:	00800ec4 	movi	r2,59
   40fe8:	d0a0c905 	stb	r2,-31964(gp)
    
    if (carry_setting == CARRY_ON) {
   40fec:	e0bfff03 	ldbu	r2,-4(fp)
   40ff0:	1000051e 	bne	r2,zero,41008 <downClockMinute+0x48>
      downClockHour();
   40ff4:	00410840 	call	41084 <downClockHour>
   40ff8:	00000306 	br	41008 <downClockMinute+0x48>
    }
  }
  else {
    clock.minute--;
   40ffc:	d0a0c903 	ldbu	r2,-31964(gp)
   41000:	10bfffc4 	addi	r2,r2,-1
   41004:	d0a0c905 	stb	r2,-31964(gp)
  }
  return clock;
   41008:	d0a0c8c3 	ldbu	r2,-31965(gp)
   4100c:	e0bffe05 	stb	r2,-8(fp)
   41010:	d0a0c903 	ldbu	r2,-31964(gp)
   41014:	e0bffe45 	stb	r2,-7(fp)
   41018:	d0a0c943 	ldbu	r2,-31963(gp)
   4101c:	e0bffe85 	stb	r2,-6(fp)
   41020:	0005883a 	mov	r2,zero
   41024:	e0fffe03 	ldbu	r3,-8(fp)
   41028:	18c03fcc 	andi	r3,r3,255
   4102c:	013fc004 	movi	r4,-256
   41030:	1104703a 	and	r2,r2,r4
   41034:	10c4b03a 	or	r2,r2,r3
   41038:	e0fffe43 	ldbu	r3,-7(fp)
   4103c:	18c03fcc 	andi	r3,r3,255
   41040:	1808923a 	slli	r4,r3,8
   41044:	00fffff4 	movhi	r3,65535
   41048:	18c03fc4 	addi	r3,r3,255
   4104c:	10c4703a 	and	r2,r2,r3
   41050:	1104b03a 	or	r2,r2,r4
   41054:	e0fffe83 	ldbu	r3,-6(fp)
   41058:	18c03fcc 	andi	r3,r3,255
   4105c:	1808943a 	slli	r4,r3,16
   41060:	00ffc074 	movhi	r3,65281
   41064:	18ffffc4 	addi	r3,r3,-1
   41068:	10c4703a 	and	r2,r2,r3
   4106c:	1104b03a 	or	r2,r2,r4
}
   41070:	e037883a 	mov	sp,fp
   41074:	dfc00117 	ldw	ra,4(sp)
   41078:	df000017 	ldw	fp,0(sp)
   4107c:	dec00204 	addi	sp,sp,8
   41080:	f800283a 	ret

00041084 <downClockHour>:

// HOURS
struct time downClockHour(void) {
   41084:	defffe04 	addi	sp,sp,-8
   41088:	df000115 	stw	fp,4(sp)
   4108c:	df000104 	addi	fp,sp,4
  if (clock.hour == 0) {
   41090:	d0a0c8c3 	ldbu	r2,-31965(gp)
   41094:	10803fcc 	andi	r2,r2,255
   41098:	1000041e 	bne	r2,zero,410ac <downClockHour+0x28>
    clock.hour = (time_format-1);
   4109c:	d0a000c3 	ldbu	r2,-32765(gp)
   410a0:	10bfffc4 	addi	r2,r2,-1
   410a4:	d0a0c8c5 	stb	r2,-31965(gp)
   410a8:	00000306 	br	410b8 <downClockHour+0x34>
  }
  else {
    clock.hour--;
   410ac:	d0a0c8c3 	ldbu	r2,-31965(gp)
   410b0:	10bfffc4 	addi	r2,r2,-1
   410b4:	d0a0c8c5 	stb	r2,-31965(gp)
  }
  return clock;
   410b8:	d0a0c8c3 	ldbu	r2,-31965(gp)
   410bc:	e0bfff05 	stb	r2,-4(fp)
   410c0:	d0a0c903 	ldbu	r2,-31964(gp)
   410c4:	e0bfff45 	stb	r2,-3(fp)
   410c8:	d0a0c943 	ldbu	r2,-31963(gp)
   410cc:	e0bfff85 	stb	r2,-2(fp)
   410d0:	0005883a 	mov	r2,zero
   410d4:	e0ffff03 	ldbu	r3,-4(fp)
   410d8:	18c03fcc 	andi	r3,r3,255
   410dc:	013fc004 	movi	r4,-256
   410e0:	1104703a 	and	r2,r2,r4
   410e4:	10c4b03a 	or	r2,r2,r3
   410e8:	e0ffff43 	ldbu	r3,-3(fp)
   410ec:	18c03fcc 	andi	r3,r3,255
   410f0:	1808923a 	slli	r4,r3,8
   410f4:	00fffff4 	movhi	r3,65535
   410f8:	18c03fc4 	addi	r3,r3,255
   410fc:	10c4703a 	and	r2,r2,r3
   41100:	1104b03a 	or	r2,r2,r4
   41104:	e0ffff83 	ldbu	r3,-2(fp)
   41108:	18c03fcc 	andi	r3,r3,255
   4110c:	1808943a 	slli	r4,r3,16
   41110:	00ffc074 	movhi	r3,65281
   41114:	18ffffc4 	addi	r3,r3,-1
   41118:	10c4703a 	and	r2,r2,r3
   4111c:	1104b03a 	or	r2,r2,r4
}
   41120:	e037883a 	mov	sp,fp
   41124:	df000017 	ldw	fp,0(sp)
   41128:	dec00104 	addi	sp,sp,4
   4112c:	f800283a 	ret

00041130 <resetAlarmTime>:


/* ------------------------ ALARM functions ---------------------- */

// initialize alarm time to 00:00 (seconds are turned off)
void resetAlarmTime(void) {
   41130:	deffff04 	addi	sp,sp,-4
   41134:	df000015 	stw	fp,0(sp)
   41138:	d839883a 	mov	fp,sp
  // necessary to cast to a time struct, otherwise the 
  // value assignment won't work
  alarm =  (struct time){0};
   4113c:	d020c805 	stb	zero,-31968(gp)
   41140:	d020c845 	stb	zero,-31967(gp)
   41144:	d020c885 	stb	zero,-31966(gp)

  // we explicitly turn the second digits off
  alarm.second = DIGITS_OFF;
   41148:	00801b84 	movi	r2,110
   4114c:	d0a0c885 	stb	r2,-31966(gp)
}
   41150:	0001883a 	nop
   41154:	e037883a 	mov	sp,fp
   41158:	df000017 	ldw	fp,0(sp)
   4115c:	dec00104 	addi	sp,sp,4
   41160:	f800283a 	ret

00041164 <upAlarmMinute>:

/*--------- up operations -------*/

// MINUTES
struct time upAlarmMinute() {
   41164:	defffe04 	addi	sp,sp,-8
   41168:	df000115 	stw	fp,4(sp)
   4116c:	df000104 	addi	fp,sp,4
  if (alarm.minute == (ONE_HOUR-1)) {
   41170:	d0a0c843 	ldbu	r2,-31967(gp)
   41174:	10803fcc 	andi	r2,r2,255
   41178:	10800ed8 	cmpnei	r2,r2,59
   4117c:	1000021e 	bne	r2,zero,41188 <upAlarmMinute+0x24>
    alarm.minute = 0;
   41180:	d020c845 	stb	zero,-31967(gp)
   41184:	00000306 	br	41194 <upAlarmMinute+0x30>
  }
  else {
    alarm.minute++;
   41188:	d0a0c843 	ldbu	r2,-31967(gp)
   4118c:	10800044 	addi	r2,r2,1
   41190:	d0a0c845 	stb	r2,-31967(gp)
  }
  return alarm;
   41194:	d0a0c803 	ldbu	r2,-31968(gp)
   41198:	e0bfff05 	stb	r2,-4(fp)
   4119c:	d0a0c843 	ldbu	r2,-31967(gp)
   411a0:	e0bfff45 	stb	r2,-3(fp)
   411a4:	d0a0c883 	ldbu	r2,-31966(gp)
   411a8:	e0bfff85 	stb	r2,-2(fp)
   411ac:	0005883a 	mov	r2,zero
   411b0:	e0ffff03 	ldbu	r3,-4(fp)
   411b4:	18c03fcc 	andi	r3,r3,255
   411b8:	013fc004 	movi	r4,-256
   411bc:	1104703a 	and	r2,r2,r4
   411c0:	10c4b03a 	or	r2,r2,r3
   411c4:	e0ffff43 	ldbu	r3,-3(fp)
   411c8:	18c03fcc 	andi	r3,r3,255
   411cc:	1808923a 	slli	r4,r3,8
   411d0:	00fffff4 	movhi	r3,65535
   411d4:	18c03fc4 	addi	r3,r3,255
   411d8:	10c4703a 	and	r2,r2,r3
   411dc:	1104b03a 	or	r2,r2,r4
   411e0:	e0ffff83 	ldbu	r3,-2(fp)
   411e4:	18c03fcc 	andi	r3,r3,255
   411e8:	1808943a 	slli	r4,r3,16
   411ec:	00ffc074 	movhi	r3,65281
   411f0:	18ffffc4 	addi	r3,r3,-1
   411f4:	10c4703a 	and	r2,r2,r3
   411f8:	1104b03a 	or	r2,r2,r4
}
   411fc:	e037883a 	mov	sp,fp
   41200:	df000017 	ldw	fp,0(sp)
   41204:	dec00104 	addi	sp,sp,4
   41208:	f800283a 	ret

0004120c <upAlarmHour>:

// HOURS
struct time upAlarmHour(void) {
   4120c:	defffe04 	addi	sp,sp,-8
   41210:	df000115 	stw	fp,4(sp)
   41214:	df000104 	addi	fp,sp,4
  if (alarm.hour == (time_format-1)) {
   41218:	d0a0c803 	ldbu	r2,-31968(gp)
   4121c:	10c03fcc 	andi	r3,r2,255
   41220:	d0a000c3 	ldbu	r2,-32765(gp)
   41224:	10803fcc 	andi	r2,r2,255
   41228:	10bfffc4 	addi	r2,r2,-1
   4122c:	1880021e 	bne	r3,r2,41238 <upAlarmHour+0x2c>
    alarm.hour = 0;
   41230:	d020c805 	stb	zero,-31968(gp)
   41234:	00000306 	br	41244 <upAlarmHour+0x38>
  }
  else {
    alarm.hour++;
   41238:	d0a0c803 	ldbu	r2,-31968(gp)
   4123c:	10800044 	addi	r2,r2,1
   41240:	d0a0c805 	stb	r2,-31968(gp)
  }
  return alarm;
   41244:	d0a0c803 	ldbu	r2,-31968(gp)
   41248:	e0bfff05 	stb	r2,-4(fp)
   4124c:	d0a0c843 	ldbu	r2,-31967(gp)
   41250:	e0bfff45 	stb	r2,-3(fp)
   41254:	d0a0c883 	ldbu	r2,-31966(gp)
   41258:	e0bfff85 	stb	r2,-2(fp)
   4125c:	0005883a 	mov	r2,zero
   41260:	e0ffff03 	ldbu	r3,-4(fp)
   41264:	18c03fcc 	andi	r3,r3,255
   41268:	013fc004 	movi	r4,-256
   4126c:	1104703a 	and	r2,r2,r4
   41270:	10c4b03a 	or	r2,r2,r3
   41274:	e0ffff43 	ldbu	r3,-3(fp)
   41278:	18c03fcc 	andi	r3,r3,255
   4127c:	1808923a 	slli	r4,r3,8
   41280:	00fffff4 	movhi	r3,65535
   41284:	18c03fc4 	addi	r3,r3,255
   41288:	10c4703a 	and	r2,r2,r3
   4128c:	1104b03a 	or	r2,r2,r4
   41290:	e0ffff83 	ldbu	r3,-2(fp)
   41294:	18c03fcc 	andi	r3,r3,255
   41298:	1808943a 	slli	r4,r3,16
   4129c:	00ffc074 	movhi	r3,65281
   412a0:	18ffffc4 	addi	r3,r3,-1
   412a4:	10c4703a 	and	r2,r2,r3
   412a8:	1104b03a 	or	r2,r2,r4
}
   412ac:	e037883a 	mov	sp,fp
   412b0:	df000017 	ldw	fp,0(sp)
   412b4:	dec00104 	addi	sp,sp,4
   412b8:	f800283a 	ret

000412bc <downAlarmMinute>:

/*--------- down operations -------*/

// MINUTES
struct time downAlarmMinute() {
   412bc:	defffe04 	addi	sp,sp,-8
   412c0:	df000115 	stw	fp,4(sp)
   412c4:	df000104 	addi	fp,sp,4
  if (alarm.minute == 0) {
   412c8:	d0a0c843 	ldbu	r2,-31967(gp)
   412cc:	10803fcc 	andi	r2,r2,255
   412d0:	1000031e 	bne	r2,zero,412e0 <downAlarmMinute+0x24>
    alarm.minute = (ONE_HOUR-1);
   412d4:	00800ec4 	movi	r2,59
   412d8:	d0a0c845 	stb	r2,-31967(gp)
   412dc:	00000306 	br	412ec <downAlarmMinute+0x30>
  }
  else {
    alarm.minute--;
   412e0:	d0a0c843 	ldbu	r2,-31967(gp)
   412e4:	10bfffc4 	addi	r2,r2,-1
   412e8:	d0a0c845 	stb	r2,-31967(gp)
  }
  return alarm;
   412ec:	d0a0c803 	ldbu	r2,-31968(gp)
   412f0:	e0bfff05 	stb	r2,-4(fp)
   412f4:	d0a0c843 	ldbu	r2,-31967(gp)
   412f8:	e0bfff45 	stb	r2,-3(fp)
   412fc:	d0a0c883 	ldbu	r2,-31966(gp)
   41300:	e0bfff85 	stb	r2,-2(fp)
   41304:	0005883a 	mov	r2,zero
   41308:	e0ffff03 	ldbu	r3,-4(fp)
   4130c:	18c03fcc 	andi	r3,r3,255
   41310:	013fc004 	movi	r4,-256
   41314:	1104703a 	and	r2,r2,r4
   41318:	10c4b03a 	or	r2,r2,r3
   4131c:	e0ffff43 	ldbu	r3,-3(fp)
   41320:	18c03fcc 	andi	r3,r3,255
   41324:	1808923a 	slli	r4,r3,8
   41328:	00fffff4 	movhi	r3,65535
   4132c:	18c03fc4 	addi	r3,r3,255
   41330:	10c4703a 	and	r2,r2,r3
   41334:	1104b03a 	or	r2,r2,r4
   41338:	e0ffff83 	ldbu	r3,-2(fp)
   4133c:	18c03fcc 	andi	r3,r3,255
   41340:	1808943a 	slli	r4,r3,16
   41344:	00ffc074 	movhi	r3,65281
   41348:	18ffffc4 	addi	r3,r3,-1
   4134c:	10c4703a 	and	r2,r2,r3
   41350:	1104b03a 	or	r2,r2,r4
}
   41354:	e037883a 	mov	sp,fp
   41358:	df000017 	ldw	fp,0(sp)
   4135c:	dec00104 	addi	sp,sp,4
   41360:	f800283a 	ret

00041364 <downAlarmHour>:

// HOURS
struct time downAlarmHour(void) {
   41364:	defffe04 	addi	sp,sp,-8
   41368:	df000115 	stw	fp,4(sp)
   4136c:	df000104 	addi	fp,sp,4
  if (alarm.hour == 0) {
   41370:	d0a0c803 	ldbu	r2,-31968(gp)
   41374:	10803fcc 	andi	r2,r2,255
   41378:	1000041e 	bne	r2,zero,4138c <downAlarmHour+0x28>
    alarm.hour = (time_format-1);
   4137c:	d0a000c3 	ldbu	r2,-32765(gp)
   41380:	10bfffc4 	addi	r2,r2,-1
   41384:	d0a0c805 	stb	r2,-31968(gp)
   41388:	00000306 	br	41398 <downAlarmHour+0x34>
  }
  else {
    alarm.hour--;
   4138c:	d0a0c803 	ldbu	r2,-31968(gp)
   41390:	10bfffc4 	addi	r2,r2,-1
   41394:	d0a0c805 	stb	r2,-31968(gp)
  }
  return alarm;
   41398:	d0a0c803 	ldbu	r2,-31968(gp)
   4139c:	e0bfff05 	stb	r2,-4(fp)
   413a0:	d0a0c843 	ldbu	r2,-31967(gp)
   413a4:	e0bfff45 	stb	r2,-3(fp)
   413a8:	d0a0c883 	ldbu	r2,-31966(gp)
   413ac:	e0bfff85 	stb	r2,-2(fp)
   413b0:	0005883a 	mov	r2,zero
   413b4:	e0ffff03 	ldbu	r3,-4(fp)
   413b8:	18c03fcc 	andi	r3,r3,255
   413bc:	013fc004 	movi	r4,-256
   413c0:	1104703a 	and	r2,r2,r4
   413c4:	10c4b03a 	or	r2,r2,r3
   413c8:	e0ffff43 	ldbu	r3,-3(fp)
   413cc:	18c03fcc 	andi	r3,r3,255
   413d0:	1808923a 	slli	r4,r3,8
   413d4:	00fffff4 	movhi	r3,65535
   413d8:	18c03fc4 	addi	r3,r3,255
   413dc:	10c4703a 	and	r2,r2,r3
   413e0:	1104b03a 	or	r2,r2,r4
   413e4:	e0ffff83 	ldbu	r3,-2(fp)
   413e8:	18c03fcc 	andi	r3,r3,255
   413ec:	1808943a 	slli	r4,r3,16
   413f0:	00ffc074 	movhi	r3,65281
   413f4:	18ffffc4 	addi	r3,r3,-1
   413f8:	10c4703a 	and	r2,r2,r3
   413fc:	1104b03a 	or	r2,r2,r4
}
   41400:	e037883a 	mov	sp,fp
   41404:	df000017 	ldw	fp,0(sp)
   41408:	dec00104 	addi	sp,sp,4
   4140c:	f800283a 	ret

00041410 <__divsi3>:
   41410:	20001b16 	blt	r4,zero,41480 <__divsi3+0x70>
   41414:	000f883a 	mov	r7,zero
   41418:	28001616 	blt	r5,zero,41474 <__divsi3+0x64>
   4141c:	200d883a 	mov	r6,r4
   41420:	29001a2e 	bgeu	r5,r4,4148c <__divsi3+0x7c>
   41424:	00800804 	movi	r2,32
   41428:	00c00044 	movi	r3,1
   4142c:	00000106 	br	41434 <__divsi3+0x24>
   41430:	10000d26 	beq	r2,zero,41468 <__divsi3+0x58>
   41434:	294b883a 	add	r5,r5,r5
   41438:	10bfffc4 	addi	r2,r2,-1
   4143c:	18c7883a 	add	r3,r3,r3
   41440:	293ffb36 	bltu	r5,r4,41430 <__alt_data_end+0xfffd9430>
   41444:	0005883a 	mov	r2,zero
   41448:	18000726 	beq	r3,zero,41468 <__divsi3+0x58>
   4144c:	0005883a 	mov	r2,zero
   41450:	31400236 	bltu	r6,r5,4145c <__divsi3+0x4c>
   41454:	314dc83a 	sub	r6,r6,r5
   41458:	10c4b03a 	or	r2,r2,r3
   4145c:	1806d07a 	srli	r3,r3,1
   41460:	280ad07a 	srli	r5,r5,1
   41464:	183ffa1e 	bne	r3,zero,41450 <__alt_data_end+0xfffd9450>
   41468:	38000126 	beq	r7,zero,41470 <__divsi3+0x60>
   4146c:	0085c83a 	sub	r2,zero,r2
   41470:	f800283a 	ret
   41474:	014bc83a 	sub	r5,zero,r5
   41478:	39c0005c 	xori	r7,r7,1
   4147c:	003fe706 	br	4141c <__alt_data_end+0xfffd941c>
   41480:	0109c83a 	sub	r4,zero,r4
   41484:	01c00044 	movi	r7,1
   41488:	003fe306 	br	41418 <__alt_data_end+0xfffd9418>
   4148c:	00c00044 	movi	r3,1
   41490:	003fee06 	br	4144c <__alt_data_end+0xfffd944c>

00041494 <__modsi3>:
   41494:	20001716 	blt	r4,zero,414f4 <__modsi3+0x60>
   41498:	000f883a 	mov	r7,zero
   4149c:	2005883a 	mov	r2,r4
   414a0:	28001216 	blt	r5,zero,414ec <__modsi3+0x58>
   414a4:	2900162e 	bgeu	r5,r4,41500 <__modsi3+0x6c>
   414a8:	01800804 	movi	r6,32
   414ac:	00c00044 	movi	r3,1
   414b0:	00000106 	br	414b8 <__modsi3+0x24>
   414b4:	30000a26 	beq	r6,zero,414e0 <__modsi3+0x4c>
   414b8:	294b883a 	add	r5,r5,r5
   414bc:	31bfffc4 	addi	r6,r6,-1
   414c0:	18c7883a 	add	r3,r3,r3
   414c4:	293ffb36 	bltu	r5,r4,414b4 <__alt_data_end+0xfffd94b4>
   414c8:	18000526 	beq	r3,zero,414e0 <__modsi3+0x4c>
   414cc:	1806d07a 	srli	r3,r3,1
   414d0:	11400136 	bltu	r2,r5,414d8 <__modsi3+0x44>
   414d4:	1145c83a 	sub	r2,r2,r5
   414d8:	280ad07a 	srli	r5,r5,1
   414dc:	183ffb1e 	bne	r3,zero,414cc <__alt_data_end+0xfffd94cc>
   414e0:	38000126 	beq	r7,zero,414e8 <__modsi3+0x54>
   414e4:	0085c83a 	sub	r2,zero,r2
   414e8:	f800283a 	ret
   414ec:	014bc83a 	sub	r5,zero,r5
   414f0:	003fec06 	br	414a4 <__alt_data_end+0xfffd94a4>
   414f4:	0109c83a 	sub	r4,zero,r4
   414f8:	01c00044 	movi	r7,1
   414fc:	003fe706 	br	4149c <__alt_data_end+0xfffd949c>
   41500:	00c00044 	movi	r3,1
   41504:	003ff106 	br	414cc <__alt_data_end+0xfffd94cc>

00041508 <__udivsi3>:
   41508:	200d883a 	mov	r6,r4
   4150c:	2900152e 	bgeu	r5,r4,41564 <__udivsi3+0x5c>
   41510:	28001416 	blt	r5,zero,41564 <__udivsi3+0x5c>
   41514:	00800804 	movi	r2,32
   41518:	00c00044 	movi	r3,1
   4151c:	00000206 	br	41528 <__udivsi3+0x20>
   41520:	10000e26 	beq	r2,zero,4155c <__udivsi3+0x54>
   41524:	28000516 	blt	r5,zero,4153c <__udivsi3+0x34>
   41528:	294b883a 	add	r5,r5,r5
   4152c:	10bfffc4 	addi	r2,r2,-1
   41530:	18c7883a 	add	r3,r3,r3
   41534:	293ffa36 	bltu	r5,r4,41520 <__alt_data_end+0xfffd9520>
   41538:	18000826 	beq	r3,zero,4155c <__udivsi3+0x54>
   4153c:	0005883a 	mov	r2,zero
   41540:	31400236 	bltu	r6,r5,4154c <__udivsi3+0x44>
   41544:	314dc83a 	sub	r6,r6,r5
   41548:	10c4b03a 	or	r2,r2,r3
   4154c:	1806d07a 	srli	r3,r3,1
   41550:	280ad07a 	srli	r5,r5,1
   41554:	183ffa1e 	bne	r3,zero,41540 <__alt_data_end+0xfffd9540>
   41558:	f800283a 	ret
   4155c:	0005883a 	mov	r2,zero
   41560:	f800283a 	ret
   41564:	00c00044 	movi	r3,1
   41568:	003ff406 	br	4153c <__alt_data_end+0xfffd953c>

0004156c <__umodsi3>:
   4156c:	2005883a 	mov	r2,r4
   41570:	2900122e 	bgeu	r5,r4,415bc <__umodsi3+0x50>
   41574:	28001116 	blt	r5,zero,415bc <__umodsi3+0x50>
   41578:	01800804 	movi	r6,32
   4157c:	00c00044 	movi	r3,1
   41580:	00000206 	br	4158c <__umodsi3+0x20>
   41584:	30000c26 	beq	r6,zero,415b8 <__umodsi3+0x4c>
   41588:	28000516 	blt	r5,zero,415a0 <__umodsi3+0x34>
   4158c:	294b883a 	add	r5,r5,r5
   41590:	31bfffc4 	addi	r6,r6,-1
   41594:	18c7883a 	add	r3,r3,r3
   41598:	293ffa36 	bltu	r5,r4,41584 <__alt_data_end+0xfffd9584>
   4159c:	18000626 	beq	r3,zero,415b8 <__umodsi3+0x4c>
   415a0:	1806d07a 	srli	r3,r3,1
   415a4:	11400136 	bltu	r2,r5,415ac <__umodsi3+0x40>
   415a8:	1145c83a 	sub	r2,r2,r5
   415ac:	280ad07a 	srli	r5,r5,1
   415b0:	183ffb1e 	bne	r3,zero,415a0 <__alt_data_end+0xfffd95a0>
   415b4:	f800283a 	ret
   415b8:	f800283a 	ret
   415bc:	00c00044 	movi	r3,1
   415c0:	003ff706 	br	415a0 <__alt_data_end+0xfffd95a0>

000415c4 <_printf_r>:
   415c4:	defffd04 	addi	sp,sp,-12
   415c8:	dfc00015 	stw	ra,0(sp)
   415cc:	d9800115 	stw	r6,4(sp)
   415d0:	d9c00215 	stw	r7,8(sp)
   415d4:	20c00217 	ldw	r3,8(r4)
   415d8:	01800134 	movhi	r6,4
   415dc:	31872a04 	addi	r6,r6,7336
   415e0:	19800115 	stw	r6,4(r3)
   415e4:	280d883a 	mov	r6,r5
   415e8:	21400217 	ldw	r5,8(r4)
   415ec:	d9c00104 	addi	r7,sp,4
   415f0:	00417680 	call	41768 <___vfprintf_internal_r>
   415f4:	dfc00017 	ldw	ra,0(sp)
   415f8:	dec00304 	addi	sp,sp,12
   415fc:	f800283a 	ret

00041600 <printf>:
   41600:	defffc04 	addi	sp,sp,-16
   41604:	dfc00015 	stw	ra,0(sp)
   41608:	d9400115 	stw	r5,4(sp)
   4160c:	d9800215 	stw	r6,8(sp)
   41610:	d9c00315 	stw	r7,12(sp)
   41614:	00800134 	movhi	r2,4
   41618:	108e6d04 	addi	r2,r2,14772
   4161c:	10800017 	ldw	r2,0(r2)
   41620:	01400134 	movhi	r5,4
   41624:	29472a04 	addi	r5,r5,7336
   41628:	10c00217 	ldw	r3,8(r2)
   4162c:	d9800104 	addi	r6,sp,4
   41630:	19400115 	stw	r5,4(r3)
   41634:	200b883a 	mov	r5,r4
   41638:	11000217 	ldw	r4,8(r2)
   4163c:	0041c8c0 	call	41c8c <__vfprintf_internal>
   41640:	dfc00017 	ldw	ra,0(sp)
   41644:	dec00404 	addi	sp,sp,16
   41648:	f800283a 	ret

0004164c <_puts_r>:
   4164c:	defffd04 	addi	sp,sp,-12
   41650:	dc000015 	stw	r16,0(sp)
   41654:	2021883a 	mov	r16,r4
   41658:	2809883a 	mov	r4,r5
   4165c:	dfc00215 	stw	ra,8(sp)
   41660:	dc400115 	stw	r17,4(sp)
   41664:	2823883a 	mov	r17,r5
   41668:	00416e00 	call	416e0 <strlen>
   4166c:	81400217 	ldw	r5,8(r16)
   41670:	01000134 	movhi	r4,4
   41674:	21072a04 	addi	r4,r4,7336
   41678:	29000115 	stw	r4,4(r5)
   4167c:	100f883a 	mov	r7,r2
   41680:	880d883a 	mov	r6,r17
   41684:	8009883a 	mov	r4,r16
   41688:	0041ca80 	call	41ca8 <__sfvwrite_small_dev>
   4168c:	00ffffc4 	movi	r3,-1
   41690:	10c00926 	beq	r2,r3,416b8 <_puts_r+0x6c>
   41694:	81400217 	ldw	r5,8(r16)
   41698:	01800134 	movhi	r6,4
   4169c:	01c00044 	movi	r7,1
   416a0:	28800117 	ldw	r2,4(r5)
   416a4:	318db004 	addi	r6,r6,14016
   416a8:	8009883a 	mov	r4,r16
   416ac:	103ee83a 	callr	r2
   416b0:	10bfffe0 	cmpeqi	r2,r2,-1
   416b4:	0085c83a 	sub	r2,zero,r2
   416b8:	dfc00217 	ldw	ra,8(sp)
   416bc:	dc400117 	ldw	r17,4(sp)
   416c0:	dc000017 	ldw	r16,0(sp)
   416c4:	dec00304 	addi	sp,sp,12
   416c8:	f800283a 	ret

000416cc <puts>:
   416cc:	00800134 	movhi	r2,4
   416d0:	108e6d04 	addi	r2,r2,14772
   416d4:	200b883a 	mov	r5,r4
   416d8:	11000017 	ldw	r4,0(r2)
   416dc:	004164c1 	jmpi	4164c <_puts_r>

000416e0 <strlen>:
   416e0:	2005883a 	mov	r2,r4
   416e4:	10c00007 	ldb	r3,0(r2)
   416e8:	18000226 	beq	r3,zero,416f4 <strlen+0x14>
   416ec:	10800044 	addi	r2,r2,1
   416f0:	003ffc06 	br	416e4 <__alt_data_end+0xfffd96e4>
   416f4:	1105c83a 	sub	r2,r2,r4
   416f8:	f800283a 	ret

000416fc <print_repeat>:
   416fc:	defffb04 	addi	sp,sp,-20
   41700:	dc800315 	stw	r18,12(sp)
   41704:	dc400215 	stw	r17,8(sp)
   41708:	dc000115 	stw	r16,4(sp)
   4170c:	dfc00415 	stw	ra,16(sp)
   41710:	2025883a 	mov	r18,r4
   41714:	2823883a 	mov	r17,r5
   41718:	d9800005 	stb	r6,0(sp)
   4171c:	3821883a 	mov	r16,r7
   41720:	04000a0e 	bge	zero,r16,4174c <print_repeat+0x50>
   41724:	88800117 	ldw	r2,4(r17)
   41728:	01c00044 	movi	r7,1
   4172c:	d80d883a 	mov	r6,sp
   41730:	880b883a 	mov	r5,r17
   41734:	9009883a 	mov	r4,r18
   41738:	103ee83a 	callr	r2
   4173c:	843fffc4 	addi	r16,r16,-1
   41740:	103ff726 	beq	r2,zero,41720 <__alt_data_end+0xfffd9720>
   41744:	00bfffc4 	movi	r2,-1
   41748:	00000106 	br	41750 <print_repeat+0x54>
   4174c:	0005883a 	mov	r2,zero
   41750:	dfc00417 	ldw	ra,16(sp)
   41754:	dc800317 	ldw	r18,12(sp)
   41758:	dc400217 	ldw	r17,8(sp)
   4175c:	dc000117 	ldw	r16,4(sp)
   41760:	dec00504 	addi	sp,sp,20
   41764:	f800283a 	ret

00041768 <___vfprintf_internal_r>:
   41768:	deffe504 	addi	sp,sp,-108
   4176c:	d8c00804 	addi	r3,sp,32
   41770:	df001915 	stw	fp,100(sp)
   41774:	ddc01815 	stw	r23,96(sp)
   41778:	dd801715 	stw	r22,92(sp)
   4177c:	dd401615 	stw	r21,88(sp)
   41780:	dd001515 	stw	r20,84(sp)
   41784:	dcc01415 	stw	r19,80(sp)
   41788:	dc801315 	stw	r18,76(sp)
   4178c:	dc401215 	stw	r17,72(sp)
   41790:	dc001115 	stw	r16,68(sp)
   41794:	dfc01a15 	stw	ra,104(sp)
   41798:	2027883a 	mov	r19,r4
   4179c:	2839883a 	mov	fp,r5
   417a0:	382d883a 	mov	r22,r7
   417a4:	d9800f15 	stw	r6,60(sp)
   417a8:	0021883a 	mov	r16,zero
   417ac:	d8000e15 	stw	zero,56(sp)
   417b0:	002f883a 	mov	r23,zero
   417b4:	002b883a 	mov	r21,zero
   417b8:	0025883a 	mov	r18,zero
   417bc:	0023883a 	mov	r17,zero
   417c0:	d8000c15 	stw	zero,48(sp)
   417c4:	d8000b15 	stw	zero,44(sp)
   417c8:	0029883a 	mov	r20,zero
   417cc:	d8c00915 	stw	r3,36(sp)
   417d0:	d8c00f17 	ldw	r3,60(sp)
   417d4:	19000003 	ldbu	r4,0(r3)
   417d8:	20803fcc 	andi	r2,r4,255
   417dc:	1080201c 	xori	r2,r2,128
   417e0:	10bfe004 	addi	r2,r2,-128
   417e4:	10011c26 	beq	r2,zero,41c58 <___vfprintf_internal_r+0x4f0>
   417e8:	00c00044 	movi	r3,1
   417ec:	a0c01426 	beq	r20,r3,41840 <___vfprintf_internal_r+0xd8>
   417f0:	1d000216 	blt	r3,r20,417fc <___vfprintf_internal_r+0x94>
   417f4:	a0000626 	beq	r20,zero,41810 <___vfprintf_internal_r+0xa8>
   417f8:	00011306 	br	41c48 <___vfprintf_internal_r+0x4e0>
   417fc:	01400084 	movi	r5,2
   41800:	a1401d26 	beq	r20,r5,41878 <___vfprintf_internal_r+0x110>
   41804:	014000c4 	movi	r5,3
   41808:	a1402926 	beq	r20,r5,418b0 <___vfprintf_internal_r+0x148>
   4180c:	00010e06 	br	41c48 <___vfprintf_internal_r+0x4e0>
   41810:	01400944 	movi	r5,37
   41814:	1140fb26 	beq	r2,r5,41c04 <___vfprintf_internal_r+0x49c>
   41818:	e0800117 	ldw	r2,4(fp)
   4181c:	d9000005 	stb	r4,0(sp)
   41820:	01c00044 	movi	r7,1
   41824:	d80d883a 	mov	r6,sp
   41828:	e00b883a 	mov	r5,fp
   4182c:	9809883a 	mov	r4,r19
   41830:	103ee83a 	callr	r2
   41834:	1000d61e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41838:	84000044 	addi	r16,r16,1
   4183c:	00010206 	br	41c48 <___vfprintf_internal_r+0x4e0>
   41840:	01400c04 	movi	r5,48
   41844:	1140f826 	beq	r2,r5,41c28 <___vfprintf_internal_r+0x4c0>
   41848:	01400944 	movi	r5,37
   4184c:	11400a1e 	bne	r2,r5,41878 <___vfprintf_internal_r+0x110>
   41850:	d8800005 	stb	r2,0(sp)
   41854:	e0800117 	ldw	r2,4(fp)
   41858:	a00f883a 	mov	r7,r20
   4185c:	d80d883a 	mov	r6,sp
   41860:	e00b883a 	mov	r5,fp
   41864:	9809883a 	mov	r4,r19
   41868:	103ee83a 	callr	r2
   4186c:	1000c81e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41870:	84000044 	addi	r16,r16,1
   41874:	0000f306 	br	41c44 <___vfprintf_internal_r+0x4dc>
   41878:	217ff404 	addi	r5,r4,-48
   4187c:	29403fcc 	andi	r5,r5,255
   41880:	00c00244 	movi	r3,9
   41884:	19400736 	bltu	r3,r5,418a4 <___vfprintf_internal_r+0x13c>
   41888:	00bfffc4 	movi	r2,-1
   4188c:	88800226 	beq	r17,r2,41898 <___vfprintf_internal_r+0x130>
   41890:	8c4002a4 	muli	r17,r17,10
   41894:	00000106 	br	4189c <___vfprintf_internal_r+0x134>
   41898:	0023883a 	mov	r17,zero
   4189c:	2c63883a 	add	r17,r5,r17
   418a0:	0000e206 	br	41c2c <___vfprintf_internal_r+0x4c4>
   418a4:	01400b84 	movi	r5,46
   418a8:	1140e426 	beq	r2,r5,41c3c <___vfprintf_internal_r+0x4d4>
   418ac:	05000084 	movi	r20,2
   418b0:	213ff404 	addi	r4,r4,-48
   418b4:	21003fcc 	andi	r4,r4,255
   418b8:	00c00244 	movi	r3,9
   418bc:	19000736 	bltu	r3,r4,418dc <___vfprintf_internal_r+0x174>
   418c0:	00bfffc4 	movi	r2,-1
   418c4:	90800226 	beq	r18,r2,418d0 <___vfprintf_internal_r+0x168>
   418c8:	948002a4 	muli	r18,r18,10
   418cc:	00000106 	br	418d4 <___vfprintf_internal_r+0x16c>
   418d0:	0025883a 	mov	r18,zero
   418d4:	24a5883a 	add	r18,r4,r18
   418d8:	0000db06 	br	41c48 <___vfprintf_internal_r+0x4e0>
   418dc:	00c01b04 	movi	r3,108
   418e0:	10c0d426 	beq	r2,r3,41c34 <___vfprintf_internal_r+0x4cc>
   418e4:	013fffc4 	movi	r4,-1
   418e8:	91000226 	beq	r18,r4,418f4 <___vfprintf_internal_r+0x18c>
   418ec:	d8000b15 	stw	zero,44(sp)
   418f0:	00000106 	br	418f8 <___vfprintf_internal_r+0x190>
   418f4:	04800044 	movi	r18,1
   418f8:	01001a44 	movi	r4,105
   418fc:	11001626 	beq	r2,r4,41958 <___vfprintf_internal_r+0x1f0>
   41900:	20800916 	blt	r4,r2,41928 <___vfprintf_internal_r+0x1c0>
   41904:	010018c4 	movi	r4,99
   41908:	11008a26 	beq	r2,r4,41b34 <___vfprintf_internal_r+0x3cc>
   4190c:	01001904 	movi	r4,100
   41910:	11001126 	beq	r2,r4,41958 <___vfprintf_internal_r+0x1f0>
   41914:	01001604 	movi	r4,88
   41918:	1100ca1e 	bne	r2,r4,41c44 <___vfprintf_internal_r+0x4dc>
   4191c:	00c00044 	movi	r3,1
   41920:	d8c00e15 	stw	r3,56(sp)
   41924:	00001406 	br	41978 <___vfprintf_internal_r+0x210>
   41928:	01001cc4 	movi	r4,115
   4192c:	11009a26 	beq	r2,r4,41b98 <___vfprintf_internal_r+0x430>
   41930:	20800416 	blt	r4,r2,41944 <___vfprintf_internal_r+0x1dc>
   41934:	01001bc4 	movi	r4,111
   41938:	1100c21e 	bne	r2,r4,41c44 <___vfprintf_internal_r+0x4dc>
   4193c:	05400204 	movi	r21,8
   41940:	00000e06 	br	4197c <___vfprintf_internal_r+0x214>
   41944:	01001d44 	movi	r4,117
   41948:	11000c26 	beq	r2,r4,4197c <___vfprintf_internal_r+0x214>
   4194c:	01001e04 	movi	r4,120
   41950:	11000926 	beq	r2,r4,41978 <___vfprintf_internal_r+0x210>
   41954:	0000bb06 	br	41c44 <___vfprintf_internal_r+0x4dc>
   41958:	b5000104 	addi	r20,r22,4
   4195c:	b8000726 	beq	r23,zero,4197c <___vfprintf_internal_r+0x214>
   41960:	dd000d15 	stw	r20,52(sp)
   41964:	b5800017 	ldw	r22,0(r22)
   41968:	b000080e 	bge	r22,zero,4198c <___vfprintf_internal_r+0x224>
   4196c:	05adc83a 	sub	r22,zero,r22
   41970:	02800044 	movi	r10,1
   41974:	00000606 	br	41990 <___vfprintf_internal_r+0x228>
   41978:	05400404 	movi	r21,16
   4197c:	b0c00104 	addi	r3,r22,4
   41980:	d8c00d15 	stw	r3,52(sp)
   41984:	b5800017 	ldw	r22,0(r22)
   41988:	002f883a 	mov	r23,zero
   4198c:	0015883a 	mov	r10,zero
   41990:	d829883a 	mov	r20,sp
   41994:	b0001426 	beq	r22,zero,419e8 <___vfprintf_internal_r+0x280>
   41998:	b009883a 	mov	r4,r22
   4199c:	a80b883a 	mov	r5,r21
   419a0:	da801015 	stw	r10,64(sp)
   419a4:	00415080 	call	41508 <__udivsi3>
   419a8:	1549383a 	mul	r4,r2,r21
   419ac:	00c00244 	movi	r3,9
   419b0:	da801017 	ldw	r10,64(sp)
   419b4:	b12dc83a 	sub	r22,r22,r4
   419b8:	1d800216 	blt	r3,r22,419c4 <___vfprintf_internal_r+0x25c>
   419bc:	b5800c04 	addi	r22,r22,48
   419c0:	00000506 	br	419d8 <___vfprintf_internal_r+0x270>
   419c4:	d8c00e17 	ldw	r3,56(sp)
   419c8:	18000226 	beq	r3,zero,419d4 <___vfprintf_internal_r+0x26c>
   419cc:	b5800dc4 	addi	r22,r22,55
   419d0:	00000106 	br	419d8 <___vfprintf_internal_r+0x270>
   419d4:	b58015c4 	addi	r22,r22,87
   419d8:	a5800005 	stb	r22,0(r20)
   419dc:	a5000044 	addi	r20,r20,1
   419e0:	102d883a 	mov	r22,r2
   419e4:	003feb06 	br	41994 <__alt_data_end+0xfffd9994>
   419e8:	a6c7c83a 	sub	r3,r20,sp
   419ec:	d8c00a15 	stw	r3,40(sp)
   419f0:	90c5c83a 	sub	r2,r18,r3
   419f4:	00800a0e 	bge	zero,r2,41a20 <___vfprintf_internal_r+0x2b8>
   419f8:	a085883a 	add	r2,r20,r2
   419fc:	01400c04 	movi	r5,48
   41a00:	d8c00917 	ldw	r3,36(sp)
   41a04:	a009883a 	mov	r4,r20
   41a08:	a0c0032e 	bgeu	r20,r3,41a18 <___vfprintf_internal_r+0x2b0>
   41a0c:	a5000044 	addi	r20,r20,1
   41a10:	21400005 	stb	r5,0(r4)
   41a14:	a0bffa1e 	bne	r20,r2,41a00 <__alt_data_end+0xfffd9a00>
   41a18:	a6c7c83a 	sub	r3,r20,sp
   41a1c:	d8c00a15 	stw	r3,40(sp)
   41a20:	d8c00a17 	ldw	r3,40(sp)
   41a24:	50d3883a 	add	r9,r10,r3
   41a28:	d8c00b17 	ldw	r3,44(sp)
   41a2c:	8a6dc83a 	sub	r22,r17,r9
   41a30:	18001726 	beq	r3,zero,41a90 <___vfprintf_internal_r+0x328>
   41a34:	50000a26 	beq	r10,zero,41a60 <___vfprintf_internal_r+0x2f8>
   41a38:	00800b44 	movi	r2,45
   41a3c:	d8800805 	stb	r2,32(sp)
   41a40:	e0800117 	ldw	r2,4(fp)
   41a44:	01c00044 	movi	r7,1
   41a48:	d9800804 	addi	r6,sp,32
   41a4c:	e00b883a 	mov	r5,fp
   41a50:	9809883a 	mov	r4,r19
   41a54:	103ee83a 	callr	r2
   41a58:	10004d1e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41a5c:	84000044 	addi	r16,r16,1
   41a60:	0580070e 	bge	zero,r22,41a80 <___vfprintf_internal_r+0x318>
   41a64:	b00f883a 	mov	r7,r22
   41a68:	01800c04 	movi	r6,48
   41a6c:	e00b883a 	mov	r5,fp
   41a70:	9809883a 	mov	r4,r19
   41a74:	00416fc0 	call	416fc <print_repeat>
   41a78:	1000451e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41a7c:	85a1883a 	add	r16,r16,r22
   41a80:	d8c00a17 	ldw	r3,40(sp)
   41a84:	a013883a 	mov	r9,r20
   41a88:	1d2dc83a 	sub	r22,r3,r20
   41a8c:	00002206 	br	41b18 <___vfprintf_internal_r+0x3b0>
   41a90:	0580090e 	bge	zero,r22,41ab8 <___vfprintf_internal_r+0x350>
   41a94:	b00f883a 	mov	r7,r22
   41a98:	01800804 	movi	r6,32
   41a9c:	e00b883a 	mov	r5,fp
   41aa0:	9809883a 	mov	r4,r19
   41aa4:	da801015 	stw	r10,64(sp)
   41aa8:	00416fc0 	call	416fc <print_repeat>
   41aac:	da801017 	ldw	r10,64(sp)
   41ab0:	1000371e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41ab4:	85a1883a 	add	r16,r16,r22
   41ab8:	503ff126 	beq	r10,zero,41a80 <__alt_data_end+0xfffd9a80>
   41abc:	00800b44 	movi	r2,45
   41ac0:	d8800805 	stb	r2,32(sp)
   41ac4:	e0800117 	ldw	r2,4(fp)
   41ac8:	01c00044 	movi	r7,1
   41acc:	d9800804 	addi	r6,sp,32
   41ad0:	e00b883a 	mov	r5,fp
   41ad4:	9809883a 	mov	r4,r19
   41ad8:	103ee83a 	callr	r2
   41adc:	10002c1e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41ae0:	84000044 	addi	r16,r16,1
   41ae4:	003fe606 	br	41a80 <__alt_data_end+0xfffd9a80>
   41ae8:	4a7fffc4 	addi	r9,r9,-1
   41aec:	48800003 	ldbu	r2,0(r9)
   41af0:	01c00044 	movi	r7,1
   41af4:	d9800804 	addi	r6,sp,32
   41af8:	d8800805 	stb	r2,32(sp)
   41afc:	e0800117 	ldw	r2,4(fp)
   41b00:	e00b883a 	mov	r5,fp
   41b04:	da401015 	stw	r9,64(sp)
   41b08:	9809883a 	mov	r4,r19
   41b0c:	103ee83a 	callr	r2
   41b10:	da401017 	ldw	r9,64(sp)
   41b14:	10001e1e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41b18:	8245c83a 	sub	r2,r16,r9
   41b1c:	4d89883a 	add	r4,r9,r22
   41b20:	a085883a 	add	r2,r20,r2
   41b24:	013ff016 	blt	zero,r4,41ae8 <__alt_data_end+0xfffd9ae8>
   41b28:	1021883a 	mov	r16,r2
   41b2c:	dd800d17 	ldw	r22,52(sp)
   41b30:	00004406 	br	41c44 <___vfprintf_internal_r+0x4dc>
   41b34:	00800044 	movi	r2,1
   41b38:	1440080e 	bge	r2,r17,41b5c <___vfprintf_internal_r+0x3f4>
   41b3c:	8d3fffc4 	addi	r20,r17,-1
   41b40:	a00f883a 	mov	r7,r20
   41b44:	01800804 	movi	r6,32
   41b48:	e00b883a 	mov	r5,fp
   41b4c:	9809883a 	mov	r4,r19
   41b50:	00416fc0 	call	416fc <print_repeat>
   41b54:	10000e1e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41b58:	8521883a 	add	r16,r16,r20
   41b5c:	b0800017 	ldw	r2,0(r22)
   41b60:	01c00044 	movi	r7,1
   41b64:	d80d883a 	mov	r6,sp
   41b68:	d8800005 	stb	r2,0(sp)
   41b6c:	e0800117 	ldw	r2,4(fp)
   41b70:	e00b883a 	mov	r5,fp
   41b74:	9809883a 	mov	r4,r19
   41b78:	b5000104 	addi	r20,r22,4
   41b7c:	103ee83a 	callr	r2
   41b80:	1000031e 	bne	r2,zero,41b90 <___vfprintf_internal_r+0x428>
   41b84:	84000044 	addi	r16,r16,1
   41b88:	a02d883a 	mov	r22,r20
   41b8c:	00002d06 	br	41c44 <___vfprintf_internal_r+0x4dc>
   41b90:	00bfffc4 	movi	r2,-1
   41b94:	00003106 	br	41c5c <___vfprintf_internal_r+0x4f4>
   41b98:	b5000017 	ldw	r20,0(r22)
   41b9c:	b0c00104 	addi	r3,r22,4
   41ba0:	d8c00a15 	stw	r3,40(sp)
   41ba4:	a009883a 	mov	r4,r20
   41ba8:	00416e00 	call	416e0 <strlen>
   41bac:	8893c83a 	sub	r9,r17,r2
   41bb0:	102d883a 	mov	r22,r2
   41bb4:	0240090e 	bge	zero,r9,41bdc <___vfprintf_internal_r+0x474>
   41bb8:	480f883a 	mov	r7,r9
   41bbc:	01800804 	movi	r6,32
   41bc0:	e00b883a 	mov	r5,fp
   41bc4:	9809883a 	mov	r4,r19
   41bc8:	da401015 	stw	r9,64(sp)
   41bcc:	00416fc0 	call	416fc <print_repeat>
   41bd0:	da401017 	ldw	r9,64(sp)
   41bd4:	103fee1e 	bne	r2,zero,41b90 <__alt_data_end+0xfffd9b90>
   41bd8:	8261883a 	add	r16,r16,r9
   41bdc:	e0800117 	ldw	r2,4(fp)
   41be0:	b00f883a 	mov	r7,r22
   41be4:	a00d883a 	mov	r6,r20
   41be8:	e00b883a 	mov	r5,fp
   41bec:	9809883a 	mov	r4,r19
   41bf0:	103ee83a 	callr	r2
   41bf4:	103fe61e 	bne	r2,zero,41b90 <__alt_data_end+0xfffd9b90>
   41bf8:	85a1883a 	add	r16,r16,r22
   41bfc:	dd800a17 	ldw	r22,40(sp)
   41c00:	00001006 	br	41c44 <___vfprintf_internal_r+0x4dc>
   41c04:	05c00044 	movi	r23,1
   41c08:	04bfffc4 	movi	r18,-1
   41c0c:	d8000e15 	stw	zero,56(sp)
   41c10:	05400284 	movi	r21,10
   41c14:	9023883a 	mov	r17,r18
   41c18:	d8000c15 	stw	zero,48(sp)
   41c1c:	d8000b15 	stw	zero,44(sp)
   41c20:	b829883a 	mov	r20,r23
   41c24:	00000806 	br	41c48 <___vfprintf_internal_r+0x4e0>
   41c28:	dd000b15 	stw	r20,44(sp)
   41c2c:	05000084 	movi	r20,2
   41c30:	00000506 	br	41c48 <___vfprintf_internal_r+0x4e0>
   41c34:	00c00044 	movi	r3,1
   41c38:	d8c00c15 	stw	r3,48(sp)
   41c3c:	050000c4 	movi	r20,3
   41c40:	00000106 	br	41c48 <___vfprintf_internal_r+0x4e0>
   41c44:	0029883a 	mov	r20,zero
   41c48:	d8c00f17 	ldw	r3,60(sp)
   41c4c:	18c00044 	addi	r3,r3,1
   41c50:	d8c00f15 	stw	r3,60(sp)
   41c54:	003ede06 	br	417d0 <__alt_data_end+0xfffd97d0>
   41c58:	8005883a 	mov	r2,r16
   41c5c:	dfc01a17 	ldw	ra,104(sp)
   41c60:	df001917 	ldw	fp,100(sp)
   41c64:	ddc01817 	ldw	r23,96(sp)
   41c68:	dd801717 	ldw	r22,92(sp)
   41c6c:	dd401617 	ldw	r21,88(sp)
   41c70:	dd001517 	ldw	r20,84(sp)
   41c74:	dcc01417 	ldw	r19,80(sp)
   41c78:	dc801317 	ldw	r18,76(sp)
   41c7c:	dc401217 	ldw	r17,72(sp)
   41c80:	dc001117 	ldw	r16,68(sp)
   41c84:	dec01b04 	addi	sp,sp,108
   41c88:	f800283a 	ret

00041c8c <__vfprintf_internal>:
   41c8c:	00800134 	movhi	r2,4
   41c90:	108e6d04 	addi	r2,r2,14772
   41c94:	300f883a 	mov	r7,r6
   41c98:	280d883a 	mov	r6,r5
   41c9c:	200b883a 	mov	r5,r4
   41ca0:	11000017 	ldw	r4,0(r2)
   41ca4:	00417681 	jmpi	41768 <___vfprintf_internal_r>

00041ca8 <__sfvwrite_small_dev>:
   41ca8:	2880000b 	ldhu	r2,0(r5)
   41cac:	1080020c 	andi	r2,r2,8
   41cb0:	10002126 	beq	r2,zero,41d38 <__sfvwrite_small_dev+0x90>
   41cb4:	2880008f 	ldh	r2,2(r5)
   41cb8:	defffa04 	addi	sp,sp,-24
   41cbc:	dc000015 	stw	r16,0(sp)
   41cc0:	dfc00515 	stw	ra,20(sp)
   41cc4:	dd000415 	stw	r20,16(sp)
   41cc8:	dcc00315 	stw	r19,12(sp)
   41ccc:	dc800215 	stw	r18,8(sp)
   41cd0:	dc400115 	stw	r17,4(sp)
   41cd4:	2821883a 	mov	r16,r5
   41cd8:	10001216 	blt	r2,zero,41d24 <__sfvwrite_small_dev+0x7c>
   41cdc:	2027883a 	mov	r19,r4
   41ce0:	3025883a 	mov	r18,r6
   41ce4:	3823883a 	mov	r17,r7
   41ce8:	05010004 	movi	r20,1024
   41cec:	04400b0e 	bge	zero,r17,41d1c <__sfvwrite_small_dev+0x74>
   41cf0:	880f883a 	mov	r7,r17
   41cf4:	a440010e 	bge	r20,r17,41cfc <__sfvwrite_small_dev+0x54>
   41cf8:	01c10004 	movi	r7,1024
   41cfc:	8140008f 	ldh	r5,2(r16)
   41d00:	900d883a 	mov	r6,r18
   41d04:	9809883a 	mov	r4,r19
   41d08:	0041d600 	call	41d60 <_write_r>
   41d0c:	0080050e 	bge	zero,r2,41d24 <__sfvwrite_small_dev+0x7c>
   41d10:	88a3c83a 	sub	r17,r17,r2
   41d14:	90a5883a 	add	r18,r18,r2
   41d18:	003ff406 	br	41cec <__alt_data_end+0xfffd9cec>
   41d1c:	0005883a 	mov	r2,zero
   41d20:	00000706 	br	41d40 <__sfvwrite_small_dev+0x98>
   41d24:	8080000b 	ldhu	r2,0(r16)
   41d28:	10801014 	ori	r2,r2,64
   41d2c:	8080000d 	sth	r2,0(r16)
   41d30:	00bfffc4 	movi	r2,-1
   41d34:	00000206 	br	41d40 <__sfvwrite_small_dev+0x98>
   41d38:	00bfffc4 	movi	r2,-1
   41d3c:	f800283a 	ret
   41d40:	dfc00517 	ldw	ra,20(sp)
   41d44:	dd000417 	ldw	r20,16(sp)
   41d48:	dcc00317 	ldw	r19,12(sp)
   41d4c:	dc800217 	ldw	r18,8(sp)
   41d50:	dc400117 	ldw	r17,4(sp)
   41d54:	dc000017 	ldw	r16,0(sp)
   41d58:	dec00604 	addi	sp,sp,24
   41d5c:	f800283a 	ret

00041d60 <_write_r>:
   41d60:	defffd04 	addi	sp,sp,-12
   41d64:	dc000015 	stw	r16,0(sp)
   41d68:	04000134 	movhi	r16,4
   41d6c:	dc400115 	stw	r17,4(sp)
   41d70:	840f3504 	addi	r16,r16,15572
   41d74:	2023883a 	mov	r17,r4
   41d78:	2809883a 	mov	r4,r5
   41d7c:	300b883a 	mov	r5,r6
   41d80:	380d883a 	mov	r6,r7
   41d84:	dfc00215 	stw	ra,8(sp)
   41d88:	80000015 	stw	zero,0(r16)
   41d8c:	00421ec0 	call	421ec <write>
   41d90:	00ffffc4 	movi	r3,-1
   41d94:	10c0031e 	bne	r2,r3,41da4 <_write_r+0x44>
   41d98:	80c00017 	ldw	r3,0(r16)
   41d9c:	18000126 	beq	r3,zero,41da4 <_write_r+0x44>
   41da0:	88c00015 	stw	r3,0(r17)
   41da4:	dfc00217 	ldw	ra,8(sp)
   41da8:	dc400117 	ldw	r17,4(sp)
   41dac:	dc000017 	ldw	r16,0(sp)
   41db0:	dec00304 	addi	sp,sp,12
   41db4:	f800283a 	ret

00041db8 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   41db8:	defff904 	addi	sp,sp,-28
   41dbc:	dfc00615 	stw	ra,24(sp)
   41dc0:	df000515 	stw	fp,20(sp)
   41dc4:	df000504 	addi	fp,sp,20
   41dc8:	e13ffc15 	stw	r4,-16(fp)
   41dcc:	e17ffd15 	stw	r5,-12(fp)
   41dd0:	e1bffe15 	stw	r6,-8(fp)
   41dd4:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   41dd8:	e0800217 	ldw	r2,8(fp)
   41ddc:	d8800015 	stw	r2,0(sp)
   41de0:	e1ffff17 	ldw	r7,-4(fp)
   41de4:	e1bffe17 	ldw	r6,-8(fp)
   41de8:	e17ffd17 	ldw	r5,-12(fp)
   41dec:	e13ffc17 	ldw	r4,-16(fp)
   41df0:	0041f680 	call	41f68 <alt_iic_isr_register>
}  
   41df4:	e037883a 	mov	sp,fp
   41df8:	dfc00117 	ldw	ra,4(sp)
   41dfc:	df000017 	ldw	fp,0(sp)
   41e00:	dec00204 	addi	sp,sp,8
   41e04:	f800283a 	ret

00041e08 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   41e08:	defff904 	addi	sp,sp,-28
   41e0c:	df000615 	stw	fp,24(sp)
   41e10:	df000604 	addi	fp,sp,24
   41e14:	e13ffe15 	stw	r4,-8(fp)
   41e18:	e17fff15 	stw	r5,-4(fp)
   41e1c:	e0bfff17 	ldw	r2,-4(fp)
   41e20:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41e24:	0005303a 	rdctl	r2,status
   41e28:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41e2c:	e0fffb17 	ldw	r3,-20(fp)
   41e30:	00bfff84 	movi	r2,-2
   41e34:	1884703a 	and	r2,r3,r2
   41e38:	1001703a 	wrctl	status,r2
  
  return context;
   41e3c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   41e40:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   41e44:	00c00044 	movi	r3,1
   41e48:	e0bffa17 	ldw	r2,-24(fp)
   41e4c:	1884983a 	sll	r2,r3,r2
   41e50:	1007883a 	mov	r3,r2
   41e54:	d0a0cb17 	ldw	r2,-31956(gp)
   41e58:	1884b03a 	or	r2,r3,r2
   41e5c:	d0a0cb15 	stw	r2,-31956(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   41e60:	d0a0cb17 	ldw	r2,-31956(gp)
   41e64:	100170fa 	wrctl	ienable,r2
   41e68:	e0bffc17 	ldw	r2,-16(fp)
   41e6c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   41e70:	e0bffd17 	ldw	r2,-12(fp)
   41e74:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   41e78:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   41e7c:	0001883a 	nop
}
   41e80:	e037883a 	mov	sp,fp
   41e84:	df000017 	ldw	fp,0(sp)
   41e88:	dec00104 	addi	sp,sp,4
   41e8c:	f800283a 	ret

00041e90 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   41e90:	defff904 	addi	sp,sp,-28
   41e94:	df000615 	stw	fp,24(sp)
   41e98:	df000604 	addi	fp,sp,24
   41e9c:	e13ffe15 	stw	r4,-8(fp)
   41ea0:	e17fff15 	stw	r5,-4(fp)
   41ea4:	e0bfff17 	ldw	r2,-4(fp)
   41ea8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41eac:	0005303a 	rdctl	r2,status
   41eb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41eb4:	e0fffb17 	ldw	r3,-20(fp)
   41eb8:	00bfff84 	movi	r2,-2
   41ebc:	1884703a 	and	r2,r3,r2
   41ec0:	1001703a 	wrctl	status,r2
  
  return context;
   41ec4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   41ec8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   41ecc:	00c00044 	movi	r3,1
   41ed0:	e0bffa17 	ldw	r2,-24(fp)
   41ed4:	1884983a 	sll	r2,r3,r2
   41ed8:	0084303a 	nor	r2,zero,r2
   41edc:	1007883a 	mov	r3,r2
   41ee0:	d0a0cb17 	ldw	r2,-31956(gp)
   41ee4:	1884703a 	and	r2,r3,r2
   41ee8:	d0a0cb15 	stw	r2,-31956(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   41eec:	d0a0cb17 	ldw	r2,-31956(gp)
   41ef0:	100170fa 	wrctl	ienable,r2
   41ef4:	e0bffc17 	ldw	r2,-16(fp)
   41ef8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   41efc:	e0bffd17 	ldw	r2,-12(fp)
   41f00:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   41f04:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   41f08:	0001883a 	nop
}
   41f0c:	e037883a 	mov	sp,fp
   41f10:	df000017 	ldw	fp,0(sp)
   41f14:	dec00104 	addi	sp,sp,4
   41f18:	f800283a 	ret

00041f1c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   41f1c:	defffc04 	addi	sp,sp,-16
   41f20:	df000315 	stw	fp,12(sp)
   41f24:	df000304 	addi	fp,sp,12
   41f28:	e13ffe15 	stw	r4,-8(fp)
   41f2c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   41f30:	000530fa 	rdctl	r2,ienable
   41f34:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   41f38:	00c00044 	movi	r3,1
   41f3c:	e0bfff17 	ldw	r2,-4(fp)
   41f40:	1884983a 	sll	r2,r3,r2
   41f44:	1007883a 	mov	r3,r2
   41f48:	e0bffd17 	ldw	r2,-12(fp)
   41f4c:	1884703a 	and	r2,r3,r2
   41f50:	1004c03a 	cmpne	r2,r2,zero
   41f54:	10803fcc 	andi	r2,r2,255
}
   41f58:	e037883a 	mov	sp,fp
   41f5c:	df000017 	ldw	fp,0(sp)
   41f60:	dec00104 	addi	sp,sp,4
   41f64:	f800283a 	ret

00041f68 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   41f68:	defff504 	addi	sp,sp,-44
   41f6c:	dfc00a15 	stw	ra,40(sp)
   41f70:	df000915 	stw	fp,36(sp)
   41f74:	df000904 	addi	fp,sp,36
   41f78:	e13ffc15 	stw	r4,-16(fp)
   41f7c:	e17ffd15 	stw	r5,-12(fp)
   41f80:	e1bffe15 	stw	r6,-8(fp)
   41f84:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   41f88:	00bffa84 	movi	r2,-22
   41f8c:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   41f90:	e0bffd17 	ldw	r2,-12(fp)
   41f94:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   41f98:	e0bff817 	ldw	r2,-32(fp)
   41f9c:	10800808 	cmpgei	r2,r2,32
   41fa0:	1000271e 	bne	r2,zero,42040 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   41fa4:	0005303a 	rdctl	r2,status
   41fa8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   41fac:	e0fffb17 	ldw	r3,-20(fp)
   41fb0:	00bfff84 	movi	r2,-2
   41fb4:	1884703a 	and	r2,r3,r2
   41fb8:	1001703a 	wrctl	status,r2
  
  return context;
   41fbc:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   41fc0:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   41fc4:	00800134 	movhi	r2,4
   41fc8:	108f3d04 	addi	r2,r2,15604
   41fcc:	e0fff817 	ldw	r3,-32(fp)
   41fd0:	180690fa 	slli	r3,r3,3
   41fd4:	10c5883a 	add	r2,r2,r3
   41fd8:	e0fffe17 	ldw	r3,-8(fp)
   41fdc:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   41fe0:	00800134 	movhi	r2,4
   41fe4:	108f3d04 	addi	r2,r2,15604
   41fe8:	e0fff817 	ldw	r3,-32(fp)
   41fec:	180690fa 	slli	r3,r3,3
   41ff0:	10c5883a 	add	r2,r2,r3
   41ff4:	10800104 	addi	r2,r2,4
   41ff8:	e0ffff17 	ldw	r3,-4(fp)
   41ffc:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   42000:	e0bffe17 	ldw	r2,-8(fp)
   42004:	10000526 	beq	r2,zero,4201c <alt_iic_isr_register+0xb4>
   42008:	e0bff817 	ldw	r2,-32(fp)
   4200c:	100b883a 	mov	r5,r2
   42010:	e13ffc17 	ldw	r4,-16(fp)
   42014:	0041e080 	call	41e08 <alt_ic_irq_enable>
   42018:	00000406 	br	4202c <alt_iic_isr_register+0xc4>
   4201c:	e0bff817 	ldw	r2,-32(fp)
   42020:	100b883a 	mov	r5,r2
   42024:	e13ffc17 	ldw	r4,-16(fp)
   42028:	0041e900 	call	41e90 <alt_ic_irq_disable>
   4202c:	e0bff715 	stw	r2,-36(fp)
   42030:	e0bffa17 	ldw	r2,-24(fp)
   42034:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42038:	e0bff917 	ldw	r2,-28(fp)
   4203c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   42040:	e0bff717 	ldw	r2,-36(fp)
}
   42044:	e037883a 	mov	sp,fp
   42048:	dfc00117 	ldw	ra,4(sp)
   4204c:	df000017 	ldw	fp,0(sp)
   42050:	dec00204 	addi	sp,sp,8
   42054:	f800283a 	ret

00042058 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   42058:	defffc04 	addi	sp,sp,-16
   4205c:	df000315 	stw	fp,12(sp)
   42060:	df000304 	addi	fp,sp,12
   42064:	e13ffd15 	stw	r4,-12(fp)
   42068:	e17ffe15 	stw	r5,-8(fp)
   4206c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   42070:	e0fffe17 	ldw	r3,-8(fp)
   42074:	e0bffd17 	ldw	r2,-12(fp)
   42078:	18800c26 	beq	r3,r2,420ac <alt_load_section+0x54>
  {
    while( to != end )
   4207c:	00000806 	br	420a0 <alt_load_section+0x48>
    {
      *to++ = *from++;
   42080:	e0bffe17 	ldw	r2,-8(fp)
   42084:	10c00104 	addi	r3,r2,4
   42088:	e0fffe15 	stw	r3,-8(fp)
   4208c:	e0fffd17 	ldw	r3,-12(fp)
   42090:	19000104 	addi	r4,r3,4
   42094:	e13ffd15 	stw	r4,-12(fp)
   42098:	18c00017 	ldw	r3,0(r3)
   4209c:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   420a0:	e0fffe17 	ldw	r3,-8(fp)
   420a4:	e0bfff17 	ldw	r2,-4(fp)
   420a8:	18bff51e 	bne	r3,r2,42080 <__alt_data_end+0xfffda080>
    {
      *to++ = *from++;
    }
  }
}
   420ac:	0001883a 	nop
   420b0:	e037883a 	mov	sp,fp
   420b4:	df000017 	ldw	fp,0(sp)
   420b8:	dec00104 	addi	sp,sp,4
   420bc:	f800283a 	ret

000420c0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   420c0:	defffe04 	addi	sp,sp,-8
   420c4:	dfc00115 	stw	ra,4(sp)
   420c8:	df000015 	stw	fp,0(sp)
   420cc:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   420d0:	01800134 	movhi	r6,4
   420d4:	318e7704 	addi	r6,r6,14812
   420d8:	01400134 	movhi	r5,4
   420dc:	294dbe04 	addi	r5,r5,14072
   420e0:	01000134 	movhi	r4,4
   420e4:	210e7704 	addi	r4,r4,14812
   420e8:	00420580 	call	42058 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   420ec:	01800134 	movhi	r6,4
   420f0:	31809104 	addi	r6,r6,580
   420f4:	01400134 	movhi	r5,4
   420f8:	29400804 	addi	r5,r5,32
   420fc:	01000134 	movhi	r4,4
   42100:	21000804 	addi	r4,r4,32
   42104:	00420580 	call	42058 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   42108:	01800134 	movhi	r6,4
   4210c:	318dbe04 	addi	r6,r6,14072
   42110:	01400134 	movhi	r5,4
   42114:	294d1f04 	addi	r5,r5,13436
   42118:	01000134 	movhi	r4,4
   4211c:	210d1f04 	addi	r4,r4,13436
   42120:	00420580 	call	42058 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   42124:	00427e00 	call	427e0 <alt_dcache_flush_all>
  alt_icache_flush_all();
   42128:	004290c0 	call	4290c <alt_icache_flush_all>
}
   4212c:	0001883a 	nop
   42130:	e037883a 	mov	sp,fp
   42134:	dfc00117 	ldw	ra,4(sp)
   42138:	df000017 	ldw	fp,0(sp)
   4213c:	dec00204 	addi	sp,sp,8
   42140:	f800283a 	ret

00042144 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   42144:	defffd04 	addi	sp,sp,-12
   42148:	dfc00215 	stw	ra,8(sp)
   4214c:	df000115 	stw	fp,4(sp)
   42150:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   42154:	0009883a 	mov	r4,zero
   42158:	00423180 	call	42318 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   4215c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   42160:	00423500 	call	42350 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   42164:	01800134 	movhi	r6,4
   42168:	318db104 	addi	r6,r6,14020
   4216c:	01400134 	movhi	r5,4
   42170:	294db104 	addi	r5,r5,14020
   42174:	01000134 	movhi	r4,4
   42178:	210db104 	addi	r4,r4,14020
   4217c:	0042aa00 	call	42aa0 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   42180:	d0a0cc17 	ldw	r2,-31952(gp)
   42184:	d0e0cd17 	ldw	r3,-31948(gp)
   42188:	d120ce17 	ldw	r4,-31944(gp)
   4218c:	200d883a 	mov	r6,r4
   42190:	180b883a 	mov	r5,r3
   42194:	1009883a 	mov	r4,r2
   42198:	004067c0 	call	4067c <main>
   4219c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   421a0:	01000044 	movi	r4,1
   421a4:	00427100 	call	42710 <close>
  exit (result);
   421a8:	e13fff17 	ldw	r4,-4(fp)
   421ac:	00432680 	call	43268 <exit>

000421b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   421b0:	defffe04 	addi	sp,sp,-8
   421b4:	dfc00115 	stw	ra,4(sp)
   421b8:	df000015 	stw	fp,0(sp)
   421bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   421c0:	d0a00917 	ldw	r2,-32732(gp)
   421c4:	10000326 	beq	r2,zero,421d4 <alt_get_errno+0x24>
   421c8:	d0a00917 	ldw	r2,-32732(gp)
   421cc:	103ee83a 	callr	r2
   421d0:	00000106 	br	421d8 <alt_get_errno+0x28>
   421d4:	d0a0ca04 	addi	r2,gp,-31960
}
   421d8:	e037883a 	mov	sp,fp
   421dc:	dfc00117 	ldw	ra,4(sp)
   421e0:	df000017 	ldw	fp,0(sp)
   421e4:	dec00204 	addi	sp,sp,8
   421e8:	f800283a 	ret

000421ec <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   421ec:	defff904 	addi	sp,sp,-28
   421f0:	dfc00615 	stw	ra,24(sp)
   421f4:	df000515 	stw	fp,20(sp)
   421f8:	df000504 	addi	fp,sp,20
   421fc:	e13ffd15 	stw	r4,-12(fp)
   42200:	e17ffe15 	stw	r5,-8(fp)
   42204:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   42208:	e0bffd17 	ldw	r2,-12(fp)
   4220c:	10000616 	blt	r2,zero,42228 <write+0x3c>
   42210:	e0bffd17 	ldw	r2,-12(fp)
   42214:	10c00324 	muli	r3,r2,12
   42218:	00800134 	movhi	r2,4
   4221c:	108e0b04 	addi	r2,r2,14380
   42220:	1885883a 	add	r2,r3,r2
   42224:	00000106 	br	4222c <write+0x40>
   42228:	0005883a 	mov	r2,zero
   4222c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   42230:	e0bffb17 	ldw	r2,-20(fp)
   42234:	10002126 	beq	r2,zero,422bc <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   42238:	e0bffb17 	ldw	r2,-20(fp)
   4223c:	10800217 	ldw	r2,8(r2)
   42240:	108000cc 	andi	r2,r2,3
   42244:	10001826 	beq	r2,zero,422a8 <write+0xbc>
   42248:	e0bffb17 	ldw	r2,-20(fp)
   4224c:	10800017 	ldw	r2,0(r2)
   42250:	10800617 	ldw	r2,24(r2)
   42254:	10001426 	beq	r2,zero,422a8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   42258:	e0bffb17 	ldw	r2,-20(fp)
   4225c:	10800017 	ldw	r2,0(r2)
   42260:	10800617 	ldw	r2,24(r2)
   42264:	e0ffff17 	ldw	r3,-4(fp)
   42268:	180d883a 	mov	r6,r3
   4226c:	e17ffe17 	ldw	r5,-8(fp)
   42270:	e13ffb17 	ldw	r4,-20(fp)
   42274:	103ee83a 	callr	r2
   42278:	e0bffc15 	stw	r2,-16(fp)
   4227c:	e0bffc17 	ldw	r2,-16(fp)
   42280:	1000070e 	bge	r2,zero,422a0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   42284:	00421b00 	call	421b0 <alt_get_errno>
   42288:	1007883a 	mov	r3,r2
   4228c:	e0bffc17 	ldw	r2,-16(fp)
   42290:	0085c83a 	sub	r2,zero,r2
   42294:	18800015 	stw	r2,0(r3)
        return -1;
   42298:	00bfffc4 	movi	r2,-1
   4229c:	00000c06 	br	422d0 <write+0xe4>
      }
      return rval;
   422a0:	e0bffc17 	ldw	r2,-16(fp)
   422a4:	00000a06 	br	422d0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   422a8:	00421b00 	call	421b0 <alt_get_errno>
   422ac:	1007883a 	mov	r3,r2
   422b0:	00800344 	movi	r2,13
   422b4:	18800015 	stw	r2,0(r3)
   422b8:	00000406 	br	422cc <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   422bc:	00421b00 	call	421b0 <alt_get_errno>
   422c0:	1007883a 	mov	r3,r2
   422c4:	00801444 	movi	r2,81
   422c8:	18800015 	stw	r2,0(r3)
  }
  return -1;
   422cc:	00bfffc4 	movi	r2,-1
}
   422d0:	e037883a 	mov	sp,fp
   422d4:	dfc00117 	ldw	ra,4(sp)
   422d8:	df000017 	ldw	fp,0(sp)
   422dc:	dec00204 	addi	sp,sp,8
   422e0:	f800283a 	ret

000422e4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   422e4:	defffd04 	addi	sp,sp,-12
   422e8:	dfc00215 	stw	ra,8(sp)
   422ec:	df000115 	stw	fp,4(sp)
   422f0:	df000104 	addi	fp,sp,4
   422f4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   422f8:	d1600604 	addi	r5,gp,-32744
   422fc:	e13fff17 	ldw	r4,-4(fp)
   42300:	00428680 	call	42868 <alt_dev_llist_insert>
}
   42304:	e037883a 	mov	sp,fp
   42308:	dfc00117 	ldw	ra,4(sp)
   4230c:	df000017 	ldw	fp,0(sp)
   42310:	dec00204 	addi	sp,sp,8
   42314:	f800283a 	ret

00042318 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   42318:	defffd04 	addi	sp,sp,-12
   4231c:	dfc00215 	stw	ra,8(sp)
   42320:	df000115 	stw	fp,4(sp)
   42324:	df000104 	addi	fp,sp,4
   42328:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOSII_CPU, NiosII_CPU);
   4232c:	0042f780 	call	42f78 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   42330:	00800044 	movi	r2,1
   42334:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   42338:	0001883a 	nop
   4233c:	e037883a 	mov	sp,fp
   42340:	dfc00117 	ldw	ra,4(sp)
   42344:	df000017 	ldw	fp,0(sp)
   42348:	dec00204 	addi	sp,sp,8
   4234c:	f800283a 	ret

00042350 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   42350:	defffe04 	addi	sp,sp,-8
   42354:	dfc00115 	stw	ra,4(sp)
   42358:	df000015 	stw	fp,0(sp)
   4235c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, SYS_CLK_timer);
   42360:	01c0fa04 	movi	r7,1000
   42364:	000d883a 	mov	r6,zero
   42368:	000b883a 	mov	r5,zero
   4236c:	01000234 	movhi	r4,8
   42370:	21040804 	addi	r4,r4,4128
   42374:	00426580 	call	42658 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_SECOND, timer_second);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   42378:	01000134 	movhi	r4,4
   4237c:	210df604 	addi	r4,r4,14296
   42380:	00422e40 	call	422e4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
   42384:	0001883a 	nop
}
   42388:	0001883a 	nop
   4238c:	e037883a 	mov	sp,fp
   42390:	dfc00117 	ldw	ra,4(sp)
   42394:	df000017 	ldw	fp,0(sp)
   42398:	dec00204 	addi	sp,sp,8
   4239c:	f800283a 	ret

000423a0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   423a0:	defffa04 	addi	sp,sp,-24
   423a4:	dfc00515 	stw	ra,20(sp)
   423a8:	df000415 	stw	fp,16(sp)
   423ac:	df000404 	addi	fp,sp,16
   423b0:	e13ffd15 	stw	r4,-12(fp)
   423b4:	e17ffe15 	stw	r5,-8(fp)
   423b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   423bc:	e0bffd17 	ldw	r2,-12(fp)
   423c0:	10800017 	ldw	r2,0(r2)
   423c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   423c8:	e0bffc17 	ldw	r2,-16(fp)
   423cc:	10c00a04 	addi	r3,r2,40
   423d0:	e0bffd17 	ldw	r2,-12(fp)
   423d4:	10800217 	ldw	r2,8(r2)
   423d8:	100f883a 	mov	r7,r2
   423dc:	e1bfff17 	ldw	r6,-4(fp)
   423e0:	e17ffe17 	ldw	r5,-8(fp)
   423e4:	1809883a 	mov	r4,r3
   423e8:	00424600 	call	42460 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   423ec:	e037883a 	mov	sp,fp
   423f0:	dfc00117 	ldw	ra,4(sp)
   423f4:	df000017 	ldw	fp,0(sp)
   423f8:	dec00204 	addi	sp,sp,8
   423fc:	f800283a 	ret

00042400 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   42400:	defffa04 	addi	sp,sp,-24
   42404:	dfc00515 	stw	ra,20(sp)
   42408:	df000415 	stw	fp,16(sp)
   4240c:	df000404 	addi	fp,sp,16
   42410:	e13ffd15 	stw	r4,-12(fp)
   42414:	e17ffe15 	stw	r5,-8(fp)
   42418:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   4241c:	e0bffd17 	ldw	r2,-12(fp)
   42420:	10800017 	ldw	r2,0(r2)
   42424:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   42428:	e0bffc17 	ldw	r2,-16(fp)
   4242c:	10c00a04 	addi	r3,r2,40
   42430:	e0bffd17 	ldw	r2,-12(fp)
   42434:	10800217 	ldw	r2,8(r2)
   42438:	100f883a 	mov	r7,r2
   4243c:	e1bfff17 	ldw	r6,-4(fp)
   42440:	e17ffe17 	ldw	r5,-8(fp)
   42444:	1809883a 	mov	r4,r3
   42448:	004254c0 	call	4254c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   4244c:	e037883a 	mov	sp,fp
   42450:	dfc00117 	ldw	ra,4(sp)
   42454:	df000017 	ldw	fp,0(sp)
   42458:	dec00204 	addi	sp,sp,8
   4245c:	f800283a 	ret

00042460 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   42460:	defff704 	addi	sp,sp,-36
   42464:	df000815 	stw	fp,32(sp)
   42468:	df000804 	addi	fp,sp,32
   4246c:	e13ffc15 	stw	r4,-16(fp)
   42470:	e17ffd15 	stw	r5,-12(fp)
   42474:	e1bffe15 	stw	r6,-8(fp)
   42478:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   4247c:	e0bffc17 	ldw	r2,-16(fp)
   42480:	10800017 	ldw	r2,0(r2)
   42484:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   42488:	e0bffd17 	ldw	r2,-12(fp)
   4248c:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   42490:	e0bffe17 	ldw	r2,-8(fp)
   42494:	e0fffd17 	ldw	r3,-12(fp)
   42498:	1885883a 	add	r2,r3,r2
   4249c:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   424a0:	00001206 	br	424ec <altera_avalon_jtag_uart_read+0x8c>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   424a4:	e0bff917 	ldw	r2,-28(fp)
   424a8:	10800037 	ldwio	r2,0(r2)
   424ac:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   424b0:	e0bffb17 	ldw	r2,-20(fp)
   424b4:	10a0000c 	andi	r2,r2,32768
   424b8:	10000626 	beq	r2,zero,424d4 <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   424bc:	e0bff817 	ldw	r2,-32(fp)
   424c0:	10c00044 	addi	r3,r2,1
   424c4:	e0fff815 	stw	r3,-32(fp)
   424c8:	e0fffb17 	ldw	r3,-20(fp)
   424cc:	10c00005 	stb	r3,0(r2)
   424d0:	00000606 	br	424ec <altera_avalon_jtag_uart_read+0x8c>
    else if (ptr != buffer)
   424d4:	e0fff817 	ldw	r3,-32(fp)
   424d8:	e0bffd17 	ldw	r2,-12(fp)
   424dc:	1880071e 	bne	r3,r2,424fc <altera_avalon_jtag_uart_read+0x9c>
      break;
    else if(flags & O_NONBLOCK)
   424e0:	e0bfff17 	ldw	r2,-4(fp)
   424e4:	1090000c 	andi	r2,r2,16384
   424e8:	1000061e 	bne	r2,zero,42504 <altera_avalon_jtag_uart_read+0xa4>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   424ec:	e0fff817 	ldw	r3,-32(fp)
   424f0:	e0bffa17 	ldw	r2,-24(fp)
   424f4:	18bfeb36 	bltu	r3,r2,424a4 <__alt_data_end+0xfffda4a4>
   424f8:	00000306 	br	42508 <altera_avalon_jtag_uart_read+0xa8>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
   424fc:	0001883a 	nop
   42500:	00000106 	br	42508 <altera_avalon_jtag_uart_read+0xa8>
    else if(flags & O_NONBLOCK)
      break;   
   42504:	0001883a 	nop
    
  }

  if (ptr != buffer)
   42508:	e0fff817 	ldw	r3,-32(fp)
   4250c:	e0bffd17 	ldw	r2,-12(fp)
   42510:	18800426 	beq	r3,r2,42524 <altera_avalon_jtag_uart_read+0xc4>
    return ptr - buffer;
   42514:	e0fff817 	ldw	r3,-32(fp)
   42518:	e0bffd17 	ldw	r2,-12(fp)
   4251c:	1885c83a 	sub	r2,r3,r2
   42520:	00000606 	br	4253c <altera_avalon_jtag_uart_read+0xdc>
  else if (flags & O_NONBLOCK)
   42524:	e0bfff17 	ldw	r2,-4(fp)
   42528:	1090000c 	andi	r2,r2,16384
   4252c:	10000226 	beq	r2,zero,42538 <altera_avalon_jtag_uart_read+0xd8>
    return -EWOULDBLOCK;
   42530:	00bffd44 	movi	r2,-11
   42534:	00000106 	br	4253c <altera_avalon_jtag_uart_read+0xdc>
  else
    return -EIO;
   42538:	00bffec4 	movi	r2,-5
}
   4253c:	e037883a 	mov	sp,fp
   42540:	df000017 	ldw	fp,0(sp)
   42544:	dec00104 	addi	sp,sp,4
   42548:	f800283a 	ret

0004254c <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   4254c:	defff904 	addi	sp,sp,-28
   42550:	df000615 	stw	fp,24(sp)
   42554:	df000604 	addi	fp,sp,24
   42558:	e13ffc15 	stw	r4,-16(fp)
   4255c:	e17ffd15 	stw	r5,-12(fp)
   42560:	e1bffe15 	stw	r6,-8(fp)
   42564:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   42568:	e0bffc17 	ldw	r2,-16(fp)
   4256c:	10800017 	ldw	r2,0(r2)
   42570:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   42574:	e0bffe17 	ldw	r2,-8(fp)
   42578:	e0fffd17 	ldw	r3,-12(fp)
   4257c:	1885883a 	add	r2,r3,r2
   42580:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   42584:	00000e06 	br	425c0 <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   42588:	e0bffa17 	ldw	r2,-24(fp)
   4258c:	10800104 	addi	r2,r2,4
   42590:	10800037 	ldwio	r2,0(r2)
   42594:	10bfffec 	andhi	r2,r2,65535
   42598:	10000926 	beq	r2,zero,425c0 <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   4259c:	e0fffa17 	ldw	r3,-24(fp)
   425a0:	e0bffd17 	ldw	r2,-12(fp)
   425a4:	11000044 	addi	r4,r2,1
   425a8:	e13ffd15 	stw	r4,-12(fp)
   425ac:	10800003 	ldbu	r2,0(r2)
   425b0:	10803fcc 	andi	r2,r2,255
   425b4:	1080201c 	xori	r2,r2,128
   425b8:	10bfe004 	addi	r2,r2,-128
   425bc:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   425c0:	e0fffd17 	ldw	r3,-12(fp)
   425c4:	e0bffb17 	ldw	r2,-20(fp)
   425c8:	18bfef36 	bltu	r3,r2,42588 <__alt_data_end+0xfffda588>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   425cc:	e0bffe17 	ldw	r2,-8(fp)
}
   425d0:	e037883a 	mov	sp,fp
   425d4:	df000017 	ldw	fp,0(sp)
   425d8:	dec00104 	addi	sp,sp,4
   425dc:	f800283a 	ret

000425e0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   425e0:	defffa04 	addi	sp,sp,-24
   425e4:	dfc00515 	stw	ra,20(sp)
   425e8:	df000415 	stw	fp,16(sp)
   425ec:	df000404 	addi	fp,sp,16
   425f0:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   425f4:	0007883a 	mov	r3,zero
   425f8:	e0bfff17 	ldw	r2,-4(fp)
   425fc:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   42600:	e0bfff17 	ldw	r2,-4(fp)
   42604:	10800104 	addi	r2,r2,4
   42608:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   4260c:	0005303a 	rdctl	r2,status
   42610:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   42614:	e0fffd17 	ldw	r3,-12(fp)
   42618:	00bfff84 	movi	r2,-2
   4261c:	1884703a 	and	r2,r3,r2
   42620:	1001703a 	wrctl	status,r2
  
  return context;
   42624:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   42628:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   4262c:	0042e700 	call	42e70 <alt_tick>
   42630:	e0bffc17 	ldw	r2,-16(fp)
   42634:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42638:	e0bffe17 	ldw	r2,-8(fp)
   4263c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   42640:	0001883a 	nop
   42644:	e037883a 	mov	sp,fp
   42648:	dfc00117 	ldw	ra,4(sp)
   4264c:	df000017 	ldw	fp,0(sp)
   42650:	dec00204 	addi	sp,sp,8
   42654:	f800283a 	ret

00042658 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   42658:	defff804 	addi	sp,sp,-32
   4265c:	dfc00715 	stw	ra,28(sp)
   42660:	df000615 	stw	fp,24(sp)
   42664:	df000604 	addi	fp,sp,24
   42668:	e13ffc15 	stw	r4,-16(fp)
   4266c:	e17ffd15 	stw	r5,-12(fp)
   42670:	e1bffe15 	stw	r6,-8(fp)
   42674:	e1ffff15 	stw	r7,-4(fp)
   42678:	e0bfff17 	ldw	r2,-4(fp)
   4267c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   42680:	d0a0d017 	ldw	r2,-31936(gp)
   42684:	1000021e 	bne	r2,zero,42690 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   42688:	e0bffb17 	ldw	r2,-20(fp)
   4268c:	d0a0d015 	stw	r2,-31936(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   42690:	e0bffc17 	ldw	r2,-16(fp)
   42694:	10800104 	addi	r2,r2,4
   42698:	00c001c4 	movi	r3,7
   4269c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   426a0:	d8000015 	stw	zero,0(sp)
   426a4:	e1fffc17 	ldw	r7,-16(fp)
   426a8:	01800134 	movhi	r6,4
   426ac:	31897804 	addi	r6,r6,9696
   426b0:	e17ffe17 	ldw	r5,-8(fp)
   426b4:	e13ffd17 	ldw	r4,-12(fp)
   426b8:	0041db80 	call	41db8 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   426bc:	0001883a 	nop
   426c0:	e037883a 	mov	sp,fp
   426c4:	dfc00117 	ldw	ra,4(sp)
   426c8:	df000017 	ldw	fp,0(sp)
   426cc:	dec00204 	addi	sp,sp,8
   426d0:	f800283a 	ret

000426d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   426d4:	defffe04 	addi	sp,sp,-8
   426d8:	dfc00115 	stw	ra,4(sp)
   426dc:	df000015 	stw	fp,0(sp)
   426e0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   426e4:	d0a00917 	ldw	r2,-32732(gp)
   426e8:	10000326 	beq	r2,zero,426f8 <alt_get_errno+0x24>
   426ec:	d0a00917 	ldw	r2,-32732(gp)
   426f0:	103ee83a 	callr	r2
   426f4:	00000106 	br	426fc <alt_get_errno+0x28>
   426f8:	d0a0ca04 	addi	r2,gp,-31960
}
   426fc:	e037883a 	mov	sp,fp
   42700:	dfc00117 	ldw	ra,4(sp)
   42704:	df000017 	ldw	fp,0(sp)
   42708:	dec00204 	addi	sp,sp,8
   4270c:	f800283a 	ret

00042710 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   42710:	defffb04 	addi	sp,sp,-20
   42714:	dfc00415 	stw	ra,16(sp)
   42718:	df000315 	stw	fp,12(sp)
   4271c:	df000304 	addi	fp,sp,12
   42720:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   42724:	e0bfff17 	ldw	r2,-4(fp)
   42728:	10000616 	blt	r2,zero,42744 <close+0x34>
   4272c:	e0bfff17 	ldw	r2,-4(fp)
   42730:	10c00324 	muli	r3,r2,12
   42734:	00800134 	movhi	r2,4
   42738:	108e0b04 	addi	r2,r2,14380
   4273c:	1885883a 	add	r2,r3,r2
   42740:	00000106 	br	42748 <close+0x38>
   42744:	0005883a 	mov	r2,zero
   42748:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   4274c:	e0bffd17 	ldw	r2,-12(fp)
   42750:	10001926 	beq	r2,zero,427b8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   42754:	e0bffd17 	ldw	r2,-12(fp)
   42758:	10800017 	ldw	r2,0(r2)
   4275c:	10800417 	ldw	r2,16(r2)
   42760:	10000626 	beq	r2,zero,4277c <close+0x6c>
   42764:	e0bffd17 	ldw	r2,-12(fp)
   42768:	10800017 	ldw	r2,0(r2)
   4276c:	10800417 	ldw	r2,16(r2)
   42770:	e13ffd17 	ldw	r4,-12(fp)
   42774:	103ee83a 	callr	r2
   42778:	00000106 	br	42780 <close+0x70>
   4277c:	0005883a 	mov	r2,zero
   42780:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   42784:	e13fff17 	ldw	r4,-4(fp)
   42788:	0042d700 	call	42d70 <alt_release_fd>
    if (rval < 0)
   4278c:	e0bffe17 	ldw	r2,-8(fp)
   42790:	1000070e 	bge	r2,zero,427b0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   42794:	00426d40 	call	426d4 <alt_get_errno>
   42798:	1007883a 	mov	r3,r2
   4279c:	e0bffe17 	ldw	r2,-8(fp)
   427a0:	0085c83a 	sub	r2,zero,r2
   427a4:	18800015 	stw	r2,0(r3)
      return -1;
   427a8:	00bfffc4 	movi	r2,-1
   427ac:	00000706 	br	427cc <close+0xbc>
    }
    return 0;
   427b0:	0005883a 	mov	r2,zero
   427b4:	00000506 	br	427cc <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   427b8:	00426d40 	call	426d4 <alt_get_errno>
   427bc:	1007883a 	mov	r3,r2
   427c0:	00801444 	movi	r2,81
   427c4:	18800015 	stw	r2,0(r3)
    return -1;
   427c8:	00bfffc4 	movi	r2,-1
  }
}
   427cc:	e037883a 	mov	sp,fp
   427d0:	dfc00117 	ldw	ra,4(sp)
   427d4:	df000017 	ldw	fp,0(sp)
   427d8:	dec00204 	addi	sp,sp,8
   427dc:	f800283a 	ret

000427e0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   427e0:	deffff04 	addi	sp,sp,-4
   427e4:	df000015 	stw	fp,0(sp)
   427e8:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   427ec:	0001883a 	nop
   427f0:	e037883a 	mov	sp,fp
   427f4:	df000017 	ldw	fp,0(sp)
   427f8:	dec00104 	addi	sp,sp,4
   427fc:	f800283a 	ret

00042800 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   42800:	defffc04 	addi	sp,sp,-16
   42804:	df000315 	stw	fp,12(sp)
   42808:	df000304 	addi	fp,sp,12
   4280c:	e13ffd15 	stw	r4,-12(fp)
   42810:	e17ffe15 	stw	r5,-8(fp)
   42814:	e1bfff15 	stw	r6,-4(fp)
  return len;
   42818:	e0bfff17 	ldw	r2,-4(fp)
}
   4281c:	e037883a 	mov	sp,fp
   42820:	df000017 	ldw	fp,0(sp)
   42824:	dec00104 	addi	sp,sp,4
   42828:	f800283a 	ret

0004282c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   4282c:	defffe04 	addi	sp,sp,-8
   42830:	dfc00115 	stw	ra,4(sp)
   42834:	df000015 	stw	fp,0(sp)
   42838:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   4283c:	d0a00917 	ldw	r2,-32732(gp)
   42840:	10000326 	beq	r2,zero,42850 <alt_get_errno+0x24>
   42844:	d0a00917 	ldw	r2,-32732(gp)
   42848:	103ee83a 	callr	r2
   4284c:	00000106 	br	42854 <alt_get_errno+0x28>
   42850:	d0a0ca04 	addi	r2,gp,-31960
}
   42854:	e037883a 	mov	sp,fp
   42858:	dfc00117 	ldw	ra,4(sp)
   4285c:	df000017 	ldw	fp,0(sp)
   42860:	dec00204 	addi	sp,sp,8
   42864:	f800283a 	ret

00042868 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   42868:	defffa04 	addi	sp,sp,-24
   4286c:	dfc00515 	stw	ra,20(sp)
   42870:	df000415 	stw	fp,16(sp)
   42874:	df000404 	addi	fp,sp,16
   42878:	e13ffe15 	stw	r4,-8(fp)
   4287c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   42880:	e0bffe17 	ldw	r2,-8(fp)
   42884:	10000326 	beq	r2,zero,42894 <alt_dev_llist_insert+0x2c>
   42888:	e0bffe17 	ldw	r2,-8(fp)
   4288c:	10800217 	ldw	r2,8(r2)
   42890:	1000061e 	bne	r2,zero,428ac <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   42894:	004282c0 	call	4282c <alt_get_errno>
   42898:	1007883a 	mov	r3,r2
   4289c:	00800584 	movi	r2,22
   428a0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   428a4:	00bffa84 	movi	r2,-22
   428a8:	00001306 	br	428f8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   428ac:	e0bffe17 	ldw	r2,-8(fp)
   428b0:	e0ffff17 	ldw	r3,-4(fp)
   428b4:	e0fffc15 	stw	r3,-16(fp)
   428b8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   428bc:	e0bffd17 	ldw	r2,-12(fp)
   428c0:	e0fffc17 	ldw	r3,-16(fp)
   428c4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   428c8:	e0bffc17 	ldw	r2,-16(fp)
   428cc:	10c00017 	ldw	r3,0(r2)
   428d0:	e0bffd17 	ldw	r2,-12(fp)
   428d4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   428d8:	e0bffc17 	ldw	r2,-16(fp)
   428dc:	10800017 	ldw	r2,0(r2)
   428e0:	e0fffd17 	ldw	r3,-12(fp)
   428e4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   428e8:	e0bffc17 	ldw	r2,-16(fp)
   428ec:	e0fffd17 	ldw	r3,-12(fp)
   428f0:	10c00015 	stw	r3,0(r2)

  return 0;  
   428f4:	0005883a 	mov	r2,zero
}
   428f8:	e037883a 	mov	sp,fp
   428fc:	dfc00117 	ldw	ra,4(sp)
   42900:	df000017 	ldw	fp,0(sp)
   42904:	dec00204 	addi	sp,sp,8
   42908:	f800283a 	ret

0004290c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   4290c:	defffe04 	addi	sp,sp,-8
   42910:	dfc00115 	stw	ra,4(sp)
   42914:	df000015 	stw	fp,0(sp)
   42918:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   4291c:	01420004 	movi	r5,2048
   42920:	0009883a 	mov	r4,zero
   42924:	00431d80 	call	431d8 <alt_icache_flush>
#endif
}
   42928:	0001883a 	nop
   4292c:	e037883a 	mov	sp,fp
   42930:	dfc00117 	ldw	ra,4(sp)
   42934:	df000017 	ldw	fp,0(sp)
   42938:	dec00204 	addi	sp,sp,8
   4293c:	f800283a 	ret

00042940 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   42940:	defffe04 	addi	sp,sp,-8
   42944:	df000115 	stw	fp,4(sp)
   42948:	df000104 	addi	fp,sp,4
   4294c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   42950:	e0bfff17 	ldw	r2,-4(fp)
   42954:	10bffe84 	addi	r2,r2,-6
   42958:	10c00428 	cmpgeui	r3,r2,16
   4295c:	18001a1e 	bne	r3,zero,429c8 <alt_exception_cause_generated_bad_addr+0x88>
   42960:	100690ba 	slli	r3,r2,2
   42964:	00800134 	movhi	r2,4
   42968:	108a5e04 	addi	r2,r2,10616
   4296c:	1885883a 	add	r2,r3,r2
   42970:	10800017 	ldw	r2,0(r2)
   42974:	1000683a 	jmp	r2
   42978:	000429b8 	rdprs	zero,zero,4262
   4297c:	000429b8 	rdprs	zero,zero,4262
   42980:	000429c8 	cmpgei	zero,zero,4263
   42984:	000429c8 	cmpgei	zero,zero,4263
   42988:	000429c8 	cmpgei	zero,zero,4263
   4298c:	000429b8 	rdprs	zero,zero,4262
   42990:	000429c0 	call	429c <__reset-0x3bd64>
   42994:	000429c8 	cmpgei	zero,zero,4263
   42998:	000429b8 	rdprs	zero,zero,4262
   4299c:	000429b8 	rdprs	zero,zero,4262
   429a0:	000429c8 	cmpgei	zero,zero,4263
   429a4:	000429b8 	rdprs	zero,zero,4262
   429a8:	000429c0 	call	429c <__reset-0x3bd64>
   429ac:	000429c8 	cmpgei	zero,zero,4263
   429b0:	000429c8 	cmpgei	zero,zero,4263
   429b4:	000429b8 	rdprs	zero,zero,4262
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   429b8:	00800044 	movi	r2,1
   429bc:	00000306 	br	429cc <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   429c0:	0005883a 	mov	r2,zero
   429c4:	00000106 	br	429cc <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   429c8:	0005883a 	mov	r2,zero
  }
}
   429cc:	e037883a 	mov	sp,fp
   429d0:	df000017 	ldw	fp,0(sp)
   429d4:	dec00104 	addi	sp,sp,4
   429d8:	f800283a 	ret

000429dc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   429dc:	defff904 	addi	sp,sp,-28
   429e0:	dfc00615 	stw	ra,24(sp)
   429e4:	df000515 	stw	fp,20(sp)
   429e8:	df000504 	addi	fp,sp,20
   429ec:	e13ffc15 	stw	r4,-16(fp)
   429f0:	e17ffd15 	stw	r5,-12(fp)
   429f4:	e1bffe15 	stw	r6,-8(fp)
   429f8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   429fc:	e1bfff17 	ldw	r6,-4(fp)
   42a00:	e17ffe17 	ldw	r5,-8(fp)
   42a04:	e13ffd17 	ldw	r4,-12(fp)
   42a08:	0042c1c0 	call	42c1c <open>
   42a0c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   42a10:	e0bffb17 	ldw	r2,-20(fp)
   42a14:	10001c16 	blt	r2,zero,42a88 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   42a18:	00800134 	movhi	r2,4
   42a1c:	108e0b04 	addi	r2,r2,14380
   42a20:	e0fffb17 	ldw	r3,-20(fp)
   42a24:	18c00324 	muli	r3,r3,12
   42a28:	10c5883a 	add	r2,r2,r3
   42a2c:	10c00017 	ldw	r3,0(r2)
   42a30:	e0bffc17 	ldw	r2,-16(fp)
   42a34:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   42a38:	00800134 	movhi	r2,4
   42a3c:	108e0b04 	addi	r2,r2,14380
   42a40:	e0fffb17 	ldw	r3,-20(fp)
   42a44:	18c00324 	muli	r3,r3,12
   42a48:	10c5883a 	add	r2,r2,r3
   42a4c:	10800104 	addi	r2,r2,4
   42a50:	10c00017 	ldw	r3,0(r2)
   42a54:	e0bffc17 	ldw	r2,-16(fp)
   42a58:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   42a5c:	00800134 	movhi	r2,4
   42a60:	108e0b04 	addi	r2,r2,14380
   42a64:	e0fffb17 	ldw	r3,-20(fp)
   42a68:	18c00324 	muli	r3,r3,12
   42a6c:	10c5883a 	add	r2,r2,r3
   42a70:	10800204 	addi	r2,r2,8
   42a74:	10c00017 	ldw	r3,0(r2)
   42a78:	e0bffc17 	ldw	r2,-16(fp)
   42a7c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   42a80:	e13ffb17 	ldw	r4,-20(fp)
   42a84:	0042d700 	call	42d70 <alt_release_fd>
  }
} 
   42a88:	0001883a 	nop
   42a8c:	e037883a 	mov	sp,fp
   42a90:	dfc00117 	ldw	ra,4(sp)
   42a94:	df000017 	ldw	fp,0(sp)
   42a98:	dec00204 	addi	sp,sp,8
   42a9c:	f800283a 	ret

00042aa0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   42aa0:	defffb04 	addi	sp,sp,-20
   42aa4:	dfc00415 	stw	ra,16(sp)
   42aa8:	df000315 	stw	fp,12(sp)
   42aac:	df000304 	addi	fp,sp,12
   42ab0:	e13ffd15 	stw	r4,-12(fp)
   42ab4:	e17ffe15 	stw	r5,-8(fp)
   42ab8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   42abc:	01c07fc4 	movi	r7,511
   42ac0:	01800044 	movi	r6,1
   42ac4:	e17ffd17 	ldw	r5,-12(fp)
   42ac8:	01000134 	movhi	r4,4
   42acc:	210e0e04 	addi	r4,r4,14392
   42ad0:	00429dc0 	call	429dc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   42ad4:	01c07fc4 	movi	r7,511
   42ad8:	000d883a 	mov	r6,zero
   42adc:	e17ffe17 	ldw	r5,-8(fp)
   42ae0:	01000134 	movhi	r4,4
   42ae4:	210e0b04 	addi	r4,r4,14380
   42ae8:	00429dc0 	call	429dc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   42aec:	01c07fc4 	movi	r7,511
   42af0:	01800044 	movi	r6,1
   42af4:	e17fff17 	ldw	r5,-4(fp)
   42af8:	01000134 	movhi	r4,4
   42afc:	210e1104 	addi	r4,r4,14404
   42b00:	00429dc0 	call	429dc <alt_open_fd>
}  
   42b04:	0001883a 	nop
   42b08:	e037883a 	mov	sp,fp
   42b0c:	dfc00117 	ldw	ra,4(sp)
   42b10:	df000017 	ldw	fp,0(sp)
   42b14:	dec00204 	addi	sp,sp,8
   42b18:	f800283a 	ret

00042b1c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   42b1c:	defffe04 	addi	sp,sp,-8
   42b20:	dfc00115 	stw	ra,4(sp)
   42b24:	df000015 	stw	fp,0(sp)
   42b28:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   42b2c:	d0a00917 	ldw	r2,-32732(gp)
   42b30:	10000326 	beq	r2,zero,42b40 <alt_get_errno+0x24>
   42b34:	d0a00917 	ldw	r2,-32732(gp)
   42b38:	103ee83a 	callr	r2
   42b3c:	00000106 	br	42b44 <alt_get_errno+0x28>
   42b40:	d0a0ca04 	addi	r2,gp,-31960
}
   42b44:	e037883a 	mov	sp,fp
   42b48:	dfc00117 	ldw	ra,4(sp)
   42b4c:	df000017 	ldw	fp,0(sp)
   42b50:	dec00204 	addi	sp,sp,8
   42b54:	f800283a 	ret

00042b58 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   42b58:	defffd04 	addi	sp,sp,-12
   42b5c:	df000215 	stw	fp,8(sp)
   42b60:	df000204 	addi	fp,sp,8
   42b64:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   42b68:	e0bfff17 	ldw	r2,-4(fp)
   42b6c:	10800217 	ldw	r2,8(r2)
   42b70:	10d00034 	orhi	r3,r2,16384
   42b74:	e0bfff17 	ldw	r2,-4(fp)
   42b78:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   42b7c:	e03ffe15 	stw	zero,-8(fp)
   42b80:	00001d06 	br	42bf8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   42b84:	00800134 	movhi	r2,4
   42b88:	108e0b04 	addi	r2,r2,14380
   42b8c:	e0fffe17 	ldw	r3,-8(fp)
   42b90:	18c00324 	muli	r3,r3,12
   42b94:	10c5883a 	add	r2,r2,r3
   42b98:	10c00017 	ldw	r3,0(r2)
   42b9c:	e0bfff17 	ldw	r2,-4(fp)
   42ba0:	10800017 	ldw	r2,0(r2)
   42ba4:	1880111e 	bne	r3,r2,42bec <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   42ba8:	00800134 	movhi	r2,4
   42bac:	108e0b04 	addi	r2,r2,14380
   42bb0:	e0fffe17 	ldw	r3,-8(fp)
   42bb4:	18c00324 	muli	r3,r3,12
   42bb8:	10c5883a 	add	r2,r2,r3
   42bbc:	10800204 	addi	r2,r2,8
   42bc0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   42bc4:	1000090e 	bge	r2,zero,42bec <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   42bc8:	e0bffe17 	ldw	r2,-8(fp)
   42bcc:	10c00324 	muli	r3,r2,12
   42bd0:	00800134 	movhi	r2,4
   42bd4:	108e0b04 	addi	r2,r2,14380
   42bd8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   42bdc:	e0bfff17 	ldw	r2,-4(fp)
   42be0:	18800226 	beq	r3,r2,42bec <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   42be4:	00bffcc4 	movi	r2,-13
   42be8:	00000806 	br	42c0c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   42bec:	e0bffe17 	ldw	r2,-8(fp)
   42bf0:	10800044 	addi	r2,r2,1
   42bf4:	e0bffe15 	stw	r2,-8(fp)
   42bf8:	d0a00817 	ldw	r2,-32736(gp)
   42bfc:	1007883a 	mov	r3,r2
   42c00:	e0bffe17 	ldw	r2,-8(fp)
   42c04:	18bfdf2e 	bgeu	r3,r2,42b84 <__alt_data_end+0xfffdab84>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   42c08:	0005883a 	mov	r2,zero
}
   42c0c:	e037883a 	mov	sp,fp
   42c10:	df000017 	ldw	fp,0(sp)
   42c14:	dec00104 	addi	sp,sp,4
   42c18:	f800283a 	ret

00042c1c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   42c1c:	defff604 	addi	sp,sp,-40
   42c20:	dfc00915 	stw	ra,36(sp)
   42c24:	df000815 	stw	fp,32(sp)
   42c28:	df000804 	addi	fp,sp,32
   42c2c:	e13ffd15 	stw	r4,-12(fp)
   42c30:	e17ffe15 	stw	r5,-8(fp)
   42c34:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   42c38:	00bfffc4 	movi	r2,-1
   42c3c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   42c40:	00bffb44 	movi	r2,-19
   42c44:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   42c48:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   42c4c:	d1600604 	addi	r5,gp,-32744
   42c50:	e13ffd17 	ldw	r4,-12(fp)
   42c54:	0042f9c0 	call	42f9c <alt_find_dev>
   42c58:	e0bff815 	stw	r2,-32(fp)
   42c5c:	e0bff817 	ldw	r2,-32(fp)
   42c60:	1000051e 	bne	r2,zero,42c78 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   42c64:	e13ffd17 	ldw	r4,-12(fp)
   42c68:	004302c0 	call	4302c <alt_find_file>
   42c6c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   42c70:	00800044 	movi	r2,1
   42c74:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   42c78:	e0bff817 	ldw	r2,-32(fp)
   42c7c:	10002926 	beq	r2,zero,42d24 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   42c80:	e13ff817 	ldw	r4,-32(fp)
   42c84:	00431340 	call	43134 <alt_get_fd>
   42c88:	e0bff915 	stw	r2,-28(fp)
   42c8c:	e0bff917 	ldw	r2,-28(fp)
   42c90:	1000030e 	bge	r2,zero,42ca0 <open+0x84>
    {
      status = index;
   42c94:	e0bff917 	ldw	r2,-28(fp)
   42c98:	e0bffa15 	stw	r2,-24(fp)
   42c9c:	00002306 	br	42d2c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   42ca0:	e0bff917 	ldw	r2,-28(fp)
   42ca4:	10c00324 	muli	r3,r2,12
   42ca8:	00800134 	movhi	r2,4
   42cac:	108e0b04 	addi	r2,r2,14380
   42cb0:	1885883a 	add	r2,r3,r2
   42cb4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   42cb8:	e0fffe17 	ldw	r3,-8(fp)
   42cbc:	00900034 	movhi	r2,16384
   42cc0:	10bfffc4 	addi	r2,r2,-1
   42cc4:	1886703a 	and	r3,r3,r2
   42cc8:	e0bffc17 	ldw	r2,-16(fp)
   42ccc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   42cd0:	e0bffb17 	ldw	r2,-20(fp)
   42cd4:	1000051e 	bne	r2,zero,42cec <open+0xd0>
   42cd8:	e13ffc17 	ldw	r4,-16(fp)
   42cdc:	0042b580 	call	42b58 <alt_file_locked>
   42ce0:	e0bffa15 	stw	r2,-24(fp)
   42ce4:	e0bffa17 	ldw	r2,-24(fp)
   42ce8:	10001016 	blt	r2,zero,42d2c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   42cec:	e0bff817 	ldw	r2,-32(fp)
   42cf0:	10800317 	ldw	r2,12(r2)
   42cf4:	10000826 	beq	r2,zero,42d18 <open+0xfc>
   42cf8:	e0bff817 	ldw	r2,-32(fp)
   42cfc:	10800317 	ldw	r2,12(r2)
   42d00:	e1ffff17 	ldw	r7,-4(fp)
   42d04:	e1bffe17 	ldw	r6,-8(fp)
   42d08:	e17ffd17 	ldw	r5,-12(fp)
   42d0c:	e13ffc17 	ldw	r4,-16(fp)
   42d10:	103ee83a 	callr	r2
   42d14:	00000106 	br	42d1c <open+0x100>
   42d18:	0005883a 	mov	r2,zero
   42d1c:	e0bffa15 	stw	r2,-24(fp)
   42d20:	00000206 	br	42d2c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   42d24:	00bffb44 	movi	r2,-19
   42d28:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   42d2c:	e0bffa17 	ldw	r2,-24(fp)
   42d30:	1000090e 	bge	r2,zero,42d58 <open+0x13c>
  {
    alt_release_fd (index);  
   42d34:	e13ff917 	ldw	r4,-28(fp)
   42d38:	0042d700 	call	42d70 <alt_release_fd>
    ALT_ERRNO = -status;
   42d3c:	0042b1c0 	call	42b1c <alt_get_errno>
   42d40:	1007883a 	mov	r3,r2
   42d44:	e0bffa17 	ldw	r2,-24(fp)
   42d48:	0085c83a 	sub	r2,zero,r2
   42d4c:	18800015 	stw	r2,0(r3)
    return -1;
   42d50:	00bfffc4 	movi	r2,-1
   42d54:	00000106 	br	42d5c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   42d58:	e0bff917 	ldw	r2,-28(fp)
}
   42d5c:	e037883a 	mov	sp,fp
   42d60:	dfc00117 	ldw	ra,4(sp)
   42d64:	df000017 	ldw	fp,0(sp)
   42d68:	dec00204 	addi	sp,sp,8
   42d6c:	f800283a 	ret

00042d70 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   42d70:	defffe04 	addi	sp,sp,-8
   42d74:	df000115 	stw	fp,4(sp)
   42d78:	df000104 	addi	fp,sp,4
   42d7c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   42d80:	e0bfff17 	ldw	r2,-4(fp)
   42d84:	108000d0 	cmplti	r2,r2,3
   42d88:	10000d1e 	bne	r2,zero,42dc0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   42d8c:	00800134 	movhi	r2,4
   42d90:	108e0b04 	addi	r2,r2,14380
   42d94:	e0ffff17 	ldw	r3,-4(fp)
   42d98:	18c00324 	muli	r3,r3,12
   42d9c:	10c5883a 	add	r2,r2,r3
   42da0:	10800204 	addi	r2,r2,8
   42da4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   42da8:	00800134 	movhi	r2,4
   42dac:	108e0b04 	addi	r2,r2,14380
   42db0:	e0ffff17 	ldw	r3,-4(fp)
   42db4:	18c00324 	muli	r3,r3,12
   42db8:	10c5883a 	add	r2,r2,r3
   42dbc:	10000015 	stw	zero,0(r2)
  }
}
   42dc0:	0001883a 	nop
   42dc4:	e037883a 	mov	sp,fp
   42dc8:	df000017 	ldw	fp,0(sp)
   42dcc:	dec00104 	addi	sp,sp,4
   42dd0:	f800283a 	ret

00042dd4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   42dd4:	defffa04 	addi	sp,sp,-24
   42dd8:	df000515 	stw	fp,20(sp)
   42ddc:	df000504 	addi	fp,sp,20
   42de0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   42de4:	0005303a 	rdctl	r2,status
   42de8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   42dec:	e0fffc17 	ldw	r3,-16(fp)
   42df0:	00bfff84 	movi	r2,-2
   42df4:	1884703a 	and	r2,r3,r2
   42df8:	1001703a 	wrctl	status,r2
  
  return context;
   42dfc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   42e00:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   42e04:	e0bfff17 	ldw	r2,-4(fp)
   42e08:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   42e0c:	e0bffd17 	ldw	r2,-12(fp)
   42e10:	10800017 	ldw	r2,0(r2)
   42e14:	e0fffd17 	ldw	r3,-12(fp)
   42e18:	18c00117 	ldw	r3,4(r3)
   42e1c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   42e20:	e0bffd17 	ldw	r2,-12(fp)
   42e24:	10800117 	ldw	r2,4(r2)
   42e28:	e0fffd17 	ldw	r3,-12(fp)
   42e2c:	18c00017 	ldw	r3,0(r3)
   42e30:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   42e34:	e0bffd17 	ldw	r2,-12(fp)
   42e38:	e0fffd17 	ldw	r3,-12(fp)
   42e3c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   42e40:	e0bffd17 	ldw	r2,-12(fp)
   42e44:	e0fffd17 	ldw	r3,-12(fp)
   42e48:	10c00015 	stw	r3,0(r2)
   42e4c:	e0bffb17 	ldw	r2,-20(fp)
   42e50:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   42e54:	e0bffe17 	ldw	r2,-8(fp)
   42e58:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   42e5c:	0001883a 	nop
   42e60:	e037883a 	mov	sp,fp
   42e64:	df000017 	ldw	fp,0(sp)
   42e68:	dec00104 	addi	sp,sp,4
   42e6c:	f800283a 	ret

00042e70 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   42e70:	defffb04 	addi	sp,sp,-20
   42e74:	dfc00415 	stw	ra,16(sp)
   42e78:	df000315 	stw	fp,12(sp)
   42e7c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   42e80:	d0a00a17 	ldw	r2,-32728(gp)
   42e84:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   42e88:	d0a0d117 	ldw	r2,-31932(gp)
   42e8c:	10800044 	addi	r2,r2,1
   42e90:	d0a0d115 	stw	r2,-31932(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   42e94:	00002e06 	br	42f50 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   42e98:	e0bffd17 	ldw	r2,-12(fp)
   42e9c:	10800017 	ldw	r2,0(r2)
   42ea0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   42ea4:	e0bffd17 	ldw	r2,-12(fp)
   42ea8:	10800403 	ldbu	r2,16(r2)
   42eac:	10803fcc 	andi	r2,r2,255
   42eb0:	10000426 	beq	r2,zero,42ec4 <alt_tick+0x54>
   42eb4:	d0a0d117 	ldw	r2,-31932(gp)
   42eb8:	1000021e 	bne	r2,zero,42ec4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   42ebc:	e0bffd17 	ldw	r2,-12(fp)
   42ec0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   42ec4:	e0bffd17 	ldw	r2,-12(fp)
   42ec8:	10800217 	ldw	r2,8(r2)
   42ecc:	d0e0d117 	ldw	r3,-31932(gp)
   42ed0:	18801d36 	bltu	r3,r2,42f48 <alt_tick+0xd8>
   42ed4:	e0bffd17 	ldw	r2,-12(fp)
   42ed8:	10800403 	ldbu	r2,16(r2)
   42edc:	10803fcc 	andi	r2,r2,255
   42ee0:	1000191e 	bne	r2,zero,42f48 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   42ee4:	e0bffd17 	ldw	r2,-12(fp)
   42ee8:	10800317 	ldw	r2,12(r2)
   42eec:	e0fffd17 	ldw	r3,-12(fp)
   42ef0:	18c00517 	ldw	r3,20(r3)
   42ef4:	1809883a 	mov	r4,r3
   42ef8:	103ee83a 	callr	r2
   42efc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   42f00:	e0bfff17 	ldw	r2,-4(fp)
   42f04:	1000031e 	bne	r2,zero,42f14 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   42f08:	e13ffd17 	ldw	r4,-12(fp)
   42f0c:	0042dd40 	call	42dd4 <alt_alarm_stop>
   42f10:	00000d06 	br	42f48 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   42f14:	e0bffd17 	ldw	r2,-12(fp)
   42f18:	10c00217 	ldw	r3,8(r2)
   42f1c:	e0bfff17 	ldw	r2,-4(fp)
   42f20:	1887883a 	add	r3,r3,r2
   42f24:	e0bffd17 	ldw	r2,-12(fp)
   42f28:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   42f2c:	e0bffd17 	ldw	r2,-12(fp)
   42f30:	10c00217 	ldw	r3,8(r2)
   42f34:	d0a0d117 	ldw	r2,-31932(gp)
   42f38:	1880032e 	bgeu	r3,r2,42f48 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   42f3c:	e0bffd17 	ldw	r2,-12(fp)
   42f40:	00c00044 	movi	r3,1
   42f44:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   42f48:	e0bffe17 	ldw	r2,-8(fp)
   42f4c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   42f50:	e0fffd17 	ldw	r3,-12(fp)
   42f54:	d0a00a04 	addi	r2,gp,-32728
   42f58:	18bfcf1e 	bne	r3,r2,42e98 <__alt_data_end+0xfffdae98>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   42f5c:	0001883a 	nop
}
   42f60:	0001883a 	nop
   42f64:	e037883a 	mov	sp,fp
   42f68:	dfc00117 	ldw	ra,4(sp)
   42f6c:	df000017 	ldw	fp,0(sp)
   42f70:	dec00204 	addi	sp,sp,8
   42f74:	f800283a 	ret

00042f78 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   42f78:	deffff04 	addi	sp,sp,-4
   42f7c:	df000015 	stw	fp,0(sp)
   42f80:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   42f84:	000170fa 	wrctl	ienable,zero
}
   42f88:	0001883a 	nop
   42f8c:	e037883a 	mov	sp,fp
   42f90:	df000017 	ldw	fp,0(sp)
   42f94:	dec00104 	addi	sp,sp,4
   42f98:	f800283a 	ret

00042f9c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   42f9c:	defffa04 	addi	sp,sp,-24
   42fa0:	dfc00515 	stw	ra,20(sp)
   42fa4:	df000415 	stw	fp,16(sp)
   42fa8:	df000404 	addi	fp,sp,16
   42fac:	e13ffe15 	stw	r4,-8(fp)
   42fb0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   42fb4:	e0bfff17 	ldw	r2,-4(fp)
   42fb8:	10800017 	ldw	r2,0(r2)
   42fbc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   42fc0:	e13ffe17 	ldw	r4,-8(fp)
   42fc4:	00416e00 	call	416e0 <strlen>
   42fc8:	10800044 	addi	r2,r2,1
   42fcc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   42fd0:	00000d06 	br	43008 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   42fd4:	e0bffc17 	ldw	r2,-16(fp)
   42fd8:	10800217 	ldw	r2,8(r2)
   42fdc:	e0fffd17 	ldw	r3,-12(fp)
   42fe0:	180d883a 	mov	r6,r3
   42fe4:	e17ffe17 	ldw	r5,-8(fp)
   42fe8:	1009883a 	mov	r4,r2
   42fec:	00432880 	call	43288 <memcmp>
   42ff0:	1000021e 	bne	r2,zero,42ffc <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   42ff4:	e0bffc17 	ldw	r2,-16(fp)
   42ff8:	00000706 	br	43018 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   42ffc:	e0bffc17 	ldw	r2,-16(fp)
   43000:	10800017 	ldw	r2,0(r2)
   43004:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   43008:	e0fffc17 	ldw	r3,-16(fp)
   4300c:	e0bfff17 	ldw	r2,-4(fp)
   43010:	18bff01e 	bne	r3,r2,42fd4 <__alt_data_end+0xfffdafd4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   43014:	0005883a 	mov	r2,zero
}
   43018:	e037883a 	mov	sp,fp
   4301c:	dfc00117 	ldw	ra,4(sp)
   43020:	df000017 	ldw	fp,0(sp)
   43024:	dec00204 	addi	sp,sp,8
   43028:	f800283a 	ret

0004302c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   4302c:	defffb04 	addi	sp,sp,-20
   43030:	dfc00415 	stw	ra,16(sp)
   43034:	df000315 	stw	fp,12(sp)
   43038:	df000304 	addi	fp,sp,12
   4303c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   43040:	d0a00417 	ldw	r2,-32752(gp)
   43044:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   43048:	00003106 	br	43110 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   4304c:	e0bffd17 	ldw	r2,-12(fp)
   43050:	10800217 	ldw	r2,8(r2)
   43054:	1009883a 	mov	r4,r2
   43058:	00416e00 	call	416e0 <strlen>
   4305c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   43060:	e0bffd17 	ldw	r2,-12(fp)
   43064:	10c00217 	ldw	r3,8(r2)
   43068:	e0bffe17 	ldw	r2,-8(fp)
   4306c:	10bfffc4 	addi	r2,r2,-1
   43070:	1885883a 	add	r2,r3,r2
   43074:	10800003 	ldbu	r2,0(r2)
   43078:	10803fcc 	andi	r2,r2,255
   4307c:	1080201c 	xori	r2,r2,128
   43080:	10bfe004 	addi	r2,r2,-128
   43084:	10800bd8 	cmpnei	r2,r2,47
   43088:	1000031e 	bne	r2,zero,43098 <alt_find_file+0x6c>
    {
      len -= 1;
   4308c:	e0bffe17 	ldw	r2,-8(fp)
   43090:	10bfffc4 	addi	r2,r2,-1
   43094:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   43098:	e0bffe17 	ldw	r2,-8(fp)
   4309c:	e0ffff17 	ldw	r3,-4(fp)
   430a0:	1885883a 	add	r2,r3,r2
   430a4:	10800003 	ldbu	r2,0(r2)
   430a8:	10803fcc 	andi	r2,r2,255
   430ac:	1080201c 	xori	r2,r2,128
   430b0:	10bfe004 	addi	r2,r2,-128
   430b4:	10800be0 	cmpeqi	r2,r2,47
   430b8:	1000081e 	bne	r2,zero,430dc <alt_find_file+0xb0>
   430bc:	e0bffe17 	ldw	r2,-8(fp)
   430c0:	e0ffff17 	ldw	r3,-4(fp)
   430c4:	1885883a 	add	r2,r3,r2
   430c8:	10800003 	ldbu	r2,0(r2)
   430cc:	10803fcc 	andi	r2,r2,255
   430d0:	1080201c 	xori	r2,r2,128
   430d4:	10bfe004 	addi	r2,r2,-128
   430d8:	10000a1e 	bne	r2,zero,43104 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   430dc:	e0bffd17 	ldw	r2,-12(fp)
   430e0:	10800217 	ldw	r2,8(r2)
   430e4:	e0fffe17 	ldw	r3,-8(fp)
   430e8:	180d883a 	mov	r6,r3
   430ec:	e17fff17 	ldw	r5,-4(fp)
   430f0:	1009883a 	mov	r4,r2
   430f4:	00432880 	call	43288 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   430f8:	1000021e 	bne	r2,zero,43104 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   430fc:	e0bffd17 	ldw	r2,-12(fp)
   43100:	00000706 	br	43120 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   43104:	e0bffd17 	ldw	r2,-12(fp)
   43108:	10800017 	ldw	r2,0(r2)
   4310c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   43110:	e0fffd17 	ldw	r3,-12(fp)
   43114:	d0a00404 	addi	r2,gp,-32752
   43118:	18bfcc1e 	bne	r3,r2,4304c <__alt_data_end+0xfffdb04c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   4311c:	0005883a 	mov	r2,zero
}
   43120:	e037883a 	mov	sp,fp
   43124:	dfc00117 	ldw	ra,4(sp)
   43128:	df000017 	ldw	fp,0(sp)
   4312c:	dec00204 	addi	sp,sp,8
   43130:	f800283a 	ret

00043134 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   43134:	defffc04 	addi	sp,sp,-16
   43138:	df000315 	stw	fp,12(sp)
   4313c:	df000304 	addi	fp,sp,12
   43140:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   43144:	00bffa04 	movi	r2,-24
   43148:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   4314c:	e03ffd15 	stw	zero,-12(fp)
   43150:	00001906 	br	431b8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   43154:	00800134 	movhi	r2,4
   43158:	108e0b04 	addi	r2,r2,14380
   4315c:	e0fffd17 	ldw	r3,-12(fp)
   43160:	18c00324 	muli	r3,r3,12
   43164:	10c5883a 	add	r2,r2,r3
   43168:	10800017 	ldw	r2,0(r2)
   4316c:	10000f1e 	bne	r2,zero,431ac <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   43170:	00800134 	movhi	r2,4
   43174:	108e0b04 	addi	r2,r2,14380
   43178:	e0fffd17 	ldw	r3,-12(fp)
   4317c:	18c00324 	muli	r3,r3,12
   43180:	10c5883a 	add	r2,r2,r3
   43184:	e0ffff17 	ldw	r3,-4(fp)
   43188:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   4318c:	d0e00817 	ldw	r3,-32736(gp)
   43190:	e0bffd17 	ldw	r2,-12(fp)
   43194:	1880020e 	bge	r3,r2,431a0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   43198:	e0bffd17 	ldw	r2,-12(fp)
   4319c:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
   431a0:	e0bffd17 	ldw	r2,-12(fp)
   431a4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   431a8:	00000606 	br	431c4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   431ac:	e0bffd17 	ldw	r2,-12(fp)
   431b0:	10800044 	addi	r2,r2,1
   431b4:	e0bffd15 	stw	r2,-12(fp)
   431b8:	e0bffd17 	ldw	r2,-12(fp)
   431bc:	10800810 	cmplti	r2,r2,32
   431c0:	103fe41e 	bne	r2,zero,43154 <__alt_data_end+0xfffdb154>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   431c4:	e0bffe17 	ldw	r2,-8(fp)
}
   431c8:	e037883a 	mov	sp,fp
   431cc:	df000017 	ldw	fp,0(sp)
   431d0:	dec00104 	addi	sp,sp,4
   431d4:	f800283a 	ret

000431d8 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   431d8:	defffb04 	addi	sp,sp,-20
   431dc:	df000415 	stw	fp,16(sp)
   431e0:	df000404 	addi	fp,sp,16
   431e4:	e13ffe15 	stw	r4,-8(fp)
   431e8:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   431ec:	e0bfff17 	ldw	r2,-4(fp)
   431f0:	10820070 	cmpltui	r2,r2,2049
   431f4:	1000021e 	bne	r2,zero,43200 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   431f8:	00820004 	movi	r2,2048
   431fc:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   43200:	e0fffe17 	ldw	r3,-8(fp)
   43204:	e0bfff17 	ldw	r2,-4(fp)
   43208:	1885883a 	add	r2,r3,r2
   4320c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   43210:	e0bffe17 	ldw	r2,-8(fp)
   43214:	e0bffc15 	stw	r2,-16(fp)
   43218:	00000506 	br	43230 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   4321c:	e0bffc17 	ldw	r2,-16(fp)
   43220:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   43224:	e0bffc17 	ldw	r2,-16(fp)
   43228:	10800804 	addi	r2,r2,32
   4322c:	e0bffc15 	stw	r2,-16(fp)
   43230:	e0fffc17 	ldw	r3,-16(fp)
   43234:	e0bffd17 	ldw	r2,-12(fp)
   43238:	18bff836 	bltu	r3,r2,4321c <__alt_data_end+0xfffdb21c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   4323c:	e0bffe17 	ldw	r2,-8(fp)
   43240:	108007cc 	andi	r2,r2,31
   43244:	10000226 	beq	r2,zero,43250 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   43248:	e0bffc17 	ldw	r2,-16(fp)
   4324c:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   43250:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   43254:	0001883a 	nop
   43258:	e037883a 	mov	sp,fp
   4325c:	df000017 	ldw	fp,0(sp)
   43260:	dec00104 	addi	sp,sp,4
   43264:	f800283a 	ret

00043268 <exit>:
   43268:	defffe04 	addi	sp,sp,-8
   4326c:	000b883a 	mov	r5,zero
   43270:	dc000015 	stw	r16,0(sp)
   43274:	dfc00115 	stw	ra,4(sp)
   43278:	2021883a 	mov	r16,r4
   4327c:	00432b80 	call	432b8 <__call_exitprocs>
   43280:	8009883a 	mov	r4,r16
   43284:	00434480 	call	43448 <_exit>

00043288 <memcmp>:
   43288:	218d883a 	add	r6,r4,r6
   4328c:	21800826 	beq	r4,r6,432b0 <memcmp+0x28>
   43290:	20800003 	ldbu	r2,0(r4)
   43294:	28c00003 	ldbu	r3,0(r5)
   43298:	10c00226 	beq	r2,r3,432a4 <memcmp+0x1c>
   4329c:	10c5c83a 	sub	r2,r2,r3
   432a0:	f800283a 	ret
   432a4:	21000044 	addi	r4,r4,1
   432a8:	29400044 	addi	r5,r5,1
   432ac:	003ff706 	br	4328c <__alt_data_end+0xfffdb28c>
   432b0:	0005883a 	mov	r2,zero
   432b4:	f800283a 	ret

000432b8 <__call_exitprocs>:
   432b8:	defff504 	addi	sp,sp,-44
   432bc:	dd000515 	stw	r20,20(sp)
   432c0:	05000134 	movhi	r20,4
   432c4:	dc800315 	stw	r18,12(sp)
   432c8:	dfc00a15 	stw	ra,40(sp)
   432cc:	df000915 	stw	fp,36(sp)
   432d0:	ddc00815 	stw	r23,32(sp)
   432d4:	dd800715 	stw	r22,28(sp)
   432d8:	dd400615 	stw	r21,24(sp)
   432dc:	dcc00415 	stw	r19,16(sp)
   432e0:	dc400215 	stw	r17,8(sp)
   432e4:	dc000115 	stw	r16,4(sp)
   432e8:	d9000015 	stw	r4,0(sp)
   432ec:	2825883a 	mov	r18,r5
   432f0:	a50e6c04 	addi	r20,r20,14768
   432f4:	a4400017 	ldw	r17,0(r20)
   432f8:	8cc00c17 	ldw	r19,48(r17)
   432fc:	8c400c04 	addi	r17,r17,48
   43300:	98004526 	beq	r19,zero,43418 <__call_exitprocs+0x160>
   43304:	9c000117 	ldw	r16,4(r19)
   43308:	00900034 	movhi	r2,16384
   4330c:	10bfffc4 	addi	r2,r2,-1
   43310:	9d402217 	ldw	r21,136(r19)
   43314:	85bfffc4 	addi	r22,r16,-1
   43318:	80a1883a 	add	r16,r16,r2
   4331c:	8421883a 	add	r16,r16,r16
   43320:	8421883a 	add	r16,r16,r16
   43324:	ac2f883a 	add	r23,r21,r16
   43328:	84000204 	addi	r16,r16,8
   4332c:	9c21883a 	add	r16,r19,r16
   43330:	b0002716 	blt	r22,zero,433d0 <__call_exitprocs+0x118>
   43334:	90000726 	beq	r18,zero,43354 <__call_exitprocs+0x9c>
   43338:	a800041e 	bne	r21,zero,4334c <__call_exitprocs+0x94>
   4333c:	b5bfffc4 	addi	r22,r22,-1
   43340:	bdffff04 	addi	r23,r23,-4
   43344:	843fff04 	addi	r16,r16,-4
   43348:	003ff906 	br	43330 <__alt_data_end+0xfffdb330>
   4334c:	b9002017 	ldw	r4,128(r23)
   43350:	913ffa1e 	bne	r18,r4,4333c <__alt_data_end+0xfffdb33c>
   43354:	99000117 	ldw	r4,4(r19)
   43358:	82000017 	ldw	r8,0(r16)
   4335c:	213fffc4 	addi	r4,r4,-1
   43360:	b100021e 	bne	r22,r4,4336c <__call_exitprocs+0xb4>
   43364:	9d800115 	stw	r22,4(r19)
   43368:	00000106 	br	43370 <__call_exitprocs+0xb8>
   4336c:	80000015 	stw	zero,0(r16)
   43370:	403ff226 	beq	r8,zero,4333c <__alt_data_end+0xfffdb33c>
   43374:	9f000117 	ldw	fp,4(r19)
   43378:	a8000526 	beq	r21,zero,43390 <__call_exitprocs+0xd8>
   4337c:	00800044 	movi	r2,1
   43380:	1592983a 	sll	r9,r2,r22
   43384:	a9404017 	ldw	r5,256(r21)
   43388:	494a703a 	and	r5,r9,r5
   4338c:	2800021e 	bne	r5,zero,43398 <__call_exitprocs+0xe0>
   43390:	403ee83a 	callr	r8
   43394:	00000906 	br	433bc <__call_exitprocs+0x104>
   43398:	a9004117 	ldw	r4,260(r21)
   4339c:	4908703a 	and	r4,r9,r4
   433a0:	2000041e 	bne	r4,zero,433b4 <__call_exitprocs+0xfc>
   433a4:	b9400017 	ldw	r5,0(r23)
   433a8:	d9000017 	ldw	r4,0(sp)
   433ac:	403ee83a 	callr	r8
   433b0:	00000206 	br	433bc <__call_exitprocs+0x104>
   433b4:	b9000017 	ldw	r4,0(r23)
   433b8:	403ee83a 	callr	r8
   433bc:	99000117 	ldw	r4,4(r19)
   433c0:	e13fcc1e 	bne	fp,r4,432f4 <__alt_data_end+0xfffdb2f4>
   433c4:	89000017 	ldw	r4,0(r17)
   433c8:	993fdc26 	beq	r19,r4,4333c <__alt_data_end+0xfffdb33c>
   433cc:	003fc906 	br	432f4 <__alt_data_end+0xfffdb2f4>
   433d0:	00800034 	movhi	r2,0
   433d4:	10800004 	addi	r2,r2,0
   433d8:	10000f26 	beq	r2,zero,43418 <__call_exitprocs+0x160>
   433dc:	99400117 	ldw	r5,4(r19)
   433e0:	99000017 	ldw	r4,0(r19)
   433e4:	2800091e 	bne	r5,zero,4340c <__call_exitprocs+0x154>
   433e8:	20000826 	beq	r4,zero,4340c <__call_exitprocs+0x154>
   433ec:	89000015 	stw	r4,0(r17)
   433f0:	a8000226 	beq	r21,zero,433fc <__call_exitprocs+0x144>
   433f4:	a809883a 	mov	r4,r21
   433f8:	00000000 	call	0 <__reset-0x40000>
   433fc:	9809883a 	mov	r4,r19
   43400:	00000000 	call	0 <__reset-0x40000>
   43404:	8cc00017 	ldw	r19,0(r17)
   43408:	003fbd06 	br	43300 <__alt_data_end+0xfffdb300>
   4340c:	9823883a 	mov	r17,r19
   43410:	2027883a 	mov	r19,r4
   43414:	003fba06 	br	43300 <__alt_data_end+0xfffdb300>
   43418:	dfc00a17 	ldw	ra,40(sp)
   4341c:	df000917 	ldw	fp,36(sp)
   43420:	ddc00817 	ldw	r23,32(sp)
   43424:	dd800717 	ldw	r22,28(sp)
   43428:	dd400617 	ldw	r21,24(sp)
   4342c:	dd000517 	ldw	r20,20(sp)
   43430:	dcc00417 	ldw	r19,16(sp)
   43434:	dc800317 	ldw	r18,12(sp)
   43438:	dc400217 	ldw	r17,8(sp)
   4343c:	dc000117 	ldw	r16,4(sp)
   43440:	dec00b04 	addi	sp,sp,44
   43444:	f800283a 	ret

00043448 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   43448:	defffd04 	addi	sp,sp,-12
   4344c:	df000215 	stw	fp,8(sp)
   43450:	df000204 	addi	fp,sp,8
   43454:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   43458:	0001883a 	nop
   4345c:	e0bfff17 	ldw	r2,-4(fp)
   43460:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   43464:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   43468:	10000226 	beq	r2,zero,43474 <_exit+0x2c>
    ALT_SIM_FAIL();
   4346c:	002af070 	cmpltui	zero,zero,43969
   43470:	00000106 	br	43478 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   43474:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   43478:	003fff06 	br	43478 <__alt_data_end+0xfffdb478>
