// Seed: 1516081669
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  always @(posedge 1 or id_2) begin
    forever @(posedge id_2 or posedge 1);
  end
  assign id_1 = id_2;
  assign id_1 = id_3;
  logic id_3;
  logic id_4;
  logic id_5;
endmodule
