

================================================================
== Vivado HLS Report for 'hls_real2xfft_Loop_real2xfft_output_proc'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.07|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  511|  512|  511|  512|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- real2xfft_output  |  511|  511|         1|          1|          1|   512|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     17|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      14|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      14|     29|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |i_fu_122_p2    |     +    |      0|  0|  11|           2|          11|
    |dout_TLAST     |   icmp   |      0|  0|   4|          10|           3|
    |ap_sig_bdd_56  |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_66  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  17|          14|          16|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          3|    1|          3|
    |ap_sig_ioackin_dout_TREADY  |   1|          2|    1|          2|
    |i1_reg_88                   |  10|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  12|          7|   12|         25|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_reg_ioackin_dout_TREADY  |   1|   0|    1|          0|
    |i1_reg_88                   |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_real2xfft_output_proc | return value |
|windowed_0_dout     |  in |   16|   ap_fifo  |                windowed_0                |    pointer   |
|windowed_0_empty_n  |  in |    1|   ap_fifo  |                windowed_0                |    pointer   |
|windowed_0_read     | out |    1|   ap_fifo  |                windowed_0                |    pointer   |
|windowed_1_dout     |  in |   16|   ap_fifo  |                windowed_1                |    pointer   |
|windowed_1_empty_n  |  in |    1|   ap_fifo  |                windowed_1                |    pointer   |
|windowed_1_read     | out |    1|   ap_fifo  |                windowed_1                |    pointer   |
|dout_TDATA          | out |   32|    axis    |                dout_V_data               |    pointer   |
|dout_TVALID         | out |    1|    axis    |               dout_V_last_V              |    pointer   |
|dout_TREADY         |  in |    1|    axis    |               dout_V_last_V              |    pointer   |
|dout_TLAST          | out |    1|    axis    |               dout_V_last_V              |    pointer   |
+--------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i1* %dout_V_last_V, i32* %dout_V_data, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i16* %windowed_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str139, [1 x i8]* @p_str140, [1 x i8]* @p_str141)

ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i16* %windowed_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137)

ST_1: stg_6 [1/1] 1.57ns
newFuncRoot:3  br label %0


 <State 2>: 2.07ns
ST_2: i1 [1/1] 0.00ns
:0  %i1 = phi i10 [ 0, %newFuncRoot ], [ %tmp, %0 ], [ 0, %.exitStub ]

ST_2: i21_cast [1/1] 0.00ns
:1  %i21_cast = zext i10 %i1 to i11

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_2: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str3)

ST_2: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp_data_M_real_V [1/1] 1.00ns
:6  %tmp_data_M_real_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %windowed_0)

ST_2: tmp_data_M_imag_V [1/1] 1.00ns
:7  %tmp_data_M_imag_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %windowed_1)

ST_2: tmp_last_V [1/1] 2.07ns
:8  %tmp_last_V = icmp eq i10 %i1, -2

ST_2: tmp_data [1/1] 0.00ns
:9  %tmp_data = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_data_M_imag_V, i16 %tmp_data_M_real_V)

ST_2: stg_17 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dout_V_data, i1* %dout_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_2: empty_36 [1/1] 0.00ns
:11  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str3, i32 %tmp_3)

ST_2: i [1/1] 1.84ns
:12  %i = add i11 2, %i21_cast

ST_2: tmp [1/1] 0.00ns
:13  %tmp = trunc i11 %i to i10

ST_2: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i, i32 10)

ST_2: stg_22 [1/1] 0.00ns
:15  br i1 %tmp_6, label %.exitStub, label %0

ST_2: stg_23 [1/1] 0.00ns
.exitStub:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_24 [1/1] 0.00ns
.exitStub:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ windowed_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7efbe9f66b70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ windowed_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7efbe9f67140; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7efbe9f64e60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7efbe9f65a00; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3             (specinterface    ) [ 000]
stg_4             (specinterface    ) [ 000]
stg_5             (specinterface    ) [ 000]
stg_6             (br               ) [ 011]
i1                (phi              ) [ 001]
i21_cast          (zext             ) [ 000]
empty             (speclooptripcount) [ 000]
stg_10            (specloopname     ) [ 000]
tmp_3             (specregionbegin  ) [ 000]
stg_12            (specpipeline     ) [ 000]
tmp_data_M_real_V (read             ) [ 000]
tmp_data_M_imag_V (read             ) [ 000]
tmp_last_V        (icmp             ) [ 000]
tmp_data          (bitconcatenate   ) [ 000]
stg_17            (write            ) [ 000]
empty_36          (specregionend    ) [ 000]
i                 (add              ) [ 000]
tmp               (trunc            ) [ 011]
tmp_6             (bitselect        ) [ 001]
stg_22            (br               ) [ 011]
stg_23            (return           ) [ 000]
stg_24            (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="windowed_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="windowed_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="windowed_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="windowed_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_data_M_real_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_M_real_V/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_data_M_imag_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_M_imag_V/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stg_17_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="1"/>
<pin id="90" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i21_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i21_cast/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_last_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_data_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_23_fu_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="105"><net_src comp="92" pin="6"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="92" pin="6"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="78" pin=4"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="72" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="66" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="78" pin=3"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="122" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="128" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V_data | {2 }
	Port: dout_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		i21_cast : 1
		tmp_last_V : 1
		stg_17 : 1
		empty_36 : 1
		i : 2
		tmp : 3
		tmp_6 : 3
		stg_22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_122           |    0    |    10   |
|----------|------------------------------|---------|---------|
|   icmp   |       tmp_last_V_fu_106      |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | tmp_data_M_real_V_read_fu_66 |    0    |    0    |
|          | tmp_data_M_imag_V_read_fu_72 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_17_write_fu_78      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        i21_cast_fu_102       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        tmp_data_fu_113       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_128          |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_6_fu_132         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  return  |         stg_23_fu_140        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    14   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| i1_reg_88 |   10   |
|tmp_reg_142|   10   |
+-----------+--------+
|   Total   |   20   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
