//DUT
module g2b(g,b);
input [3:0] g;
output [3:0] b;

assign b[3] = g[3];
xor x1(b[2],b[3],g[2]);
xor x2(b[1],b[2],g[1]);
xor x3(b[0],b[1],g[0]);

endmodule

//TB

module g2b_tb;
reg [3:0]g;
wire [3:0]b;
g2b g1(g,b);

initial begin
$monitor("g = %b, b = %b", g, b);
g = 3'b0001; #1;
g = 4'b1101; #1;
g = 4'b1010; #1;
g = 4'b1001; #1;
g = 4'b0110; #1;
g = 4'b0010; #1;
g = 4'b1000; #1;
$finish;
end
endmodule
