// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/G3S Development board (14mm_LPDDR4)
 *
 * Copyright (C) 2023 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r9a08g045s33.dtsi"
#include "rzg3s-dev-pinfunction.dtsi"
#include "rzg3s-dev-common.dtsi"

/ {
	model = "Renesas Development EVK based on r9a08g045s31 SoC";
	compatible = "renesas,r9a08g045",
		     "renesas,r9a08g045s33",
		     "renesas,r9a08g045s33-dev";
};

&pinctrl {
	pcie0_pins: pcie0 {
		pinmux = <RZG2L_PORT_PINMUX(13, 3, 2)>, /* PCIE_CLKREQ_N */
			 <RZG2L_PORT_PINMUX(15, 3, 6)>; /* PCIE_RST_OUT# */
	};
};

&pcie0 {
	pinctrl-0 = <&pcie0_pins>;
	pinctrl-names = "default";
	status = "okay";
};
