// Seed: 4070949627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_4
  );
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_9;
  generate
    logic [id_1 : 1] id_10;
    ;
  endgenerate
endmodule
