#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Sep 18 12:56:10 2015
# Process ID: 6700
# Log file: C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/planAhead_run_1/planAhead.log
# Journal file: C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/pa.fromNetlist.tcl}
# create_project -name TrafficLightControlSystem2.0 -dir "C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/TopCtrl.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "TopCtrl.ucf" [current_fileset -constrset]
Adding file 'C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/TopCtrl.ucf' to fileset 'constrs_1'
# add_files [list {TopCtrl.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TopCtrl.ngc ...
WARNING:NetListWriters:298 - No output is written to TopCtrl.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TopCtrl.edif ...
ngc2edif: Total memory usage is 84864 kilobytes

Parsing EDIF File [./planAhead_run_1/TrafficLightControlSystem2.0.data/cache/TopCtrl_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/TrafficLightControlSystem2.0.data/cache/TopCtrl_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/TopCtrl.ucf]
Finished Parsing UCF File [C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0/TopCtrl.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 78d03063
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 611.820 ; gain = 112.164
startgroup
set_property package_pin P11 [get_ports online]
endgroup
startgroup
set_property package_pin M5 [get_ports online_led]
endgroup
startgroup
set_property package_pin L3 [get_ports rst]
endgroup
startgroup
set_property package_pin M11 [get_ports rst_led]
endgroup
startgroup
set_property package_pin K3 [get_ports set]
endgroup
startgroup
set_property package_pin B4 [get_ports peak]
endgroup
set_property package_pin "" [get_ports [list  Cm]]
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin G3 [get_ports Cm]
endgroup
startgroup
set_property package_pin F3 [get_ports Cc]
endgroup
startgroup
set_property package_pin E2 [get_ports PQm]
endgroup
startgroup
set_property package_pin N3 [get_ports PQc]
endgroup
startgroup
set_property package_pin P7 [get_ports {m_led[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {m_led[1]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {m_led[0]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {c_led[2]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {c_led[1]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {c_led[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/WYK/Desktop/DC keshe/TrafficLightControlSystem2.0\planAhead_pid6700.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Sep 18 13:01:24 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
