{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 15:42:47 2024 " "Info: Processing started: Sun Jun 23 15:42:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in memory rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] register RegBank:inst2\|regs\[0\]\[7\] 74.81 MHz 13.367 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 74.81 MHz between source memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]\" and destination register \"RegBank:inst2\|regs\[0\]\[7\]\" (period= 13.367 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.142 ns + Longest memory register " "Info: + Longest memory to register delay is 13.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 1 MEM M4K_X26_Y17 270 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y17; Fanout = 270; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.393 ns) 1.752 ns ram_256x8:inst5\|Mux0~104 2 COMB LCCOMB_X30_Y19_N22 1 " "Info: 2: + IC(1.271 ns) + CELL(0.393 ns) = 1.752 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux0~104 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.150 ns) 2.838 ns ram_256x8:inst5\|Mux0~105 3 COMB LCCOMB_X37_Y19_N22 1 " "Info: 3: + IC(0.936 ns) + CELL(0.150 ns) = 2.838 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { ram_256x8:inst5|Mux0~104 ram_256x8:inst5|Mux0~105 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.150 ns) 4.436 ns ram_256x8:inst5\|Mux0~113 4 COMB LCCOMB_X27_Y17_N16 1 " "Info: 4: + IC(1.448 ns) + CELL(0.150 ns) = 4.436 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ram_256x8:inst5|Mux0~105 ram_256x8:inst5|Mux0~113 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.150 ns) 5.540 ns ram_256x8:inst5\|Mux0~114 5 COMB LCCOMB_X31_Y13_N4 1 " "Info: 5: + IC(0.954 ns) + CELL(0.150 ns) = 5.540 ns; Loc. = LCCOMB_X31_Y13_N4; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { ram_256x8:inst5|Mux0~113 ram_256x8:inst5|Mux0~114 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.150 ns) 6.412 ns ram_256x8:inst5\|Mux0~125 6 COMB LCCOMB_X32_Y15_N26 1 " "Info: 6: + IC(0.722 ns) + CELL(0.150 ns) = 6.412 ns; Loc. = LCCOMB_X32_Y15_N26; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ram_256x8:inst5|Mux0~114 ram_256x8:inst5|Mux0~125 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.809 ns ram_256x8:inst5\|Mux0~126 7 COMB LCCOMB_X32_Y15_N12 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 6.809 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram_256x8:inst5|Mux0~125 ram_256x8:inst5|Mux0~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.199 ns ram_256x8:inst5\|Mux0~169 8 COMB LCCOMB_X32_Y15_N6 1 " "Info: 8: + IC(0.240 ns) + CELL(0.150 ns) = 7.199 ns; Loc. = LCCOMB_X32_Y15_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.150 ns) 8.698 ns inst10\[7\]~27 9 COMB LCCOMB_X29_Y22_N18 2 " "Info: 9: + IC(1.349 ns) + CELL(0.150 ns) = 8.698 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 2; COMB Node = 'inst10\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ram_256x8:inst5|Mux0~169 inst10[7]~27 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.150 ns) 10.076 ns inst10\[7\]~29 10 COMB LCCOMB_X35_Y18_N16 2 " "Info: 10: + IC(1.228 ns) + CELL(0.150 ns) = 10.076 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 2; COMB Node = 'inst10\[7\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { inst10[7]~27 inst10[7]~29 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.150 ns) 11.783 ns busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~3 11 COMB LCCOMB_X28_Y23_N20 8 " "Info: 11: + IC(1.557 ns) + CELL(0.150 ns) = 11.783 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 8; COMB Node = 'busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst10[7]~29 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.366 ns) 13.142 ns RegBank:inst2\|regs\[0\]\[7\] 12 REG LCFF_X27_Y25_N25 2 " "Info: 12: + IC(0.993 ns) + CELL(0.366 ns) = 13.142 ns; Loc. = LCFF_X27_Y25_N25; Fanout = 2; REG Node = 'RegBank:inst2\|regs\[0\]\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 16.72 % ) " "Info: Total cell delay = 2.197 ns ( 16.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.945 ns ( 83.28 % ) " "Info: Total interconnect delay = 10.945 ns ( 83.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.142 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux0~104 ram_256x8:inst5|Mux0~105 ram_256x8:inst5|Mux0~113 ram_256x8:inst5|Mux0~114 ram_256x8:inst5|Mux0~125 ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 inst10[7]~27 inst10[7]~29 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.142 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} ram_256x8:inst5|Mux0~104 {} ram_256x8:inst5|Mux0~105 {} ram_256x8:inst5|Mux0~113 {} ram_256x8:inst5|Mux0~114 {} ram_256x8:inst5|Mux0~125 {} ram_256x8:inst5|Mux0~126 {} ram_256x8:inst5|Mux0~169 {} inst10[7]~27 {} inst10[7]~29 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 {} RegBank:inst2|regs[0][7] {} } { 0.000ns 1.271ns 0.936ns 1.448ns 0.954ns 0.722ns 0.247ns 0.240ns 1.349ns 1.228ns 1.557ns 0.993ns } { 0.088ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns - Smallest " "Info: - Smallest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.673 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns RegBank:inst2\|regs\[0\]\[7\] 3 REG LCFF_X27_Y25_N25 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X27_Y25_N25; Fanout = 2; REG Node = 'RegBank:inst2\|regs\[0\]\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_in~clkctrl RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_in clk_in~clkctrl RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} RegBank:inst2|regs[0][7] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.725 ns - Longest memory " "Info: - Longest clock path from clock \"clk_in\" to source memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.635 ns) 2.725 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 3 MEM M4K_X26_Y17 270 " "Info: 3: + IC(0.973 ns) + CELL(0.635 ns) = 2.725 ns; Loc. = M4K_X26_Y17; Fanout = 270; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.96 % ) " "Info: Total cell delay = 1.634 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 40.04 % ) " "Info: Total interconnect delay = 1.091 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_in clk_in~clkctrl RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} RegBank:inst2|regs[0][7] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.142 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux0~104 ram_256x8:inst5|Mux0~105 ram_256x8:inst5|Mux0~113 ram_256x8:inst5|Mux0~114 ram_256x8:inst5|Mux0~125 ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 inst10[7]~27 inst10[7]~29 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.142 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} ram_256x8:inst5|Mux0~104 {} ram_256x8:inst5|Mux0~105 {} ram_256x8:inst5|Mux0~113 {} ram_256x8:inst5|Mux0~114 {} ram_256x8:inst5|Mux0~125 {} ram_256x8:inst5|Mux0~126 {} ram_256x8:inst5|Mux0~169 {} inst10[7]~27 {} inst10[7]~29 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~3 {} RegBank:inst2|regs[0][7] {} } { 0.000ns 1.271ns 0.936ns 1.448ns 0.954ns 0.722ns 0.247ns 0.240ns 1.349ns 1.228ns 1.557ns 0.993ns } { 0.088ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_in clk_in~clkctrl RegBank:inst2|regs[0][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} RegBank:inst2|regs[0][7] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_256x8:inst5\|memory\[160\]\[1\] sw\[1\] clk_in 10.644 ns register " "Info: tsu for register \"ram_256x8:inst5\|memory\[160\]\[1\]\" (data pin = \"sw\[1\]\", clock pin = \"clk_in\") is 10.644 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.340 ns + Longest pin register " "Info: + Longest pin to register delay is 13.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[1\] 1 PIN PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R3; Fanout = 1; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw~6 2 COMB IOC_X0_Y17_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y17_N3; Fanout = 1; COMB Node = 'sw~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { sw[1] sw~6 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.903 ns) + CELL(0.408 ns) 7.153 ns inst10\[1\]~19 3 COMB LCCOMB_X34_Y18_N30 1 " "Info: 3: + IC(5.903 ns) + CELL(0.408 ns) = 7.153 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 1; COMB Node = 'inst10\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { sw~6 inst10[1]~19 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 7.834 ns inst10\[1\]~20 4 COMB LCCOMB_X34_Y18_N8 1 " "Info: 4: + IC(0.261 ns) + CELL(0.420 ns) = 7.834 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 1; COMB Node = 'inst10\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inst10[1]~19 inst10[1]~20 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.419 ns) 9.581 ns inst10\[1\]~22 5 COMB LCCOMB_X25_Y15_N14 4 " "Info: 5: + IC(1.328 ns) + CELL(0.419 ns) = 9.581 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 4; COMB Node = 'inst10\[1\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { inst10[1]~20 inst10[1]~22 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.149 ns) 11.278 ns inst10\[1\]~44 6 COMB LCCOMB_X34_Y18_N10 259 " "Info: 6: + IC(1.548 ns) + CELL(0.149 ns) = 11.278 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 259; COMB Node = 'inst10\[1\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { inst10[1]~22 inst10[1]~44 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.366 ns) 13.340 ns ram_256x8:inst5\|memory\[160\]\[1\] 7 REG LCFF_X36_Y23_N31 1 " "Info: 7: + IC(1.696 ns) + CELL(0.366 ns) = 13.340 ns; Loc. = LCFF_X36_Y23_N31; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[160\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { inst10[1]~44 ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 19.52 % ) " "Info: Total cell delay = 2.604 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.736 ns ( 80.48 % ) " "Info: Total interconnect delay = 10.736 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.340 ns" { sw[1] sw~6 inst10[1]~19 inst10[1]~20 inst10[1]~22 inst10[1]~44 ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.340 ns" { sw[1] {} sw~6 {} inst10[1]~19 {} inst10[1]~20 {} inst10[1]~22 {} inst10[1]~44 {} ram_256x8:inst5|memory[160][1] {} } { 0.000ns 0.000ns 5.903ns 0.261ns 1.328ns 1.548ns 1.696ns } { 0.000ns 0.842ns 0.408ns 0.420ns 0.419ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns ram_256x8:inst5\|memory\[160\]\[1\] 3 REG LCFF_X36_Y23_N31 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X36_Y23_N31; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[160\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_in~clkctrl ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[160][1] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.340 ns" { sw[1] sw~6 inst10[1]~19 inst10[1]~20 inst10[1]~22 inst10[1]~44 ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.340 ns" { sw[1] {} sw~6 {} inst10[1]~19 {} inst10[1]~20 {} inst10[1]~22 {} inst10[1]~44 {} ram_256x8:inst5|memory[160][1] {} } { 0.000ns 0.000ns 5.903ns 0.261ns 1.328ns 1.548ns 1.696ns } { 0.000ns 0.842ns 0.408ns 0.420ns 0.419ns 0.149ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[160][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[160][1] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dext\[6\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 18.371 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"dext\[6\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]\" is 18.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.725 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.635 ns) 2.725 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 3 MEM M4K_X26_Y17 270 " "Info: 3: + IC(0.973 ns) + CELL(0.635 ns) = 2.725 ns; Loc. = M4K_X26_Y17; Fanout = 270; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.96 % ) " "Info: Total cell delay = 1.634 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 40.04 % ) " "Info: Total interconnect delay = 1.091 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.437 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 1 MEM M4K_X26_Y17 270 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y17; Fanout = 270; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.393 ns) 2.275 ns ram_256x8:inst5\|Mux1~54 2 COMB LCCOMB_X34_Y12_N12 1 " "Info: 2: + IC(1.794 ns) + CELL(0.393 ns) = 2.275 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux1~54 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.150 ns) 3.147 ns ram_256x8:inst5\|Mux1~55 3 COMB LCCOMB_X35_Y13_N0 1 " "Info: 3: + IC(0.722 ns) + CELL(0.150 ns) = 3.147 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ram_256x8:inst5|Mux1~54 ram_256x8:inst5|Mux1~55 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.275 ns) 4.109 ns ram_256x8:inst5\|Mux1~58 4 COMB LCCOMB_X36_Y14_N20 1 " "Info: 4: + IC(0.687 ns) + CELL(0.275 ns) = 4.109 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { ram_256x8:inst5|Mux1~55 ram_256x8:inst5|Mux1~58 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.642 ns ram_256x8:inst5\|Mux1~61 5 COMB LCCOMB_X36_Y14_N6 1 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 4.642 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { ram_256x8:inst5|Mux1~58 ram_256x8:inst5|Mux1~61 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 5.041 ns ram_256x8:inst5\|Mux1~72 6 COMB LCCOMB_X36_Y14_N24 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 5.041 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ram_256x8:inst5|Mux1~61 ram_256x8:inst5|Mux1~72 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 5.566 ns ram_256x8:inst5\|Mux1~83 7 COMB LCCOMB_X36_Y14_N22 1 " "Info: 7: + IC(0.254 ns) + CELL(0.271 ns) = 5.566 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { ram_256x8:inst5|Mux1~72 ram_256x8:inst5|Mux1~83 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.275 ns) 6.539 ns ram_256x8:inst5\|Mux1~126 8 COMB LCCOMB_X32_Y14_N8 1 " "Info: 8: + IC(0.698 ns) + CELL(0.275 ns) = 6.539 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 8.061 ns ram_256x8:inst5\|Mux1~169 9 COMB LCCOMB_X29_Y22_N12 1 " "Info: 9: + IC(1.372 ns) + CELL(0.150 ns) = 8.061 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux1~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.454 ns inst10\[6\]~30 10 COMB LCCOMB_X29_Y22_N6 2 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 8.454 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 2; COMB Node = 'inst10\[6\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ram_256x8:inst5|Mux1~169 inst10[6]~30 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.416 ns) 10.551 ns inst10\[6\]~32 11 COMB LCCOMB_X35_Y18_N0 1 " "Info: 11: + IC(1.681 ns) + CELL(0.416 ns) = 10.551 ns; Loc. = LCCOMB_X35_Y18_N0; Fanout = 1; COMB Node = 'inst10\[6\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { inst10[6]~30 inst10[6]~32 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(2.798 ns) 15.437 ns dext\[6\] 12 PIN PIN_AD12 0 " "Info: 12: + IC(2.088 ns) + CELL(2.798 ns) = 15.437 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'dext\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { inst10[6]~32 dext[6] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.391 ns ( 34.92 % ) " "Info: Total cell delay = 5.391 ns ( 34.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.046 ns ( 65.08 % ) " "Info: Total interconnect delay = 10.046 ns ( 65.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.437 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux1~54 ram_256x8:inst5|Mux1~55 ram_256x8:inst5|Mux1~58 ram_256x8:inst5|Mux1~61 ram_256x8:inst5|Mux1~72 ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 inst10[6]~30 inst10[6]~32 dext[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.437 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} ram_256x8:inst5|Mux1~54 {} ram_256x8:inst5|Mux1~55 {} ram_256x8:inst5|Mux1~58 {} ram_256x8:inst5|Mux1~61 {} ram_256x8:inst5|Mux1~72 {} ram_256x8:inst5|Mux1~83 {} ram_256x8:inst5|Mux1~126 {} ram_256x8:inst5|Mux1~169 {} inst10[6]~30 {} inst10[6]~32 {} dext[6] {} } { 0.000ns 1.794ns 0.722ns 0.687ns 0.258ns 0.249ns 0.254ns 0.698ns 1.372ns 0.243ns 1.681ns 2.088ns } { 0.088ns 0.393ns 0.150ns 0.275ns 0.275ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.437 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] ram_256x8:inst5|Mux1~54 ram_256x8:inst5|Mux1~55 ram_256x8:inst5|Mux1~58 ram_256x8:inst5|Mux1~61 ram_256x8:inst5|Mux1~72 ram_256x8:inst5|Mux1~83 ram_256x8:inst5|Mux1~126 ram_256x8:inst5|Mux1~169 inst10[6]~30 inst10[6]~32 dext[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.437 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} ram_256x8:inst5|Mux1~54 {} ram_256x8:inst5|Mux1~55 {} ram_256x8:inst5|Mux1~58 {} ram_256x8:inst5|Mux1~61 {} ram_256x8:inst5|Mux1~72 {} ram_256x8:inst5|Mux1~83 {} ram_256x8:inst5|Mux1~126 {} ram_256x8:inst5|Mux1~169 {} inst10[6]~30 {} inst10[6]~32 {} dext[6] {} } { 0.000ns 1.794ns 0.722ns 0.687ns 0.258ns 0.249ns 0.254ns 0.698ns 1.372ns 0.243ns 1.681ns 2.088ns } { 0.088ns 0.393ns 0.150ns 0.275ns 0.275ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[1\] dext\[1\] 14.595 ns Longest " "Info: Longest tpd from source pin \"sw\[1\]\" to destination pin \"dext\[1\]\" is 14.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[1\] 1 PIN PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R3; Fanout = 1; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw~6 2 COMB IOC_X0_Y17_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y17_N3; Fanout = 1; COMB Node = 'sw~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { sw[1] sw~6 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.903 ns) + CELL(0.408 ns) 7.153 ns inst10\[1\]~19 3 COMB LCCOMB_X34_Y18_N30 1 " "Info: 3: + IC(5.903 ns) + CELL(0.408 ns) = 7.153 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 1; COMB Node = 'inst10\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { sw~6 inst10[1]~19 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 7.834 ns inst10\[1\]~20 4 COMB LCCOMB_X34_Y18_N8 1 " "Info: 4: + IC(0.261 ns) + CELL(0.420 ns) = 7.834 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 1; COMB Node = 'inst10\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inst10[1]~19 inst10[1]~20 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.419 ns) 9.581 ns inst10\[1\]~22 5 COMB LCCOMB_X25_Y15_N14 4 " "Info: 5: + IC(1.328 ns) + CELL(0.419 ns) = 9.581 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 4; COMB Node = 'inst10\[1\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { inst10[1]~20 inst10[1]~22 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(2.758 ns) 14.595 ns dext\[1\] 6 PIN PIN_Y12 0 " "Info: 6: + IC(2.256 ns) + CELL(2.758 ns) = 14.595 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'dext\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { inst10[1]~22 dext[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.847 ns ( 33.21 % ) " "Info: Total cell delay = 4.847 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.748 ns ( 66.79 % ) " "Info: Total interconnect delay = 9.748 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.595 ns" { sw[1] sw~6 inst10[1]~19 inst10[1]~20 inst10[1]~22 dext[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.595 ns" { sw[1] {} sw~6 {} inst10[1]~19 {} inst10[1]~20 {} inst10[1]~22 {} dext[1] {} } { 0.000ns 0.000ns 5.903ns 0.261ns 1.328ns 2.256ns } { 0.000ns 0.842ns 0.408ns 0.420ns 0.419ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst8\|port_reg\[6\] sw\[6\] clk_in -4.461 ns register " "Info: th for register \"port_io:inst8\|port_reg\[6\]\" (data pin = \"sw\[6\]\", clock pin = \"clk_in\") is -4.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns port_io:inst8\|port_reg\[6\] 3 REG LCFF_X34_Y18_N17 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 1; REG Node = 'port_io:inst8\|port_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk_in~clkctrl port_io:inst8|port_reg[6] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_in clk_in~clkctrl port_io:inst8|port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst8|port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.395 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[6\] 1 PIN PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P23; Fanout = 1; PIN Node = 'sw\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw~1 2 COMB IOC_X65_Y18_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y18_N0; Fanout = 1; COMB Node = 'sw~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { sw[6] sw~1 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.524 ns) + CELL(0.419 ns) 6.785 ns inst10\[6\]~31 3 COMB LCCOMB_X34_Y18_N14 2 " "Info: 3: + IC(5.524 ns) + CELL(0.419 ns) = 6.785 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 2; COMB Node = 'inst10\[6\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { sw~1 inst10[6]~31 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 7.311 ns inst10\[6\]~43 4 COMB LCCOMB_X34_Y18_N16 260 " "Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 7.311 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 260; COMB Node = 'inst10\[6\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { inst10[6]~31 inst10[6]~43 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.395 ns port_io:inst8\|port_reg\[6\] 5 REG LCFF_X34_Y18_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.395 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 1; REG Node = 'port_io:inst8\|port_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10[6]~43 port_io:inst8|port_reg[6] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 21.85 % ) " "Info: Total cell delay = 1.616 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.779 ns ( 78.15 % ) " "Info: Total interconnect delay = 5.779 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { sw[6] sw~1 inst10[6]~31 inst10[6]~43 port_io:inst8|port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { sw[6] {} sw~1 {} inst10[6]~31 {} inst10[6]~43 {} port_io:inst8|port_reg[6] {} } { 0.000ns 0.000ns 5.524ns 0.255ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_in clk_in~clkctrl port_io:inst8|port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst8|port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { sw[6] sw~1 inst10[6]~31 inst10[6]~43 port_io:inst8|port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { sw[6] {} sw~1 {} inst10[6]~31 {} inst10[6]~43 {} port_io:inst8|port_reg[6] {} } { 0.000ns 0.000ns 5.524ns 0.255ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 15:42:48 2024 " "Info: Processing ended: Sun Jun 23 15:42:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
