module Reg2bits (
        clk,
        data,
        out
    );

    input clk;
    input [1:0] data;
    reg [1:0] register;
    output [1:0] out;

    initial begin
        register = 2'd0;
    end
    
    always @(posedge clk) begin
        register <= data;
    end

    assign out = register; 

endmodule