{
  "comments": [
    {
      "key": {
        "uuid": "47d5783d_bdc6e188",
        "filename": "plat/nvidia/tegra/include/t194/tegra_def.h",
        "patchSetId": 4
      },
      "lineNbr": 45,
      "author": {
        "id": 1000208
      },
      "writtenOn": "2019-11-05T17:17:16Z",
      "side": 1,
      "message": "tabs not aligned",
      "range": {
        "startLine": 45,
        "startChar": 26,
        "endLine": 45,
        "endChar": 27
      },
      "revId": "fbe5b43e307d53cdf6ad4746ee497122b5b59db5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "6799bdb6_ff16c6ab",
        "filename": "plat/nvidia/tegra/soc/t194/plat_smmu.c",
        "patchSetId": 4
      },
      "lineNbr": 431,
      "author": {
        "id": 1000208
      },
      "writtenOn": "2019-11-05T17:17:16Z",
      "side": 1,
      "message": "Was logical operation intended or should this be \n\n((tegra_misc_read_32(MISCREG_EMU_REVID) \u003e\u003e BOARD_SHIFT_BITS) \u0026 BOARD_MASK_BITS);",
      "revId": "fbe5b43e307d53cdf6ad4746ee497122b5b59db5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    }
  ]
}