INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/new/Fetch_Instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Instr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/new/R_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
