應用於高速無線個人區域網路之超寬頻低雜訊放大器設計 
“Design of Ultra-wideband Low Noise Amplifiers for High Speed Wireless Personal Area Networks” 
計畫編號：NSC95-2221-E-259-038 
執行期間：95 年 8 月 1 日 至 96 年 7 月 31 日 
主持人：翁若敏 國立東華大學電機工程系助理教授 
 
一、 中文摘要 
本計劃設計一個應用在高速無線個人區
域網路(WPAN)系統之CMOS超寬頻低雜訊放
大器。此超寬頻低雜訊放大器將可操作於寬頻
率範圍，同時具有高增益、低功率消耗、低雜
訊指數和低複雜度的特性，並符合下列參數規
格：在低功率消耗之前提下，擬採用 1V 電源
電壓驅動；考量增益平坦度或線性度，希望能
達到全頻帶；輸入/輸出反射損耗至少應低於
一般所量測到的-10dB；雜訊指數低於 3.5dB；
功率消耗少於 10mW。所完成之低雜訊放大器
使用一個二階帶通濾波器做為寬頻輸入阻抗
匹配電路。並採用摺疊式串疊架構來降低整個
電路的操作電壓，此電路所需之操作電壓僅為
0.7V。所實現之低雜訊放大器可應用於 Group 
A 超寬頻系統 3~5GHz 的頻寬中，最大增益可
達 13.2dB，雜訊指數介於 3~4.2dB 間，核心部
分之消耗功率只須 6.3mW。 
英文摘要 
A CMOS ultra-wideband (UWB) low noise 
amplifier (LNA) is presented in this project for 
application in high-speed wireless personal area 
networks (WPAN). The UWB LNA is designed 
to meet the specifications of low supply voltage 
(<1V), wide frequency bandwidth, smaller 
input/output return loss (<-10dB), low noise 
figure (<3.5dB), and low power dissipation 
(<10mW). The proposed UWB LNA uses a 
second-order bandpass filter matching technique 
to achieve the broadband input matching. A 
folded-cascode structure is employed to reduce 
the supply voltage as well as the power 
consumption. The supply voltage is only 0.7V. 
The operation frequency is 3~5GHz which is 
suitable for Group A in ultra-wideband systems. 
The maximum gain is 13.2dB. The noise figure 
is among 3~4.2dB. The power consumption of 
the core circuit without buffer is 6.3mW. 
二、 計畫的緣由與目的 
超寬頻系統(Ultra-wideband, UWB)本是美
國軍方所使用的一個通訊技術[1]。近年來，超
寬頻的高頻寬和低干擾特性相當受到矚目，在
美國聯邦通訊委員會 (FCC)的規劃下，產生新
的通訊規格 IEEE 802.15.3a ，開放了從 3.1 
到 10.6 GHz 的工作頻段，系統可以使用近 
10GHz 的超高寬頻[2]。 
圖一為 IEEE802.15.3a 所定義的頻譜圖，
在近 7.5GHz 的頻帶範圍中共區分為 Group 
A/B/C/D 四個頻段，根據 FCC 定義，中心頻
率高於 2.5GHz 的超寬頻系統必須擁有至少 
528 MHz 的 3 dB 頻寬，典型的超频寬定義是
信號頻寬要大於操作頻率的 20%或是頻寬大
於 500MHz，和傳統無線射頻系統有顯著不
同，傳統系統一般都屬於窄頻，頻寬都不會超
過 20MHz。 
 
圖一 OFDM UWB 系統使用之頻帶圖 
1 2 3 4 5 6 7 8 9 10-20
-15
-10
-5
0
frequency (GHz)
S2
1 
(dB
)
-50
-40
-30
-20
-10
0
S1
1 
(dB
)
S11
S21
 
圖五 二階帶通濾波電路 S 參數響應圖 
 
圖六 摺疊式串疊組態架構 
 
圖七 新型低電壓寬頻低雜訊放大器 
圖二之傳統低雜訊放大器，在供電路徑上
有兩個電晶體存在，若每個電晶體所需之偏壓
為 Vt，則整個電路所需之 Vdd最少為 2Vt。若
使用如圖六的摺疊式串疊組態架構，將共閘極
電晶體 M2改成 PMOS，並摺疊到另一偏壓路
徑，則在直流操作時，每一偏壓路徑只需要偏
壓一個電晶體，所以操作電壓只需 Vt，在高頻
工作時，讓 LT 工作在自振頻率上，等效為開
路，高頻訊號將由 M1傳送到 M2，如同傳統之
串疊組態，可有效降低操作電壓與消耗功率。 
圖七為完成的低電壓寬頻低雜訊放大器
電路，M1與 M2為摺疊式串疊組態之低雜訊放
大器，Cb、Lb、Lg、Cp、與 Ls 為箝入式帶通濾
波匹配電路，M3 為源極隨耦器作為量測時輸
出 阻 抗 匹 配 之 用 。 本 電 路 採 用 tsmc 
0.18µmCMOS 製程參數，使用 ADS 軟體模
擬，經由 CIC 下線完成晶片，圖八是晶片微影
圖(T18-95E-81)，晶片大小為 1.1 x 1 mm2。 
量測結果如圖九至圖十四所示。圖九為輸
入反射係數 S11，在符合 3~5GHz 的頻帶範圍
中，S11 皆小於-8dB。圖十為輸出反射係數
S22，在符合 3~5GHz 的頻帶範圍中，S11 皆
小於-10dB。順向增益 S21 如圖十一所示，最
大增益為 13.2dB，-3dB 頻寬約為 2~6GHz，目
標頻寬 3~5GHz 都在平坦的範圍內。反向增益
S12 如圖十二所示，在 3~5GHz 的範圍中均小
於 -20dB。圖十三為雜訊因子 (Noise figure, 
NF)，最小 NF 為 3dB，在整個頻帶中 NF 約介
於 3~4.6dB。線性度之量測如圖十四所示，輸
入端之三階截止點(IIP3)為-4dBm。預計與實際
量測規格比較如表一所示。量測數據雖然比預
期規格稍差，但大致符合預期結果。 
 
圖八 晶片微影圖(T18-95E-81) 
1 2 3 4 5 6 7 8 9
-25
-20
-15
-10
-5
0
5
Frequency (GHz)
S1
1(d
B)
Simulation
Measurement
 
圖九 輸入反射係數 S11 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                               95  年  11  月  2  日 
報告人姓名 翁若敏 服務機構及職稱 
電機工程系助理教授 
時間會議地點 
95 年 10 月 16~ 18 日
Nice, France 
本會核定
補助文號 NSC95-2221-E-259-038 
會議名稱 
 (中文)第十四屆 IFIP國際超大型積體電路與系統單晶片研討會
 (英文)14th Annual IFIP International Conference on Very Large 
Scale Integration and System-on-Chip, VLSI-SoC’06 
發表論文題目 
 (中文)使用非線性相位頻率偵測器之 5.4GHz 低功率無史瓦洛
計數器頻率合成器 
 (英文 )A 5.4-GHz Low-Power Swallow-Counterless Frequency 
Synthesizer with a Nonlinear PFD 
一、 參加會議經過 
由 International Federation for Information Processing (IFIP)組織主辦之 2006
年國際超大型積體電路與系統單晶片研討會 (IFIP WG10.5 International 
Conference on Very Large Scale Integration & System-on-Chip)於十月十六日至
十月十八日於法國尼斯舉行。本研討會已舉辦十四屆，從 2005 年起每年舉辦
一次。 
IFIP 組織成員包含世界 55 個國家，主要成員為德國與法國。此會議集合
了世界特別是歐洲頂尖的研究學者共同分享其在超大型積體電路與單晶片系
統領域中的設計經驗與研究成果。本研討會共有 154 篇論文投稿，其中僅有
61 篇被接受，包括 45 篇口頭報告與 16 篇海報展出，我們的研究成果被接受
實屬難能可貴。 
會議共有三場 keynote 演講、四場 Special Session 與 12 場 Invited 
Presentation。依其研究屬性，可分為數個不同的主題：類比電路、數位電路、
電路模擬與驗證、電腦輔助設計、單晶片設計等。會議進行方式可分為小組
討論(Panel Discussion) 、博士生論壇(PhD Froum)、海報展出(Poster Session)、
技術會議(Technical Session)。 
 
表 Y04 
A 5.4-GHz Low-Power Swallow-Conterless 
Frequency Synthesizer with a Nonliear PFD 
 
Yue-Fang Kuo, Ro-Min Weng, and Chun-Yu Liu 
Dept. of Electrical Engineering, 
National Dong Hwa University,  
Hualien 97401, Taiwan, Republic of China 
romin@mail.ndhu.edu.tw 
 
  
Abstract—A 5.4-GHz swallow-counterless CMOS frequency 
synthesizer with a nonlinear phase frequency detector (PFD) is 
presented. With the same total division ratio, the proposed 
divider can effectively decrease the gate-counts so as to 
consume less power than that of the traditional ones. The 
designed fast-locked nonlinear PFD can enhance the switching 
speed while remaining the loop stability unchanged. The phase 
noise of the frequency synthesizer is -135dBc/Hz at 10 MHz 
offset in a 0.18µm CMOS process.  The switching time is within 
5µs. The power consumption is only 7mW with 1.5V supply 
voltage. The implemented frequency synthesizer occupies a 
small chip area of 0.78mm2. 
I. INTRODUCTION 
Due to the rapid evolution of the wireless communication 
market, many applications such as cellular phones, personal 
communication systems (PCS) and wireless local networks 
(WLAN) have increased the demand for low-cost RF circuits 
operating at the microwave frequencies. The single-chip 
integration using low-cost CMOS technology has become a 
major tendency. A frequency synthesizer, usually 
implemented by a phase-locked-loop (PLL), is utilized for an 
RF local oscillator of a wireless transceiver. It is one of the 
critical blocks in terms of the power consumption since it 
operates extensively during transmitting and receiving 
signals. The goal of low-voltage and low-power still remains 
a challenge in designing a frequency synthesizer.  
Most of the common high-speed frequency dividers were 
based on a dual-modulus prescaler (DMP) architecture for 
the low power requirement [1]. However, such DMP would 
require two counters and numbers of controlled bits which 
occupy large chip area. For high transmission rates and lower 
output phase noise, there are trade-offs between the settling 
time and the loop bandwidth. In order to minimize the output 
phase noise, the loop bandwidth should be made as narrow 
as possible. On the other hand, to obtain better tracking and 
acquisition properties, the loop bandwidth should be made 
wider. A dual-slope PFD with a charge-pump (CP) was 
proposed to achieve a fast locking synthesizer while 
maintaining the better noise bandwidth [2]. Otherwise, the 
complex architecture causes the extra power dissipation. 
fref
Nonlinear
PFD
Charge Pump
3rd-order LPF
VCO
UP, DN icp fout = 2(NP+S)fref
ffd R1
C1
C2
R3
C3
+ ip
+ 4ip
UPE, DNE
Input Buffer Buffer
Frequency Divider (536~544)
2/3
TSPC
Control
Qualifier
2
SCL
(CML)
Differential to
Full Swing
Converter
4
TSPC
2
P-Counter
TSPC
P-Counter
Detector
5
S-Counter
Detector
5
J
K
Q
S[4:0]
Channel Selection
DMP (8/9)
Mode Controlled
1/0 = N/N+1
VC
Prescaler
 
Figure 1.  Block diagram of the proposed synthesizer. 
This paper proposed a new frequency divider having the 
same performance as a conventional one without employing 
a sallower counter which takes extra power and unnecessary 
chip area. Also a nonlinear PFD is implemented to achieve a 
fast-locking synthesizer 
II. SYNTHESIZER ARCHITECTURE 
The proposed frequency synthesizer as shown in Fig.1 is 
designed for WLAN 802.11a transceiver systems which has 
a carrier frequency around 5.4 GHz and covers 5 channels 
with a channel spacing of 20 MHz. The synthesizer 
comprises a nonlinear PFD with a CP, a swallow-counterless 
DMP frequency divider, a VCO, and a third-order loop filter. 
The proposed frequency divider in the feedback branch 
employs the pulse-swallow architecture. The most critical 
block of the frequency divider is the DMP. In order to relax 
the speed constraints of the DMP, its input frequency is first 
halved by a divide-by-2 prescaler with a differential source-
coupled logic (SCL). This solution forces to reduce the 
reference frequency to half of the channel spacing, i.e., 10 
MHz. The divide-by-8/9 DMP is realized in the true-single-
phase-clock (TSPC) logic. The DMP is followed by a 
divider-by-32 programmable counter, while a 12 to 16 S-
counter detector allows changing the overall division ratio 
between 268 and 272. The output frequency can be sweep 
between 5.36 and 5.44 GHz in 20 MHz steps.   
3-901882-19-7 2006 IFIP 357
D. Differential to Full Swing Converter 
The differential to full swing converter which is used at 
the output of a divide-by-2 prescaler is shown in Fig. 7. The 
converter consists of an opamp which converts the 
differential input into a single-ended output. An inverter with 
feedback resistor amplifies the single-end output to a full 
swing level and decrease the dc gain. 
E. Programmable Counter and Counter Detector 
The frequency divider employs two counter detectors and 
a JK flip-flop (JK-FF) as shown in Fig. 8. The swallow 
counter in typical frequency divider is eliminated so as to 
simplify the circuit. The divide-by-32 programmable counter 
is directly connected to both the P-counter and S-counter 
detectors and their outputs are connected to both J and K 
inputs of the JK-FF, respectively. The DMP initially divides 
the frequency input by N+1 with the signal Mode being low. 
After the P-counter counts S output pulses from the DMP, it 
changes the signal Mode to high and the DMP starts to count 
by N. Since S is smaller than P, the P-counter always counts 
S first. It is noticed that the S-counter detector can detect S 
by the P-counter without employing another S-counter. 
The method of determining the count values is explained 
in Fig. 9. Initially, the signal Mode is set to low and the 
division ratio of DMP is N+1 until the P-counter counts S. 
When the P-counter counts S, it is seen that PD is low and 
SD is high. Hence, the JK-FF turns to high and the division 
ratio of the DMP turns to N. When the P-counter counts S+1, 
both the input signals of the JK-FF are low and hold the state 
of the JK-FF. This state will be kept until the P-counter 
counts P. When the P-counter counts P, PD is high and SD is 
low. So the JK-FF sets to low and the division ratio of the 
DMP turns to N+1. At this moment, the P-counter becomes 
reset and the dividing cycle repeats. The total division ratio is 
given by following 
 ( ) SNPSPNSNM +=−++= )(1 , (1) 
where M is an integer of the total division ratio. In the 
proposed architecture, the synthesized output is given by 
Mff refout ××= 2  ,                            (2) 
where fref is the reference frequency and fout is the output 
frequency. The factor of 2 in the equation accounts for the 
fact that a fixed-ratio divide-by-2 prescaler.  
In the IEEE 802.11a systems, the radio frequency is from 
5.725GHz to 5.825GHz. The intermediate frequency is 
375MHz which results in a local oscillation frequency of 
5.36GHz to 5.44GHz. The final synthesizer reference 
frequency is set to 10MHz. The DMP is divde-by-8/9. P is 
set to be 32, while S is set to be 12 to 16. The total division 
ratio is from 268 to 272. 
F2
Control Qualifier
D Q
CLK Q
D Q
CLK Q
D
CLK Q
Q D
CLK Q
Q
Divide-by-2/3 Synchronous Divider
Mode
F8
Divide-by-4
Asynchronous Divider
To
P-Counter
From the output
of JK-FF
From the output
of divide-by-2
Prescaler
 
Figure 5.  Dual-modulus divide-by-8/9 prescaler. 
CLK
D1
D2
Q+
Q-
MP1
MN2
MN3
MP4
MN5
MN6
MP7
MN8
MN9
NAND
Gate  
Figure 6.  Schematic of D-flip-flop with embedded NAND gate. 
IN- IN+ Rf
OUT
MP1 MP2 MP3 MP4
MN5 MN6
MN7 MN8
MPB
MNB
 
Figure 7.  Differential to full swing converter. 
2
From
8/9 DMP
Output
2
Mode J
K
Q
2 2 2
Divide-by-32 Program Counter
S0 S1 S2 S3 S4
PD
SD
P Counter
Detector
S Counter
Detector
F8 F16 F32 F64 F128 Ffd
To PFD
To 8/9 DMP
 
Figure 8.  Architecture of the proposed frequency divider. 
IV. SIMULATION RESULTS 
The proposed frequency synthesizer with the nonlinear 
PFD and the swallow-counterless divider is simulated using 
CMOS 0.18µm process parameters with 1.5V power supply. 
The simulated phase noise at 5.4GHz is shown in Fig. 10. At 
10 MHz offset, the phase noise is -135dBc/Hz. The locking 
time (i.e. within 20ppm) is within 8µs as shown in Fig. 11. 
359
