{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453027374472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453027374472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 14:12:52 2016 " "Processing started: Sun Jan 17 14:12:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453027374472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453027374472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicFinalFPGA -c LogicFinalFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicFinalFPGA -c LogicFinalFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453027374472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453027375158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/lc_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/lc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBenchOnMain " "Found entity 1: testBenchOnMain" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainModule " "Found entity 2: MainModule" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/inputmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/inputmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputTest " "Found entity 1: inputTest" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""} { "Info" "ISGN_ENTITY_NAME" "2 InputModule " "Found entity 2: InputModule" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/executmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/executmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 execTEST " "Found entity 1: execTEST" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExecutionModule " "Found entity 2: ExecutionModule" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/controllermodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/amir/desktop/logic final/.v files/controllermodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../.v Files/ControllerModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ControllerModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/computemodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/amir/desktop/logic final/.v files/computemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeModule " "Found entity 1: ComputeModule" {  } { { "../.v Files/ComputeModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ComputeModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/binary2bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBINTOBCD " "Found entity 1: TESTBINTOBCD" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""} { "Info" "ISGN_ENTITY_NAME" "2 BinaryToBCD " "Found entity 2: BinaryToBCD" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/7segmentmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/7segmentmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDTEST " "Found entity 1: BCDTEST" {  } { { "../.v Files/7SegmentModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/7SegmentModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDto7Seg " "Found entity 2: BCDto7Seg" {  } { { "../.v Files/7SegmentModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/7SegmentModule.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027375314 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mainFPGA.v " "Can't analyze file -- file mainFPGA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1453027375314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "errOut ExecutModule.v(5) " "Verilog HDL Implicit Net warning at ExecutModule.v(5): created implicit net for \"errOut\"" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027375314 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "mainFPGA " "Top-level design entity \"mainFPGA\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1453027375454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453027375642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 17 14:12:55 2016 " "Processing ended: Sun Jan 17 14:12:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453027375642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453027375642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453027375642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453027375642 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453027376250 ""}
