#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Apr 13 20:34:49 2016
# Process ID: 15299
# Log file: /home/srihari/Hardware_securiy/Ips/vivado.log
# Journal file: /home/srihari/Hardware_securiy/Ips/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Uart_trial /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
create_bd_design "design_1"
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
generate_target all [get_files  /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
create_bd_port -dir I -type clk M_AXI_GP0_ACLK
connect_bd_net [get_bd_pins /processing_system7_0/M_AXI_GP0_ACLK] [get_bd_ports M_AXI_GP0_ACLK]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
make_wrapper -files [get_files /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5867.266 ; gain = 10.867 ; free physical = 2684 ; free virtual = 12919
add_files -norecurse /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_nets M_AXI_GP0_ACLK_1]
delete_bd_objs [get_bd_ports M_AXI_GP0_ACLK]
make_wrapper -files [get_files /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd}
open_project /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5955.094 ; gain = 59.516 ; free physical = 2644 ; free virtual = 12884
open_bd_design {/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- user.org:user:figaro_top:1.0 - figaro_top_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Successfully read diagram <design_1> from BD file </home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd>
current_project Uart_trial
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
make_wrapper -files [get_files /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
[Wed Apr 13 20:46:10 2016] Launched synth_1...
Run output will be captured here: /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 6018.906 ; gain = 26.000 ; free physical = 2559 ; free virtual = 12798
launch_runs impl_1
[Wed Apr 13 20:48:11 2016] Launched impl_1...
Run output will be captured here: /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 13 20:49:11 2016] Launched impl_1...
Run output will be captured here: /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.runs/impl_1/runme.log
file mkdir /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk
file copy -force /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.runs/impl_1/design_1_wrapper.sysdef /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk -hwspec /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk -hwspec /home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
save_bd_design
Wrote  : </home/srihari/Hardware_securiy/uart_TRIAL/Uart_trial/Uart_trial.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 21:44:59 2016...
