<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/synthesis_directives.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/b2p/b2p.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/b2p/b2p_byte2pixel_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/int_pll/int_pll.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_wrapper.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_capture_ctrl_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx_wrap_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_rx_global_ctrl_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_soft_dphy_rx_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/ip_cores.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v(47,10-47,34) (VERI-1328) analyzing included file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/synthesis_directives.v'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v(47,10-47,34) (VERI-2320) back to file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v(47,10-47,34) (VERI-1328) analyzing included file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/synthesis_directives.v'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v(47,10-47,34) (VERI-2320) back to file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v(49,8-49,25) (VERI-1018) compiling module 'mipi2parallel_top'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v(49,1-209,10) (VERI-9000) elaborating module 'mipi2parallel_top'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/int_pll/int_pll.v(8,1-86,10) (VERI-9000) elaborating module 'int_pll_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v(49,1-322,10) (VERI-9000) elaborating module 'mipi2parallel_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(268,1-270,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(677,1-680,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(741,1-743,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(745,1-747,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(984,1-1027,10) (VERI-9000) elaborating module 'EHXPLLM_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy.v(8,1-230,10) (VERI-9000) elaborating module 'rx_dphy_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/b2p/b2p.v(15,1-64,10) (VERI-9000) elaborating module 'b2p_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx.v(53,1-455,10) (VERI-9000) elaborating module 'rx_dphy_dphy_rx_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_wrapper.v(75,1-490,10) (VERI-9000) elaborating module 'rx_dphy_dphy_wrapper_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel_top.v(49,1-209,10) (VERI-9000) elaborating module 'mipi2parallel_top'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/int_pll/int_pll.v(8,1-86,10) (VERI-9000) elaborating module 'int_pll_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/source/mipi2parallel.v(49,1-322,10) (VERI-9000) elaborating module 'mipi2parallel_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(268,1-270,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(677,1-680,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(741,1-743,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(745,1-747,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(984,1-1027,10) (VERI-9000) elaborating module 'EHXPLLM_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy.v(8,1-230,10) (VERI-9000) elaborating module 'rx_dphy_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/b2p/b2p.v(15,1-64,10) (VERI-9000) elaborating module 'b2p_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx.v(53,1-455,10) (VERI-9000) elaborating module 'rx_dphy_dphy_rx_uniq_1'
INFO - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_wrapper.v(75,1-490,10) (VERI-9000) elaborating module 'rx_dphy_dphy_wrapper_uniq_1'
INFO - C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(1226,1-1374,10) (VERI-9000) elaborating module 'MIPIDPHYA_uniq_1'
WARNING - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx.v(388,30-388,47) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lp_hs_state_clk_o'
WARNING - C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_1280x1024/ip_cores/ip_cores/rx_dphy/rx_dphy.v(151,1-227,3) (VERI-1927) port 'd0_p_i' remains unconnected for this instance
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>