Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto c090f5f7cbba442db8cc4030d7221e00 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L utilities_lib -L specific_support_lib -L secureip --snapshot test_uart_rx_behav xil_defaultlib.test_uart_rx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package utilities_lib.string_utilities_synth_pkg
Compiling package utilities_lib.string_utilities_sim_pkg
Compiling package utilities_lib.time_utilities_pkg
Compiling package specific_support_lib.tb_fifo_pkg
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_driver [\tb_uart_driver(message="Welcome...]
Compiling architecture behavioral of entity xil_defaultlib.tb_resp_checker [tb_resp_checker_default]
Compiling architecture behavioral of entity xil_defaultlib.meta_harden [meta_harden_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_baud_gen [uart_baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_ctl [uart_rx_ctl_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [\uart_rx(baud_rate=115200)\]
Compiling architecture behavior of entity xil_defaultlib.test_uart_rx
Built simulation snapshot test_uart_rx_behav
