Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output_tb_isim_beh.exe -prj C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output_tb_beh.prj work.ssd_output_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/clk_gen.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity clk_gen [clk_gen_default]
Compiling architecture behavioral of entity ssd_output [ssd_output_default]
Compiling architecture behavior of entity ssd_output_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Andrew/Documents/ISE Projects/ssd_multiplex/ssd_output_tb_isim_beh.exe
Fuse Memory Usage: 35236 KB
Fuse CPU Usage: 311 ms
