<!DOCTYPE HTML PUBLIC "-//w3c//dtd html 4.0 transitional//en">
<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Generator" content="Timing Report Generator:  version P.20131013">
<meta name="Author" content="Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.">
<meta name="Description" content="Timing report for CPLD">
<TITLE>Timing report for CPLD</TITLE>
<script language="Javascript"> 
<!-- 
   function popWin(url,w,h,name){ 
   window.open(url,name,'scrollbars=yes,resizable=Yes,WIDTH='+w+',height='+h); 
   } 
//--> 
</script>
</HEAD>
<A NAME="Top"></a>
<A NAME="TimingReport"></a><h1 ALIGN="center" CLASS="cpldta_text_report_header">Timing Report</h1>
<CENTER><SPAN CLASS="cpldta_text_normal_bold"><A HREF="cpldta_glossary.htm"><B>Need help reading this report?</B></A></SPAN></CENTER><BR>
<TABLE  WIDTH="60%" border="1" ALIGN="center">
 <TR>
  <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Design Name</B></TD>
  <TD WIDTH="65%" CLASS="cpldta_text_normal">CPLD</TD>
 </TR>
 <TR>
  <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Device, Speed (SpeedFile Version)</B></TD>
  <TD WIDTH="65%" CLASS="cpldta_text_normal"><A HREF="Javascript:popWin('http://www.xilinx.com/literature/index.htm','800','800','test');">XC2C64A</A>, -7 (14.0 Advance Product Specification)</TD>
 </TR>
 <TR>
  <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Date Created</B></TD>  <TD WIDTH="65%" CLASS="cpldta_text_normal">Mon Mar 27 09:22:07 2017
</TD>
 </TR>
 <TR>
  <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Created By</B></TD>  <TD WIDTH="65%" CLASS="cpldta_text_normal">Timing Report Generator:  version P.20131013</TD>
 </TR>
 <TR>
  <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Copyright</B></TD>  <TD WIDTH="65%" CLASS="cpldta_text_normal">Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</TD>
 </TR>
</TABLE>
<A NAME="Summary"></a><h2 ALIGN="center" CLASS="cpldta_text_section_header">Summary</h2>
<TABLE  WIDTH="80%" border="1" ALIGN="center">
 <TR CLASS="cpldta_warnings_header">
  <TH BGCOLOR="#FFFFCC" WIDTH="100%">Notes and Warnings</TH>
 </TR>
 <TR>
  <TD WIDTH="100%" CLASS="cpldta_text_normal">Note: This design contains no timing constraints.</TD>
 </TR>
 <TR>
  <TD WIDTH="100%" CLASS="cpldta_text_normal">Note: A default set of constraints using a delay of 0.000ns will be used for analysis.</TD>
 </TR>
</TABLE><BR>
<TABLE WIDTH="80%" border="1" ALIGN="center">
 <TR CLASS="cpldta_warnings_header">
  <TH BGCOLOR="#FFFFCC" WIDTH="100%" colspan="2">Performance Summary</TH>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Min. Clock Period</B></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">7.100 ns.</TD>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Max. Clock Frequency </B><A HREF="cpldta_glossary.htm#fSYSTEM">(fSYSTEM)</A></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">140.845 MHz. </TD>
 </TR>
 <TR>
  <TD WIDTH="100%" colspan="2" CLASS="cpldta_text_normal">Limited by Cycle Time for mclk</TD>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Clock to Setup </B><A HREF="cpldta_glossary.htm#tCYC">(tCYC)</A></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">7.100 ns. </TD>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Pad to Pad Delay </B><A HREF="cpldta_glossary.htm#tPD">(tPD)</A></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">12.000 ns. </TD>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Setup to Clock at the Pad </B><A HREF="cpldta_glossary.htm#tSU">(tSU)</A></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">3.300 ns. </TD>
 </TR>
 <TR>
  <TD WIDTH="65%" CLASS="cpldta_text_normal_bold"><B>Clock Pad to Output Pad Delay </B><A HREF="cpldta_glossary.htm#tCO">(tCO)</A></TD>
  <TD WIDTH="35%" CLASS="cpldta_text_normal">13.300 ns. </TD>
 </TR>
</TABLE>
<HR>
<A NAME="TimingConstraints"></a><h2 ALIGN="center" CLASS="cpldta_text_section_header">Timing Constraints</h2>
<TABLE  WIDTH="80%" border="1" ALIGN="center">
 <TR>
  <TH BGCOLOR="#FFFFCC" CLASS="cpldta_constraint_header">Constraint Name</TH>
  <TH BGCOLOR="#FFFFCC" WIDTH="15%" CLASS="cpldta_time_header">Requirement (ns)</TH>
  <TH BGCOLOR="#FFFFCC" WIDTH="15%" CLASS="cpldta_time_header">Delay (ns)</TH>
  <TH BGCOLOR="#FFFFCC" WIDTH="15%" CLASS="cpldta_time_header">Paths</TH>
  <TH BGCOLOR="#FFFFCC" WIDTH="15%" CLASS="cpldta_time_header">Paths Failing</TH>
 </TR>
 <TR>
  <TD ALIGN="left" CLASS="cpldta_constraint_name"><A HREF="#TS1000">TS1000</A></TD>
  <TD ALIGN="center" CLASS="cpldta_time_value">0.0</TD>
  <TD ALIGN="center" CLASS="cpldta_time_value">0.0</TD>
  <TD ALIGN="center" CLASS="cpldta_time_value">0</TD>
  <TD ALIGN="center" CLASS="cpldta_time_value">0</TD>
 </TR>
 <TR>
  <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error"><A HREF="#AUTO_TS_F2F">AUTO_TS_F2F</A></TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">0.0</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">7.1</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">142</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">142</TD>
 </TR>
 <TR>
  <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error"><A HREF="#AUTO_TS_P2P">AUTO_TS_P2P</A></TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">0.0</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">13.3</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">45</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">45</TD>
 </TR>
 <TR>
  <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error"><A HREF="#AUTO_TS_P2F">AUTO_TS_P2F</A></TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">0.0</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">6.4</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">13</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">13</TD>
 </TR>
 <TR>
  <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error"><A HREF="#AUTO_TS_F2P">AUTO_TS_F2P</A></TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">0.0</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">10.2</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">17</TD>
  <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error">17</TD>
 </TR>
</TABLE>
</BR>
</BR>
<A NAME="TS1000">
<h3 CLASS="cpldta_text_subsection_header">Constraint: TS1000</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Description: PERIOD:PERIOD_mclk:0.000 nS</B></CAPTION>
  <TR CLASS="cpldta_delaytable_header">
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Path</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Requirement (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Slack (ns)</TH>
  </TR>
 </TABLE>
 </BR>
 </BR>
<A NAME="AUTO_TS_F2F">
<h3 CLASS="cpldta_text_subsection_header">Constraint: AUTO_TS_F2F</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Description: MAXDELAY:FROM:FFS(*):TO:FFS(*):0.000 nS</B></CAPTION>
  <TR CLASS="cpldta_delaytable_header">
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Path</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Requirement (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Slack (ns)</TH>
  </TR>
  <TR>
   <A NAME="_FPGA_cclk_Q_to_FPGA_cclk_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2F_FPGA_cclk_Q_to_FPGA_cclk_D();">FPGA_cclk.Q to FPGA_cclk.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">7.100</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-7.100</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2F_FPGA_cclk_Q_to_FPGA_cclk_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("FPGA_cclk.Q to FPGA_cclk.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">FPGA_cclk</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">6.400</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">FPGA_cclk.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_FPGA_prog_B_Q_to_FPGA_prog_B_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2F_FPGA_prog_B_Q_to_FPGA_prog_B_D();">FPGA_prog_B.Q to FPGA_prog_B.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">7.100</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-7.100</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2F_FPGA_prog_B_Q_to_FPGA_prog_B_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("FPGA_prog_B.Q to FPGA_prog_B.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">FPGA_prog_B</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">6.400</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">FPGA_prog_B.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_SW_1_hi_Q_to_FPGA_prog_B_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2F_SW_1_hi_Q_to_FPGA_prog_B_D();">SW_1_hi.Q to FPGA_prog_B.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">7.100</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-7.100</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2F_SW_1_hi_Q_to_FPGA_prog_B_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW_1_hi.Q to FPGA_prog_B.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_1_hi</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">6.400</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">FPGA_prog_B.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
 </TABLE>
 </BR>
 </BR>
<A NAME="AUTO_TS_P2P">
<h3 CLASS="cpldta_text_subsection_header">Constraint: AUTO_TS_P2P</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Description: MAXDELAY:FROM:PADS(*):TO:PADS(*):0.000 nS</B></CAPTION>
  <TR CLASS="cpldta_delaytable_header">
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Path</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Requirement (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Slack (ns)</TH>
  </TR>
  <TR>
   <A NAME="_mclk_to_LEDs_1_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2P_mclk_to_LEDs_1_();">mclk to LEDs<1></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">13.300</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-13.300</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2P_mclk_to_LEDs_1_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("mclk to LEDs<1>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tGCK + tIN33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">3.100</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk.GCK</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">usb_rst</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<1>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<1></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_mclk_to_LEDs_2_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2P_mclk_to_LEDs_2_();">mclk to LEDs<2></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">13.300</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-13.300</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2P_mclk_to_LEDs_2_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("mclk to LEDs<2>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tGCK + tIN33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">3.100</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk.GCK</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_1_hi</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<2>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<2></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_mclk_to_LEDs_3_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2P_mclk_to_LEDs_3_();">mclk to LEDs<3></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">13.300</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-13.300</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2P_mclk_to_LEDs_3_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("mclk to LEDs<3>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tGCK + tIN33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">3.100</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">mclk.GCK</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_2_hi</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<3>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<3></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
 </TABLE>
 </BR>
 </BR>
<A NAME="AUTO_TS_P2F">
<h3 CLASS="cpldta_text_subsection_header">Constraint: AUTO_TS_P2F</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Description: MAXDELAY:FROM:PADS(*):TO:FFS(*):0.000 nS</B></CAPTION>
  <TR CLASS="cpldta_delaytable_header">
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Path</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Requirement (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Slack (ns)</TH>
  </TR>
  <TR>
   <A NAME="_SW_1__to_SW_1_hi_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2F_SW_1__to_SW_1_hi_D();">SW<1> to SW_1_hi.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">6.400</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-6.400</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2F_SW_1__to_SW_1_hi_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW<1> to SW_1_hi.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW<1></TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tDIN + tIN33 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">6.400</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_1_hi.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_SW_2__to_SW_2_hi_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2F_SW_2__to_SW_2_hi_D();">SW<2> to SW_2_hi.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">6.400</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-6.400</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2F_SW_2__to_SW_2_hi_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW<2> to SW_2_hi.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW<2></TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tDIN + tIN33 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">6.400</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_2_hi.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_SW_0__to_usb_rst_D"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_P2F_SW_0__to_usb_rst_D();">SW<0> to usb_rst.D</A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">5.600</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-5.600</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_P2F_SW_0__to_usb_rst_D() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW<0> to usb_rst.D")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">-</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW<0></TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tIN + tIN33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">3.000</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW<0>.ZIA</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tLOGI1 + tSUI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">2.600</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">usb_rst.D</TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
 </TABLE>
 </BR>
 </BR>
<A NAME="AUTO_TS_F2P">
<h3 CLASS="cpldta_text_subsection_header">Constraint: AUTO_TS_F2P</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Description: MAXDELAY:FROM:FFS(*):TO:PADS(*):0.000 nS</B></CAPTION>
  <TR CLASS="cpldta_delaytable_header">
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Path</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Requirement (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay (ns)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Slack (ns)</TH>
  </TR>
  <TR>
   <A NAME="_SW_1_hi_Q_to_LEDs_2_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2P_SW_1_hi_Q_to_LEDs_2_();">SW_1_hi.Q to LEDs<2></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">10.200</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-10.200</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2P_SW_1_hi_Q_to_LEDs_2_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW_1_hi.Q to LEDs<2>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_1_hi</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<2>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<2></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_SW_2_hi_Q_to_LEDs_3_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2P_SW_2_hi_Q_to_LEDs_3_();">SW_2_hi.Q to LEDs<3></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">10.200</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-10.200</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2P_SW_2_hi_Q_to_LEDs_3_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("SW_2_hi.Q to LEDs<3>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">SW_2_hi</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<3>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<3></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
  <TR>
   <A NAME="_usb_rst_Q_to_LEDs_1_"></A>
   <TD BGCOLOR="#FFCCCC" ALIGN="left" CLASS="cpldta_constraint_name_error" WIDTH="40%"><A HREF="javascript:AUTO_TS_F2P_usb_rst_Q_to_LEDs_1_();">usb_rst.Q to LEDs<1></A></TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">0.000</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">10.200</TD>
   <TD BGCOLOR="#FFCCCC" ALIGN="center" CLASS="cpldta_time_value_error" WIDTH="10%">-10.200</TD>
  </TR>
<SCRIPT language="JavaScript">
<!--
function AUTO_TS_F2P_usb_rst_Q_to_LEDs_1_() {
   aWindow=window.open("","thewindow","toolbar=no,WIDTH=350,height=300,status=no,scrollbars=yes,resizable=yes,menubar=no")
   aWindow.document.writeln("<link type=\"text/css\" rel=\"stylesheet\" href=\"cpldta_style.css\">")
   aWindow.document.writeln("<H3 CLASS=\"cpldta_text_subsection_header\">Path Trace: ")
   aWindow.document.writeln("usb_rst.Q to LEDs<1>")
   aWindow.document.writeln("</H3>")
   aWindow.document.writeln("<TABLE  WIDTH=\"90%\" border=\"1\" ALIGN=\"center\">")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Delay Type</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"20%\" CLASS=\"cpldta_time_header\">Delay (ns)</TH>")
   aWindow.document.writeln("<TH BGCOLOR=\"#FFFFCC\" WIDTH=\"40%\" CLASS=\"cpldta_constraint_header\">Logical Resource</TH>")
   aWindow.document.writeln("</TR>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tCOI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">0.700</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">usb_rst</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tF + tLOGI1 + tLOGI2 + tPDI</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">5.300</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<1>.Q</TD>")
   aWindow.document.writeln("<TR>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">tOUT + tOUT33</TD>")
   aWindow.document.writeln("<TD WIDTH=\"20%\" CLASS=\"cpldta_datasheet_time_value\">4.200</TD>")
   aWindow.document.writeln("<TD WIDTH=\"40%\" CLASS=\"cpldta_datasheet_pathname\">LEDs<1></TD>")
   aWindow.document.writeln("</TABLE>")
   aWindow.document.close()
}
//-->
</SCRIPT>
 </TABLE>
 </BR>
 </BR>
  <BR><B>Number of constraints not met:</B>&nbsp;4<BR>
<HR>
<A NAME="DataSheet"></a>
<h2 ALIGN="center" CLASS="cpldta_text_section_header">Data Sheet Report</h2>
 <A NAME="ClockSpeedList"></a>
 <h3 CLASS="cpldta_text_subsection_header">Maximum External Clock Speeds</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <TR>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Clock</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">fEXT (MHz)</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Reason</TH>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">mclk</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">140.845</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">Limited by Cycle Time for mclk</TD>
  </TR>
 </TABLE>
 <BR>
 <A NAME="SetupHoldTimesForClocks"></a>
 <h3 CLASS="cpldta_text_subsection_header">Setup/Hold Times for Clocks</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Setup/Hold Times for Clock mclk</B></CAPTION>
  <TR>
   <TH BGCOLOR="#FFFFCC" WIDTH="60%" CLASS="cpldta_constraint_header">Source Pad</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Setup to clk (edge) </TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Hold to clk (edge) </TH>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">SW<0></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">SW<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">3.300</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">SW<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">3.300</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<0></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">data<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
  <TR>
   <TD WIDTH="60%" CLASS="cpldta_datasheet_pathname">usb_rx</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">2.500</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">0.000</TD>
  </TR>
 </TABLE><BR>
 <BR>
 <A NAME="ClockToPadTiming"></a>
 <h3 CLASS="cpldta_text_subsection_header">Clock to Pad Timing</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Clock mclk to Pad</B></CAPTION>
  <TR>
   <TH BGCOLOR="#FFFFCC" WIDTH="80%" CLASS="cpldta_constraint_header">Destination Pad</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Clock (edge) to Pad </TH>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">LEDs<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">13.300</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">LEDs<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">13.300</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">LEDs<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">13.300</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">LEDs<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">13.300</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">N24</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">13.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<0></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_D<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_cclk</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">usb_rd</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
  <TR>
   <TD WIDTH="80%" CLASS="cpldta_datasheet_pathname">usb_rst</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">8.000</TD>
  </TR>
 </TABLE><BR>
 <BR>
 <A NAME="ClockToSetupTimesForClocks"></a>
 <h3 CLASS="cpldta_text_subsection_header">Clock to Setup Times for Clocks</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <CAPTION CLASS="cpldta_text_caption"><B>Clock to Setup for clock mclk</B></CAPTION>
  <TR>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Source</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Destination</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay</TH>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_prog_B.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_cclk.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_rd.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<0>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<1>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<2>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">7.100</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">SW_1_hi.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<5>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<6>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<7>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">fpga_timing<8>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous_usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">previous.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_dry.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<3>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<4>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<5>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<6>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<7>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.Q</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">usb_timing<8>.D</TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">6.300</TD>
  </TR>
 </TABLE><BR>
 <BR>
 <A NAME="Pad2PadList"></a>
 <h3 CLASS="cpldta_text_subsection_header">Pad to Pad List</h3>
 <TABLE  WIDTH="80%" border="1" ALIGN="center">
  <TR>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Source Pad</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="40%" CLASS="cpldta_constraint_header">Destination Pad</TH>
   <TH BGCOLOR="#FFFFCC" WIDTH="20%" CLASS="cpldta_time_header">Delay</TH>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<0></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">12.000</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<0></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<1></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<2></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<3></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<4></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<5></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<6></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_D<7></TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<8></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_INITB</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<1></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<2></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<3></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<4></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<5></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">FPGA_done</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<8></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">N24</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<6></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">N24</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<7></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
  <TR>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">N24</TD>
   <TD WIDTH="40%" CLASS="cpldta_datasheet_pathname">LEDs<8></TD>
   <TD WIDTH="20%" CLASS="cpldta_datasheet_time_value">9.500</TD>
  </TR>
 </TABLE>
 <BR>
<HR>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Number of paths analyzed:</B></SPAN> 
<SPAN CLASS="cpldta_text_normal">217</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Number of Timing errors:</B></SPAN> 
<SPAN CLASS="cpldta_text_normal">217</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Analysis Completed:</B></SPAN> <SPAN CLASS="cpldta_text_normal">Mon Mar 27 09:22:07 2017
</SPAN>
<HR>
</HTML>
