Warning (10273): Verilog HDL warning at HexDriver.sv(26): extended using "x" or "z" File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/HexDriver.sv Line: 26
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at fixedpoint_lib.sv(519): always construct contains both blocking and non-blocking assignments File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/fixedpoint_lib.sv Line: 519
Warning (10268): Verilog HDL information at fixedpoint_lib.sv(681): always construct contains both blocking and non-blocking assignments File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/fixedpoint_lib.sv Line: 681
Info (10281): Verilog HDL Declaration information at fixedpoint_lib.sv(948): object "ROUND" differs only in case from object "round" in the same scope File: D:/GZM/study/ELSE/ECE385_Project/Final/Project/Final/fixedpoint_lib.sv Line: 948
