// Seed: 293183312
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3;
  module_2();
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input wor id_7,
    input supply0 id_8
);
  always @(posedge 1 or id_3) begin
    id_0 <= 1'b0;
  end
  module_0(
      id_4, id_1
  );
endmodule
module module_2;
  tri0 id_1;
  assign id_1 = 1'b0;
endmodule
