# UART-Transmitter-and-Receiver-using-Verilog-FSM
Developed a complete serial communication module using FSM-based Verilog logic. Implemented start/stop bits, parity check, and 12-bit shift register. Validated using waveform simulation.
