# Reading pref.tcl
# do sum4b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/Universidad/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Universidad\ Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion {E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:28 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion" E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 13:04:29 on Sep 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Universidad\ Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion {E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum4b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:29 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion" E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum4b.v 
# -- Compiling module sum4b
# 
# Top level modules:
# 	sum4b
# End time: 13:04:29 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Universidad\ Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion {E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum4b_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:29 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion" E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum4b_TB.v 
# -- Compiling module sum4b_TB
# 
# Top level modules:
# 	sum4b_TB
# End time: 13:04:29 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:04:29 on Sep 23,2020
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             E:/Universidad/modelsim_ase/altera/verilog/altera
#             E:/Universidad/modelsim_ase/altera/verilog/220model
#             E:/Universidad/modelsim_ase/altera/verilog/sgate
#             E:/Universidad/modelsim_ase/altera/verilog/altera_mf
#             E:/Universidad/modelsim_ase/altera/verilog/altera_lnsim
#             E:/Universidad/modelsim_ase/altera/verilog/cycloneiv_hssi
#             E:/Universidad/modelsim_ase/altera/verilog/cycloneiv_pcie_hip
#             E:/Universidad/modelsim_ase/altera/verilog/cycloneiv
#             E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/simulation/modelsim/rtl_work
#             E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sum4b_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.sum4b_TB
# vsim work.sum4b_TB 
# Start time: 13:04:29 on Sep 23,2020
# Loading work.sum4b_TB
# Loading work.sum4b
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum1bcc.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sum4b_TB/uut/s0 File: E:/Universidad Nacional/Digital1/Laboratorio/lab00-josmorenosa/src/solucion/sum4b.v Line: 30
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/sum4b_TB/xi \
sim:/sum4b_TB/yi \
sim:/sum4b_TB/co \
sim:/sum4b_TB/S
run
# End time: 14:48:56 on Sep 23,2020, Elapsed time: 1:44:27
# Errors: 1, Warnings: 1
