m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation
vlowpass
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586242908
!i10b 1
!s100 PYg_CZ2NGYd3Y6dB040381
IfX5c9UJSbY?zUgz0aBB[21
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 lowpass_sv_unit
S1
R0
w1586242523
8C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586242908.000000
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv|
!s90 -reportprogress|300|-work|work_igor|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv|
!i113 1
Z6 o-work work_igor -sv
Z7 tCvgOpt 0
vlowpass_tb
R1
R2
!i10b 1
!s100 `e_3FKWF:5GJ^=Y;4_XMl1
IMWf:Tj`_67;XDLN^Y]WhV3
R3
!s105 lowpass_tb_sv_unit
S1
R0
w1586242901
8C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv|
!s90 -reportprogress|300|-work|work_igor|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass_tb.sv|
!i113 1
R6
R7
