INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL_PROJECTS/vivado_projects/memories/sim/rom_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_tb'
