
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ee0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08007180  08007180  00008180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007254  08007254  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007254  08007254  00009064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007254  08007254  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007254  08007254  00008254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007258  08007258  00008258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  24000000  0800725c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c3c  24000064  080072c0  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004ca0  080072c0  00009ca0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e073  00000000  00000000  00009092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a3e  00000000  00000000  00027105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  0002ab48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000133c  00000000  00000000  0002c440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003d4de  00000000  00000000  0002d77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc35  00000000  00000000  0006ac5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019506e  00000000  00000000  0008788f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021c8fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ce4  00000000  00000000  0021c940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00223624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000064 	.word	0x24000064
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08007168 	.word	0x08007168

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000068 	.word	0x24000068
 80002dc:	08007168 	.word	0x08007168

080002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e4:	4b49      	ldr	r3, [pc, #292]	@ (800040c <SystemInit+0x12c>)
 80002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ea:	4a48      	ldr	r2, [pc, #288]	@ (800040c <SystemInit+0x12c>)
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002f4:	4b45      	ldr	r3, [pc, #276]	@ (800040c <SystemInit+0x12c>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	4a44      	ldr	r2, [pc, #272]	@ (800040c <SystemInit+0x12c>)
 80002fa:	f043 0310 	orr.w	r3, r3, #16
 80002fe:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000300:	4b43      	ldr	r3, [pc, #268]	@ (8000410 <SystemInit+0x130>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	f003 030f 	and.w	r3, r3, #15
 8000308:	2b06      	cmp	r3, #6
 800030a:	d807      	bhi.n	800031c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800030c:	4b40      	ldr	r3, [pc, #256]	@ (8000410 <SystemInit+0x130>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f023 030f 	bic.w	r3, r3, #15
 8000314:	4a3e      	ldr	r2, [pc, #248]	@ (8000410 <SystemInit+0x130>)
 8000316:	f043 0307 	orr.w	r3, r3, #7
 800031a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800031c:	4b3d      	ldr	r3, [pc, #244]	@ (8000414 <SystemInit+0x134>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a3c      	ldr	r2, [pc, #240]	@ (8000414 <SystemInit+0x134>)
 8000322:	f043 0301 	orr.w	r3, r3, #1
 8000326:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000328:	4b3a      	ldr	r3, [pc, #232]	@ (8000414 <SystemInit+0x134>)
 800032a:	2200      	movs	r2, #0
 800032c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800032e:	4b39      	ldr	r3, [pc, #228]	@ (8000414 <SystemInit+0x134>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4938      	ldr	r1, [pc, #224]	@ (8000414 <SystemInit+0x134>)
 8000334:	4b38      	ldr	r3, [pc, #224]	@ (8000418 <SystemInit+0x138>)
 8000336:	4013      	ands	r3, r2
 8000338:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800033a:	4b35      	ldr	r3, [pc, #212]	@ (8000410 <SystemInit+0x130>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f003 0308 	and.w	r3, r3, #8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d007      	beq.n	8000356 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000346:	4b32      	ldr	r3, [pc, #200]	@ (8000410 <SystemInit+0x130>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	f023 030f 	bic.w	r3, r3, #15
 800034e:	4a30      	ldr	r2, [pc, #192]	@ (8000410 <SystemInit+0x130>)
 8000350:	f043 0307 	orr.w	r3, r3, #7
 8000354:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000356:	4b2f      	ldr	r3, [pc, #188]	@ (8000414 <SystemInit+0x134>)
 8000358:	2200      	movs	r2, #0
 800035a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800035c:	4b2d      	ldr	r3, [pc, #180]	@ (8000414 <SystemInit+0x134>)
 800035e:	2200      	movs	r2, #0
 8000360:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000362:	4b2c      	ldr	r3, [pc, #176]	@ (8000414 <SystemInit+0x134>)
 8000364:	2200      	movs	r2, #0
 8000366:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000368:	4b2a      	ldr	r3, [pc, #168]	@ (8000414 <SystemInit+0x134>)
 800036a:	4a2c      	ldr	r2, [pc, #176]	@ (800041c <SystemInit+0x13c>)
 800036c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800036e:	4b29      	ldr	r3, [pc, #164]	@ (8000414 <SystemInit+0x134>)
 8000370:	4a2b      	ldr	r2, [pc, #172]	@ (8000420 <SystemInit+0x140>)
 8000372:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000374:	4b27      	ldr	r3, [pc, #156]	@ (8000414 <SystemInit+0x134>)
 8000376:	4a2b      	ldr	r2, [pc, #172]	@ (8000424 <SystemInit+0x144>)
 8000378:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800037a:	4b26      	ldr	r3, [pc, #152]	@ (8000414 <SystemInit+0x134>)
 800037c:	2200      	movs	r2, #0
 800037e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000380:	4b24      	ldr	r3, [pc, #144]	@ (8000414 <SystemInit+0x134>)
 8000382:	4a28      	ldr	r2, [pc, #160]	@ (8000424 <SystemInit+0x144>)
 8000384:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000386:	4b23      	ldr	r3, [pc, #140]	@ (8000414 <SystemInit+0x134>)
 8000388:	2200      	movs	r2, #0
 800038a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800038c:	4b21      	ldr	r3, [pc, #132]	@ (8000414 <SystemInit+0x134>)
 800038e:	4a25      	ldr	r2, [pc, #148]	@ (8000424 <SystemInit+0x144>)
 8000390:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000392:	4b20      	ldr	r3, [pc, #128]	@ (8000414 <SystemInit+0x134>)
 8000394:	2200      	movs	r2, #0
 8000396:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000398:	4b1e      	ldr	r3, [pc, #120]	@ (8000414 <SystemInit+0x134>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a1d      	ldr	r2, [pc, #116]	@ (8000414 <SystemInit+0x134>)
 800039e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80003a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000414 <SystemInit+0x134>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000428 <SystemInit+0x148>)
 80003ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000428 <SystemInit+0x148>)
 80003b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003b4:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003b6:	4b1d      	ldr	r3, [pc, #116]	@ (800042c <SystemInit+0x14c>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000430 <SystemInit+0x150>)
 80003bc:	4013      	ands	r3, r2
 80003be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003c2:	d202      	bcs.n	80003ca <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000434 <SystemInit+0x154>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003ca:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <SystemInit+0x134>)
 80003cc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d113      	bne.n	8000400 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000414 <SystemInit+0x134>)
 80003da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003de:	4a0d      	ldr	r2, [pc, #52]	@ (8000414 <SystemInit+0x134>)
 80003e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e8:	4b13      	ldr	r3, [pc, #76]	@ (8000438 <SystemInit+0x158>)
 80003ea:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003ee:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003f0:	4b08      	ldr	r3, [pc, #32]	@ (8000414 <SystemInit+0x134>)
 80003f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003f6:	4a07      	ldr	r2, [pc, #28]	@ (8000414 <SystemInit+0x134>)
 80003f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003fc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	e000ed00 	.word	0xe000ed00
 8000410:	52002000 	.word	0x52002000
 8000414:	58024400 	.word	0x58024400
 8000418:	eaf6ed7f 	.word	0xeaf6ed7f
 800041c:	02020200 	.word	0x02020200
 8000420:	01ff0000 	.word	0x01ff0000
 8000424:	01010280 	.word	0x01010280
 8000428:	580000c0 	.word	0x580000c0
 800042c:	5c001000 	.word	0x5c001000
 8000430:	ffff0000 	.word	0xffff0000
 8000434:	51008108 	.word	0x51008108
 8000438:	52004000 	.word	0x52004000

0800043c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000440:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000442:	68db      	ldr	r3, [r3, #12]
 8000444:	4a08      	ldr	r2, [pc, #32]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000446:	f023 0302 	bic.w	r3, r3, #2
 800044a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800044c:	bf00      	nop
 800044e:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000456:	2b00      	cmp	r3, #0
 8000458:	d0f9      	beq.n	800044e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800045a:	bf00      	nop
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	58024800 	.word	0x58024800

0800046c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000470:	4b2e      	ldr	r3, [pc, #184]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000472:	4a2f      	ldr	r2, [pc, #188]	@ (8000530 <MX_FDCAN1_Init+0xc4>)
 8000474:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000476:	4b2d      	ldr	r3, [pc, #180]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000478:	2200      	movs	r2, #0
 800047a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800047c:	4b2b      	ldr	r3, [pc, #172]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 800047e:	2200      	movs	r2, #0
 8000480:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000482:	4b2a      	ldr	r3, [pc, #168]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000484:	2200      	movs	r2, #0
 8000486:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000488:	4b28      	ldr	r3, [pc, #160]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 800048a:	2200      	movs	r2, #0
 800048c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800048e:	4b27      	ldr	r3, [pc, #156]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000490:	2200      	movs	r2, #0
 8000492:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000494:	4b25      	ldr	r3, [pc, #148]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000496:	2210      	movs	r2, #16
 8000498:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800049a:	4b24      	ldr	r3, [pc, #144]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 800049c:	2201      	movs	r2, #1
 800049e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80004a0:	4b22      	ldr	r3, [pc, #136]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004a2:	2201      	movs	r2, #1
 80004a4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80004a6:	4b21      	ldr	r3, [pc, #132]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80004ac:	4b1f      	ldr	r3, [pc, #124]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004ae:	2201      	movs	r2, #1
 80004b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80004b2:	4b1e      	ldr	r3, [pc, #120]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80004b8:	4b1c      	ldr	r3, [pc, #112]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004ba:	2201      	movs	r2, #1
 80004bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80004be:	4b1b      	ldr	r3, [pc, #108]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004c0:	2201      	movs	r2, #1
 80004c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80004c4:	4b19      	ldr	r3, [pc, #100]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80004ca:	4b18      	ldr	r3, [pc, #96]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80004d0:	4b16      	ldr	r3, [pc, #88]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80004d6:	4b15      	ldr	r3, [pc, #84]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004d8:	2200      	movs	r2, #0
 80004da:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80004dc:	4b13      	ldr	r3, [pc, #76]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004de:	2204      	movs	r2, #4
 80004e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80004e2:	4b12      	ldr	r3, [pc, #72]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80004e8:	4b10      	ldr	r3, [pc, #64]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004ea:	2204      	movs	r2, #4
 80004ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80004ee:	4b0f      	ldr	r3, [pc, #60]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80004f4:	4b0d      	ldr	r3, [pc, #52]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004f6:	2204      	movs	r2, #4
 80004f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80004fa:	4b0c      	ldr	r3, [pc, #48]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000500:	4b0a      	ldr	r3, [pc, #40]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000502:	2200      	movs	r2, #0
 8000504:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000506:	4b09      	ldr	r3, [pc, #36]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000508:	2200      	movs	r2, #0
 800050a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800050c:	4b07      	ldr	r3, [pc, #28]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 800050e:	2200      	movs	r2, #0
 8000510:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000512:	4b06      	ldr	r3, [pc, #24]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 8000514:	2204      	movs	r2, #4
 8000516:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000518:	4804      	ldr	r0, [pc, #16]	@ (800052c <MX_FDCAN1_Init+0xc0>)
 800051a:	f000 fb89 	bl	8000c30 <HAL_FDCAN_Init>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000524:	f000 f95a 	bl	80007dc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}
 800052c:	24000080 	.word	0x24000080
 8000530:	4000a000 	.word	0x4000a000

08000534 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b0ba      	sub	sp, #232	@ 0xe8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800054c:	f107 0310 	add.w	r3, r7, #16
 8000550:	22c0      	movs	r2, #192	@ 0xc0
 8000552:	2100      	movs	r1, #0
 8000554:	4618      	mov	r0, r3
 8000556:	f006 fd17 	bl	8006f88 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a27      	ldr	r2, [pc, #156]	@ (80005fc <HAL_FDCAN_MspInit+0xc8>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d147      	bne.n	80005f4 <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000564:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000568:	f04f 0300 	mov.w	r3, #0
 800056c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000574:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000578:	f107 0310 	add.w	r3, r7, #16
 800057c:	4618      	mov	r0, r3
 800057e:	f002 f8d7 	bl	8002730 <HAL_RCCEx_PeriphCLKConfig>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000588:	f000 f928 	bl	80007dc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800058c:	4b1c      	ldr	r3, [pc, #112]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 800058e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000592:	4a1b      	ldr	r2, [pc, #108]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 8000594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000598:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800059c:	4b18      	ldr	r3, [pc, #96]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 800059e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80005a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b15      	ldr	r3, [pc, #84]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 80005ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005b0:	4a13      	ldr	r2, [pc, #76]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005ba:	4b11      	ldr	r3, [pc, #68]	@ (8000600 <HAL_FDCAN_MspInit+0xcc>)
 80005bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
 80005c6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80005c8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80005cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	2302      	movs	r3, #2
 80005d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	2300      	movs	r3, #0
 80005de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80005e2:	2309      	movs	r3, #9
 80005e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005ec:	4619      	mov	r1, r3
 80005ee:	4805      	ldr	r0, [pc, #20]	@ (8000604 <HAL_FDCAN_MspInit+0xd0>)
 80005f0:	f000 fe82 	bl	80012f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80005f4:	bf00      	nop
 80005f6:	37e8      	adds	r7, #232	@ 0xe8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	4000a000 	.word	0x4000a000
 8000600:	58024400 	.word	0x58024400
 8000604:	58020000 	.word	0x58020000

08000608 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of exTask01 */
  exTask01Handle = osThreadNew(StartTask01, NULL, &exTask01_attributes);
 800060c:	4a08      	ldr	r2, [pc, #32]	@ (8000630 <MX_FREERTOS_Init+0x28>)
 800060e:	2100      	movs	r1, #0
 8000610:	4808      	ldr	r0, [pc, #32]	@ (8000634 <MX_FREERTOS_Init+0x2c>)
 8000612:	f003 ff51 	bl	80044b8 <osThreadNew>
 8000616:	4603      	mov	r3, r0
 8000618:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <MX_FREERTOS_Init+0x30>)
 800061a:	6013      	str	r3, [r2, #0]

  /* creation of exTask02 */
  exTask02Handle = osThreadNew(StartTask02, NULL, &exTask02_attributes);
 800061c:	4a07      	ldr	r2, [pc, #28]	@ (800063c <MX_FREERTOS_Init+0x34>)
 800061e:	2100      	movs	r1, #0
 8000620:	4807      	ldr	r0, [pc, #28]	@ (8000640 <MX_FREERTOS_Init+0x38>)
 8000622:	f003 ff49 	bl	80044b8 <osThreadNew>
 8000626:	4603      	mov	r3, r0
 8000628:	4a06      	ldr	r2, [pc, #24]	@ (8000644 <MX_FREERTOS_Init+0x3c>)
 800062a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	0800720c 	.word	0x0800720c
 8000634:	08000649 	.word	0x08000649
 8000638:	24000120 	.word	0x24000120
 800063c:	08007230 	.word	0x08007230
 8000640:	08000659 	.word	0x08000659
 8000644:	24000124 	.word	0x24000124

08000648 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000650:	2001      	movs	r0, #1
 8000652:	f003 ffc3 	bl	80045dc <osDelay>
 8000656:	e7fb      	b.n	8000650 <StartTask01+0x8>

08000658 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f003 ffbb 	bl	80045dc <osDelay>
 8000666:	e7fb      	b.n	8000660 <StartTask02+0x8>

08000668 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_GPIO_Init+0x30>)
 8000670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000674:	4a08      	ldr	r2, [pc, #32]	@ (8000698 <MX_GPIO_Init+0x30>)
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800067e:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_GPIO_Init+0x30>)
 8000680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000684:	f003 0301 	and.w	r3, r3, #1
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]

}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	58024400 	.word	0x58024400

0800069c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a0:	f000 f97e 	bl	80009a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a4:	f000 f80c 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a8:	f7ff ffde 	bl	8000668 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80006ac:	f7ff fede 	bl	800046c <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80006b0:	f003 feb8 	bl	8004424 <osKernelInitialize>
  MX_FREERTOS_Init();
 80006b4:	f7ff ffa8 	bl	8000608 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80006b8:	f003 fed8 	bl	800446c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <main+0x20>

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b09c      	sub	sp, #112	@ 0x70
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ca:	224c      	movs	r2, #76	@ 0x4c
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f006 fc5a 	bl	8006f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2220      	movs	r2, #32
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f006 fc54 	bl	8006f88 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80006e0:	2004      	movs	r0, #4
 80006e2:	f000 ffb9 	bl	8001658 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006e6:	2300      	movs	r3, #0
 80006e8:	603b      	str	r3, [r7, #0]
 80006ea:	4b31      	ldr	r3, [pc, #196]	@ (80007b0 <SystemClock_Config+0xf0>)
 80006ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ee:	4a30      	ldr	r2, [pc, #192]	@ (80007b0 <SystemClock_Config+0xf0>)
 80006f0:	f023 0301 	bic.w	r3, r3, #1
 80006f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <SystemClock_Config+0xf0>)
 80006f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	4b2c      	ldr	r3, [pc, #176]	@ (80007b4 <SystemClock_Config+0xf4>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000708:	4a2a      	ldr	r2, [pc, #168]	@ (80007b4 <SystemClock_Config+0xf4>)
 800070a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b28      	ldr	r3, [pc, #160]	@ (80007b4 <SystemClock_Config+0xf4>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000718:	603b      	str	r3, [r7, #0]
 800071a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800071c:	bf00      	nop
 800071e:	4b25      	ldr	r3, [pc, #148]	@ (80007b4 <SystemClock_Config+0xf4>)
 8000720:	699b      	ldr	r3, [r3, #24]
 8000722:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800072a:	d1f8      	bne.n	800071e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2302      	movs	r3, #2
 800072e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000730:	2301      	movs	r3, #1
 8000732:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2340      	movs	r3, #64	@ 0x40
 8000736:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800073c:	2300      	movs	r3, #0
 800073e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 8000740:	2320      	movs	r3, #32
 8000742:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000744:	2378      	movs	r3, #120	@ 0x78
 8000746:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000748:	2302      	movs	r3, #2
 800074a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800074c:	2306      	movs	r3, #6
 800074e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000750:	2302      	movs	r3, #2
 8000752:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000754:	2304      	movs	r3, #4
 8000756:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000758:	2300      	movs	r3, #0
 800075a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000764:	4618      	mov	r0, r3
 8000766:	f000 ffd1 	bl	800170c <HAL_RCC_OscConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000770:	f000 f834 	bl	80007dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000774:	233f      	movs	r3, #63	@ 0x3f
 8000776:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	2101      	movs	r1, #1
 8000798:	4618      	mov	r0, r3
 800079a:	f001 fc11 	bl	8001fc0 <HAL_RCC_ClockConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80007a4:	f000 f81a 	bl	80007dc <Error_Handler>
  }
}
 80007a8:	bf00      	nop
 80007aa:	3770      	adds	r7, #112	@ 0x70
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	58000400 	.word	0x58000400
 80007b4:	58024800 	.word	0x58024800

080007b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d101      	bne.n	80007ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007ca:	f000 f925 	bl	8000a18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40001000 	.word	0x40001000

080007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e0:	b672      	cpsid	i
}
 80007e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <Error_Handler+0x8>

080007e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <HAL_MspInit+0x38>)
 80007f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <HAL_MspInit+0x38>)
 80007f6:	f043 0302 	orr.w	r3, r3, #2
 80007fa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80007fe:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <HAL_MspInit+0x38>)
 8000800:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000804:	f003 0302 	and.w	r3, r3, #2
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800080c:	2200      	movs	r2, #0
 800080e:	210f      	movs	r1, #15
 8000810:	f06f 0001 	mvn.w	r0, #1
 8000814:	f000 f9e4 	bl	8000be0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	58024400 	.word	0x58024400

08000824 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b090      	sub	sp, #64	@ 0x40
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b0f      	cmp	r3, #15
 8000830:	d827      	bhi.n	8000882 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000832:	2200      	movs	r2, #0
 8000834:	6879      	ldr	r1, [r7, #4]
 8000836:	2036      	movs	r0, #54	@ 0x36
 8000838:	f000 f9d2 	bl	8000be0 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800083c:	2036      	movs	r0, #54	@ 0x36
 800083e:	f000 f9e9 	bl	8000c14 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000842:	4a29      	ldr	r2, [pc, #164]	@ (80008e8 <HAL_InitTick+0xc4>)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000848:	4b28      	ldr	r3, [pc, #160]	@ (80008ec <HAL_InitTick+0xc8>)
 800084a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800084e:	4a27      	ldr	r2, [pc, #156]	@ (80008ec <HAL_InitTick+0xc8>)
 8000850:	f043 0310 	orr.w	r3, r3, #16
 8000854:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000858:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <HAL_InitTick+0xc8>)
 800085a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800085e:	f003 0310 	and.w	r3, r3, #16
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000866:	f107 0210 	add.w	r2, r7, #16
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	4611      	mov	r1, r2
 8000870:	4618      	mov	r0, r3
 8000872:	f001 ff1b 	bl	80026ac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000878:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800087a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800087c:	2b00      	cmp	r3, #0
 800087e:	d106      	bne.n	800088e <HAL_InitTick+0x6a>
 8000880:	e001      	b.n	8000886 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000882:	2301      	movs	r3, #1
 8000884:	e02b      	b.n	80008de <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000886:	f001 fefb 	bl	8002680 <HAL_RCC_GetPCLK1Freq>
 800088a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800088c:	e004      	b.n	8000898 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800088e:	f001 fef7 	bl	8002680 <HAL_RCC_GetPCLK1Freq>
 8000892:	4603      	mov	r3, r0
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800089a:	4a15      	ldr	r2, [pc, #84]	@ (80008f0 <HAL_InitTick+0xcc>)
 800089c:	fba2 2303 	umull	r2, r3, r2, r3
 80008a0:	0c9b      	lsrs	r3, r3, #18
 80008a2:	3b01      	subs	r3, #1
 80008a4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008a8:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <HAL_InitTick+0xd4>)
 80008aa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008ae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008b2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008b4:	4a0f      	ldr	r2, [pc, #60]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008b8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80008c6:	480b      	ldr	r0, [pc, #44]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008c8:	f003 faa0 	bl	8003e0c <HAL_TIM_Base_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d104      	bne.n	80008dc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80008d2:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <HAL_InitTick+0xd0>)
 80008d4:	f003 fafc 	bl	8003ed0 <HAL_TIM_Base_Start_IT>
 80008d8:	4603      	mov	r3, r0
 80008da:	e000      	b.n	80008de <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80008dc:	2301      	movs	r3, #1
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3740      	adds	r7, #64	@ 0x40
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	24000008 	.word	0x24000008
 80008ec:	58024400 	.word	0x58024400
 80008f0:	431bde83 	.word	0x431bde83
 80008f4:	24000128 	.word	0x24000128
 80008f8:	40001000 	.word	0x40001000

080008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <NMI_Handler+0x4>

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <HardFault_Handler+0x4>

0800090c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <MemManage_Handler+0x4>

08000914 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <UsageFault_Handler+0x4>

08000924 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
	...

08000934 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <TIM6_DAC_IRQHandler+0x10>)
 800093a:	f003 fb41 	bl	8003fc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	24000128 	.word	0x24000128

08000948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000948:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000984 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800094c:	f7ff fd76 	bl	800043c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000950:	f7ff fcc6 	bl	80002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000954:	480c      	ldr	r0, [pc, #48]	@ (8000988 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000956:	490d      	ldr	r1, [pc, #52]	@ (800098c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000958:	4a0d      	ldr	r2, [pc, #52]	@ (8000990 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800095c:	e002      	b.n	8000964 <LoopCopyDataInit>

0800095e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800095e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000962:	3304      	adds	r3, #4

08000964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000968:	d3f9      	bcc.n	800095e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800096a:	4a0a      	ldr	r2, [pc, #40]	@ (8000994 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800096c:	4c0a      	ldr	r4, [pc, #40]	@ (8000998 <LoopFillZerobss+0x22>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000970:	e001      	b.n	8000976 <LoopFillZerobss>

08000972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000974:	3204      	adds	r2, #4

08000976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000978:	d3fb      	bcc.n	8000972 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800097a:	f006 fb6b 	bl	8007054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800097e:	f7ff fe8d 	bl	800069c <main>
  bx  lr
 8000982:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000984:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000988:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800098c:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8000990:	0800725c 	.word	0x0800725c
  ldr r2, =_sbss
 8000994:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8000998:	24004ca0 	.word	0x24004ca0

0800099c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800099c:	e7fe      	b.n	800099c <ADC3_IRQHandler>
	...

080009a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a6:	2003      	movs	r0, #3
 80009a8:	f000 f90f 	bl	8000bca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009ac:	f001 fcbe 	bl	800232c <HAL_RCC_GetSysClockFreq>
 80009b0:	4602      	mov	r2, r0
 80009b2:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <HAL_Init+0x68>)
 80009b4:	699b      	ldr	r3, [r3, #24]
 80009b6:	0a1b      	lsrs	r3, r3, #8
 80009b8:	f003 030f 	and.w	r3, r3, #15
 80009bc:	4913      	ldr	r1, [pc, #76]	@ (8000a0c <HAL_Init+0x6c>)
 80009be:	5ccb      	ldrb	r3, [r1, r3]
 80009c0:	f003 031f 	and.w	r3, r3, #31
 80009c4:	fa22 f303 	lsr.w	r3, r2, r3
 80009c8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80009ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000a08 <HAL_Init+0x68>)
 80009cc:	699b      	ldr	r3, [r3, #24]
 80009ce:	f003 030f 	and.w	r3, r3, #15
 80009d2:	4a0e      	ldr	r2, [pc, #56]	@ (8000a0c <HAL_Init+0x6c>)
 80009d4:	5cd3      	ldrb	r3, [r2, r3]
 80009d6:	f003 031f 	and.w	r3, r3, #31
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	fa22 f303 	lsr.w	r3, r2, r3
 80009e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a10 <HAL_Init+0x70>)
 80009e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80009e4:	4a0b      	ldr	r2, [pc, #44]	@ (8000a14 <HAL_Init+0x74>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009ea:	200f      	movs	r0, #15
 80009ec:	f7ff ff1a 	bl	8000824 <HAL_InitTick>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e002      	b.n	8000a00 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009fa:	f7ff fef5 	bl	80007e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	58024400 	.word	0x58024400
 8000a0c:	080071fc 	.word	0x080071fc
 8000a10:	24000004 	.word	0x24000004
 8000a14:	24000000 	.word	0x24000000

08000a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_IncTick+0x20>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	461a      	mov	r2, r3
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_IncTick+0x24>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4413      	add	r3, r2
 8000a28:	4a04      	ldr	r2, [pc, #16]	@ (8000a3c <HAL_IncTick+0x24>)
 8000a2a:	6013      	str	r3, [r2, #0]
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2400000c 	.word	0x2400000c
 8000a3c:	24000174 	.word	0x24000174

08000a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  return uwTick;
 8000a44:	4b03      	ldr	r3, [pc, #12]	@ (8000a54 <HAL_GetTick+0x14>)
 8000a46:	681b      	ldr	r3, [r3, #0]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	24000174 	.word	0x24000174

08000a58 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a5c:	4b03      	ldr	r3, [pc, #12]	@ (8000a6c <HAL_GetREVID+0x14>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	0c1b      	lsrs	r3, r3, #16
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	5c001000 	.word	0x5c001000

08000a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f003 0307 	and.w	r3, r3, #7
 8000a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <__NVIC_SetPriorityGrouping+0x40>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a86:	68ba      	ldr	r2, [r7, #8]
 8000a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a9e:	4a04      	ldr	r2, [pc, #16]	@ (8000ab0 <__NVIC_SetPriorityGrouping+0x40>)
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	60d3      	str	r3, [r2, #12]
}
 8000aa4:	bf00      	nop
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr
 8000ab0:	e000ed00 	.word	0xe000ed00
 8000ab4:	05fa0000 	.word	0x05fa0000

08000ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000abc:	4b04      	ldr	r3, [pc, #16]	@ (8000ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	0a1b      	lsrs	r3, r3, #8
 8000ac2:	f003 0307 	and.w	r3, r3, #7
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ade:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	db0b      	blt.n	8000afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ae6:	88fb      	ldrh	r3, [r7, #6]
 8000ae8:	f003 021f 	and.w	r2, r3, #31
 8000aec:	4907      	ldr	r1, [pc, #28]	@ (8000b0c <__NVIC_EnableIRQ+0x38>)
 8000aee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000af2:	095b      	lsrs	r3, r3, #5
 8000af4:	2001      	movs	r0, #1
 8000af6:	fa00 f202 	lsl.w	r2, r0, r2
 8000afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000e100 	.word	0xe000e100

08000b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	db0a      	blt.n	8000b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	490c      	ldr	r1, [pc, #48]	@ (8000b5c <__NVIC_SetPriority+0x4c>)
 8000b2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b2e:	0112      	lsls	r2, r2, #4
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	440b      	add	r3, r1
 8000b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b38:	e00a      	b.n	8000b50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	4908      	ldr	r1, [pc, #32]	@ (8000b60 <__NVIC_SetPriority+0x50>)
 8000b40:	88fb      	ldrh	r3, [r7, #6]
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	3b04      	subs	r3, #4
 8000b48:	0112      	lsls	r2, r2, #4
 8000b4a:	b2d2      	uxtb	r2, r2
 8000b4c:	440b      	add	r3, r1
 8000b4e:	761a      	strb	r2, [r3, #24]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000e100 	.word	0xe000e100
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b089      	sub	sp, #36	@ 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	f1c3 0307 	rsb	r3, r3, #7
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	bf28      	it	cs
 8000b82:	2304      	movcs	r3, #4
 8000b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	2b06      	cmp	r3, #6
 8000b8c:	d902      	bls.n	8000b94 <NVIC_EncodePriority+0x30>
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3b03      	subs	r3, #3
 8000b92:	e000      	b.n	8000b96 <NVIC_EncodePriority+0x32>
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	f04f 32ff 	mov.w	r2, #4294967295
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bac:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb6:	43d9      	mvns	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	4313      	orrs	r3, r2
         );
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3724      	adds	r7, #36	@ 0x24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ff4c 	bl	8000a70 <__NVIC_SetPriorityGrouping>
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
 8000bec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000bee:	f7ff ff63 	bl	8000ab8 <__NVIC_GetPriorityGrouping>
 8000bf2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	68b9      	ldr	r1, [r7, #8]
 8000bf8:	6978      	ldr	r0, [r7, #20]
 8000bfa:	f7ff ffb3 	bl	8000b64 <NVIC_EncodePriority>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c04:	4611      	mov	r1, r2
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff ff82 	bl	8000b10 <__NVIC_SetPriority>
}
 8000c0c:	bf00      	nop
 8000c0e:	3718      	adds	r7, #24
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff ff56 	bl	8000ad4 <__NVIC_EnableIRQ>
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b098      	sub	sp, #96	@ 0x60
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000c38:	4a84      	ldr	r2, [pc, #528]	@ (8000e4c <HAL_FDCAN_Init+0x21c>)
 8000c3a:	f107 030c 	add.w	r3, r7, #12
 8000c3e:	4611      	mov	r1, r2
 8000c40:	224c      	movs	r2, #76	@ 0x4c
 8000c42:	4618      	mov	r0, r3
 8000c44:	f006 fa2c 	bl	80070a0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d101      	bne.n	8000c52 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e1c6      	b.n	8000fe0 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a7e      	ldr	r2, [pc, #504]	@ (8000e50 <HAL_FDCAN_Init+0x220>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d106      	bne.n	8000c6a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c64:	461a      	mov	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d106      	bne.n	8000c84 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff fc58 	bl	8000534 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	699a      	ldr	r2, [r3, #24]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f022 0210 	bic.w	r2, r2, #16
 8000c92:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c94:	f7ff fed4 	bl	8000a40 <HAL_GetTick>
 8000c98:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000c9a:	e014      	b.n	8000cc6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000c9c:	f7ff fed0 	bl	8000a40 <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b0a      	cmp	r3, #10
 8000ca8:	d90d      	bls.n	8000cc6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000cb0:	f043 0201 	orr.w	r2, r3, #1
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2203      	movs	r2, #3
 8000cbe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e18c      	b.n	8000fe0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	f003 0308 	and.w	r3, r3, #8
 8000cd0:	2b08      	cmp	r3, #8
 8000cd2:	d0e3      	beq.n	8000c9c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	699a      	ldr	r2, [r3, #24]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f042 0201 	orr.w	r2, r2, #1
 8000ce2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ce4:	f7ff feac 	bl	8000a40 <HAL_GetTick>
 8000ce8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000cea:	e014      	b.n	8000d16 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000cec:	f7ff fea8 	bl	8000a40 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b0a      	cmp	r3, #10
 8000cf8:	d90d      	bls.n	8000d16 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d00:	f043 0201 	orr.w	r2, r3, #1
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e164      	b.n	8000fe0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f003 0301 	and.w	r3, r3, #1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d0e3      	beq.n	8000cec <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	699a      	ldr	r2, [r3, #24]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f042 0202 	orr.w	r2, r2, #2
 8000d32:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7c1b      	ldrb	r3, [r3, #16]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d108      	bne.n	8000d4e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	699a      	ldr	r2, [r3, #24]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d4a:	619a      	str	r2, [r3, #24]
 8000d4c:	e007      	b.n	8000d5e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	699a      	ldr	r2, [r3, #24]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d5c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7c5b      	ldrb	r3, [r3, #17]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d108      	bne.n	8000d78 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	699a      	ldr	r2, [r3, #24]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000d74:	619a      	str	r2, [r3, #24]
 8000d76:	e007      	b.n	8000d88 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	699a      	ldr	r2, [r3, #24]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000d86:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	7c9b      	ldrb	r3, [r3, #18]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d108      	bne.n	8000da2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	699a      	ldr	r2, [r3, #24]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000d9e:	619a      	str	r2, [r3, #24]
 8000da0:	e007      	b.n	8000db2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	699a      	ldr	r2, [r3, #24]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000db0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	689a      	ldr	r2, [r3, #8]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	699a      	ldr	r2, [r3, #24]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000dd6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	691a      	ldr	r2, [r3, #16]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f022 0210 	bic.w	r2, r2, #16
 8000de6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d108      	bne.n	8000e02 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	699a      	ldr	r2, [r3, #24]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f042 0204 	orr.w	r2, r2, #4
 8000dfe:	619a      	str	r2, [r3, #24]
 8000e00:	e030      	b.n	8000e64 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d02c      	beq.n	8000e64 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d020      	beq.n	8000e54 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	699a      	ldr	r2, [r3, #24]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e20:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	691a      	ldr	r2, [r3, #16]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f042 0210 	orr.w	r2, r2, #16
 8000e30:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	2b03      	cmp	r3, #3
 8000e38:	d114      	bne.n	8000e64 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	699a      	ldr	r2, [r3, #24]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f042 0220 	orr.w	r2, r2, #32
 8000e48:	619a      	str	r2, [r3, #24]
 8000e4a:	e00b      	b.n	8000e64 <HAL_FDCAN_Init+0x234>
 8000e4c:	08007198 	.word	0x08007198
 8000e50:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	699a      	ldr	r2, [r3, #24]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f042 0220 	orr.w	r2, r2, #32
 8000e62:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	69db      	ldr	r3, [r3, #28]
 8000e70:	3b01      	subs	r3, #1
 8000e72:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e74:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000e7c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	695b      	ldr	r3, [r3, #20]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000e8c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e8e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000e98:	d115      	bne.n	8000ec6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e9e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ea8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000eb2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000ec2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ec4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00a      	beq.n	8000ee4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eec:	4413      	add	r3, r2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d011      	beq.n	8000f16 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8000efa:	f023 0107 	bic.w	r1, r3, #7
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	3360      	adds	r3, #96	@ 0x60
 8000f06:	443b      	add	r3, r7
 8000f08:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	430a      	orrs	r2, r1
 8000f12:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d011      	beq.n	8000f42 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8000f26:	f023 0107 	bic.w	r1, r3, #7
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	3360      	adds	r3, #96	@ 0x60
 8000f32:	443b      	add	r3, r7
 8000f34:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d012      	beq.n	8000f70 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8000f52:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	3360      	adds	r3, #96	@ 0x60
 8000f5e:	443b      	add	r3, r7
 8000f60:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8000f64:	011a      	lsls	r2, r3, #4
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d012      	beq.n	8000f9e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8000f80:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	3360      	adds	r3, #96	@ 0x60
 8000f8c:	443b      	add	r3, r7
 8000f8e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8000f92:	021a      	lsls	r2, r3, #8
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a11      	ldr	r2, [pc, #68]	@ (8000fe8 <HAL_FDCAN_Init+0x3b8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d107      	bne.n	8000fb8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	689a      	ldr	r2, [r3, #8]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f022 0203 	bic.w	r2, r2, #3
 8000fb6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 f80b 	bl	8000fec <FDCAN_CalcultateRamBlockAddresses>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8000fdc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3760      	adds	r7, #96	@ 0x60
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	4000a000 	.word	0x4000a000

08000fec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ff8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001002:	4ba7      	ldr	r3, [pc, #668]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001004:	4013      	ands	r3, r2
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	0091      	lsls	r1, r2, #2
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	6812      	ldr	r2, [r2, #0]
 800100e:	430b      	orrs	r3, r1
 8001010:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800101c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001024:	041a      	lsls	r2, r3, #16
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	430a      	orrs	r2, r1
 800102c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001034:	68ba      	ldr	r2, [r7, #8]
 8001036:	4413      	add	r3, r2
 8001038:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001042:	4b97      	ldr	r3, [pc, #604]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001044:	4013      	ands	r3, r2
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	0091      	lsls	r1, r2, #2
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	430b      	orrs	r3, r1
 8001050:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800105c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001064:	041a      	lsls	r2, r3, #16
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	68ba      	ldr	r2, [r7, #8]
 8001078:	4413      	add	r3, r2
 800107a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001084:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001086:	4013      	ands	r3, r2
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	0091      	lsls	r1, r2, #2
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	6812      	ldr	r2, [r2, #0]
 8001090:	430b      	orrs	r3, r1
 8001092:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800109e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	041a      	lsls	r2, r3, #16
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	430a      	orrs	r2, r1
 80010ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80010ba:	fb02 f303 	mul.w	r3, r2, r3
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	4413      	add	r3, r2
 80010c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80010cc:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80010ce:	4013      	ands	r3, r2
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	0091      	lsls	r1, r2, #2
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	6812      	ldr	r2, [r2, #0]
 80010d8:	430b      	orrs	r3, r1
 80010da:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80010e6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ee:	041a      	lsls	r2, r3, #16
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	430a      	orrs	r2, r1
 80010f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001102:	fb02 f303 	mul.w	r3, r2, r3
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	4413      	add	r3, r2
 800110a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001114:	4b62      	ldr	r3, [pc, #392]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001116:	4013      	ands	r3, r2
 8001118:	68ba      	ldr	r2, [r7, #8]
 800111a:	0091      	lsls	r1, r2, #2
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	430b      	orrs	r3, r1
 8001122:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800112e:	fb02 f303 	mul.w	r3, r2, r3
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	4413      	add	r3, r2
 8001136:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001140:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001142:	4013      	ands	r3, r2
 8001144:	68ba      	ldr	r2, [r7, #8]
 8001146:	0091      	lsls	r1, r2, #2
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	430b      	orrs	r3, r1
 800114e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800115a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001162:	041a      	lsls	r2, r3, #16
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	430a      	orrs	r2, r1
 800116a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	4413      	add	r3, r2
 8001178:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001182:	4b47      	ldr	r3, [pc, #284]	@ (80012a0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001184:	4013      	ands	r3, r2
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	0091      	lsls	r1, r2, #2
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	6812      	ldr	r2, [r2, #0]
 800118e:	430b      	orrs	r3, r1
 8001190:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800119c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011a4:	041a      	lsls	r2, r3, #16
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80011b8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c0:	061a      	lsls	r2, r3, #24
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	430a      	orrs	r2, r1
 80011c8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011d0:	4b34      	ldr	r3, [pc, #208]	@ (80012a4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80011d2:	4413      	add	r3, r2
 80011d4:	009a      	lsls	r2, r3, #2
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	441a      	add	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	441a      	add	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	6879      	ldr	r1, [r7, #4]
 8001204:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8001206:	fb01 f303 	mul.w	r3, r1, r3
 800120a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800120c:	441a      	add	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800121e:	fb01 f303 	mul.w	r3, r1, r3
 8001222:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001224:	441a      	add	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001232:	6879      	ldr	r1, [r7, #4]
 8001234:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8001236:	fb01 f303 	mul.w	r3, r1, r3
 800123a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800123c:	441a      	add	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	441a      	add	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001266:	fb01 f303 	mul.w	r3, r1, r3
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	441a      	add	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001282:	fb01 f303 	mul.w	r3, r1, r3
 8001286:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001288:	441a      	add	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001296:	4a04      	ldr	r2, [pc, #16]	@ (80012a8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d915      	bls.n	80012c8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800129c:	e006      	b.n	80012ac <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800129e:	bf00      	nop
 80012a0:	ffff0003 	.word	0xffff0003
 80012a4:	10002b00 	.word	0x10002b00
 80012a8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012b2:	f043 0220 	orr.w	r2, r3, #32
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2203      	movs	r2, #3
 80012c0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e010      	b.n	80012ea <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	e005      	b.n	80012dc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3304      	adds	r3, #4
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012e2:	68fa      	ldr	r2, [r7, #12]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d3f3      	bcc.n	80012d0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop

080012f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	@ 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001306:	4b89      	ldr	r3, [pc, #548]	@ (800152c <HAL_GPIO_Init+0x234>)
 8001308:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800130a:	e194      	b.n	8001636 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	2101      	movs	r1, #1
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	fa01 f303 	lsl.w	r3, r1, r3
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 8186 	beq.w	8001630 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0303 	and.w	r3, r3, #3
 800132c:	2b01      	cmp	r3, #1
 800132e:	d005      	beq.n	800133c <HAL_GPIO_Init+0x44>
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d130      	bne.n	800139e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	2203      	movs	r2, #3
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	68da      	ldr	r2, [r3, #12]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001372:	2201      	movs	r2, #1
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	091b      	lsrs	r3, r3, #4
 8001388:	f003 0201 	and.w	r2, r3, #1
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f003 0303 	and.w	r3, r3, #3
 80013a6:	2b03      	cmp	r3, #3
 80013a8:	d017      	beq.n	80013da <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	2203      	movs	r2, #3
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4013      	ands	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 0303 	and.w	r3, r3, #3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d123      	bne.n	800142e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	08da      	lsrs	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	3208      	adds	r2, #8
 80013ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	220f      	movs	r2, #15
 80013fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001402:	43db      	mvns	r3, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4013      	ands	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	691a      	ldr	r2, [r3, #16]
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	08da      	lsrs	r2, r3, #3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3208      	adds	r2, #8
 8001428:	69b9      	ldr	r1, [r7, #24]
 800142a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	2203      	movs	r2, #3
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0203 	and.w	r2, r3, #3
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 80e0 	beq.w	8001630 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001470:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <HAL_GPIO_Init+0x238>)
 8001472:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001476:	4a2e      	ldr	r2, [pc, #184]	@ (8001530 <HAL_GPIO_Init+0x238>)
 8001478:	f043 0302 	orr.w	r3, r3, #2
 800147c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001480:	4b2b      	ldr	r3, [pc, #172]	@ (8001530 <HAL_GPIO_Init+0x238>)
 8001482:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800148e:	4a29      	ldr	r2, [pc, #164]	@ (8001534 <HAL_GPIO_Init+0x23c>)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	3302      	adds	r3, #2
 8001496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	220f      	movs	r2, #15
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a20      	ldr	r2, [pc, #128]	@ (8001538 <HAL_GPIO_Init+0x240>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d052      	beq.n	8001560 <HAL_GPIO_Init+0x268>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a1f      	ldr	r2, [pc, #124]	@ (800153c <HAL_GPIO_Init+0x244>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d031      	beq.n	8001526 <HAL_GPIO_Init+0x22e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a1e      	ldr	r2, [pc, #120]	@ (8001540 <HAL_GPIO_Init+0x248>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d02b      	beq.n	8001522 <HAL_GPIO_Init+0x22a>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001544 <HAL_GPIO_Init+0x24c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d025      	beq.n	800151e <HAL_GPIO_Init+0x226>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_GPIO_Init+0x250>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d01f      	beq.n	800151a <HAL_GPIO_Init+0x222>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a1b      	ldr	r2, [pc, #108]	@ (800154c <HAL_GPIO_Init+0x254>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d019      	beq.n	8001516 <HAL_GPIO_Init+0x21e>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001550 <HAL_GPIO_Init+0x258>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d013      	beq.n	8001512 <HAL_GPIO_Init+0x21a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a19      	ldr	r2, [pc, #100]	@ (8001554 <HAL_GPIO_Init+0x25c>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d00d      	beq.n	800150e <HAL_GPIO_Init+0x216>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a18      	ldr	r2, [pc, #96]	@ (8001558 <HAL_GPIO_Init+0x260>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d007      	beq.n	800150a <HAL_GPIO_Init+0x212>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a17      	ldr	r2, [pc, #92]	@ (800155c <HAL_GPIO_Init+0x264>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d101      	bne.n	8001506 <HAL_GPIO_Init+0x20e>
 8001502:	2309      	movs	r3, #9
 8001504:	e02d      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 8001506:	230a      	movs	r3, #10
 8001508:	e02b      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 800150a:	2308      	movs	r3, #8
 800150c:	e029      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 800150e:	2307      	movs	r3, #7
 8001510:	e027      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 8001512:	2306      	movs	r3, #6
 8001514:	e025      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 8001516:	2305      	movs	r3, #5
 8001518:	e023      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 800151a:	2304      	movs	r3, #4
 800151c:	e021      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 800151e:	2303      	movs	r3, #3
 8001520:	e01f      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 8001522:	2302      	movs	r3, #2
 8001524:	e01d      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 8001526:	2301      	movs	r3, #1
 8001528:	e01b      	b.n	8001562 <HAL_GPIO_Init+0x26a>
 800152a:	bf00      	nop
 800152c:	58000080 	.word	0x58000080
 8001530:	58024400 	.word	0x58024400
 8001534:	58000400 	.word	0x58000400
 8001538:	58020000 	.word	0x58020000
 800153c:	58020400 	.word	0x58020400
 8001540:	58020800 	.word	0x58020800
 8001544:	58020c00 	.word	0x58020c00
 8001548:	58021000 	.word	0x58021000
 800154c:	58021400 	.word	0x58021400
 8001550:	58021800 	.word	0x58021800
 8001554:	58021c00 	.word	0x58021c00
 8001558:	58022000 	.word	0x58022000
 800155c:	58022400 	.word	0x58022400
 8001560:	2300      	movs	r3, #0
 8001562:	69fa      	ldr	r2, [r7, #28]
 8001564:	f002 0203 	and.w	r2, r2, #3
 8001568:	0092      	lsls	r2, r2, #2
 800156a:	4093      	lsls	r3, r2
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4313      	orrs	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001572:	4938      	ldr	r1, [pc, #224]	@ (8001654 <HAL_GPIO_Init+0x35c>)
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	089b      	lsrs	r3, r3, #2
 8001578:	3302      	adds	r3, #2
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	43db      	mvns	r3, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4013      	ands	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80015a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80015ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	43db      	mvns	r3, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4013      	ands	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d003      	beq.n	80015d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80015d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d003      	beq.n	8001600 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	43db      	mvns	r3, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4013      	ands	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	3301      	adds	r3, #1
 8001634:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	fa22 f303 	lsr.w	r3, r2, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	f47f ae63 	bne.w	800130c <HAL_GPIO_Init+0x14>
  }
}
 8001646:	bf00      	nop
 8001648:	bf00      	nop
 800164a:	3724      	adds	r7, #36	@ 0x24
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	58000400 	.word	0x58000400

08001658 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001660:	4b29      	ldr	r3, [pc, #164]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	2b06      	cmp	r3, #6
 800166a:	d00a      	beq.n	8001682 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800166c:	4b26      	ldr	r3, [pc, #152]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	429a      	cmp	r2, r3
 8001678:	d001      	beq.n	800167e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e040      	b.n	8001700 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800167e:	2300      	movs	r3, #0
 8001680:	e03e      	b.n	8001700 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001682:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800168a:	491f      	ldr	r1, [pc, #124]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4313      	orrs	r3, r2
 8001690:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001692:	f7ff f9d5 	bl	8000a40 <HAL_GetTick>
 8001696:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001698:	e009      	b.n	80016ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800169a:	f7ff f9d1 	bl	8000a40 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016a8:	d901      	bls.n	80016ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e028      	b.n	8001700 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80016ae:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016ba:	d1ee      	bne.n	800169a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b1e      	cmp	r3, #30
 80016c0:	d008      	beq.n	80016d4 <HAL_PWREx_ConfigSupply+0x7c>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80016c6:	d005      	beq.n	80016d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b1d      	cmp	r3, #29
 80016cc:	d002      	beq.n	80016d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b2d      	cmp	r3, #45	@ 0x2d
 80016d2:	d114      	bne.n	80016fe <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80016d4:	f7ff f9b4 	bl	8000a40 <HAL_GetTick>
 80016d8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80016da:	e009      	b.n	80016f0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80016dc:	f7ff f9b0 	bl	8000a40 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016ea:	d901      	bls.n	80016f0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e007      	b.n	8001700 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80016f0:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <HAL_PWREx_ConfigSupply+0xb0>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016fc:	d1ee      	bne.n	80016dc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	58024800 	.word	0x58024800

0800170c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08c      	sub	sp, #48	@ 0x30
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d102      	bne.n	8001720 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	f000 bc48 	b.w	8001fb0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0301 	and.w	r3, r3, #1
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 8088 	beq.w	800183e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800172e:	4b99      	ldr	r3, [pc, #612]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001736:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001738:	4b96      	ldr	r3, [pc, #600]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800173e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001740:	2b10      	cmp	r3, #16
 8001742:	d007      	beq.n	8001754 <HAL_RCC_OscConfig+0x48>
 8001744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001746:	2b18      	cmp	r3, #24
 8001748:	d111      	bne.n	800176e <HAL_RCC_OscConfig+0x62>
 800174a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174c:	f003 0303 	and.w	r3, r3, #3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d10c      	bne.n	800176e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001754:	4b8f      	ldr	r3, [pc, #572]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d06d      	beq.n	800183c <HAL_RCC_OscConfig+0x130>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d169      	bne.n	800183c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	f000 bc21 	b.w	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001776:	d106      	bne.n	8001786 <HAL_RCC_OscConfig+0x7a>
 8001778:	4b86      	ldr	r3, [pc, #536]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a85      	ldr	r2, [pc, #532]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800177e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001782:	6013      	str	r3, [r2, #0]
 8001784:	e02e      	b.n	80017e4 <HAL_RCC_OscConfig+0xd8>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x9c>
 800178e:	4b81      	ldr	r3, [pc, #516]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a80      	ldr	r2, [pc, #512]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001794:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b7e      	ldr	r3, [pc, #504]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a7d      	ldr	r2, [pc, #500]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e01d      	b.n	80017e4 <HAL_RCC_OscConfig+0xd8>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017b0:	d10c      	bne.n	80017cc <HAL_RCC_OscConfig+0xc0>
 80017b2:	4b78      	ldr	r3, [pc, #480]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a77      	ldr	r2, [pc, #476]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	4b75      	ldr	r3, [pc, #468]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a74      	ldr	r2, [pc, #464]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	e00b      	b.n	80017e4 <HAL_RCC_OscConfig+0xd8>
 80017cc:	4b71      	ldr	r3, [pc, #452]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a70      	ldr	r2, [pc, #448]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	4b6e      	ldr	r3, [pc, #440]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a6d      	ldr	r2, [pc, #436]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80017de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d013      	beq.n	8001814 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ec:	f7ff f928 	bl	8000a40 <HAL_GetTick>
 80017f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f4:	f7ff f924 	bl	8000a40 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b64      	cmp	r3, #100	@ 0x64
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e3d4      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001806:	4b63      	ldr	r3, [pc, #396]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d0f0      	beq.n	80017f4 <HAL_RCC_OscConfig+0xe8>
 8001812:	e014      	b.n	800183e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001814:	f7ff f914 	bl	8000a40 <HAL_GetTick>
 8001818:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800181c:	f7ff f910 	bl	8000a40 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b64      	cmp	r3, #100	@ 0x64
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e3c0      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800182e:	4b59      	ldr	r3, [pc, #356]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x110>
 800183a:	e000      	b.n	800183e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80ca 	beq.w	80019e0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800184c:	4b51      	ldr	r3, [pc, #324]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001854:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001856:	4b4f      	ldr	r3, [pc, #316]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800185c:	6a3b      	ldr	r3, [r7, #32]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d007      	beq.n	8001872 <HAL_RCC_OscConfig+0x166>
 8001862:	6a3b      	ldr	r3, [r7, #32]
 8001864:	2b18      	cmp	r3, #24
 8001866:	d156      	bne.n	8001916 <HAL_RCC_OscConfig+0x20a>
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d151      	bne.n	8001916 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001872:	4b48      	ldr	r3, [pc, #288]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	d005      	beq.n	800188a <HAL_RCC_OscConfig+0x17e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e392      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800188a:	4b42      	ldr	r3, [pc, #264]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f023 0219 	bic.w	r2, r3, #25
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	493f      	ldr	r1, [pc, #252]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001898:	4313      	orrs	r3, r2
 800189a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189c:	f7ff f8d0 	bl	8000a40 <HAL_GetTick>
 80018a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018a4:	f7ff f8cc 	bl	8000a40 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e37c      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018b6:	4b37      	ldr	r3, [pc, #220]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0f0      	beq.n	80018a4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018c2:	f7ff f8c9 	bl	8000a58 <HAL_GetREVID>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d817      	bhi.n	8001900 <HAL_RCC_OscConfig+0x1f4>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	2b40      	cmp	r3, #64	@ 0x40
 80018d6:	d108      	bne.n	80018ea <HAL_RCC_OscConfig+0x1de>
 80018d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80018e0:	4a2c      	ldr	r2, [pc, #176]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80018e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018e8:	e07a      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	031b      	lsls	r3, r3, #12
 80018f8:	4926      	ldr	r1, [pc, #152]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018fe:	e06f      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001900:	4b24      	ldr	r3, [pc, #144]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	061b      	lsls	r3, r3, #24
 800190e:	4921      	ldr	r1, [pc, #132]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001910:	4313      	orrs	r3, r2
 8001912:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001914:	e064      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d047      	beq.n	80019ae <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 0219 	bic.w	r2, r3, #25
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	491a      	ldr	r1, [pc, #104]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800192c:	4313      	orrs	r3, r2
 800192e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7ff f886 	bl	8000a40 <HAL_GetTick>
 8001934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001938:	f7ff f882 	bl	8000a40 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e332      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800194a:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0f0      	beq.n	8001938 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001956:	f7ff f87f 	bl	8000a58 <HAL_GetREVID>
 800195a:	4603      	mov	r3, r0
 800195c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001960:	4293      	cmp	r3, r2
 8001962:	d819      	bhi.n	8001998 <HAL_RCC_OscConfig+0x28c>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	2b40      	cmp	r3, #64	@ 0x40
 800196a:	d108      	bne.n	800197e <HAL_RCC_OscConfig+0x272>
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001974:	4a07      	ldr	r2, [pc, #28]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001976:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800197a:	6053      	str	r3, [r2, #4]
 800197c:	e030      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	031b      	lsls	r3, r3, #12
 800198c:	4901      	ldr	r1, [pc, #4]	@ (8001994 <HAL_RCC_OscConfig+0x288>)
 800198e:	4313      	orrs	r3, r2
 8001990:	604b      	str	r3, [r1, #4]
 8001992:	e025      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
 8001994:	58024400 	.word	0x58024400
 8001998:	4b9a      	ldr	r3, [pc, #616]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	061b      	lsls	r3, r3, #24
 80019a6:	4997      	ldr	r1, [pc, #604]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	604b      	str	r3, [r1, #4]
 80019ac:	e018      	b.n	80019e0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ae:	4b95      	ldr	r3, [pc, #596]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a94      	ldr	r2, [pc, #592]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019b4:	f023 0301 	bic.w	r3, r3, #1
 80019b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ba:	f7ff f841 	bl	8000a40 <HAL_GetTick>
 80019be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c2:	f7ff f83d 	bl	8000a40 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e2ed      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019d4:	4b8b      	ldr	r3, [pc, #556]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1f0      	bne.n	80019c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80a9 	beq.w	8001b40 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ee:	4b85      	ldr	r3, [pc, #532]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019f6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019f8:	4b82      	ldr	r3, [pc, #520]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	2b08      	cmp	r3, #8
 8001a02:	d007      	beq.n	8001a14 <HAL_RCC_OscConfig+0x308>
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b18      	cmp	r3, #24
 8001a08:	d13a      	bne.n	8001a80 <HAL_RCC_OscConfig+0x374>
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f003 0303 	and.w	r3, r3, #3
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d135      	bne.n	8001a80 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a14:	4b7b      	ldr	r3, [pc, #492]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d005      	beq.n	8001a2c <HAL_RCC_OscConfig+0x320>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	69db      	ldr	r3, [r3, #28]
 8001a24:	2b80      	cmp	r3, #128	@ 0x80
 8001a26:	d001      	beq.n	8001a2c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e2c1      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a2c:	f7ff f814 	bl	8000a58 <HAL_GetREVID>
 8001a30:	4603      	mov	r3, r0
 8001a32:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d817      	bhi.n	8001a6a <HAL_RCC_OscConfig+0x35e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	2b20      	cmp	r3, #32
 8001a40:	d108      	bne.n	8001a54 <HAL_RCC_OscConfig+0x348>
 8001a42:	4b70      	ldr	r3, [pc, #448]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a50:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a52:	e075      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a54:	4b6b      	ldr	r3, [pc, #428]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	069b      	lsls	r3, r3, #26
 8001a62:	4968      	ldr	r1, [pc, #416]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a68:	e06a      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a6a:	4b66      	ldr	r3, [pc, #408]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	061b      	lsls	r3, r3, #24
 8001a78:	4962      	ldr	r1, [pc, #392]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a7e:	e05f      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d042      	beq.n	8001b0e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001a88:	4b5e      	ldr	r3, [pc, #376]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a94:	f7fe ffd4 	bl	8000a40 <HAL_GetTick>
 8001a98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001a9c:	f7fe ffd0 	bl	8000a40 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e280      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001aae:	4b55      	ldr	r3, [pc, #340]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001aba:	f7fe ffcd 	bl	8000a58 <HAL_GetREVID>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d817      	bhi.n	8001af8 <HAL_RCC_OscConfig+0x3ec>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	2b20      	cmp	r3, #32
 8001ace:	d108      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x3d6>
 8001ad0:	4b4c      	ldr	r3, [pc, #304]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001ad8:	4a4a      	ldr	r2, [pc, #296]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001ada:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001ade:	6053      	str	r3, [r2, #4]
 8001ae0:	e02e      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
 8001ae2:	4b48      	ldr	r3, [pc, #288]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	069b      	lsls	r3, r3, #26
 8001af0:	4944      	ldr	r1, [pc, #272]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	604b      	str	r3, [r1, #4]
 8001af6:	e023      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
 8001af8:	4b42      	ldr	r3, [pc, #264]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	061b      	lsls	r3, r3, #24
 8001b06:	493f      	ldr	r1, [pc, #252]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60cb      	str	r3, [r1, #12]
 8001b0c:	e018      	b.n	8001b40 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b0e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a3c      	ldr	r2, [pc, #240]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1a:	f7fe ff91 	bl	8000a40 <HAL_GetTick>
 8001b1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b22:	f7fe ff8d 	bl	8000a40 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e23d      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b34:	4b33      	ldr	r3, [pc, #204]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f0      	bne.n	8001b22 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d036      	beq.n	8001bba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d019      	beq.n	8001b88 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b54:	4b2b      	ldr	r3, [pc, #172]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b58:	4a2a      	ldr	r2, [pc, #168]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b60:	f7fe ff6e 	bl	8000a40 <HAL_GetTick>
 8001b64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b68:	f7fe ff6a 	bl	8000a40 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e21a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b7a:	4b22      	ldr	r3, [pc, #136]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0f0      	beq.n	8001b68 <HAL_RCC_OscConfig+0x45c>
 8001b86:	e018      	b.n	8001bba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b88:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001b8e:	f023 0301 	bic.w	r3, r3, #1
 8001b92:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b94:	f7fe ff54 	bl	8000a40 <HAL_GetTick>
 8001b98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9c:	f7fe ff50 	bl	8000a40 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e200      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f0      	bne.n	8001b9c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0320 	and.w	r3, r3, #32
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d039      	beq.n	8001c3a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d01c      	beq.n	8001c08 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bce:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001bd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bd8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bda:	f7fe ff31 	bl	8000a40 <HAL_GetTick>
 8001bde:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001be2:	f7fe ff2d 	bl	8000a40 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e1dd      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bf4:	4b03      	ldr	r3, [pc, #12]	@ (8001c04 <HAL_RCC_OscConfig+0x4f8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x4d6>
 8001c00:	e01b      	b.n	8001c3a <HAL_RCC_OscConfig+0x52e>
 8001c02:	bf00      	nop
 8001c04:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c08:	4b9b      	ldr	r3, [pc, #620]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a9a      	ldr	r2, [pc, #616]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c12:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c14:	f7fe ff14 	bl	8000a40 <HAL_GetTick>
 8001c18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c1c:	f7fe ff10 	bl	8000a40 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e1c0      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c2e:	4b92      	ldr	r3, [pc, #584]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0304 	and.w	r3, r3, #4
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f000 8081 	beq.w	8001d4a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c48:	4b8c      	ldr	r3, [pc, #560]	@ (8001e7c <HAL_RCC_OscConfig+0x770>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a8b      	ldr	r2, [pc, #556]	@ (8001e7c <HAL_RCC_OscConfig+0x770>)
 8001c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c54:	f7fe fef4 	bl	8000a40 <HAL_GetTick>
 8001c58:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5c:	f7fe fef0 	bl	8000a40 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b64      	cmp	r3, #100	@ 0x64
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e1a0      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c6e:	4b83      	ldr	r3, [pc, #524]	@ (8001e7c <HAL_RCC_OscConfig+0x770>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d106      	bne.n	8001c90 <HAL_RCC_OscConfig+0x584>
 8001c82:	4b7d      	ldr	r3, [pc, #500]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c86:	4a7c      	ldr	r2, [pc, #496]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c8e:	e02d      	b.n	8001cec <HAL_RCC_OscConfig+0x5e0>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d10c      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x5a6>
 8001c98:	4b77      	ldr	r3, [pc, #476]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c9c:	4a76      	ldr	r2, [pc, #472]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ca4:	4b74      	ldr	r3, [pc, #464]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca8:	4a73      	ldr	r2, [pc, #460]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001caa:	f023 0304 	bic.w	r3, r3, #4
 8001cae:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cb0:	e01c      	b.n	8001cec <HAL_RCC_OscConfig+0x5e0>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2b05      	cmp	r3, #5
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x5c8>
 8001cba:	4b6f      	ldr	r3, [pc, #444]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cc6:	4b6c      	ldr	r3, [pc, #432]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cca:	4a6b      	ldr	r2, [pc, #428]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd2:	e00b      	b.n	8001cec <HAL_RCC_OscConfig+0x5e0>
 8001cd4:	4b68      	ldr	r3, [pc, #416]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd8:	4a67      	ldr	r2, [pc, #412]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce0:	4b65      	ldr	r3, [pc, #404]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce4:	4a64      	ldr	r2, [pc, #400]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001ce6:	f023 0304 	bic.w	r3, r3, #4
 8001cea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d015      	beq.n	8001d20 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7fe fea4 	bl	8000a40 <HAL_GetTick>
 8001cf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cfa:	e00a      	b.n	8001d12 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfc:	f7fe fea0 	bl	8000a40 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e14e      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d12:	4b59      	ldr	r3, [pc, #356]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d0ee      	beq.n	8001cfc <HAL_RCC_OscConfig+0x5f0>
 8001d1e:	e014      	b.n	8001d4a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7fe fe8e 	bl	8000a40 <HAL_GetTick>
 8001d24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d26:	e00a      	b.n	8001d3e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f7fe fe8a 	bl	8000a40 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e138      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d3e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1ee      	bne.n	8001d28 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 812d 	beq.w	8001fae <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001d54:	4b48      	ldr	r3, [pc, #288]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d56:	691b      	ldr	r3, [r3, #16]
 8001d58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d5c:	2b18      	cmp	r3, #24
 8001d5e:	f000 80bd 	beq.w	8001edc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	f040 809e 	bne.w	8001ea8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6c:	4b42      	ldr	r3, [pc, #264]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a41      	ldr	r2, [pc, #260]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d78:	f7fe fe62 	bl	8000a40 <HAL_GetTick>
 8001d7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d80:	f7fe fe5e 	bl	8000a40 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e10e      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d92:	4b39      	ldr	r3, [pc, #228]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9e:	4b36      	ldr	r3, [pc, #216]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001da0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001da2:	4b37      	ldr	r3, [pc, #220]	@ (8001e80 <HAL_RCC_OscConfig+0x774>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	430a      	orrs	r2, r1
 8001db2:	4931      	ldr	r1, [pc, #196]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	628b      	str	r3, [r1, #40]	@ 0x28
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	025b      	lsls	r3, r3, #9
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	431a      	orrs	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	041b      	lsls	r3, r3, #16
 8001dd6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001de0:	3b01      	subs	r3, #1
 8001de2:	061b      	lsls	r3, r3, #24
 8001de4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001de8:	4923      	ldr	r1, [pc, #140]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001dee:	4b22      	ldr	r3, [pc, #136]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df2:	4a21      	ldr	r2, [pc, #132]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001df4:	f023 0301 	bic.w	r3, r3, #1
 8001df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001dfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dfe:	4b21      	ldr	r3, [pc, #132]	@ (8001e84 <HAL_RCC_OscConfig+0x778>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e06:	00d2      	lsls	r2, r2, #3
 8001e08:	491b      	ldr	r1, [pc, #108]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e12:	f023 020c 	bic.w	r2, r3, #12
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	4917      	ldr	r1, [pc, #92]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e20:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e24:	f023 0202 	bic.w	r2, r3, #2
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2c:	4912      	ldr	r1, [pc, #72]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e32:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e36:	4a10      	ldr	r2, [pc, #64]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e42:	4a0d      	ldr	r2, [pc, #52]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001e56:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e5a:	4a07      	ldr	r2, [pc, #28]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e62:	4b05      	ldr	r3, [pc, #20]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a04      	ldr	r2, [pc, #16]	@ (8001e78 <HAL_RCC_OscConfig+0x76c>)
 8001e68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e6e:	f7fe fde7 	bl	8000a40 <HAL_GetTick>
 8001e72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e74:	e011      	b.n	8001e9a <HAL_RCC_OscConfig+0x78e>
 8001e76:	bf00      	nop
 8001e78:	58024400 	.word	0x58024400
 8001e7c:	58024800 	.word	0x58024800
 8001e80:	fffffc0c 	.word	0xfffffc0c
 8001e84:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e88:	f7fe fdda 	bl	8000a40 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e08a      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e9a:	4b47      	ldr	r3, [pc, #284]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0f0      	beq.n	8001e88 <HAL_RCC_OscConfig+0x77c>
 8001ea6:	e082      	b.n	8001fae <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea8:	4b43      	ldr	r3, [pc, #268]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a42      	ldr	r2, [pc, #264]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001eae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb4:	f7fe fdc4 	bl	8000a40 <HAL_GetTick>
 8001eb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7fe fdc0 	bl	8000a40 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e070      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ece:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x7b0>
 8001eda:	e068      	b.n	8001fae <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001edc:	4b36      	ldr	r3, [pc, #216]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001ee2:	4b35      	ldr	r3, [pc, #212]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d031      	beq.n	8001f54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	f003 0203 	and.w	r2, r3, #3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d12a      	bne.n	8001f54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d122      	bne.n	8001f54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f18:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d11a      	bne.n	8001f54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	0a5b      	lsrs	r3, r3, #9
 8001f22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d111      	bne.n	8001f54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	0c1b      	lsrs	r3, r3, #16
 8001f34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d108      	bne.n	8001f54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	0e1b      	lsrs	r3, r3, #24
 8001f46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f4e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d001      	beq.n	8001f58 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e02b      	b.n	8001fb0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001f58:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001f5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f5c:	08db      	lsrs	r3, r3, #3
 8001f5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f62:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d01f      	beq.n	8001fae <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001f6e:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f72:	4a11      	ldr	r2, [pc, #68]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001f74:	f023 0301 	bic.w	r3, r3, #1
 8001f78:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f7a:	f7fe fd61 	bl	8000a40 <HAL_GetTick>
 8001f7e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001f80:	bf00      	nop
 8001f82:	f7fe fd5d 	bl	8000a40 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d0f9      	beq.n	8001f82 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001f90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f92:	4b0a      	ldr	r3, [pc, #40]	@ (8001fbc <HAL_RCC_OscConfig+0x8b0>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f9a:	00d2      	lsls	r2, r2, #3
 8001f9c:	4906      	ldr	r1, [pc, #24]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001fa2:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa6:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <HAL_RCC_OscConfig+0x8ac>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3730      	adds	r7, #48	@ 0x30
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	58024400 	.word	0x58024400
 8001fbc:	ffff0007 	.word	0xffff0007

08001fc0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d101      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e19c      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd4:	4b8a      	ldr	r3, [pc, #552]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 030f 	and.w	r3, r3, #15
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d910      	bls.n	8002004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe2:	4b87      	ldr	r3, [pc, #540]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f023 020f 	bic.w	r2, r3, #15
 8001fea:	4985      	ldr	r1, [pc, #532]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff2:	4b83      	ldr	r3, [pc, #524]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e184      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	2b00      	cmp	r3, #0
 800200e:	d010      	beq.n	8002032 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	4b7b      	ldr	r3, [pc, #492]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800201c:	429a      	cmp	r2, r3
 800201e:	d908      	bls.n	8002032 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002020:	4b78      	ldr	r3, [pc, #480]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	4975      	ldr	r1, [pc, #468]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800202e:	4313      	orrs	r3, r2
 8002030:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	2b00      	cmp	r3, #0
 800203c:	d010      	beq.n	8002060 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695a      	ldr	r2, [r3, #20]
 8002042:	4b70      	ldr	r3, [pc, #448]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800204a:	429a      	cmp	r2, r3
 800204c:	d908      	bls.n	8002060 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800204e:	4b6d      	ldr	r3, [pc, #436]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	496a      	ldr	r1, [pc, #424]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800205c:	4313      	orrs	r3, r2
 800205e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	2b00      	cmp	r3, #0
 800206a:	d010      	beq.n	800208e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699a      	ldr	r2, [r3, #24]
 8002070:	4b64      	ldr	r3, [pc, #400]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002078:	429a      	cmp	r2, r3
 800207a:	d908      	bls.n	800208e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800207c:	4b61      	ldr	r3, [pc, #388]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	495e      	ldr	r1, [pc, #376]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800208a:	4313      	orrs	r3, r2
 800208c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0320 	and.w	r3, r3, #32
 8002096:	2b00      	cmp	r3, #0
 8002098:	d010      	beq.n	80020bc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	69da      	ldr	r2, [r3, #28]
 800209e:	4b59      	ldr	r3, [pc, #356]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d908      	bls.n	80020bc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80020aa:	4b56      	ldr	r3, [pc, #344]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	4953      	ldr	r1, [pc, #332]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d010      	beq.n	80020ea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	4b4d      	ldr	r3, [pc, #308]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	f003 030f 	and.w	r3, r3, #15
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d908      	bls.n	80020ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d8:	4b4a      	ldr	r3, [pc, #296]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	f023 020f 	bic.w	r2, r3, #15
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4947      	ldr	r1, [pc, #284]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d055      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80020f6:	4b43      	ldr	r3, [pc, #268]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	4940      	ldr	r1, [pc, #256]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002104:	4313      	orrs	r3, r2
 8002106:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b02      	cmp	r3, #2
 800210e:	d107      	bne.n	8002120 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002110:	4b3c      	ldr	r3, [pc, #240]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d121      	bne.n	8002160 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e0f6      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d107      	bne.n	8002138 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002128:	4b36      	ldr	r3, [pc, #216]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d115      	bne.n	8002160 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0ea      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d107      	bne.n	8002150 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002140:	4b30      	ldr	r3, [pc, #192]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002148:	2b00      	cmp	r3, #0
 800214a:	d109      	bne.n	8002160 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e0de      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002150:	4b2c      	ldr	r3, [pc, #176]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e0d6      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002160:	4b28      	ldr	r3, [pc, #160]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	f023 0207 	bic.w	r2, r3, #7
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	4925      	ldr	r1, [pc, #148]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 800216e:	4313      	orrs	r3, r2
 8002170:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002172:	f7fe fc65 	bl	8000a40 <HAL_GetTick>
 8002176:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002178:	e00a      	b.n	8002190 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217a:	f7fe fc61 	bl	8000a40 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002188:	4293      	cmp	r3, r2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e0be      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002190:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	429a      	cmp	r2, r3
 80021a0:	d1eb      	bne.n	800217a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d010      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	4b14      	ldr	r3, [pc, #80]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d208      	bcs.n	80021d0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021be:	4b11      	ldr	r3, [pc, #68]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	f023 020f 	bic.w	r2, r3, #15
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	490e      	ldr	r1, [pc, #56]	@ (8002204 <HAL_RCC_ClockConfig+0x244>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d214      	bcs.n	8002208 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 020f 	bic.w	r2, r3, #15
 80021e6:	4906      	ldr	r1, [pc, #24]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b04      	ldr	r3, [pc, #16]	@ (8002200 <HAL_RCC_ClockConfig+0x240>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d005      	beq.n	8002208 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e086      	b.n	800230e <HAL_RCC_ClockConfig+0x34e>
 8002200:	52002000 	.word	0x52002000
 8002204:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d010      	beq.n	8002236 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	691a      	ldr	r2, [r3, #16]
 8002218:	4b3f      	ldr	r3, [pc, #252]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002220:	429a      	cmp	r2, r3
 8002222:	d208      	bcs.n	8002236 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002224:	4b3c      	ldr	r3, [pc, #240]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	4939      	ldr	r1, [pc, #228]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002232:	4313      	orrs	r3, r2
 8002234:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	2b00      	cmp	r3, #0
 8002240:	d010      	beq.n	8002264 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	695a      	ldr	r2, [r3, #20]
 8002246:	4b34      	ldr	r3, [pc, #208]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800224e:	429a      	cmp	r2, r3
 8002250:	d208      	bcs.n	8002264 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002252:	4b31      	ldr	r3, [pc, #196]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	492e      	ldr	r1, [pc, #184]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002260:	4313      	orrs	r3, r2
 8002262:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b00      	cmp	r3, #0
 800226e:	d010      	beq.n	8002292 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699a      	ldr	r2, [r3, #24]
 8002274:	4b28      	ldr	r3, [pc, #160]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800227c:	429a      	cmp	r2, r3
 800227e:	d208      	bcs.n	8002292 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002280:	4b25      	ldr	r3, [pc, #148]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	4922      	ldr	r1, [pc, #136]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 800228e:	4313      	orrs	r3, r2
 8002290:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0320 	and.w	r3, r3, #32
 800229a:	2b00      	cmp	r3, #0
 800229c:	d010      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69da      	ldr	r2, [r3, #28]
 80022a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d208      	bcs.n	80022c0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	4917      	ldr	r1, [pc, #92]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80022c0:	f000 f834 	bl	800232c <HAL_RCC_GetSysClockFreq>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	0a1b      	lsrs	r3, r3, #8
 80022cc:	f003 030f 	and.w	r3, r3, #15
 80022d0:	4912      	ldr	r1, [pc, #72]	@ (800231c <HAL_RCC_ClockConfig+0x35c>)
 80022d2:	5ccb      	ldrb	r3, [r1, r3]
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
 80022dc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80022de:	4b0e      	ldr	r3, [pc, #56]	@ (8002318 <HAL_RCC_ClockConfig+0x358>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	4a0d      	ldr	r2, [pc, #52]	@ (800231c <HAL_RCC_ClockConfig+0x35c>)
 80022e8:	5cd3      	ldrb	r3, [r2, r3]
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	fa22 f303 	lsr.w	r3, r2, r3
 80022f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002320 <HAL_RCC_ClockConfig+0x360>)
 80022f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80022f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002324 <HAL_RCC_ClockConfig+0x364>)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80022fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002328 <HAL_RCC_ClockConfig+0x368>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe fa8e 	bl	8000824 <HAL_InitTick>
 8002308:	4603      	mov	r3, r0
 800230a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	58024400 	.word	0x58024400
 800231c:	080071fc 	.word	0x080071fc
 8002320:	24000004 	.word	0x24000004
 8002324:	24000000 	.word	0x24000000
 8002328:	24000008 	.word	0x24000008

0800232c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800232c:	b480      	push	{r7}
 800232e:	b089      	sub	sp, #36	@ 0x24
 8002330:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002332:	4bb3      	ldr	r3, [pc, #716]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800233a:	2b18      	cmp	r3, #24
 800233c:	f200 8155 	bhi.w	80025ea <HAL_RCC_GetSysClockFreq+0x2be>
 8002340:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	080023ad 	.word	0x080023ad
 800234c:	080025eb 	.word	0x080025eb
 8002350:	080025eb 	.word	0x080025eb
 8002354:	080025eb 	.word	0x080025eb
 8002358:	080025eb 	.word	0x080025eb
 800235c:	080025eb 	.word	0x080025eb
 8002360:	080025eb 	.word	0x080025eb
 8002364:	080025eb 	.word	0x080025eb
 8002368:	080023d3 	.word	0x080023d3
 800236c:	080025eb 	.word	0x080025eb
 8002370:	080025eb 	.word	0x080025eb
 8002374:	080025eb 	.word	0x080025eb
 8002378:	080025eb 	.word	0x080025eb
 800237c:	080025eb 	.word	0x080025eb
 8002380:	080025eb 	.word	0x080025eb
 8002384:	080025eb 	.word	0x080025eb
 8002388:	080023d9 	.word	0x080023d9
 800238c:	080025eb 	.word	0x080025eb
 8002390:	080025eb 	.word	0x080025eb
 8002394:	080025eb 	.word	0x080025eb
 8002398:	080025eb 	.word	0x080025eb
 800239c:	080025eb 	.word	0x080025eb
 80023a0:	080025eb 	.word	0x080025eb
 80023a4:	080025eb 	.word	0x080025eb
 80023a8:	080023df 	.word	0x080023df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023ac:	4b94      	ldr	r3, [pc, #592]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0320 	and.w	r3, r3, #32
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d009      	beq.n	80023cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023b8:	4b91      	ldr	r3, [pc, #580]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	08db      	lsrs	r3, r3, #3
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	4a90      	ldr	r2, [pc, #576]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023c4:	fa22 f303 	lsr.w	r3, r2, r3
 80023c8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80023ca:	e111      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80023cc:	4b8d      	ldr	r3, [pc, #564]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023ce:	61bb      	str	r3, [r7, #24]
      break;
 80023d0:	e10e      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80023d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002608 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80023d4:	61bb      	str	r3, [r7, #24]
      break;
 80023d6:	e10b      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80023d8:	4b8c      	ldr	r3, [pc, #560]	@ (800260c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80023da:	61bb      	str	r3, [r7, #24]
      break;
 80023dc:	e108      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80023de:	4b88      	ldr	r3, [pc, #544]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80023e8:	4b85      	ldr	r3, [pc, #532]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ec:	091b      	lsrs	r3, r3, #4
 80023ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023f2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80023f4:	4b82      	ldr	r3, [pc, #520]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80023fe:	4b80      	ldr	r3, [pc, #512]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002402:	08db      	lsrs	r3, r3, #3
 8002404:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	ee07 3a90 	vmov	s15, r3
 8002412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002416:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80e1 	beq.w	80025e4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2b02      	cmp	r3, #2
 8002426:	f000 8083 	beq.w	8002530 <HAL_RCC_GetSysClockFreq+0x204>
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2b02      	cmp	r3, #2
 800242e:	f200 80a1 	bhi.w	8002574 <HAL_RCC_GetSysClockFreq+0x248>
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_RCC_GetSysClockFreq+0x114>
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d056      	beq.n	80024ec <HAL_RCC_GetSysClockFreq+0x1c0>
 800243e:	e099      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002440:	4b6f      	ldr	r3, [pc, #444]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0320 	and.w	r3, r3, #32
 8002448:	2b00      	cmp	r3, #0
 800244a:	d02d      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800244c:	4b6c      	ldr	r3, [pc, #432]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	4a6b      	ldr	r2, [pc, #428]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002458:	fa22 f303 	lsr.w	r3, r2, r3
 800245c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	ee07 3a90 	vmov	s15, r3
 8002464:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	ee07 3a90 	vmov	s15, r3
 800246e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002476:	4b62      	ldr	r3, [pc, #392]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002486:	ed97 6a02 	vldr	s12, [r7, #8]
 800248a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2e4>
 800248e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800249a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800249e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80024a6:	e087      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002614 <HAL_RCC_GetSysClockFreq+0x2e8>
 80024b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ba:	4b51      	ldr	r3, [pc, #324]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80024ce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80024ea:	e065      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	ee07 3a90 	vmov	s15, r3
 80024f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002618 <HAL_RCC_GetSysClockFreq+0x2ec>
 80024fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024fe:	4b40      	ldr	r3, [pc, #256]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002506:	ee07 3a90 	vmov	s15, r3
 800250a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800250e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002512:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800251a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800251e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800252a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800252e:	e043      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800261c <HAL_RCC_GetSysClockFreq+0x2f0>
 800253e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002542:	4b2f      	ldr	r3, [pc, #188]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002552:	ed97 6a02 	vldr	s12, [r7, #8]
 8002556:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2e4>
 800255a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800255e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800256a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002572:	e021      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	ee07 3a90 	vmov	s15, r3
 800257a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800257e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002618 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258e:	ee07 3a90 	vmov	s15, r3
 8002592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002596:	ed97 6a02 	vldr	s12, [r7, #8]
 800259a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2e4>
 800259e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025bc:	0a5b      	lsrs	r3, r3, #9
 80025be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025c2:	3301      	adds	r3, #1
 80025c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	ee07 3a90 	vmov	s15, r3
 80025cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80025d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025dc:	ee17 3a90 	vmov	r3, s15
 80025e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80025e2:	e005      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61bb      	str	r3, [r7, #24]
      break;
 80025e8:	e002      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80025ea:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025ec:	61bb      	str	r3, [r7, #24]
      break;
 80025ee:	bf00      	nop
  }

  return sysclockfreq;
 80025f0:	69bb      	ldr	r3, [r7, #24]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3724      	adds	r7, #36	@ 0x24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	58024400 	.word	0x58024400
 8002604:	03d09000 	.word	0x03d09000
 8002608:	003d0900 	.word	0x003d0900
 800260c:	017d7840 	.word	0x017d7840
 8002610:	46000000 	.word	0x46000000
 8002614:	4c742400 	.word	0x4c742400
 8002618:	4a742400 	.word	0x4a742400
 800261c:	4bbebc20 	.word	0x4bbebc20

08002620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002626:	f7ff fe81 	bl	800232c <HAL_RCC_GetSysClockFreq>
 800262a:	4602      	mov	r2, r0
 800262c:	4b10      	ldr	r3, [pc, #64]	@ (8002670 <HAL_RCC_GetHCLKFreq+0x50>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	490f      	ldr	r1, [pc, #60]	@ (8002674 <HAL_RCC_GetHCLKFreq+0x54>)
 8002638:	5ccb      	ldrb	r3, [r1, r3]
 800263a:	f003 031f 	and.w	r3, r3, #31
 800263e:	fa22 f303 	lsr.w	r3, r2, r3
 8002642:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002644:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <HAL_RCC_GetHCLKFreq+0x50>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	4a09      	ldr	r2, [pc, #36]	@ (8002674 <HAL_RCC_GetHCLKFreq+0x54>)
 800264e:	5cd3      	ldrb	r3, [r2, r3]
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	fa22 f303 	lsr.w	r3, r2, r3
 800265a:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_RCC_GetHCLKFreq+0x58>)
 800265c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800265e:	4a07      	ldr	r2, [pc, #28]	@ (800267c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002664:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <HAL_RCC_GetHCLKFreq+0x58>)
 8002666:	681b      	ldr	r3, [r3, #0]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	58024400 	.word	0x58024400
 8002674:	080071fc 	.word	0x080071fc
 8002678:	24000004 	.word	0x24000004
 800267c:	24000000 	.word	0x24000000

08002680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002684:	f7ff ffcc 	bl	8002620 <HAL_RCC_GetHCLKFreq>
 8002688:	4602      	mov	r2, r0
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	091b      	lsrs	r3, r3, #4
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	4904      	ldr	r1, [pc, #16]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002696:	5ccb      	ldrb	r3, [r1, r3]
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	58024400 	.word	0x58024400
 80026a8:	080071fc 	.word	0x080071fc

080026ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	223f      	movs	r2, #63	@ 0x3f
 80026ba:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	f003 0207 	and.w	r2, r3, #7
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80026c8:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80026d4:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	f003 020f 	and.w	r2, r3, #15
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80026e0:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80026ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_RCC_GetClockConfig+0x7c>)
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002710:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_RCC_GetClockConfig+0x80>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 020f 	and.w	r2, r3, #15
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	601a      	str	r2, [r3, #0]
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	58024400 	.word	0x58024400
 800272c:	52002000 	.word	0x52002000

08002730 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002734:	b0ca      	sub	sp, #296	@ 0x128
 8002736:	af00      	add	r7, sp, #0
 8002738:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800273c:	2300      	movs	r3, #0
 800273e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002742:	2300      	movs	r3, #0
 8002744:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002754:	2500      	movs	r5, #0
 8002756:	ea54 0305 	orrs.w	r3, r4, r5
 800275a:	d049      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800275c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002760:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002762:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002766:	d02f      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002768:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800276c:	d828      	bhi.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800276e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002772:	d01a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002774:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002778:	d822      	bhi.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800277e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002782:	d007      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002784:	e01c      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002786:	4bb8      	ldr	r3, [pc, #736]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	4ab7      	ldr	r2, [pc, #732]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800278c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002792:	e01a      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002798:	3308      	adds	r3, #8
 800279a:	2102      	movs	r1, #2
 800279c:	4618      	mov	r0, r3
 800279e:	f001 f9d1 	bl	8003b44 <RCCEx_PLL2_Config>
 80027a2:	4603      	mov	r3, r0
 80027a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027a8:	e00f      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80027aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027ae:	3328      	adds	r3, #40	@ 0x28
 80027b0:	2102      	movs	r1, #2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f001 fa78 	bl	8003ca8 <RCCEx_PLL3_Config>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027be:	e004      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80027c6:	e000      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80027c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10a      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80027d2:	4ba5      	ldr	r3, [pc, #660]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80027da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027e0:	4aa1      	ldr	r2, [pc, #644]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027e2:	430b      	orrs	r3, r1
 80027e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80027e6:	e003      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80027f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80027fc:	f04f 0900 	mov.w	r9, #0
 8002800:	ea58 0309 	orrs.w	r3, r8, r9
 8002804:	d047      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800280a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280c:	2b04      	cmp	r3, #4
 800280e:	d82a      	bhi.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002810:	a201      	add	r2, pc, #4	@ (adr r2, 8002818 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	0800282d 	.word	0x0800282d
 800281c:	0800283b 	.word	0x0800283b
 8002820:	08002851 	.word	0x08002851
 8002824:	0800286f 	.word	0x0800286f
 8002828:	0800286f 	.word	0x0800286f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800282c:	4b8e      	ldr	r3, [pc, #568]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800282e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002830:	4a8d      	ldr	r2, [pc, #564]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002836:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002838:	e01a      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800283a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800283e:	3308      	adds	r3, #8
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f001 f97e 	bl	8003b44 <RCCEx_PLL2_Config>
 8002848:	4603      	mov	r3, r0
 800284a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800284e:	e00f      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002854:	3328      	adds	r3, #40	@ 0x28
 8002856:	2100      	movs	r1, #0
 8002858:	4618      	mov	r0, r3
 800285a:	f001 fa25 	bl	8003ca8 <RCCEx_PLL3_Config>
 800285e:	4603      	mov	r3, r0
 8002860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002864:	e004      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800286c:	e000      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800286e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10a      	bne.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002878:	4b7b      	ldr	r3, [pc, #492]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800287a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800287c:	f023 0107 	bic.w	r1, r3, #7
 8002880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002886:	4a78      	ldr	r2, [pc, #480]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002888:	430b      	orrs	r3, r1
 800288a:	6513      	str	r3, [r2, #80]	@ 0x50
 800288c:	e003      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800288e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80028a2:	f04f 0b00 	mov.w	fp, #0
 80028a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80028aa:	d04c      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80028ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028b6:	d030      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80028b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028bc:	d829      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028be:	2bc0      	cmp	r3, #192	@ 0xc0
 80028c0:	d02d      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80028c4:	d825      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028c6:	2b80      	cmp	r3, #128	@ 0x80
 80028c8:	d018      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80028ca:	2b80      	cmp	r3, #128	@ 0x80
 80028cc:	d821      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80028d2:	2b40      	cmp	r3, #64	@ 0x40
 80028d4:	d007      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80028d6:	e01c      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028d8:	4b63      	ldr	r3, [pc, #396]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028dc:	4a62      	ldr	r2, [pc, #392]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028e4:	e01c      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028ea:	3308      	adds	r3, #8
 80028ec:	2100      	movs	r1, #0
 80028ee:	4618      	mov	r0, r3
 80028f0:	f001 f928 	bl	8003b44 <RCCEx_PLL2_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028fa:	e011      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002900:	3328      	adds	r3, #40	@ 0x28
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f001 f9cf 	bl	8003ca8 <RCCEx_PLL3_Config>
 800290a:	4603      	mov	r3, r0
 800290c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002910:	e006      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002918:	e002      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800291a:	bf00      	nop
 800291c:	e000      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800291e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002920:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10a      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002928:	4b4f      	ldr	r3, [pc, #316]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800292a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002936:	4a4c      	ldr	r2, [pc, #304]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002938:	430b      	orrs	r3, r1
 800293a:	6513      	str	r3, [r2, #80]	@ 0x50
 800293c:	e003      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800293e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002952:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002956:	2300      	movs	r3, #0
 8002958:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800295c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002960:	460b      	mov	r3, r1
 8002962:	4313      	orrs	r3, r2
 8002964:	d053      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800296a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800296e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002972:	d035      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002974:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002978:	d82e      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800297a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800297e:	d031      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002980:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002984:	d828      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002986:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800298a:	d01a      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800298c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002990:	d822      	bhi.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002996:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800299a:	d007      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800299c:	e01c      	b.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800299e:	4b32      	ldr	r3, [pc, #200]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a2:	4a31      	ldr	r2, [pc, #196]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029aa:	e01c      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029b0:	3308      	adds	r3, #8
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f001 f8c5 	bl	8003b44 <RCCEx_PLL2_Config>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80029c0:	e011      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029c6:	3328      	adds	r3, #40	@ 0x28
 80029c8:	2100      	movs	r1, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f001 f96c 	bl	8003ca8 <RCCEx_PLL3_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029d6:	e006      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029de:	e002      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029e0:	bf00      	nop
 80029e2:	e000      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10b      	bne.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80029ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80029f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80029fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002a68 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a00:	430b      	orrs	r3, r1
 8002a02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a04:	e003      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a16:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002a1a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002a24:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	d056      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002a36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a3a:	d038      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002a3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a40:	d831      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a46:	d034      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002a48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a4c:	d82b      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a52:	d01d      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002a54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a58:	d825      	bhi.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d006      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002a5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002a64:	e01f      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a66:	bf00      	nop
 8002a68:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a6c:	4ba2      	ldr	r3, [pc, #648]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a70:	4aa1      	ldr	r2, [pc, #644]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a78:	e01c      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a7e:	3308      	adds	r3, #8
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f001 f85e 	bl	8003b44 <RCCEx_PLL2_Config>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002a8e:	e011      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a94:	3328      	adds	r3, #40	@ 0x28
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f001 f905 	bl	8003ca8 <RCCEx_PLL3_Config>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002aa4:	e006      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002aac:	e002      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002aae:	bf00      	nop
 8002ab0:	e000      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10b      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002abc:	4b8e      	ldr	r3, [pc, #568]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ac8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002acc:	4a8a      	ldr	r2, [pc, #552]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ace:	430b      	orrs	r3, r1
 8002ad0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ad2:	e003      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ad8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002ae8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002aec:	2300      	movs	r3, #0
 8002aee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002af2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002af6:	460b      	mov	r3, r1
 8002af8:	4313      	orrs	r3, r2
 8002afa:	d03a      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b02:	2b30      	cmp	r3, #48	@ 0x30
 8002b04:	d01f      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002b06:	2b30      	cmp	r3, #48	@ 0x30
 8002b08:	d819      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b0a:	2b20      	cmp	r3, #32
 8002b0c:	d00c      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d815      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d019      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002b16:	2b10      	cmp	r3, #16
 8002b18:	d111      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b1a:	4b77      	ldr	r3, [pc, #476]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1e:	4a76      	ldr	r2, [pc, #472]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b26:	e011      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b2c:	3308      	adds	r3, #8
 8002b2e:	2102      	movs	r1, #2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 f807 	bl	8003b44 <RCCEx_PLL2_Config>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b3c:	e006      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b44:	e002      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b46:	bf00      	nop
 8002b48:	e000      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10a      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b54:	4b68      	ldr	r3, [pc, #416]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b58:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b62:	4a65      	ldr	r2, [pc, #404]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b68:	e003      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002b7e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002b82:	2300      	movs	r3, #0
 8002b84:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002b88:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	d051      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b9c:	d035      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002b9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ba2:	d82e      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ba4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ba8:	d031      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002baa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002bae:	d828      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bb4:	d01a      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002bb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bba:	d822      	bhi.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002bc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bc4:	d007      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002bc6:	e01c      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bcc:	4a4a      	ldr	r2, [pc, #296]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bd4:	e01c      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bda:	3308      	adds	r3, #8
 8002bdc:	2100      	movs	r1, #0
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 ffb0 	bl	8003b44 <RCCEx_PLL2_Config>
 8002be4:	4603      	mov	r3, r0
 8002be6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bea:	e011      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf0:	3328      	adds	r3, #40	@ 0x28
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f001 f857 	bl	8003ca8 <RCCEx_PLL3_Config>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c00:	e006      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c08:	e002      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002c18:	4b37      	ldr	r3, [pc, #220]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c26:	4a34      	ldr	r2, [pc, #208]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c2c:	e003      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002c42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002c4c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002c50:	460b      	mov	r3, r1
 8002c52:	4313      	orrs	r3, r2
 8002c54:	d056      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c60:	d033      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002c62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c66:	d82c      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c68:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c6c:	d02f      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002c6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c72:	d826      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c74:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c78:	d02b      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002c7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c7e:	d820      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c84:	d012      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002c86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c8a:	d81a      	bhi.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d022      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c94:	d115      	bne.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 ff50 	bl	8003b44 <RCCEx_PLL2_Config>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002caa:	e015      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cb0:	3328      	adds	r3, #40	@ 0x28
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f000 fff7 	bl	8003ca8 <RCCEx_PLL3_Config>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002cc0:	e00a      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cc8:	e006      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cca:	bf00      	nop
 8002ccc:	e004      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cce:	bf00      	nop
 8002cd0:	e002      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cd2:	bf00      	nop
 8002cd4:	e000      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10d      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ce0:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ce4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cee:	4a02      	ldr	r2, [pc, #8]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cf4:	e006      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002cf6:	bf00      	nop
 8002cf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002d10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d1a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4313      	orrs	r3, r2
 8002d22:	d055      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d30:	d033      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002d32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d36:	d82c      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d3c:	d02f      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d42:	d826      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d48:	d02b      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002d4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d4e:	d820      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d54:	d012      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d5a:	d81a      	bhi.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d022      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002d60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d64:	d115      	bne.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 fee8 	bl	8003b44 <RCCEx_PLL2_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d7a:	e015      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d80:	3328      	adds	r3, #40	@ 0x28
 8002d82:	2101      	movs	r1, #1
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 ff8f 	bl	8003ca8 <RCCEx_PLL3_Config>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d90:	e00a      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d98:	e006      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d9a:	bf00      	nop
 8002d9c:	e004      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d9e:	bf00      	nop
 8002da0:	e002      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002da2:	bf00      	nop
 8002da4:	e000      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10b      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002db0:	4ba3      	ldr	r3, [pc, #652]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002dc0:	4a9f      	ldr	r2, [pc, #636]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dc6:	e003      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002de0:	2300      	movs	r3, #0
 8002de2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002dea:	460b      	mov	r3, r1
 8002dec:	4313      	orrs	r3, r2
 8002dee:	d037      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dfa:	d00e      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e00:	d816      	bhi.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d018      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002e06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e0a:	d111      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e0c:	4b8c      	ldr	r3, [pc, #560]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e10:	4a8b      	ldr	r2, [pc, #556]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e18:	e00f      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e1e:	3308      	adds	r3, #8
 8002e20:	2101      	movs	r1, #1
 8002e22:	4618      	mov	r0, r3
 8002e24:	f000 fe8e 	bl	8003b44 <RCCEx_PLL2_Config>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e2e:	e004      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e36:	e000      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10a      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e42:	4b7f      	ldr	r3, [pc, #508]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e46:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e50:	4a7b      	ldr	r2, [pc, #492]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e52:	430b      	orrs	r3, r1
 8002e54:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e56:	e003      	b.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e68:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e70:	2300      	movs	r3, #0
 8002e72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002e76:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	d039      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d81c      	bhi.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e90 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e90:	08002ecd 	.word	0x08002ecd
 8002e94:	08002ea1 	.word	0x08002ea1
 8002e98:	08002eaf 	.word	0x08002eaf
 8002e9c:	08002ecd 	.word	0x08002ecd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ea0:	4b67      	ldr	r3, [pc, #412]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea4:	4a66      	ldr	r2, [pc, #408]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002eac:	e00f      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb2:	3308      	adds	r3, #8
 8002eb4:	2102      	movs	r1, #2
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 fe44 	bl	8003b44 <RCCEx_PLL2_Config>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ec2:	e004      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002eca:	e000      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002ed6:	4b5a      	ldr	r3, [pc, #360]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eda:	f023 0103 	bic.w	r1, r3, #3
 8002ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee4:	4a56      	ldr	r2, [pc, #344]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eea:	e003      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002f00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f04:	2300      	movs	r3, #0
 8002f06:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002f0a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f000 809f 	beq.w	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f16:	4b4b      	ldr	r3, [pc, #300]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f22:	f7fd fd8d 	bl	8000a40 <HAL_GetTick>
 8002f26:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fd fd88 	bl	8000a40 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b64      	cmp	r3, #100	@ 0x64
 8002f3a:	d903      	bls.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f42:	e005      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f44:	4b3f      	ldr	r3, [pc, #252]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d0ed      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002f50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d179      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002f58:	4b39      	ldr	r3, [pc, #228]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f5a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f64:	4053      	eors	r3, r2
 8002f66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d015      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f6e:	4b34      	ldr	r3, [pc, #208]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f76:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f7a:	4b31      	ldr	r3, [pc, #196]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f7e:	4a30      	ldr	r2, [pc, #192]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f84:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f86:	4b2e      	ldr	r3, [pc, #184]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8a:	4a2d      	ldr	r2, [pc, #180]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f90:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002f92:	4a2b      	ldr	r2, [pc, #172]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f94:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f98:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fa6:	d118      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa8:	f7fd fd4a 	bl	8000a40 <HAL_GetTick>
 8002fac:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fb0:	e00d      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb2:	f7fd fd45 	bl	8000a40 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fbc:	1ad2      	subs	r2, r2, r3
 8002fbe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d903      	bls.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002fcc:	e005      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fce:	4b1c      	ldr	r3, [pc, #112]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0eb      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d129      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fe6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ff2:	d10e      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002ff4:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003004:	091a      	lsrs	r2, r3, #4
 8003006:	4b10      	ldr	r3, [pc, #64]	@ (8003048 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003008:	4013      	ands	r3, r2
 800300a:	4a0d      	ldr	r2, [pc, #52]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800300c:	430b      	orrs	r3, r1
 800300e:	6113      	str	r3, [r2, #16]
 8003010:	e005      	b.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003012:	4b0b      	ldr	r3, [pc, #44]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	4a0a      	ldr	r2, [pc, #40]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003018:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800301c:	6113      	str	r3, [r2, #16]
 800301e:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003020:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003026:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800302a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302e:	4a04      	ldr	r2, [pc, #16]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003030:	430b      	orrs	r3, r1
 8003032:	6713      	str	r3, [r2, #112]	@ 0x70
 8003034:	e00e      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800303a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800303e:	e009      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003040:	58024400 	.word	0x58024400
 8003044:	58024800 	.word	0x58024800
 8003048:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800304c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003050:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f002 0301 	and.w	r3, r2, #1
 8003060:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800306a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800306e:	460b      	mov	r3, r1
 8003070:	4313      	orrs	r3, r2
 8003072:	f000 8089 	beq.w	8003188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800307a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800307c:	2b28      	cmp	r3, #40	@ 0x28
 800307e:	d86b      	bhi.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003080:	a201      	add	r2, pc, #4	@ (adr r2, 8003088 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003086:	bf00      	nop
 8003088:	08003161 	.word	0x08003161
 800308c:	08003159 	.word	0x08003159
 8003090:	08003159 	.word	0x08003159
 8003094:	08003159 	.word	0x08003159
 8003098:	08003159 	.word	0x08003159
 800309c:	08003159 	.word	0x08003159
 80030a0:	08003159 	.word	0x08003159
 80030a4:	08003159 	.word	0x08003159
 80030a8:	0800312d 	.word	0x0800312d
 80030ac:	08003159 	.word	0x08003159
 80030b0:	08003159 	.word	0x08003159
 80030b4:	08003159 	.word	0x08003159
 80030b8:	08003159 	.word	0x08003159
 80030bc:	08003159 	.word	0x08003159
 80030c0:	08003159 	.word	0x08003159
 80030c4:	08003159 	.word	0x08003159
 80030c8:	08003143 	.word	0x08003143
 80030cc:	08003159 	.word	0x08003159
 80030d0:	08003159 	.word	0x08003159
 80030d4:	08003159 	.word	0x08003159
 80030d8:	08003159 	.word	0x08003159
 80030dc:	08003159 	.word	0x08003159
 80030e0:	08003159 	.word	0x08003159
 80030e4:	08003159 	.word	0x08003159
 80030e8:	08003161 	.word	0x08003161
 80030ec:	08003159 	.word	0x08003159
 80030f0:	08003159 	.word	0x08003159
 80030f4:	08003159 	.word	0x08003159
 80030f8:	08003159 	.word	0x08003159
 80030fc:	08003159 	.word	0x08003159
 8003100:	08003159 	.word	0x08003159
 8003104:	08003159 	.word	0x08003159
 8003108:	08003161 	.word	0x08003161
 800310c:	08003159 	.word	0x08003159
 8003110:	08003159 	.word	0x08003159
 8003114:	08003159 	.word	0x08003159
 8003118:	08003159 	.word	0x08003159
 800311c:	08003159 	.word	0x08003159
 8003120:	08003159 	.word	0x08003159
 8003124:	08003159 	.word	0x08003159
 8003128:	08003161 	.word	0x08003161
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800312c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003130:	3308      	adds	r3, #8
 8003132:	2101      	movs	r1, #1
 8003134:	4618      	mov	r0, r3
 8003136:	f000 fd05 	bl	8003b44 <RCCEx_PLL2_Config>
 800313a:	4603      	mov	r3, r0
 800313c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003140:	e00f      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003146:	3328      	adds	r3, #40	@ 0x28
 8003148:	2101      	movs	r1, #1
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fdac 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003156:	e004      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800315e:	e000      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10a      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800316a:	4bbf      	ldr	r3, [pc, #764]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800316c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003176:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003178:	4abb      	ldr	r2, [pc, #748]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800317a:	430b      	orrs	r3, r1
 800317c:	6553      	str	r3, [r2, #84]	@ 0x54
 800317e:	e003      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	f002 0302 	and.w	r3, r2, #2
 8003194:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003198:	2300      	movs	r3, #0
 800319a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800319e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80031a2:	460b      	mov	r3, r1
 80031a4:	4313      	orrs	r3, r2
 80031a6:	d041      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d824      	bhi.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80031b2:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	08003205 	.word	0x08003205
 80031bc:	080031d1 	.word	0x080031d1
 80031c0:	080031e7 	.word	0x080031e7
 80031c4:	08003205 	.word	0x08003205
 80031c8:	08003205 	.word	0x08003205
 80031cc:	08003205 	.word	0x08003205
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d4:	3308      	adds	r3, #8
 80031d6:	2101      	movs	r1, #1
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 fcb3 	bl	8003b44 <RCCEx_PLL2_Config>
 80031de:	4603      	mov	r3, r0
 80031e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031e4:	e00f      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ea:	3328      	adds	r3, #40	@ 0x28
 80031ec:	2101      	movs	r1, #1
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fd5a 	bl	8003ca8 <RCCEx_PLL3_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031fa:	e004      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003202:	e000      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10a      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800320e:	4b96      	ldr	r3, [pc, #600]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003212:	f023 0107 	bic.w	r1, r3, #7
 8003216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800321a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800321c:	4a92      	ldr	r2, [pc, #584]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800321e:	430b      	orrs	r3, r1
 8003220:	6553      	str	r3, [r2, #84]	@ 0x54
 8003222:	e003      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003224:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003228:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800322c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003234:	f002 0304 	and.w	r3, r2, #4
 8003238:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800323c:	2300      	movs	r3, #0
 800323e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003242:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003246:	460b      	mov	r3, r1
 8003248:	4313      	orrs	r3, r2
 800324a:	d044      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003254:	2b05      	cmp	r3, #5
 8003256:	d825      	bhi.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003258:	a201      	add	r2, pc, #4	@ (adr r2, 8003260 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325e:	bf00      	nop
 8003260:	080032ad 	.word	0x080032ad
 8003264:	08003279 	.word	0x08003279
 8003268:	0800328f 	.word	0x0800328f
 800326c:	080032ad 	.word	0x080032ad
 8003270:	080032ad 	.word	0x080032ad
 8003274:	080032ad 	.word	0x080032ad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327c:	3308      	adds	r3, #8
 800327e:	2101      	movs	r1, #1
 8003280:	4618      	mov	r0, r3
 8003282:	f000 fc5f 	bl	8003b44 <RCCEx_PLL2_Config>
 8003286:	4603      	mov	r3, r0
 8003288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800328c:	e00f      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800328e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003292:	3328      	adds	r3, #40	@ 0x28
 8003294:	2101      	movs	r1, #1
 8003296:	4618      	mov	r0, r3
 8003298:	f000 fd06 	bl	8003ca8 <RCCEx_PLL3_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80032a2:	e004      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80032ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032b6:	4b6c      	ldr	r3, [pc, #432]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ba:	f023 0107 	bic.w	r1, r3, #7
 80032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032c6:	4a68      	ldr	r2, [pc, #416]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80032cc:	e003      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032de:	f002 0320 	and.w	r3, r2, #32
 80032e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032e6:	2300      	movs	r3, #0
 80032e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80032ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032f0:	460b      	mov	r3, r1
 80032f2:	4313      	orrs	r3, r2
 80032f4:	d055      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80032f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003302:	d033      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003308:	d82c      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800330e:	d02f      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003314:	d826      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003316:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800331a:	d02b      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800331c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003320:	d820      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003322:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003326:	d012      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800332c:	d81a      	bhi.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800332e:	2b00      	cmp	r3, #0
 8003330:	d022      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003332:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003336:	d115      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800333c:	3308      	adds	r3, #8
 800333e:	2100      	movs	r1, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f000 fbff 	bl	8003b44 <RCCEx_PLL2_Config>
 8003346:	4603      	mov	r3, r0
 8003348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800334c:	e015      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800334e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003352:	3328      	adds	r3, #40	@ 0x28
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f000 fca6 	bl	8003ca8 <RCCEx_PLL3_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003362:	e00a      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800336a:	e006      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800336c:	bf00      	nop
 800336e:	e004      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003370:	bf00      	nop
 8003372:	e002      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003374:	bf00      	nop
 8003376:	e000      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800337a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10b      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003382:	4b39      	ldr	r3, [pc, #228]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003386:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800338a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003392:	4a35      	ldr	r2, [pc, #212]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003394:	430b      	orrs	r3, r1
 8003396:	6553      	str	r3, [r2, #84]	@ 0x54
 8003398:	e003      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800339e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80033a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80033ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033b2:	2300      	movs	r3, #0
 80033b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80033b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80033bc:	460b      	mov	r3, r1
 80033be:	4313      	orrs	r3, r2
 80033c0:	d058      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033ca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80033ce:	d033      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80033d0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80033d4:	d82c      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033da:	d02f      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80033dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e0:	d826      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033e6:	d02b      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80033e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033ec:	d820      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033f2:	d012      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80033f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033f8:	d81a      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d022      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80033fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003402:	d115      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003408:	3308      	adds	r3, #8
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fb99 	bl	8003b44 <RCCEx_PLL2_Config>
 8003412:	4603      	mov	r3, r0
 8003414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003418:	e015      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341e:	3328      	adds	r3, #40	@ 0x28
 8003420:	2102      	movs	r1, #2
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fc40 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003428:	4603      	mov	r3, r0
 800342a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800342e:	e00a      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003436:	e006      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003438:	bf00      	nop
 800343a:	e004      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800343c:	bf00      	nop
 800343e:	e002      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003440:	bf00      	nop
 8003442:	e000      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10e      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800344e:	4b06      	ldr	r3, [pc, #24]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003452:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800345a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800345e:	4a02      	ldr	r2, [pc, #8]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003460:	430b      	orrs	r3, r1
 8003462:	6593      	str	r3, [r2, #88]	@ 0x58
 8003464:	e006      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003466:	bf00      	nop
 8003468:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003470:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003484:	2300      	movs	r3, #0
 8003486:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800348a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800348e:	460b      	mov	r3, r1
 8003490:	4313      	orrs	r3, r2
 8003492:	d055      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003498:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800349c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80034a0:	d033      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80034a2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80034a6:	d82c      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034ac:	d02f      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80034ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034b2:	d826      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034b4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80034b8:	d02b      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80034ba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80034be:	d820      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034c4:	d012      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80034c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034ca:	d81a      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d022      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80034d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034d4:	d115      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034da:	3308      	adds	r3, #8
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 fb30 	bl	8003b44 <RCCEx_PLL2_Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80034ea:	e015      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f0:	3328      	adds	r3, #40	@ 0x28
 80034f2:	2102      	movs	r1, #2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 fbd7 	bl	8003ca8 <RCCEx_PLL3_Config>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003500:	e00a      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003508:	e006      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800350a:	bf00      	nop
 800350c:	e004      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800350e:	bf00      	nop
 8003510:	e002      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003512:	bf00      	nop
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003516:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10b      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003520:	4ba1      	ldr	r3, [pc, #644]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003524:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003530:	4a9d      	ldr	r2, [pc, #628]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003532:	430b      	orrs	r3, r1
 8003534:	6593      	str	r3, [r2, #88]	@ 0x58
 8003536:	e003      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800353c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f002 0308 	and.w	r3, r2, #8
 800354c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003556:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800355a:	460b      	mov	r3, r1
 800355c:	4313      	orrs	r3, r2
 800355e:	d01e      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003564:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800356c:	d10c      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800356e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003572:	3328      	adds	r3, #40	@ 0x28
 8003574:	2102      	movs	r1, #2
 8003576:	4618      	mov	r0, r3
 8003578:	f000 fb96 	bl	8003ca8 <RCCEx_PLL3_Config>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003588:	4b87      	ldr	r3, [pc, #540]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003598:	4a83      	ldr	r2, [pc, #524]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800359a:	430b      	orrs	r3, r1
 800359c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a6:	f002 0310 	and.w	r3, r2, #16
 80035aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035ae:	2300      	movs	r3, #0
 80035b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80035b4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80035b8:	460b      	mov	r3, r1
 80035ba:	4313      	orrs	r3, r2
 80035bc:	d01e      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ca:	d10c      	bne.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d0:	3328      	adds	r3, #40	@ 0x28
 80035d2:	2102      	movs	r1, #2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fb67 	bl	8003ca8 <RCCEx_PLL3_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035e6:	4b70      	ldr	r3, [pc, #448]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035f6:	4a6c      	ldr	r2, [pc, #432]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035f8:	430b      	orrs	r3, r1
 80035fa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003604:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003608:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800360c:	2300      	movs	r3, #0
 800360e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003612:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003616:	460b      	mov	r3, r1
 8003618:	4313      	orrs	r3, r2
 800361a:	d03e      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800361c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003620:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003628:	d022      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800362a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800362e:	d81b      	bhi.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003638:	d00b      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800363a:	e015      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800363c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003640:	3308      	adds	r3, #8
 8003642:	2100      	movs	r1, #0
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fa7d 	bl	8003b44 <RCCEx_PLL2_Config>
 800364a:	4603      	mov	r3, r0
 800364c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003650:	e00f      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003656:	3328      	adds	r3, #40	@ 0x28
 8003658:	2102      	movs	r1, #2
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fb24 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003660:	4603      	mov	r3, r0
 8003662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003666:	e004      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800366e:	e000      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10b      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800367a:	4b4b      	ldr	r3, [pc, #300]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800367c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800368a:	4a47      	ldr	r2, [pc, #284]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800368c:	430b      	orrs	r3, r1
 800368e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003690:	e003      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003696:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800369a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80036a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80036a8:	2300      	movs	r3, #0
 80036aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80036ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80036b0:	460b      	mov	r3, r1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	d03b      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80036b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036c2:	d01f      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80036c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036c8:	d818      	bhi.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80036ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036ce:	d003      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80036d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036d4:	d007      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80036d6:	e011      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d8:	4b33      	ldr	r3, [pc, #204]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	4a32      	ldr	r2, [pc, #200]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80036e4:	e00f      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ea:	3328      	adds	r3, #40	@ 0x28
 80036ec:	2101      	movs	r1, #1
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fada 	bl	8003ca8 <RCCEx_PLL3_Config>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80036fa:	e004      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003702:	e000      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10b      	bne.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800370e:	4b26      	ldr	r3, [pc, #152]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003712:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371e:	4a22      	ldr	r2, [pc, #136]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003720:	430b      	orrs	r3, r1
 8003722:	6553      	str	r3, [r2, #84]	@ 0x54
 8003724:	e003      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800372a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800373a:	673b      	str	r3, [r7, #112]	@ 0x70
 800373c:	2300      	movs	r3, #0
 800373e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003740:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003744:	460b      	mov	r3, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	d034      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800374a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003758:	d007      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800375a:	e011      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800375c:	4b12      	ldr	r3, [pc, #72]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	4a11      	ldr	r2, [pc, #68]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003768:	e00e      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800376a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376e:	3308      	adds	r3, #8
 8003770:	2102      	movs	r1, #2
 8003772:	4618      	mov	r0, r3
 8003774:	f000 f9e6 	bl	8003b44 <RCCEx_PLL2_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800377e:	e003      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10d      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003794:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800379e:	4a02      	ldr	r2, [pc, #8]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037a0:	430b      	orrs	r3, r1
 80037a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80037c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037c2:	2300      	movs	r3, #0
 80037c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80037ca:	460b      	mov	r3, r1
 80037cc:	4313      	orrs	r3, r2
 80037ce:	d00c      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80037d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d4:	3328      	adds	r3, #40	@ 0x28
 80037d6:	2102      	movs	r1, #2
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fa65 	bl	8003ca8 <RCCEx_PLL3_Config>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80037ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80037f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80037f8:	2300      	movs	r3, #0
 80037fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80037fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003800:	460b      	mov	r3, r1
 8003802:	4313      	orrs	r3, r2
 8003804:	d038      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800380e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003812:	d018      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003814:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003818:	d811      	bhi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800381a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800381e:	d014      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003824:	d80b      	bhi.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003826:	2b00      	cmp	r3, #0
 8003828:	d011      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800382a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800382e:	d106      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003830:	4bc3      	ldr	r3, [pc, #780]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	4ac2      	ldr	r2, [pc, #776]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800383a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800383c:	e008      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003844:	e004      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003846:	bf00      	nop
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800384a:	bf00      	nop
 800384c:	e000      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800384e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003858:	4bb9      	ldr	r3, [pc, #740]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800385a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003868:	4ab5      	ldr	r2, [pc, #724]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800386a:	430b      	orrs	r3, r1
 800386c:	6553      	str	r3, [r2, #84]	@ 0x54
 800386e:	e003      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003884:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003886:	2300      	movs	r3, #0
 8003888:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800388a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800388e:	460b      	mov	r3, r1
 8003890:	4313      	orrs	r3, r2
 8003892:	d009      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003894:	4baa      	ldr	r3, [pc, #680]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003898:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800389c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a2:	4aa7      	ldr	r2, [pc, #668]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038a4:	430b      	orrs	r3, r1
 80038a6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80038b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80038b6:	2300      	movs	r3, #0
 80038b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80038ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80038be:	460b      	mov	r3, r1
 80038c0:	4313      	orrs	r3, r2
 80038c2:	d00a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80038c4:	4b9e      	ldr	r3, [pc, #632]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80038cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038d4:	4a9a      	ldr	r2, [pc, #616]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038d6:	430b      	orrs	r3, r1
 80038d8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80038e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038e8:	2300      	movs	r3, #0
 80038ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80038f0:	460b      	mov	r3, r1
 80038f2:	4313      	orrs	r3, r2
 80038f4:	d009      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038f6:	4b92      	ldr	r3, [pc, #584]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038fa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003904:	4a8e      	ldr	r2, [pc, #568]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003906:	430b      	orrs	r3, r1
 8003908:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003916:	643b      	str	r3, [r7, #64]	@ 0x40
 8003918:	2300      	movs	r3, #0
 800391a:	647b      	str	r3, [r7, #68]	@ 0x44
 800391c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003920:	460b      	mov	r3, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003926:	4b86      	ldr	r3, [pc, #536]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	4a85      	ldr	r2, [pc, #532]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800392c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003930:	6113      	str	r3, [r2, #16]
 8003932:	4b83      	ldr	r3, [pc, #524]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003934:	6919      	ldr	r1, [r3, #16]
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800393e:	4a80      	ldr	r2, [pc, #512]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003940:	430b      	orrs	r3, r1
 8003942:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003950:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003952:	2300      	movs	r3, #0
 8003954:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003956:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800395a:	460b      	mov	r3, r1
 800395c:	4313      	orrs	r3, r2
 800395e:	d009      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003960:	4b77      	ldr	r3, [pc, #476]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003964:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396e:	4a74      	ldr	r2, [pc, #464]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003970:	430b      	orrs	r3, r1
 8003972:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003980:	633b      	str	r3, [r7, #48]	@ 0x30
 8003982:	2300      	movs	r3, #0
 8003984:	637b      	str	r3, [r7, #52]	@ 0x34
 8003986:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d00a      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003990:	4b6b      	ldr	r3, [pc, #428]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003994:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039a0:	4a67      	ldr	r2, [pc, #412]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039a2:	430b      	orrs	r3, r1
 80039a4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80039a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ae:	2100      	movs	r1, #0
 80039b0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80039bc:	460b      	mov	r3, r1
 80039be:	4313      	orrs	r3, r2
 80039c0:	d011      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c6:	3308      	adds	r3, #8
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 f8ba 	bl	8003b44 <RCCEx_PLL2_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80039d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ee:	2100      	movs	r1, #0
 80039f0:	6239      	str	r1, [r7, #32]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80039fc:	460b      	mov	r3, r1
 80039fe:	4313      	orrs	r3, r2
 8003a00:	d011      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a06:	3308      	adds	r3, #8
 8003a08:	2101      	movs	r1, #1
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 f89a 	bl	8003b44 <RCCEx_PLL2_Config>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	2100      	movs	r1, #0
 8003a30:	61b9      	str	r1, [r7, #24]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	61fb      	str	r3, [r7, #28]
 8003a38:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	d011      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a46:	3308      	adds	r3, #8
 8003a48:	2102      	movs	r1, #2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 f87a 	bl	8003b44 <RCCEx_PLL2_Config>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	2100      	movs	r1, #0
 8003a70:	6139      	str	r1, [r7, #16]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	d011      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a86:	3328      	adds	r3, #40	@ 0x28
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 f90c 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003a90:	4603      	mov	r3, r0
 8003a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	2100      	movs	r1, #0
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003abc:	460b      	mov	r3, r1
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	d011      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac6:	3328      	adds	r3, #40	@ 0x28
 8003ac8:	2101      	movs	r1, #1
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 f8ec 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aee:	2100      	movs	r1, #0
 8003af0:	6039      	str	r1, [r7, #0]
 8003af2:	f003 0320 	and.w	r3, r3, #32
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003afc:	460b      	mov	r3, r1
 8003afe:	4313      	orrs	r3, r2
 8003b00:	d011      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b06:	3328      	adds	r3, #40	@ 0x28
 8003b08:	2102      	movs	r1, #2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 f8cc 	bl	8003ca8 <RCCEx_PLL3_Config>
 8003b10:	4603      	mov	r3, r0
 8003b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003b26:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b40:	58024400 	.word	0x58024400

08003b44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003b52:	4b53      	ldr	r3, [pc, #332]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d101      	bne.n	8003b62 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e099      	b.n	8003c96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003b62:	4b4f      	ldr	r3, [pc, #316]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a4e      	ldr	r2, [pc, #312]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003b68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b6e:	f7fc ff67 	bl	8000a40 <HAL_GetTick>
 8003b72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b74:	e008      	b.n	8003b88 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003b76:	f7fc ff63 	bl	8000a40 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e086      	b.n	8003c96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b88:	4b45      	ldr	r3, [pc, #276]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f0      	bne.n	8003b76 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003b94:	4b42      	ldr	r3, [pc, #264]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b98:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	031b      	lsls	r3, r3, #12
 8003ba2:	493f      	ldr	r1, [pc, #252]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	3b01      	subs	r3, #1
 8003bae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	025b      	lsls	r3, r3, #9
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	041b      	lsls	r3, r3, #16
 8003bc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	061b      	lsls	r3, r3, #24
 8003bd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003bd8:	4931      	ldr	r1, [pc, #196]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003bde:	4b30      	ldr	r3, [pc, #192]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	492d      	ldr	r1, [pc, #180]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003bf0:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf4:	f023 0220 	bic.w	r2, r3, #32
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	4928      	ldr	r1, [pc, #160]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003c02:	4b27      	ldr	r3, [pc, #156]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c06:	4a26      	ldr	r2, [pc, #152]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c08:	f023 0310 	bic.w	r3, r3, #16
 8003c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c0e:	4b24      	ldr	r3, [pc, #144]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c12:	4b24      	ldr	r3, [pc, #144]	@ (8003ca4 <RCCEx_PLL2_Config+0x160>)
 8003c14:	4013      	ands	r3, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	69d2      	ldr	r2, [r2, #28]
 8003c1a:	00d2      	lsls	r2, r2, #3
 8003c1c:	4920      	ldr	r1, [pc, #128]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003c22:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c28:	f043 0310 	orr.w	r3, r3, #16
 8003c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d106      	bne.n	8003c42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003c34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c38:	4a19      	ldr	r2, [pc, #100]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003c3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003c40:	e00f      	b.n	8003c62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d106      	bne.n	8003c56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003c48:	4b15      	ldr	r3, [pc, #84]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4c:	4a14      	ldr	r2, [pc, #80]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003c54:	e005      	b.n	8003c62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003c56:	4b12      	ldr	r3, [pc, #72]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5a:	4a11      	ldr	r2, [pc, #68]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003c62:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a0e      	ldr	r2, [pc, #56]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c6e:	f7fc fee7 	bl	8000a40 <HAL_GetTick>
 8003c72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c74:	e008      	b.n	8003c88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c76:	f7fc fee3 	bl	8000a40 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d901      	bls.n	8003c88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e006      	b.n	8003c96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <RCCEx_PLL2_Config+0x15c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0f0      	beq.n	8003c76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	58024400 	.word	0x58024400
 8003ca4:	ffff0007 	.word	0xffff0007

08003ca8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003cb6:	4b53      	ldr	r3, [pc, #332]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	f003 0303 	and.w	r3, r3, #3
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d101      	bne.n	8003cc6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e099      	b.n	8003dfa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003cc6:	4b4f      	ldr	r3, [pc, #316]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a4e      	ldr	r2, [pc, #312]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003ccc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd2:	f7fc feb5 	bl	8000a40 <HAL_GetTick>
 8003cd6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003cd8:	e008      	b.n	8003cec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003cda:	f7fc feb1 	bl	8000a40 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e086      	b.n	8003dfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003cec:	4b45      	ldr	r3, [pc, #276]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1f0      	bne.n	8003cda <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003cf8:	4b42      	ldr	r3, [pc, #264]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	051b      	lsls	r3, r3, #20
 8003d06:	493f      	ldr	r1, [pc, #252]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	025b      	lsls	r3, r3, #9
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	431a      	orrs	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	041b      	lsls	r3, r3, #16
 8003d2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	3b01      	subs	r3, #1
 8003d36:	061b      	lsls	r3, r3, #24
 8003d38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003d3c:	4931      	ldr	r1, [pc, #196]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003d42:	4b30      	ldr	r3, [pc, #192]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	492d      	ldr	r1, [pc, #180]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003d54:	4b2b      	ldr	r3, [pc, #172]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	4928      	ldr	r1, [pc, #160]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003d66:	4b27      	ldr	r3, [pc, #156]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6a:	4a26      	ldr	r2, [pc, #152]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003d72:	4b24      	ldr	r3, [pc, #144]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d76:	4b24      	ldr	r3, [pc, #144]	@ (8003e08 <RCCEx_PLL3_Config+0x160>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	69d2      	ldr	r2, [r2, #28]
 8003d7e:	00d2      	lsls	r2, r2, #3
 8003d80:	4920      	ldr	r1, [pc, #128]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003d86:	4b1f      	ldr	r3, [pc, #124]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d106      	bne.n	8003da6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003d98:	4b1a      	ldr	r3, [pc, #104]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	4a19      	ldr	r2, [pc, #100]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003d9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003da2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003da4:	e00f      	b.n	8003dc6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d106      	bne.n	8003dba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003dac:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	4a14      	ldr	r2, [pc, #80]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003db2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003db6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003db8:	e005      	b.n	8003dc6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003dba:	4b12      	ldr	r3, [pc, #72]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbe:	4a11      	ldr	r2, [pc, #68]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a0e      	ldr	r2, [pc, #56]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd2:	f7fc fe35 	bl	8000a40 <HAL_GetTick>
 8003dd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003dd8:	e008      	b.n	8003dec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003dda:	f7fc fe31 	bl	8000a40 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e006      	b.n	8003dfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003dec:	4b05      	ldr	r3, [pc, #20]	@ (8003e04 <RCCEx_PLL3_Config+0x15c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0f0      	beq.n	8003dda <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3710      	adds	r7, #16
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	58024400 	.word	0x58024400
 8003e08:	ffff0007 	.word	0xffff0007

08003e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e049      	b.n	8003eb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d106      	bne.n	8003e38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f841 	bl	8003eba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3304      	adds	r3, #4
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	f000 f9e8 	bl	8004220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d001      	beq.n	8003ee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e054      	b.n	8003f92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68da      	ldr	r2, [r3, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a26      	ldr	r2, [pc, #152]	@ (8003fa0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d022      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f12:	d01d      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a22      	ldr	r2, [pc, #136]	@ (8003fa4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d018      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a21      	ldr	r2, [pc, #132]	@ (8003fa8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d013      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003fac <HAL_TIM_Base_Start_IT+0xdc>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00e      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a1e      	ldr	r2, [pc, #120]	@ (8003fb0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d009      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d004      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x80>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d115      	bne.n	8003f7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	4b19      	ldr	r3, [pc, #100]	@ (8003fbc <HAL_TIM_Base_Start_IT+0xec>)
 8003f58:	4013      	ands	r3, r2
 8003f5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b06      	cmp	r3, #6
 8003f60:	d015      	beq.n	8003f8e <HAL_TIM_Base_Start_IT+0xbe>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f68:	d011      	beq.n	8003f8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0201 	orr.w	r2, r2, #1
 8003f78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f7a:	e008      	b.n	8003f8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0201 	orr.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	e000      	b.n	8003f90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40010000 	.word	0x40010000
 8003fa4:	40000400 	.word	0x40000400
 8003fa8:	40000800 	.word	0x40000800
 8003fac:	40000c00 	.word	0x40000c00
 8003fb0:	40010400 	.word	0x40010400
 8003fb4:	40001800 	.word	0x40001800
 8003fb8:	40014000 	.word	0x40014000
 8003fbc:	00010007 	.word	0x00010007

08003fc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d020      	beq.n	8004024 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d01b      	beq.n	8004024 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f06f 0202 	mvn.w	r2, #2
 8003ff4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f8e9 	bl	80041e2 <HAL_TIM_IC_CaptureCallback>
 8004010:	e005      	b.n	800401e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f8db 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f8ec 	bl	80041f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0304 	and.w	r3, r3, #4
 800402a:	2b00      	cmp	r3, #0
 800402c:	d020      	beq.n	8004070 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01b      	beq.n	8004070 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0204 	mvn.w	r2, #4
 8004040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2202      	movs	r2, #2
 8004046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f8c3 	bl	80041e2 <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f8b5 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f8c6 	bl	80041f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0308 	and.w	r3, r3, #8
 8004076:	2b00      	cmp	r3, #0
 8004078:	d020      	beq.n	80040bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0208 	mvn.w	r2, #8
 800408c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2204      	movs	r2, #4
 8004092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f89d 	bl	80041e2 <HAL_TIM_IC_CaptureCallback>
 80040a8:	e005      	b.n	80040b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f88f 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f8a0 	bl	80041f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0310 	and.w	r3, r3, #16
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d020      	beq.n	8004108 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0310 	and.w	r3, r3, #16
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01b      	beq.n	8004108 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0210 	mvn.w	r2, #16
 80040d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2208      	movs	r2, #8
 80040de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 f877 	bl	80041e2 <HAL_TIM_IC_CaptureCallback>
 80040f4:	e005      	b.n	8004102 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f869 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f87a 	bl	80041f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00c      	beq.n	800412c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d007      	beq.n	800412c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0201 	mvn.w	r2, #1
 8004124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7fc fb46 	bl	80007b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004132:	2b00      	cmp	r3, #0
 8004134:	d104      	bne.n	8004140 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00c      	beq.n	800415a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004146:	2b00      	cmp	r3, #0
 8004148:	d007      	beq.n	800415a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f90d 	bl	8004374 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00c      	beq.n	800417e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416a:	2b00      	cmp	r3, #0
 800416c:	d007      	beq.n	800417e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f905 	bl	8004388 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00c      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d007      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800419a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f834 	bl	800420a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f003 0320 	and.w	r3, r3, #32
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00c      	beq.n	80041c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d007      	beq.n	80041c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f06f 0220 	mvn.w	r2, #32
 80041be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 f8cd 	bl	8004360 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041c6:	bf00      	nop
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b083      	sub	sp, #12
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr

080041e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b083      	sub	sp, #12
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
	...

08004220 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a43      	ldr	r2, [pc, #268]	@ (8004340 <TIM_Base_SetConfig+0x120>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d013      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800423e:	d00f      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a40      	ldr	r2, [pc, #256]	@ (8004344 <TIM_Base_SetConfig+0x124>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d00b      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a3f      	ldr	r2, [pc, #252]	@ (8004348 <TIM_Base_SetConfig+0x128>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d007      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a3e      	ldr	r2, [pc, #248]	@ (800434c <TIM_Base_SetConfig+0x12c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d003      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a3d      	ldr	r2, [pc, #244]	@ (8004350 <TIM_Base_SetConfig+0x130>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d108      	bne.n	8004272 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a32      	ldr	r2, [pc, #200]	@ (8004340 <TIM_Base_SetConfig+0x120>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d01f      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004280:	d01b      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a2f      	ldr	r2, [pc, #188]	@ (8004344 <TIM_Base_SetConfig+0x124>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d017      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a2e      	ldr	r2, [pc, #184]	@ (8004348 <TIM_Base_SetConfig+0x128>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d013      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a2d      	ldr	r2, [pc, #180]	@ (800434c <TIM_Base_SetConfig+0x12c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d00f      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a2c      	ldr	r2, [pc, #176]	@ (8004350 <TIM_Base_SetConfig+0x130>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00b      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004354 <TIM_Base_SetConfig+0x134>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d007      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004358 <TIM_Base_SetConfig+0x138>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d003      	beq.n	80042ba <TIM_Base_SetConfig+0x9a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a29      	ldr	r2, [pc, #164]	@ (800435c <TIM_Base_SetConfig+0x13c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d108      	bne.n	80042cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	689a      	ldr	r2, [r3, #8]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a14      	ldr	r2, [pc, #80]	@ (8004340 <TIM_Base_SetConfig+0x120>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d00f      	beq.n	8004312 <TIM_Base_SetConfig+0xf2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a16      	ldr	r2, [pc, #88]	@ (8004350 <TIM_Base_SetConfig+0x130>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d00b      	beq.n	8004312 <TIM_Base_SetConfig+0xf2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a15      	ldr	r2, [pc, #84]	@ (8004354 <TIM_Base_SetConfig+0x134>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d007      	beq.n	8004312 <TIM_Base_SetConfig+0xf2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a14      	ldr	r2, [pc, #80]	@ (8004358 <TIM_Base_SetConfig+0x138>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d003      	beq.n	8004312 <TIM_Base_SetConfig+0xf2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a13      	ldr	r2, [pc, #76]	@ (800435c <TIM_Base_SetConfig+0x13c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d103      	bne.n	800431a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	691a      	ldr	r2, [r3, #16]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f043 0204 	orr.w	r2, r3, #4
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	601a      	str	r2, [r3, #0]
}
 8004332:	bf00      	nop
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	40010000 	.word	0x40010000
 8004344:	40000400 	.word	0x40000400
 8004348:	40000800 	.word	0x40000800
 800434c:	40000c00 	.word	0x40000c00
 8004350:	40010400 	.word	0x40010400
 8004354:	40014000 	.word	0x40014000
 8004358:	40014400 	.word	0x40014400
 800435c:	40014800 	.word	0x40014800

08004360 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <__NVIC_SetPriority>:
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4603      	mov	r3, r0
 80043a4:	6039      	str	r1, [r7, #0]
 80043a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80043a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	db0a      	blt.n	80043c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	b2da      	uxtb	r2, r3
 80043b4:	490c      	ldr	r1, [pc, #48]	@ (80043e8 <__NVIC_SetPriority+0x4c>)
 80043b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043ba:	0112      	lsls	r2, r2, #4
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	440b      	add	r3, r1
 80043c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80043c4:	e00a      	b.n	80043dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	4908      	ldr	r1, [pc, #32]	@ (80043ec <__NVIC_SetPriority+0x50>)
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	3b04      	subs	r3, #4
 80043d4:	0112      	lsls	r2, r2, #4
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	440b      	add	r3, r1
 80043da:	761a      	strb	r2, [r3, #24]
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	e000e100 	.word	0xe000e100
 80043ec:	e000ed00 	.word	0xe000ed00

080043f0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80043f4:	4b05      	ldr	r3, [pc, #20]	@ (800440c <SysTick_Handler+0x1c>)
 80043f6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80043f8:	f002 f98a 	bl	8006710 <xTaskGetSchedulerState>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d001      	beq.n	8004406 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004402:	f000 fda1 	bl	8004f48 <xPortSysTickHandler>
  }
}
 8004406:	bf00      	nop
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	e000e010 	.word	0xe000e010

08004410 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004414:	2100      	movs	r1, #0
 8004416:	f06f 0004 	mvn.w	r0, #4
 800441a:	f7ff ffbf 	bl	800439c <__NVIC_SetPriority>
#endif
}
 800441e:	bf00      	nop
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800442a:	f3ef 8305 	mrs	r3, IPSR
 800442e:	603b      	str	r3, [r7, #0]
  return(result);
 8004430:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004436:	f06f 0305 	mvn.w	r3, #5
 800443a:	607b      	str	r3, [r7, #4]
 800443c:	e00c      	b.n	8004458 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800443e:	4b0a      	ldr	r3, [pc, #40]	@ (8004468 <osKernelInitialize+0x44>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d105      	bne.n	8004452 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004446:	4b08      	ldr	r3, [pc, #32]	@ (8004468 <osKernelInitialize+0x44>)
 8004448:	2201      	movs	r2, #1
 800444a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800444c:	2300      	movs	r3, #0
 800444e:	607b      	str	r3, [r7, #4]
 8004450:	e002      	b.n	8004458 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004452:	f04f 33ff 	mov.w	r3, #4294967295
 8004456:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004458:	687b      	ldr	r3, [r7, #4]
}
 800445a:	4618      	mov	r0, r3
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	24000178 	.word	0x24000178

0800446c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004472:	f3ef 8305 	mrs	r3, IPSR
 8004476:	603b      	str	r3, [r7, #0]
  return(result);
 8004478:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <osKernelStart+0x1a>
    stat = osErrorISR;
 800447e:	f06f 0305 	mvn.w	r3, #5
 8004482:	607b      	str	r3, [r7, #4]
 8004484:	e010      	b.n	80044a8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004486:	4b0b      	ldr	r3, [pc, #44]	@ (80044b4 <osKernelStart+0x48>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d109      	bne.n	80044a2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800448e:	f7ff ffbf 	bl	8004410 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004492:	4b08      	ldr	r3, [pc, #32]	@ (80044b4 <osKernelStart+0x48>)
 8004494:	2202      	movs	r2, #2
 8004496:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004498:	f001 fcd6 	bl	8005e48 <vTaskStartScheduler>
      stat = osOK;
 800449c:	2300      	movs	r3, #0
 800449e:	607b      	str	r3, [r7, #4]
 80044a0:	e002      	b.n	80044a8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80044a2:	f04f 33ff 	mov.w	r3, #4294967295
 80044a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044a8:	687b      	ldr	r3, [r7, #4]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	24000178 	.word	0x24000178

080044b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08e      	sub	sp, #56	@ 0x38
 80044bc:	af04      	add	r7, sp, #16
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044c8:	f3ef 8305 	mrs	r3, IPSR
 80044cc:	617b      	str	r3, [r7, #20]
  return(result);
 80044ce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d17e      	bne.n	80045d2 <osThreadNew+0x11a>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d07b      	beq.n	80045d2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80044da:	2380      	movs	r3, #128	@ 0x80
 80044dc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80044de:	2318      	movs	r3, #24
 80044e0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80044e6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d045      	beq.n	800457e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <osThreadNew+0x48>
        name = attr->name;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d008      	beq.n	8004526 <osThreadNew+0x6e>
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	2b38      	cmp	r3, #56	@ 0x38
 8004518:	d805      	bhi.n	8004526 <osThreadNew+0x6e>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <osThreadNew+0x72>
        return (NULL);
 8004526:	2300      	movs	r3, #0
 8004528:	e054      	b.n	80045d4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	089b      	lsrs	r3, r3, #2
 8004538:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00e      	beq.n	8004560 <osThreadNew+0xa8>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2ba7      	cmp	r3, #167	@ 0xa7
 8004548:	d90a      	bls.n	8004560 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800454e:	2b00      	cmp	r3, #0
 8004550:	d006      	beq.n	8004560 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <osThreadNew+0xa8>
        mem = 1;
 800455a:	2301      	movs	r3, #1
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	e010      	b.n	8004582 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10c      	bne.n	8004582 <osThreadNew+0xca>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d108      	bne.n	8004582 <osThreadNew+0xca>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d104      	bne.n	8004582 <osThreadNew+0xca>
          mem = 0;
 8004578:	2300      	movs	r3, #0
 800457a:	61bb      	str	r3, [r7, #24]
 800457c:	e001      	b.n	8004582 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800457e:	2300      	movs	r3, #0
 8004580:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d110      	bne.n	80045aa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004590:	9202      	str	r2, [sp, #8]
 8004592:	9301      	str	r3, [sp, #4]
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	9300      	str	r3, [sp, #0]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	6a3a      	ldr	r2, [r7, #32]
 800459c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f001 fa5e 	bl	8005a60 <xTaskCreateStatic>
 80045a4:	4603      	mov	r3, r0
 80045a6:	613b      	str	r3, [r7, #16]
 80045a8:	e013      	b.n	80045d2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d110      	bne.n	80045d2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	f107 0310 	add.w	r3, r7, #16
 80045b8:	9301      	str	r3, [sp, #4]
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f001 faac 	bl	8005b20 <xTaskCreate>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d001      	beq.n	80045d2 <osThreadNew+0x11a>
            hTask = NULL;
 80045ce:	2300      	movs	r3, #0
 80045d0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80045d2:	693b      	ldr	r3, [r7, #16]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3728      	adds	r7, #40	@ 0x28
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045e4:	f3ef 8305 	mrs	r3, IPSR
 80045e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80045ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <osDelay+0x1c>
    stat = osErrorISR;
 80045f0:	f06f 0305 	mvn.w	r3, #5
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	e007      	b.n	8004608 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d002      	beq.n	8004608 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f001 fbea 	bl	8005ddc <vTaskDelay>
    }
  }

  return (stat);
 8004608:	68fb      	ldr	r3, [r7, #12]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a07      	ldr	r2, [pc, #28]	@ (8004640 <vApplicationGetIdleTaskMemory+0x2c>)
 8004624:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	4a06      	ldr	r2, [pc, #24]	@ (8004644 <vApplicationGetIdleTaskMemory+0x30>)
 800462a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2280      	movs	r2, #128	@ 0x80
 8004630:	601a      	str	r2, [r3, #0]
}
 8004632:	bf00      	nop
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	2400017c 	.word	0x2400017c
 8004644:	24000224 	.word	0x24000224

08004648 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4a07      	ldr	r2, [pc, #28]	@ (8004674 <vApplicationGetTimerTaskMemory+0x2c>)
 8004658:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	4a06      	ldr	r2, [pc, #24]	@ (8004678 <vApplicationGetTimerTaskMemory+0x30>)
 800465e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004666:	601a      	str	r2, [r3, #0]
}
 8004668:	bf00      	nop
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	24000424 	.word	0x24000424
 8004678:	240004cc 	.word	0x240004cc

0800467c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08a      	sub	sp, #40	@ 0x28
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004684:	2300      	movs	r3, #0
 8004686:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004688:	f001 fc4e 	bl	8005f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800468c:	4b5c      	ldr	r3, [pc, #368]	@ (8004800 <pvPortMalloc+0x184>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004694:	f000 f924 	bl	80048e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004698:	4b5a      	ldr	r3, [pc, #360]	@ (8004804 <pvPortMalloc+0x188>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4013      	ands	r3, r2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f040 8095 	bne.w	80047d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d01e      	beq.n	80046ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80046ac:	2208      	movs	r2, #8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4413      	add	r3, r2
 80046b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d015      	beq.n	80046ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f023 0307 	bic.w	r3, r3, #7
 80046c4:	3308      	adds	r3, #8
 80046c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	e7fd      	b.n	80046e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d06f      	beq.n	80047d0 <pvPortMalloc+0x154>
 80046f0:	4b45      	ldr	r3, [pc, #276]	@ (8004808 <pvPortMalloc+0x18c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d86a      	bhi.n	80047d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80046fa:	4b44      	ldr	r3, [pc, #272]	@ (800480c <pvPortMalloc+0x190>)
 80046fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80046fe:	4b43      	ldr	r3, [pc, #268]	@ (800480c <pvPortMalloc+0x190>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004704:	e004      	b.n	8004710 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	429a      	cmp	r2, r3
 8004718:	d903      	bls.n	8004722 <pvPortMalloc+0xa6>
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f1      	bne.n	8004706 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004722:	4b37      	ldr	r3, [pc, #220]	@ (8004800 <pvPortMalloc+0x184>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004728:	429a      	cmp	r2, r3
 800472a:	d051      	beq.n	80047d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2208      	movs	r2, #8
 8004732:	4413      	add	r3, r2
 8004734:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	1ad2      	subs	r2, r2, r3
 8004746:	2308      	movs	r3, #8
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	429a      	cmp	r2, r3
 800474c:	d920      	bls.n	8004790 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800474e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4413      	add	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00b      	beq.n	8004778 <pvPortMalloc+0xfc>
	__asm volatile
 8004760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004764:	f383 8811 	msr	BASEPRI, r3
 8004768:	f3bf 8f6f 	isb	sy
 800476c:	f3bf 8f4f 	dsb	sy
 8004770:	613b      	str	r3, [r7, #16]
}
 8004772:	bf00      	nop
 8004774:	bf00      	nop
 8004776:	e7fd      	b.n	8004774 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	1ad2      	subs	r2, r2, r3
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800478a:	69b8      	ldr	r0, [r7, #24]
 800478c:	f000 f90a 	bl	80049a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004790:	4b1d      	ldr	r3, [pc, #116]	@ (8004808 <pvPortMalloc+0x18c>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	4a1b      	ldr	r2, [pc, #108]	@ (8004808 <pvPortMalloc+0x18c>)
 800479c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800479e:	4b1a      	ldr	r3, [pc, #104]	@ (8004808 <pvPortMalloc+0x18c>)
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004810 <pvPortMalloc+0x194>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d203      	bcs.n	80047b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80047aa:	4b17      	ldr	r3, [pc, #92]	@ (8004808 <pvPortMalloc+0x18c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a18      	ldr	r2, [pc, #96]	@ (8004810 <pvPortMalloc+0x194>)
 80047b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	4b13      	ldr	r3, [pc, #76]	@ (8004804 <pvPortMalloc+0x188>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80047c6:	4b13      	ldr	r3, [pc, #76]	@ (8004814 <pvPortMalloc+0x198>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3301      	adds	r3, #1
 80047cc:	4a11      	ldr	r2, [pc, #68]	@ (8004814 <pvPortMalloc+0x198>)
 80047ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80047d0:	f001 fbb8 	bl	8005f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00b      	beq.n	80047f6 <pvPortMalloc+0x17a>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	60fb      	str	r3, [r7, #12]
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	e7fd      	b.n	80047f2 <pvPortMalloc+0x176>
	return pvReturn;
 80047f6:	69fb      	ldr	r3, [r7, #28]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3728      	adds	r7, #40	@ 0x28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	240044d4 	.word	0x240044d4
 8004804:	240044e8 	.word	0x240044e8
 8004808:	240044d8 	.word	0x240044d8
 800480c:	240044cc 	.word	0x240044cc
 8004810:	240044dc 	.word	0x240044dc
 8004814:	240044e0 	.word	0x240044e0

08004818 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d04f      	beq.n	80048ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800482a:	2308      	movs	r3, #8
 800482c:	425b      	negs	r3, r3
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	4413      	add	r3, r2
 8004832:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	4b25      	ldr	r3, [pc, #148]	@ (80048d4 <vPortFree+0xbc>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4013      	ands	r3, r2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10b      	bne.n	800485e <vPortFree+0x46>
	__asm volatile
 8004846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484a:	f383 8811 	msr	BASEPRI, r3
 800484e:	f3bf 8f6f 	isb	sy
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	60fb      	str	r3, [r7, #12]
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	e7fd      	b.n	800485a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00b      	beq.n	800487e <vPortFree+0x66>
	__asm volatile
 8004866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800486a:	f383 8811 	msr	BASEPRI, r3
 800486e:	f3bf 8f6f 	isb	sy
 8004872:	f3bf 8f4f 	dsb	sy
 8004876:	60bb      	str	r3, [r7, #8]
}
 8004878:	bf00      	nop
 800487a:	bf00      	nop
 800487c:	e7fd      	b.n	800487a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <vPortFree+0xbc>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4013      	ands	r3, r2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d01e      	beq.n	80048ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d11a      	bne.n	80048ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	685a      	ldr	r2, [r3, #4]
 8004898:	4b0e      	ldr	r3, [pc, #56]	@ (80048d4 <vPortFree+0xbc>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	43db      	mvns	r3, r3
 800489e:	401a      	ands	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80048a4:	f001 fb40 	bl	8005f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	4b0a      	ldr	r3, [pc, #40]	@ (80048d8 <vPortFree+0xc0>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4413      	add	r3, r2
 80048b2:	4a09      	ldr	r2, [pc, #36]	@ (80048d8 <vPortFree+0xc0>)
 80048b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80048b6:	6938      	ldr	r0, [r7, #16]
 80048b8:	f000 f874 	bl	80049a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80048bc:	4b07      	ldr	r3, [pc, #28]	@ (80048dc <vPortFree+0xc4>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3301      	adds	r3, #1
 80048c2:	4a06      	ldr	r2, [pc, #24]	@ (80048dc <vPortFree+0xc4>)
 80048c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80048c6:	f001 fb3d 	bl	8005f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80048ca:	bf00      	nop
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	240044e8 	.word	0x240044e8
 80048d8:	240044d8 	.word	0x240044d8
 80048dc:	240044e4 	.word	0x240044e4

080048e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80048e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80048ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80048ec:	4b27      	ldr	r3, [pc, #156]	@ (800498c <prvHeapInit+0xac>)
 80048ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00c      	beq.n	8004914 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3307      	adds	r3, #7
 80048fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0307 	bic.w	r3, r3, #7
 8004906:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	4a1f      	ldr	r2, [pc, #124]	@ (800498c <prvHeapInit+0xac>)
 8004910:	4413      	add	r3, r2
 8004912:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004918:	4a1d      	ldr	r2, [pc, #116]	@ (8004990 <prvHeapInit+0xb0>)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800491e:	4b1c      	ldr	r3, [pc, #112]	@ (8004990 <prvHeapInit+0xb0>)
 8004920:	2200      	movs	r2, #0
 8004922:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	4413      	add	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800492c:	2208      	movs	r2, #8
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	1a9b      	subs	r3, r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0307 	bic.w	r3, r3, #7
 800493a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4a15      	ldr	r2, [pc, #84]	@ (8004994 <prvHeapInit+0xb4>)
 8004940:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004942:	4b14      	ldr	r3, [pc, #80]	@ (8004994 <prvHeapInit+0xb4>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2200      	movs	r2, #0
 8004948:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800494a:	4b12      	ldr	r3, [pc, #72]	@ (8004994 <prvHeapInit+0xb4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	1ad2      	subs	r2, r2, r3
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004960:	4b0c      	ldr	r3, [pc, #48]	@ (8004994 <prvHeapInit+0xb4>)
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	4a0a      	ldr	r2, [pc, #40]	@ (8004998 <prvHeapInit+0xb8>)
 800496e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	4a09      	ldr	r2, [pc, #36]	@ (800499c <prvHeapInit+0xbc>)
 8004976:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004978:	4b09      	ldr	r3, [pc, #36]	@ (80049a0 <prvHeapInit+0xc0>)
 800497a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800497e:	601a      	str	r2, [r3, #0]
}
 8004980:	bf00      	nop
 8004982:	3714      	adds	r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	240008cc 	.word	0x240008cc
 8004990:	240044cc 	.word	0x240044cc
 8004994:	240044d4 	.word	0x240044d4
 8004998:	240044dc 	.word	0x240044dc
 800499c:	240044d8 	.word	0x240044d8
 80049a0:	240044e8 	.word	0x240044e8

080049a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80049ac:	4b28      	ldr	r3, [pc, #160]	@ (8004a50 <prvInsertBlockIntoFreeList+0xac>)
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	e002      	b.n	80049b8 <prvInsertBlockIntoFreeList+0x14>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	60fb      	str	r3, [r7, #12]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d8f7      	bhi.n	80049b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	4413      	add	r3, r2
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d108      	bne.n	80049e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	441a      	add	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	441a      	add	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d118      	bne.n	8004a2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	4b15      	ldr	r3, [pc, #84]	@ (8004a54 <prvInsertBlockIntoFreeList+0xb0>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d00d      	beq.n	8004a22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	441a      	add	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	e008      	b.n	8004a34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004a22:	4b0c      	ldr	r3, [pc, #48]	@ (8004a54 <prvInsertBlockIntoFreeList+0xb0>)
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e003      	b.n	8004a34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d002      	beq.n	8004a42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a42:	bf00      	nop
 8004a44:	3714      	adds	r7, #20
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	240044cc 	.word	0x240044cc
 8004a54:	240044d4 	.word	0x240044d4

08004a58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f103 0208 	add.w	r2, r3, #8
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f103 0208 	add.w	r2, r3, #8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f103 0208 	add.w	r2, r3, #8
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b085      	sub	sp, #20
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
 8004aba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	1c5a      	adds	r2, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	601a      	str	r2, [r3, #0]
}
 8004aee:	bf00      	nop
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004afa:	b480      	push	{r7}
 8004afc:	b085      	sub	sp, #20
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b10:	d103      	bne.n	8004b1a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	60fb      	str	r3, [r7, #12]
 8004b18:	e00c      	b.n	8004b34 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	e002      	b.n	8004b28 <vListInsert+0x2e>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d2f6      	bcs.n	8004b22 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	601a      	str	r2, [r3, #0]
}
 8004b60:	bf00      	nop
 8004b62:	3714      	adds	r7, #20
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6892      	ldr	r2, [r2, #8]
 8004b82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6852      	ldr	r2, [r2, #4]
 8004b8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d103      	bne.n	8004ba0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689a      	ldr	r2, [r3, #8]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	1e5a      	subs	r2, r3, #1
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3b04      	subs	r3, #4
 8004bd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004bd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	3b04      	subs	r3, #4
 8004bde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	f023 0201 	bic.w	r2, r3, #1
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	3b04      	subs	r3, #4
 8004bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8004c24 <pxPortInitialiseStack+0x64>)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3b14      	subs	r3, #20
 8004bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	3b04      	subs	r3, #4
 8004c06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f06f 0202 	mvn.w	r2, #2
 8004c0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	3b20      	subs	r3, #32
 8004c14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004c16:	68fb      	ldr	r3, [r7, #12]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	08004c29 	.word	0x08004c29

08004c28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c32:	4b13      	ldr	r3, [pc, #76]	@ (8004c80 <prvTaskExitError+0x58>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3a:	d00b      	beq.n	8004c54 <prvTaskExitError+0x2c>
	__asm volatile
 8004c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c40:	f383 8811 	msr	BASEPRI, r3
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	f3bf 8f4f 	dsb	sy
 8004c4c:	60fb      	str	r3, [r7, #12]
}
 8004c4e:	bf00      	nop
 8004c50:	bf00      	nop
 8004c52:	e7fd      	b.n	8004c50 <prvTaskExitError+0x28>
	__asm volatile
 8004c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c58:	f383 8811 	msr	BASEPRI, r3
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	60bb      	str	r3, [r7, #8]
}
 8004c66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c68:	bf00      	nop
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0fc      	beq.n	8004c6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c70:	bf00      	nop
 8004c72:	bf00      	nop
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	24000010 	.word	0x24000010
	...

08004c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c90:	4b07      	ldr	r3, [pc, #28]	@ (8004cb0 <pxCurrentTCBConst2>)
 8004c92:	6819      	ldr	r1, [r3, #0]
 8004c94:	6808      	ldr	r0, [r1, #0]
 8004c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c9a:	f380 8809 	msr	PSP, r0
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f04f 0000 	mov.w	r0, #0
 8004ca6:	f380 8811 	msr	BASEPRI, r0
 8004caa:	4770      	bx	lr
 8004cac:	f3af 8000 	nop.w

08004cb0 <pxCurrentTCBConst2>:
 8004cb0:	24004534 	.word	0x24004534
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop

08004cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004cb8:	4808      	ldr	r0, [pc, #32]	@ (8004cdc <prvPortStartFirstTask+0x24>)
 8004cba:	6800      	ldr	r0, [r0, #0]
 8004cbc:	6800      	ldr	r0, [r0, #0]
 8004cbe:	f380 8808 	msr	MSP, r0
 8004cc2:	f04f 0000 	mov.w	r0, #0
 8004cc6:	f380 8814 	msr	CONTROL, r0
 8004cca:	b662      	cpsie	i
 8004ccc:	b661      	cpsie	f
 8004cce:	f3bf 8f4f 	dsb	sy
 8004cd2:	f3bf 8f6f 	isb	sy
 8004cd6:	df00      	svc	0
 8004cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004cda:	bf00      	nop
 8004cdc:	e000ed08 	.word	0xe000ed08

08004ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ce6:	4b47      	ldr	r3, [pc, #284]	@ (8004e04 <xPortStartScheduler+0x124>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a47      	ldr	r2, [pc, #284]	@ (8004e08 <xPortStartScheduler+0x128>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d10b      	bne.n	8004d08 <xPortStartScheduler+0x28>
	__asm volatile
 8004cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	60fb      	str	r3, [r7, #12]
}
 8004d02:	bf00      	nop
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d08:	4b3e      	ldr	r3, [pc, #248]	@ (8004e04 <xPortStartScheduler+0x124>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8004e0c <xPortStartScheduler+0x12c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d10b      	bne.n	8004d2a <xPortStartScheduler+0x4a>
	__asm volatile
 8004d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	613b      	str	r3, [r7, #16]
}
 8004d24:	bf00      	nop
 8004d26:	bf00      	nop
 8004d28:	e7fd      	b.n	8004d26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d2a:	4b39      	ldr	r3, [pc, #228]	@ (8004e10 <xPortStartScheduler+0x130>)
 8004d2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	22ff      	movs	r2, #255	@ 0xff
 8004d3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	4b31      	ldr	r3, [pc, #196]	@ (8004e14 <xPortStartScheduler+0x134>)
 8004d50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004d52:	4b31      	ldr	r3, [pc, #196]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004d54:	2207      	movs	r2, #7
 8004d56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d58:	e009      	b.n	8004d6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	4a2d      	ldr	r2, [pc, #180]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004d62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d6e:	78fb      	ldrb	r3, [r7, #3]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d76:	2b80      	cmp	r3, #128	@ 0x80
 8004d78:	d0ef      	beq.n	8004d5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d7a:	4b27      	ldr	r3, [pc, #156]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f1c3 0307 	rsb	r3, r3, #7
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d00b      	beq.n	8004d9e <xPortStartScheduler+0xbe>
	__asm volatile
 8004d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	60bb      	str	r3, [r7, #8]
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	e7fd      	b.n	8004d9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004da6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004da8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004db0:	4a19      	ldr	r2, [pc, #100]	@ (8004e18 <xPortStartScheduler+0x138>)
 8004db2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004dbc:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <xPortStartScheduler+0x13c>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a16      	ldr	r2, [pc, #88]	@ (8004e1c <xPortStartScheduler+0x13c>)
 8004dc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004dc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004dc8:	4b14      	ldr	r3, [pc, #80]	@ (8004e1c <xPortStartScheduler+0x13c>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a13      	ldr	r2, [pc, #76]	@ (8004e1c <xPortStartScheduler+0x13c>)
 8004dce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004dd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004dd4:	f000 f8da 	bl	8004f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004dd8:	4b11      	ldr	r3, [pc, #68]	@ (8004e20 <xPortStartScheduler+0x140>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004dde:	f000 f8f9 	bl	8004fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004de2:	4b10      	ldr	r3, [pc, #64]	@ (8004e24 <xPortStartScheduler+0x144>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a0f      	ldr	r2, [pc, #60]	@ (8004e24 <xPortStartScheduler+0x144>)
 8004de8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004dec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004dee:	f7ff ff63 	bl	8004cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004df2:	f001 fa0f 	bl	8006214 <vTaskSwitchContext>
	prvTaskExitError();
 8004df6:	f7ff ff17 	bl	8004c28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3718      	adds	r7, #24
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	e000ed00 	.word	0xe000ed00
 8004e08:	410fc271 	.word	0x410fc271
 8004e0c:	410fc270 	.word	0x410fc270
 8004e10:	e000e400 	.word	0xe000e400
 8004e14:	240044ec 	.word	0x240044ec
 8004e18:	240044f0 	.word	0x240044f0
 8004e1c:	e000ed20 	.word	0xe000ed20
 8004e20:	24000010 	.word	0x24000010
 8004e24:	e000ef34 	.word	0xe000ef34

08004e28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	607b      	str	r3, [r7, #4]
}
 8004e40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e42:	4b10      	ldr	r3, [pc, #64]	@ (8004e84 <vPortEnterCritical+0x5c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3301      	adds	r3, #1
 8004e48:	4a0e      	ldr	r2, [pc, #56]	@ (8004e84 <vPortEnterCritical+0x5c>)
 8004e4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004e84 <vPortEnterCritical+0x5c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d110      	bne.n	8004e76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e54:	4b0c      	ldr	r3, [pc, #48]	@ (8004e88 <vPortEnterCritical+0x60>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00b      	beq.n	8004e76 <vPortEnterCritical+0x4e>
	__asm volatile
 8004e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e62:	f383 8811 	msr	BASEPRI, r3
 8004e66:	f3bf 8f6f 	isb	sy
 8004e6a:	f3bf 8f4f 	dsb	sy
 8004e6e:	603b      	str	r3, [r7, #0]
}
 8004e70:	bf00      	nop
 8004e72:	bf00      	nop
 8004e74:	e7fd      	b.n	8004e72 <vPortEnterCritical+0x4a>
	}
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	24000010 	.word	0x24000010
 8004e88:	e000ed04 	.word	0xe000ed04

08004e8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e92:	4b12      	ldr	r3, [pc, #72]	@ (8004edc <vPortExitCritical+0x50>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10b      	bne.n	8004eb2 <vPortExitCritical+0x26>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	607b      	str	r3, [r7, #4]
}
 8004eac:	bf00      	nop
 8004eae:	bf00      	nop
 8004eb0:	e7fd      	b.n	8004eae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004edc <vPortExitCritical+0x50>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	4a08      	ldr	r2, [pc, #32]	@ (8004edc <vPortExitCritical+0x50>)
 8004eba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ebc:	4b07      	ldr	r3, [pc, #28]	@ (8004edc <vPortExitCritical+0x50>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d105      	bne.n	8004ed0 <vPortExitCritical+0x44>
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	24000010 	.word	0x24000010

08004ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ee0:	f3ef 8009 	mrs	r0, PSP
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	4b15      	ldr	r3, [pc, #84]	@ (8004f40 <pxCurrentTCBConst>)
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	f01e 0f10 	tst.w	lr, #16
 8004ef0:	bf08      	it	eq
 8004ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004efa:	6010      	str	r0, [r2, #0]
 8004efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004f04:	f380 8811 	msr	BASEPRI, r0
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f001 f980 	bl	8006214 <vTaskSwitchContext>
 8004f14:	f04f 0000 	mov.w	r0, #0
 8004f18:	f380 8811 	msr	BASEPRI, r0
 8004f1c:	bc09      	pop	{r0, r3}
 8004f1e:	6819      	ldr	r1, [r3, #0]
 8004f20:	6808      	ldr	r0, [r1, #0]
 8004f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f26:	f01e 0f10 	tst.w	lr, #16
 8004f2a:	bf08      	it	eq
 8004f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f30:	f380 8809 	msr	PSP, r0
 8004f34:	f3bf 8f6f 	isb	sy
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	f3af 8000 	nop.w

08004f40 <pxCurrentTCBConst>:
 8004f40:	24004534 	.word	0x24004534
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop

08004f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	607b      	str	r3, [r7, #4]
}
 8004f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f62:	f001 f89d 	bl	80060a0 <xTaskIncrementTick>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f6c:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <xPortSysTickHandler+0x40>)
 8004f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	2300      	movs	r3, #0
 8004f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	f383 8811 	msr	BASEPRI, r3
}
 8004f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f80:	bf00      	nop
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	e000ed04 	.word	0xe000ed04

08004f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f90:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <vPortSetupTimerInterrupt+0x34>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f96:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc4 <vPortSetupTimerInterrupt+0x38>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc8 <vPortSetupTimerInterrupt+0x3c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8004fcc <vPortSetupTimerInterrupt+0x40>)
 8004fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	4a09      	ldr	r2, [pc, #36]	@ (8004fd0 <vPortSetupTimerInterrupt+0x44>)
 8004faa:	3b01      	subs	r3, #1
 8004fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fae:	4b04      	ldr	r3, [pc, #16]	@ (8004fc0 <vPortSetupTimerInterrupt+0x34>)
 8004fb0:	2207      	movs	r2, #7
 8004fb2:	601a      	str	r2, [r3, #0]
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000e010 	.word	0xe000e010
 8004fc4:	e000e018 	.word	0xe000e018
 8004fc8:	24000000 	.word	0x24000000
 8004fcc:	10624dd3 	.word	0x10624dd3
 8004fd0:	e000e014 	.word	0xe000e014

08004fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004fe4 <vPortEnableVFP+0x10>
 8004fd8:	6801      	ldr	r1, [r0, #0]
 8004fda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004fde:	6001      	str	r1, [r0, #0]
 8004fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004fe2:	bf00      	nop
 8004fe4:	e000ed88 	.word	0xe000ed88

08004fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004fee:	f3ef 8305 	mrs	r3, IPSR
 8004ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b0f      	cmp	r3, #15
 8004ff8:	d915      	bls.n	8005026 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ffa:	4a18      	ldr	r2, [pc, #96]	@ (800505c <vPortValidateInterruptPriority+0x74>)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4413      	add	r3, r2
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005004:	4b16      	ldr	r3, [pc, #88]	@ (8005060 <vPortValidateInterruptPriority+0x78>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	7afa      	ldrb	r2, [r7, #11]
 800500a:	429a      	cmp	r2, r3
 800500c:	d20b      	bcs.n	8005026 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	607b      	str	r3, [r7, #4]
}
 8005020:	bf00      	nop
 8005022:	bf00      	nop
 8005024:	e7fd      	b.n	8005022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005026:	4b0f      	ldr	r3, [pc, #60]	@ (8005064 <vPortValidateInterruptPriority+0x7c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800502e:	4b0e      	ldr	r3, [pc, #56]	@ (8005068 <vPortValidateInterruptPriority+0x80>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	429a      	cmp	r2, r3
 8005034:	d90b      	bls.n	800504e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	603b      	str	r3, [r7, #0]
}
 8005048:	bf00      	nop
 800504a:	bf00      	nop
 800504c:	e7fd      	b.n	800504a <vPortValidateInterruptPriority+0x62>
	}
 800504e:	bf00      	nop
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	e000e3f0 	.word	0xe000e3f0
 8005060:	240044ec 	.word	0x240044ec
 8005064:	e000ed0c 	.word	0xe000ed0c
 8005068:	240044f0 	.word	0x240044f0

0800506c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <xQueueGenericReset+0x2c>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	60bb      	str	r3, [r7, #8]
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005098:	f7ff fec6 	bl	8004e28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a4:	68f9      	ldr	r1, [r7, #12]
 80050a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050a8:	fb01 f303 	mul.w	r3, r1, r3
 80050ac:	441a      	add	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c8:	3b01      	subs	r3, #1
 80050ca:	68f9      	ldr	r1, [r7, #12]
 80050cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050ce:	fb01 f303 	mul.w	r3, r1, r3
 80050d2:	441a      	add	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	22ff      	movs	r2, #255	@ 0xff
 80050dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	22ff      	movs	r2, #255	@ 0xff
 80050e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d114      	bne.n	8005118 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d01a      	beq.n	800512c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	3310      	adds	r3, #16
 80050fa:	4618      	mov	r0, r3
 80050fc:	f001 f942 	bl	8006384 <xTaskRemoveFromEventList>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d012      	beq.n	800512c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005106:	4b0d      	ldr	r3, [pc, #52]	@ (800513c <xQueueGenericReset+0xd0>)
 8005108:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	e009      	b.n	800512c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	3310      	adds	r3, #16
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff fc9b 	bl	8004a58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3324      	adds	r3, #36	@ 0x24
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff fc96 	bl	8004a58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800512c:	f7ff feae 	bl	8004e8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005130:	2301      	movs	r3, #1
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	e000ed04 	.word	0xe000ed04

08005140 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08e      	sub	sp, #56	@ 0x38
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
 800514c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10b      	bne.n	800516c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005158:	f383 8811 	msr	BASEPRI, r3
 800515c:	f3bf 8f6f 	isb	sy
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005166:	bf00      	nop
 8005168:	bf00      	nop
 800516a:	e7fd      	b.n	8005168 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10b      	bne.n	800518a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005176:	f383 8811 	msr	BASEPRI, r3
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	f3bf 8f4f 	dsb	sy
 8005182:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop
 8005188:	e7fd      	b.n	8005186 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <xQueueGenericCreateStatic+0x56>
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <xQueueGenericCreateStatic+0x5a>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <xQueueGenericCreateStatic+0x5c>
 800519a:	2300      	movs	r3, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10b      	bne.n	80051b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80051a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	623b      	str	r3, [r7, #32]
}
 80051b2:	bf00      	nop
 80051b4:	bf00      	nop
 80051b6:	e7fd      	b.n	80051b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d102      	bne.n	80051c4 <xQueueGenericCreateStatic+0x84>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <xQueueGenericCreateStatic+0x88>
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <xQueueGenericCreateStatic+0x8a>
 80051c8:	2300      	movs	r3, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10b      	bne.n	80051e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80051ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	61fb      	str	r3, [r7, #28]
}
 80051e0:	bf00      	nop
 80051e2:	bf00      	nop
 80051e4:	e7fd      	b.n	80051e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80051e6:	2350      	movs	r3, #80	@ 0x50
 80051e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2b50      	cmp	r3, #80	@ 0x50
 80051ee:	d00b      	beq.n	8005208 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	61bb      	str	r3, [r7, #24]
}
 8005202:	bf00      	nop
 8005204:	bf00      	nop
 8005206:	e7fd      	b.n	8005204 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005208:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800520e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00d      	beq.n	8005230 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800521c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 f805 	bl	800523a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005232:	4618      	mov	r0, r3
 8005234:	3730      	adds	r7, #48	@ 0x30
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	607a      	str	r2, [r7, #4]
 8005246:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d103      	bne.n	8005256 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	601a      	str	r2, [r3, #0]
 8005254:	e002      	b.n	800525c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005268:	2101      	movs	r1, #1
 800526a:	69b8      	ldr	r0, [r7, #24]
 800526c:	f7ff fefe 	bl	800506c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	78fa      	ldrb	r2, [r7, #3]
 8005274:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005278:	bf00      	nop
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08e      	sub	sp, #56	@ 0x38
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800528e:	2300      	movs	r3, #0
 8005290:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <xQueueGenericSend+0x34>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052ae:	bf00      	nop
 80052b0:	bf00      	nop
 80052b2:	e7fd      	b.n	80052b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d103      	bne.n	80052c2 <xQueueGenericSend+0x42>
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <xQueueGenericSend+0x46>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e000      	b.n	80052c8 <xQueueGenericSend+0x48>
 80052c6:	2300      	movs	r3, #0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10b      	bne.n	80052e4 <xQueueGenericSend+0x64>
	__asm volatile
 80052cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d0:	f383 8811 	msr	BASEPRI, r3
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052de:	bf00      	nop
 80052e0:	bf00      	nop
 80052e2:	e7fd      	b.n	80052e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d103      	bne.n	80052f2 <xQueueGenericSend+0x72>
 80052ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d101      	bne.n	80052f6 <xQueueGenericSend+0x76>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <xQueueGenericSend+0x78>
 80052f6:	2300      	movs	r3, #0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10b      	bne.n	8005314 <xQueueGenericSend+0x94>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	623b      	str	r3, [r7, #32]
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	e7fd      	b.n	8005310 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005314:	f001 f9fc 	bl	8006710 <xTaskGetSchedulerState>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d102      	bne.n	8005324 <xQueueGenericSend+0xa4>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <xQueueGenericSend+0xa8>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <xQueueGenericSend+0xaa>
 8005328:	2300      	movs	r3, #0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10b      	bne.n	8005346 <xQueueGenericSend+0xc6>
	__asm volatile
 800532e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	61fb      	str	r3, [r7, #28]
}
 8005340:	bf00      	nop
 8005342:	bf00      	nop
 8005344:	e7fd      	b.n	8005342 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005346:	f7ff fd6f 	bl	8004e28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800534a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800534e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005352:	429a      	cmp	r2, r3
 8005354:	d302      	bcc.n	800535c <xQueueGenericSend+0xdc>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b02      	cmp	r3, #2
 800535a:	d129      	bne.n	80053b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	68b9      	ldr	r1, [r7, #8]
 8005360:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005362:	f000 fa0f 	bl	8005784 <prvCopyDataToQueue>
 8005366:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536c:	2b00      	cmp	r3, #0
 800536e:	d010      	beq.n	8005392 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	3324      	adds	r3, #36	@ 0x24
 8005374:	4618      	mov	r0, r3
 8005376:	f001 f805 	bl	8006384 <xTaskRemoveFromEventList>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d013      	beq.n	80053a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005380:	4b3f      	ldr	r3, [pc, #252]	@ (8005480 <xQueueGenericSend+0x200>)
 8005382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	e00a      	b.n	80053a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005394:	2b00      	cmp	r3, #0
 8005396:	d007      	beq.n	80053a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005398:	4b39      	ldr	r3, [pc, #228]	@ (8005480 <xQueueGenericSend+0x200>)
 800539a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053a8:	f7ff fd70 	bl	8004e8c <vPortExitCritical>
				return pdPASS;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e063      	b.n	8005478 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d103      	bne.n	80053be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053b6:	f7ff fd69 	bl	8004e8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053ba:	2300      	movs	r3, #0
 80053bc:	e05c      	b.n	8005478 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d106      	bne.n	80053d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053c4:	f107 0314 	add.w	r3, r7, #20
 80053c8:	4618      	mov	r0, r3
 80053ca:	f001 f83f 	bl	800644c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053ce:	2301      	movs	r3, #1
 80053d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053d2:	f7ff fd5b 	bl	8004e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053d6:	f000 fda7 	bl	8005f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053da:	f7ff fd25 	bl	8004e28 <vPortEnterCritical>
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053e4:	b25b      	sxtb	r3, r3
 80053e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ea:	d103      	bne.n	80053f4 <xQueueGenericSend+0x174>
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053fa:	b25b      	sxtb	r3, r3
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005400:	d103      	bne.n	800540a <xQueueGenericSend+0x18a>
 8005402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800540a:	f7ff fd3f 	bl	8004e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800540e:	1d3a      	adds	r2, r7, #4
 8005410:	f107 0314 	add.w	r3, r7, #20
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f001 f82e 	bl	8006478 <xTaskCheckForTimeOut>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d124      	bne.n	800546c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005422:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005424:	f000 faa6 	bl	8005974 <prvIsQueueFull>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d018      	beq.n	8005460 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800542e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005430:	3310      	adds	r3, #16
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	4611      	mov	r1, r2
 8005436:	4618      	mov	r0, r3
 8005438:	f000 ff52 	bl	80062e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800543c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800543e:	f000 fa31 	bl	80058a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005442:	f000 fd7f 	bl	8005f44 <xTaskResumeAll>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	f47f af7c 	bne.w	8005346 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800544e:	4b0c      	ldr	r3, [pc, #48]	@ (8005480 <xQueueGenericSend+0x200>)
 8005450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	f3bf 8f6f 	isb	sy
 800545e:	e772      	b.n	8005346 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005460:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005462:	f000 fa1f 	bl	80058a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005466:	f000 fd6d 	bl	8005f44 <xTaskResumeAll>
 800546a:	e76c      	b.n	8005346 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800546c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800546e:	f000 fa19 	bl	80058a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005472:	f000 fd67 	bl	8005f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005476:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005478:	4618      	mov	r0, r3
 800547a:	3738      	adds	r7, #56	@ 0x38
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	e000ed04 	.word	0xe000ed04

08005484 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b090      	sub	sp, #64	@ 0x40
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
 8005490:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10b      	bne.n	80054b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d103      	bne.n	80054c2 <xQueueGenericSendFromISR+0x3e>
 80054ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <xQueueGenericSendFromISR+0x42>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <xQueueGenericSendFromISR+0x44>
 80054c6:	2300      	movs	r3, #0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10b      	bne.n	80054e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054de:	bf00      	nop
 80054e0:	bf00      	nop
 80054e2:	e7fd      	b.n	80054e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d103      	bne.n	80054f2 <xQueueGenericSendFromISR+0x6e>
 80054ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d101      	bne.n	80054f6 <xQueueGenericSendFromISR+0x72>
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <xQueueGenericSendFromISR+0x74>
 80054f6:	2300      	movs	r3, #0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80054fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005500:	f383 8811 	msr	BASEPRI, r3
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	623b      	str	r3, [r7, #32]
}
 800550e:	bf00      	nop
 8005510:	bf00      	nop
 8005512:	e7fd      	b.n	8005510 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005514:	f7ff fd68 	bl	8004fe8 <vPortValidateInterruptPriority>
	__asm volatile
 8005518:	f3ef 8211 	mrs	r2, BASEPRI
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	61fa      	str	r2, [r7, #28]
 800552e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005530:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005532:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005536:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800553a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553c:	429a      	cmp	r2, r3
 800553e:	d302      	bcc.n	8005546 <xQueueGenericSendFromISR+0xc2>
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	2b02      	cmp	r3, #2
 8005544:	d12f      	bne.n	80055a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005548:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800554c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005554:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	68b9      	ldr	r1, [r7, #8]
 800555a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800555c:	f000 f912 	bl	8005784 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005560:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005568:	d112      	bne.n	8005590 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800556a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d016      	beq.n	80055a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005574:	3324      	adds	r3, #36	@ 0x24
 8005576:	4618      	mov	r0, r3
 8005578:	f000 ff04 	bl	8006384 <xTaskRemoveFromEventList>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00e      	beq.n	80055a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00b      	beq.n	80055a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	e007      	b.n	80055a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005590:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005594:	3301      	adds	r3, #1
 8005596:	b2db      	uxtb	r3, r3
 8005598:	b25a      	sxtb	r2, r3
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055a0:	2301      	movs	r3, #1
 80055a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80055a4:	e001      	b.n	80055aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055a6:	2300      	movs	r3, #0
 80055a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ac:	617b      	str	r3, [r7, #20]
	__asm volatile
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f383 8811 	msr	BASEPRI, r3
}
 80055b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3740      	adds	r7, #64	@ 0x40
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b08c      	sub	sp, #48	@ 0x30
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <xQueueReceive+0x32>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	623b      	str	r3, [r7, #32]
}
 80055ec:	bf00      	nop
 80055ee:	bf00      	nop
 80055f0:	e7fd      	b.n	80055ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d103      	bne.n	8005600 <xQueueReceive+0x40>
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <xQueueReceive+0x44>
 8005600:	2301      	movs	r3, #1
 8005602:	e000      	b.n	8005606 <xQueueReceive+0x46>
 8005604:	2300      	movs	r3, #0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10b      	bne.n	8005622 <xQueueReceive+0x62>
	__asm volatile
 800560a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	61fb      	str	r3, [r7, #28]
}
 800561c:	bf00      	nop
 800561e:	bf00      	nop
 8005620:	e7fd      	b.n	800561e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005622:	f001 f875 	bl	8006710 <xTaskGetSchedulerState>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d102      	bne.n	8005632 <xQueueReceive+0x72>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <xQueueReceive+0x76>
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <xQueueReceive+0x78>
 8005636:	2300      	movs	r3, #0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d10b      	bne.n	8005654 <xQueueReceive+0x94>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	61bb      	str	r3, [r7, #24]
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	e7fd      	b.n	8005650 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005654:	f7ff fbe8 	bl	8004e28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005660:	2b00      	cmp	r3, #0
 8005662:	d01f      	beq.n	80056a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005668:	f000 f8f6 	bl	8005858 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	1e5a      	subs	r2, r3, #1
 8005670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005672:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00f      	beq.n	800569c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800567c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567e:	3310      	adds	r3, #16
 8005680:	4618      	mov	r0, r3
 8005682:	f000 fe7f 	bl	8006384 <xTaskRemoveFromEventList>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d007      	beq.n	800569c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800568c:	4b3c      	ldr	r3, [pc, #240]	@ (8005780 <xQueueReceive+0x1c0>)
 800568e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800569c:	f7ff fbf6 	bl	8004e8c <vPortExitCritical>
				return pdPASS;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e069      	b.n	8005778 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d103      	bne.n	80056b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056aa:	f7ff fbef 	bl	8004e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e062      	b.n	8005778 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d106      	bne.n	80056c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056b8:	f107 0310 	add.w	r3, r7, #16
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fec5 	bl	800644c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056c2:	2301      	movs	r3, #1
 80056c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056c6:	f7ff fbe1 	bl	8004e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056ca:	f000 fc2d 	bl	8005f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ce:	f7ff fbab 	bl	8004e28 <vPortEnterCritical>
 80056d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056d8:	b25b      	sxtb	r3, r3
 80056da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056de:	d103      	bne.n	80056e8 <xQueueReceive+0x128>
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056ee:	b25b      	sxtb	r3, r3
 80056f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f4:	d103      	bne.n	80056fe <xQueueReceive+0x13e>
 80056f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056fe:	f7ff fbc5 	bl	8004e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005702:	1d3a      	adds	r2, r7, #4
 8005704:	f107 0310 	add.w	r3, r7, #16
 8005708:	4611      	mov	r1, r2
 800570a:	4618      	mov	r0, r3
 800570c:	f000 feb4 	bl	8006478 <xTaskCheckForTimeOut>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d123      	bne.n	800575e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005718:	f000 f916 	bl	8005948 <prvIsQueueEmpty>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d017      	beq.n	8005752 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005724:	3324      	adds	r3, #36	@ 0x24
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	4611      	mov	r1, r2
 800572a:	4618      	mov	r0, r3
 800572c:	f000 fdd8 	bl	80062e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005732:	f000 f8b7 	bl	80058a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005736:	f000 fc05 	bl	8005f44 <xTaskResumeAll>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d189      	bne.n	8005654 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005740:	4b0f      	ldr	r3, [pc, #60]	@ (8005780 <xQueueReceive+0x1c0>)
 8005742:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	e780      	b.n	8005654 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005754:	f000 f8a6 	bl	80058a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005758:	f000 fbf4 	bl	8005f44 <xTaskResumeAll>
 800575c:	e77a      	b.n	8005654 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800575e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005760:	f000 f8a0 	bl	80058a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005764:	f000 fbee 	bl	8005f44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005768:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800576a:	f000 f8ed 	bl	8005948 <prvIsQueueEmpty>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	f43f af6f 	beq.w	8005654 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005776:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005778:	4618      	mov	r0, r3
 800577a:	3730      	adds	r7, #48	@ 0x30
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	e000ed04 	.word	0xe000ed04

08005784 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005790:	2300      	movs	r3, #0
 8005792:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005798:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10d      	bne.n	80057be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d14d      	bne.n	8005846 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 ffcc 	bl	800674c <xTaskPriorityDisinherit>
 80057b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	609a      	str	r2, [r3, #8]
 80057bc:	e043      	b.n	8005846 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d119      	bne.n	80057f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6858      	ldr	r0, [r3, #4]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057cc:	461a      	mov	r2, r3
 80057ce:	68b9      	ldr	r1, [r7, #8]
 80057d0:	f001 fc66 	bl	80070a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057dc:	441a      	add	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d32b      	bcc.n	8005846 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	605a      	str	r2, [r3, #4]
 80057f6:	e026      	b.n	8005846 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68d8      	ldr	r0, [r3, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005800:	461a      	mov	r2, r3
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	f001 fc4c 	bl	80070a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005810:	425b      	negs	r3, r3
 8005812:	441a      	add	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d207      	bcs.n	8005834 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582c:	425b      	negs	r3, r3
 800582e:	441a      	add	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d105      	bne.n	8005846 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	3b01      	subs	r3, #1
 8005844:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1c5a      	adds	r2, r3, #1
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800584e:	697b      	ldr	r3, [r7, #20]
}
 8005850:	4618      	mov	r0, r3
 8005852:	3718      	adds	r7, #24
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005866:	2b00      	cmp	r3, #0
 8005868:	d018      	beq.n	800589c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005872:	441a      	add	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68da      	ldr	r2, [r3, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	429a      	cmp	r2, r3
 8005882:	d303      	bcc.n	800588c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68d9      	ldr	r1, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005894:	461a      	mov	r2, r3
 8005896:	6838      	ldr	r0, [r7, #0]
 8005898:	f001 fc02 	bl	80070a0 <memcpy>
	}
}
 800589c:	bf00      	nop
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80058ac:	f7ff fabc 	bl	8004e28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058b8:	e011      	b.n	80058de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d012      	beq.n	80058e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3324      	adds	r3, #36	@ 0x24
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 fd5c 	bl	8006384 <xTaskRemoveFromEventList>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80058d2:	f000 fe35 	bl	8006540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
 80058d8:	3b01      	subs	r3, #1
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	dce9      	bgt.n	80058ba <prvUnlockQueue+0x16>
 80058e6:	e000      	b.n	80058ea <prvUnlockQueue+0x46>
					break;
 80058e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	22ff      	movs	r2, #255	@ 0xff
 80058ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80058f2:	f7ff facb 	bl	8004e8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058f6:	f7ff fa97 	bl	8004e28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005900:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005902:	e011      	b.n	8005928 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d012      	beq.n	8005932 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3310      	adds	r3, #16
 8005910:	4618      	mov	r0, r3
 8005912:	f000 fd37 	bl	8006384 <xTaskRemoveFromEventList>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800591c:	f000 fe10 	bl	8006540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005920:	7bbb      	ldrb	r3, [r7, #14]
 8005922:	3b01      	subs	r3, #1
 8005924:	b2db      	uxtb	r3, r3
 8005926:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005928:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800592c:	2b00      	cmp	r3, #0
 800592e:	dce9      	bgt.n	8005904 <prvUnlockQueue+0x60>
 8005930:	e000      	b.n	8005934 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005932:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	22ff      	movs	r2, #255	@ 0xff
 8005938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800593c:	f7ff faa6 	bl	8004e8c <vPortExitCritical>
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005950:	f7ff fa6a 	bl	8004e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005958:	2b00      	cmp	r3, #0
 800595a:	d102      	bne.n	8005962 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800595c:	2301      	movs	r3, #1
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	e001      	b.n	8005966 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005962:	2300      	movs	r3, #0
 8005964:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005966:	f7ff fa91 	bl	8004e8c <vPortExitCritical>

	return xReturn;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800597c:	f7ff fa54 	bl	8004e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005988:	429a      	cmp	r2, r3
 800598a:	d102      	bne.n	8005992 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800598c:	2301      	movs	r3, #1
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	e001      	b.n	8005996 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005992:	2300      	movs	r3, #0
 8005994:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005996:	f7ff fa79 	bl	8004e8c <vPortExitCritical>

	return xReturn;
 800599a:	68fb      	ldr	r3, [r7, #12]
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
 80059b2:	e014      	b.n	80059de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80059b4:	4a0f      	ldr	r2, [pc, #60]	@ (80059f4 <vQueueAddToRegistry+0x50>)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10b      	bne.n	80059d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80059c0:	490c      	ldr	r1, [pc, #48]	@ (80059f4 <vQueueAddToRegistry+0x50>)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80059ca:	4a0a      	ldr	r2, [pc, #40]	@ (80059f4 <vQueueAddToRegistry+0x50>)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	00db      	lsls	r3, r3, #3
 80059d0:	4413      	add	r3, r2
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80059d6:	e006      	b.n	80059e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	3301      	adds	r3, #1
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b07      	cmp	r3, #7
 80059e2:	d9e7      	bls.n	80059b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059e4:	bf00      	nop
 80059e6:	bf00      	nop
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	240044f4 	.word	0x240044f4

080059f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b086      	sub	sp, #24
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a08:	f7ff fa0e 	bl	8004e28 <vPortEnterCritical>
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a12:	b25b      	sxtb	r3, r3
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d103      	bne.n	8005a22 <vQueueWaitForMessageRestricted+0x2a>
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a28:	b25b      	sxtb	r3, r3
 8005a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2e:	d103      	bne.n	8005a38 <vQueueWaitForMessageRestricted+0x40>
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a38:	f7ff fa28 	bl	8004e8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d106      	bne.n	8005a52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	3324      	adds	r3, #36	@ 0x24
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	68b9      	ldr	r1, [r7, #8]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fc6d 	bl	800632c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a52:	6978      	ldr	r0, [r7, #20]
 8005a54:	f7ff ff26 	bl	80058a4 <prvUnlockQueue>
	}
 8005a58:	bf00      	nop
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b08e      	sub	sp, #56	@ 0x38
 8005a64:	af04      	add	r7, sp, #16
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
 8005a6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10b      	bne.n	8005a8c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	623b      	str	r3, [r7, #32]
}
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
 8005a8a:	e7fd      	b.n	8005a88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10b      	bne.n	8005aaa <xTaskCreateStatic+0x4a>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	61fb      	str	r3, [r7, #28]
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	e7fd      	b.n	8005aa6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005aaa:	23a8      	movs	r3, #168	@ 0xa8
 8005aac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	2ba8      	cmp	r3, #168	@ 0xa8
 8005ab2:	d00b      	beq.n	8005acc <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	61bb      	str	r3, [r7, #24]
}
 8005ac6:	bf00      	nop
 8005ac8:	bf00      	nop
 8005aca:	e7fd      	b.n	8005ac8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005acc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d01e      	beq.n	8005b12 <xTaskCreateStatic+0xb2>
 8005ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d01b      	beq.n	8005b12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ae2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aec:	2300      	movs	r3, #0
 8005aee:	9303      	str	r3, [sp, #12]
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	9302      	str	r3, [sp, #8]
 8005af4:	f107 0314 	add.w	r3, r7, #20
 8005af8:	9301      	str	r3, [sp, #4]
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f851 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b0c:	f000 f8f6 	bl	8005cfc <prvAddNewTaskToReadyList>
 8005b10:	e001      	b.n	8005b16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b16:	697b      	ldr	r3, [r7, #20]
	}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3728      	adds	r7, #40	@ 0x28
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	@ 0x30
 8005b24:	af04      	add	r7, sp, #16
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b30:	88fb      	ldrh	r3, [r7, #6]
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fe fda1 	bl	800467c <pvPortMalloc>
 8005b3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00e      	beq.n	8005b60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b42:	20a8      	movs	r0, #168	@ 0xa8
 8005b44:	f7fe fd9a 	bl	800467c <pvPortMalloc>
 8005b48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b56:	e005      	b.n	8005b64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b58:	6978      	ldr	r0, [r7, #20]
 8005b5a:	f7fe fe5d 	bl	8004818 <vPortFree>
 8005b5e:	e001      	b.n	8005b64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d017      	beq.n	8005b9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b72:	88fa      	ldrh	r2, [r7, #6]
 8005b74:	2300      	movs	r3, #0
 8005b76:	9303      	str	r3, [sp, #12]
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	9302      	str	r3, [sp, #8]
 8005b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7e:	9301      	str	r3, [sp, #4]
 8005b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	68b9      	ldr	r1, [r7, #8]
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 f80f 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b8e:	69f8      	ldr	r0, [r7, #28]
 8005b90:	f000 f8b4 	bl	8005cfc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b94:	2301      	movs	r3, #1
 8005b96:	61bb      	str	r3, [r7, #24]
 8005b98:	e002      	b.n	8005ba0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
	}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3720      	adds	r7, #32
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
	...

08005bac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	21a5      	movs	r1, #165	@ 0xa5
 8005bc6:	f001 f9df 	bl	8006f88 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005bd4:	440b      	add	r3, r1
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	f023 0307 	bic.w	r3, r3, #7
 8005be2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00b      	beq.n	8005c06 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	617b      	str	r3, [r7, #20]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d01f      	beq.n	8005c4c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	61fb      	str	r3, [r7, #28]
 8005c10:	e012      	b.n	8005c38 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4413      	add	r3, r2
 8005c18:	7819      	ldrb	r1, [r3, #0]
 8005c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	4413      	add	r3, r2
 8005c20:	3334      	adds	r3, #52	@ 0x34
 8005c22:	460a      	mov	r2, r1
 8005c24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d006      	beq.n	8005c40 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	3301      	adds	r3, #1
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	2b0f      	cmp	r3, #15
 8005c3c:	d9e9      	bls.n	8005c12 <prvInitialiseNewTask+0x66>
 8005c3e:	e000      	b.n	8005c42 <prvInitialiseNewTask+0x96>
			{
				break;
 8005c40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c4a:	e003      	b.n	8005c54 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	2b37      	cmp	r3, #55	@ 0x37
 8005c58:	d901      	bls.n	8005c5e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c5a:	2337      	movs	r3, #55	@ 0x37
 8005c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	3304      	adds	r3, #4
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fe ff0f 	bl	8004a98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	3318      	adds	r3, #24
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7fe ff0a 	bl	8004a98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	3354      	adds	r3, #84	@ 0x54
 8005cae:	224c      	movs	r2, #76	@ 0x4c
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f001 f968 	bl	8006f88 <memset>
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf0 <prvInitialiseNewTask+0x144>)
 8005cbc:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf4 <prvInitialiseNewTask+0x148>)
 8005cc2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf8 <prvInitialiseNewTask+0x14c>)
 8005cc8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	68f9      	ldr	r1, [r7, #12]
 8005cce:	69b8      	ldr	r0, [r7, #24]
 8005cd0:	f7fe ff76 	bl	8004bc0 <pxPortInitialiseStack>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ce6:	bf00      	nop
 8005ce8:	3720      	adds	r7, #32
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	24004b60 	.word	0x24004b60
 8005cf4:	24004bc8 	.word	0x24004bc8
 8005cf8:	24004c30 	.word	0x24004c30

08005cfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d04:	f7ff f890 	bl	8004e28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d08:	4b2d      	ldr	r3, [pc, #180]	@ (8005dc0 <prvAddNewTaskToReadyList+0xc4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	4a2c      	ldr	r2, [pc, #176]	@ (8005dc0 <prvAddNewTaskToReadyList+0xc4>)
 8005d10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d12:	4b2c      	ldr	r3, [pc, #176]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc8>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d109      	bne.n	8005d2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc8>)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d20:	4b27      	ldr	r3, [pc, #156]	@ (8005dc0 <prvAddNewTaskToReadyList+0xc4>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d110      	bne.n	8005d4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d28:	f000 fc2e 	bl	8006588 <prvInitialiseTaskLists>
 8005d2c:	e00d      	b.n	8005d4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d2e:	4b26      	ldr	r3, [pc, #152]	@ (8005dc8 <prvAddNewTaskToReadyList+0xcc>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d36:	4b23      	ldr	r3, [pc, #140]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d802      	bhi.n	8005d4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d44:	4a1f      	ldr	r2, [pc, #124]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc8>)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d4a:	4b20      	ldr	r3, [pc, #128]	@ (8005dcc <prvAddNewTaskToReadyList+0xd0>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	4a1e      	ldr	r2, [pc, #120]	@ (8005dcc <prvAddNewTaskToReadyList+0xd0>)
 8005d52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d54:	4b1d      	ldr	r3, [pc, #116]	@ (8005dcc <prvAddNewTaskToReadyList+0xd0>)
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d60:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd0 <prvAddNewTaskToReadyList+0xd4>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d903      	bls.n	8005d70 <prvAddNewTaskToReadyList+0x74>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6c:	4a18      	ldr	r2, [pc, #96]	@ (8005dd0 <prvAddNewTaskToReadyList+0xd4>)
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d74:	4613      	mov	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4413      	add	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	4a15      	ldr	r2, [pc, #84]	@ (8005dd4 <prvAddNewTaskToReadyList+0xd8>)
 8005d7e:	441a      	add	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3304      	adds	r3, #4
 8005d84:	4619      	mov	r1, r3
 8005d86:	4610      	mov	r0, r2
 8005d88:	f7fe fe93 	bl	8004ab2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d8c:	f7ff f87e 	bl	8004e8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d90:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc8 <prvAddNewTaskToReadyList+0xcc>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00e      	beq.n	8005db6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d98:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc4 <prvAddNewTaskToReadyList+0xc8>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d207      	bcs.n	8005db6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005da6:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd8 <prvAddNewTaskToReadyList+0xdc>)
 8005da8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dac:	601a      	str	r2, [r3, #0]
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005db6:	bf00      	nop
 8005db8:	3708      	adds	r7, #8
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	24004a08 	.word	0x24004a08
 8005dc4:	24004534 	.word	0x24004534
 8005dc8:	24004a14 	.word	0x24004a14
 8005dcc:	24004a24 	.word	0x24004a24
 8005dd0:	24004a10 	.word	0x24004a10
 8005dd4:	24004538 	.word	0x24004538
 8005dd8:	e000ed04 	.word	0xe000ed04

08005ddc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005de4:	2300      	movs	r3, #0
 8005de6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d018      	beq.n	8005e20 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005dee:	4b14      	ldr	r3, [pc, #80]	@ (8005e40 <vTaskDelay+0x64>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00b      	beq.n	8005e0e <vTaskDelay+0x32>
	__asm volatile
 8005df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfa:	f383 8811 	msr	BASEPRI, r3
 8005dfe:	f3bf 8f6f 	isb	sy
 8005e02:	f3bf 8f4f 	dsb	sy
 8005e06:	60bb      	str	r3, [r7, #8]
}
 8005e08:	bf00      	nop
 8005e0a:	bf00      	nop
 8005e0c:	e7fd      	b.n	8005e0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e0e:	f000 f88b 	bl	8005f28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e12:	2100      	movs	r1, #0
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 fd09 	bl	800682c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e1a:	f000 f893 	bl	8005f44 <xTaskResumeAll>
 8005e1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d107      	bne.n	8005e36 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e26:	4b07      	ldr	r3, [pc, #28]	@ (8005e44 <vTaskDelay+0x68>)
 8005e28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	24004a30 	.word	0x24004a30
 8005e44:	e000ed04 	.word	0xe000ed04

08005e48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08a      	sub	sp, #40	@ 0x28
 8005e4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e56:	463a      	mov	r2, r7
 8005e58:	1d39      	adds	r1, r7, #4
 8005e5a:	f107 0308 	add.w	r3, r7, #8
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7fe fbd8 	bl	8004614 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e64:	6839      	ldr	r1, [r7, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	9202      	str	r2, [sp, #8]
 8005e6c:	9301      	str	r3, [sp, #4]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	2300      	movs	r3, #0
 8005e74:	460a      	mov	r2, r1
 8005e76:	4924      	ldr	r1, [pc, #144]	@ (8005f08 <vTaskStartScheduler+0xc0>)
 8005e78:	4824      	ldr	r0, [pc, #144]	@ (8005f0c <vTaskStartScheduler+0xc4>)
 8005e7a:	f7ff fdf1 	bl	8005a60 <xTaskCreateStatic>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	4a23      	ldr	r2, [pc, #140]	@ (8005f10 <vTaskStartScheduler+0xc8>)
 8005e82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e84:	4b22      	ldr	r3, [pc, #136]	@ (8005f10 <vTaskStartScheduler+0xc8>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	617b      	str	r3, [r7, #20]
 8005e90:	e001      	b.n	8005e96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d102      	bne.n	8005ea2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e9c:	f000 fd1a 	bl	80068d4 <xTimerCreateTimerTask>
 8005ea0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d11b      	bne.n	8005ee0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eac:	f383 8811 	msr	BASEPRI, r3
 8005eb0:	f3bf 8f6f 	isb	sy
 8005eb4:	f3bf 8f4f 	dsb	sy
 8005eb8:	613b      	str	r3, [r7, #16]
}
 8005eba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ebc:	4b15      	ldr	r3, [pc, #84]	@ (8005f14 <vTaskStartScheduler+0xcc>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3354      	adds	r3, #84	@ 0x54
 8005ec2:	4a15      	ldr	r2, [pc, #84]	@ (8005f18 <vTaskStartScheduler+0xd0>)
 8005ec4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ec6:	4b15      	ldr	r3, [pc, #84]	@ (8005f1c <vTaskStartScheduler+0xd4>)
 8005ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ecc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ece:	4b14      	ldr	r3, [pc, #80]	@ (8005f20 <vTaskStartScheduler+0xd8>)
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ed4:	4b13      	ldr	r3, [pc, #76]	@ (8005f24 <vTaskStartScheduler+0xdc>)
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005eda:	f7fe ff01 	bl	8004ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ede:	e00f      	b.n	8005f00 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee6:	d10b      	bne.n	8005f00 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	60fb      	str	r3, [r7, #12]
}
 8005efa:	bf00      	nop
 8005efc:	bf00      	nop
 8005efe:	e7fd      	b.n	8005efc <vTaskStartScheduler+0xb4>
}
 8005f00:	bf00      	nop
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	080071e4 	.word	0x080071e4
 8005f0c:	08006559 	.word	0x08006559
 8005f10:	24004a2c 	.word	0x24004a2c
 8005f14:	24004534 	.word	0x24004534
 8005f18:	24000014 	.word	0x24000014
 8005f1c:	24004a28 	.word	0x24004a28
 8005f20:	24004a14 	.word	0x24004a14
 8005f24:	24004a0c 	.word	0x24004a0c

08005f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <vTaskSuspendAll+0x18>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3301      	adds	r3, #1
 8005f32:	4a03      	ldr	r2, [pc, #12]	@ (8005f40 <vTaskSuspendAll+0x18>)
 8005f34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f36:	bf00      	nop
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	24004a30 	.word	0x24004a30

08005f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f52:	4b42      	ldr	r3, [pc, #264]	@ (800605c <xTaskResumeAll+0x118>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10b      	bne.n	8005f72 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	603b      	str	r3, [r7, #0]
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f72:	f7fe ff59 	bl	8004e28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f76:	4b39      	ldr	r3, [pc, #228]	@ (800605c <xTaskResumeAll+0x118>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	4a37      	ldr	r2, [pc, #220]	@ (800605c <xTaskResumeAll+0x118>)
 8005f7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f80:	4b36      	ldr	r3, [pc, #216]	@ (800605c <xTaskResumeAll+0x118>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d162      	bne.n	800604e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f88:	4b35      	ldr	r3, [pc, #212]	@ (8006060 <xTaskResumeAll+0x11c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d05e      	beq.n	800604e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f90:	e02f      	b.n	8005ff2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f92:	4b34      	ldr	r3, [pc, #208]	@ (8006064 <xTaskResumeAll+0x120>)
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3318      	adds	r3, #24
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fe fde4 	bl	8004b6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	3304      	adds	r3, #4
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fe fddf 	bl	8004b6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8006068 <xTaskResumeAll+0x124>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d903      	bls.n	8005fc2 <xTaskResumeAll+0x7e>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8006068 <xTaskResumeAll+0x124>)
 8005fc0:	6013      	str	r3, [r2, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	4a27      	ldr	r2, [pc, #156]	@ (800606c <xTaskResumeAll+0x128>)
 8005fd0:	441a      	add	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4610      	mov	r0, r2
 8005fda:	f7fe fd6a 	bl	8004ab2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fe2:	4b23      	ldr	r3, [pc, #140]	@ (8006070 <xTaskResumeAll+0x12c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d302      	bcc.n	8005ff2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005fec:	4b21      	ldr	r3, [pc, #132]	@ (8006074 <xTaskResumeAll+0x130>)
 8005fee:	2201      	movs	r2, #1
 8005ff0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8006064 <xTaskResumeAll+0x120>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1cb      	bne.n	8005f92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006000:	f000 fb66 	bl	80066d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006004:	4b1c      	ldr	r3, [pc, #112]	@ (8006078 <xTaskResumeAll+0x134>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d010      	beq.n	8006032 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006010:	f000 f846 	bl	80060a0 <xTaskIncrementTick>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d002      	beq.n	8006020 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800601a:	4b16      	ldr	r3, [pc, #88]	@ (8006074 <xTaskResumeAll+0x130>)
 800601c:	2201      	movs	r2, #1
 800601e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	3b01      	subs	r3, #1
 8006024:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1f1      	bne.n	8006010 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800602c:	4b12      	ldr	r3, [pc, #72]	@ (8006078 <xTaskResumeAll+0x134>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006032:	4b10      	ldr	r3, [pc, #64]	@ (8006074 <xTaskResumeAll+0x130>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d009      	beq.n	800604e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800603a:	2301      	movs	r3, #1
 800603c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800603e:	4b0f      	ldr	r3, [pc, #60]	@ (800607c <xTaskResumeAll+0x138>)
 8006040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800604e:	f7fe ff1d 	bl	8004e8c <vPortExitCritical>

	return xAlreadyYielded;
 8006052:	68bb      	ldr	r3, [r7, #8]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	24004a30 	.word	0x24004a30
 8006060:	24004a08 	.word	0x24004a08
 8006064:	240049c8 	.word	0x240049c8
 8006068:	24004a10 	.word	0x24004a10
 800606c:	24004538 	.word	0x24004538
 8006070:	24004534 	.word	0x24004534
 8006074:	24004a1c 	.word	0x24004a1c
 8006078:	24004a18 	.word	0x24004a18
 800607c:	e000ed04 	.word	0xe000ed04

08006080 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006086:	4b05      	ldr	r3, [pc, #20]	@ (800609c <xTaskGetTickCount+0x1c>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800608c:	687b      	ldr	r3, [r7, #4]
}
 800608e:	4618      	mov	r0, r3
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	24004a0c 	.word	0x24004a0c

080060a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060a6:	2300      	movs	r3, #0
 80060a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060aa:	4b4f      	ldr	r3, [pc, #316]	@ (80061e8 <xTaskIncrementTick+0x148>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f040 8090 	bne.w	80061d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060b4:	4b4d      	ldr	r3, [pc, #308]	@ (80061ec <xTaskIncrementTick+0x14c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3301      	adds	r3, #1
 80060ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060bc:	4a4b      	ldr	r2, [pc, #300]	@ (80061ec <xTaskIncrementTick+0x14c>)
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d121      	bne.n	800610c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80060c8:	4b49      	ldr	r3, [pc, #292]	@ (80061f0 <xTaskIncrementTick+0x150>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00b      	beq.n	80060ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80060d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d6:	f383 8811 	msr	BASEPRI, r3
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	f3bf 8f4f 	dsb	sy
 80060e2:	603b      	str	r3, [r7, #0]
}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop
 80060e8:	e7fd      	b.n	80060e6 <xTaskIncrementTick+0x46>
 80060ea:	4b41      	ldr	r3, [pc, #260]	@ (80061f0 <xTaskIncrementTick+0x150>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	4b40      	ldr	r3, [pc, #256]	@ (80061f4 <xTaskIncrementTick+0x154>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a3e      	ldr	r2, [pc, #248]	@ (80061f0 <xTaskIncrementTick+0x150>)
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	4a3e      	ldr	r2, [pc, #248]	@ (80061f4 <xTaskIncrementTick+0x154>)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6013      	str	r3, [r2, #0]
 80060fe:	4b3e      	ldr	r3, [pc, #248]	@ (80061f8 <xTaskIncrementTick+0x158>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3301      	adds	r3, #1
 8006104:	4a3c      	ldr	r2, [pc, #240]	@ (80061f8 <xTaskIncrementTick+0x158>)
 8006106:	6013      	str	r3, [r2, #0]
 8006108:	f000 fae2 	bl	80066d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800610c:	4b3b      	ldr	r3, [pc, #236]	@ (80061fc <xTaskIncrementTick+0x15c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	429a      	cmp	r2, r3
 8006114:	d349      	bcc.n	80061aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006116:	4b36      	ldr	r3, [pc, #216]	@ (80061f0 <xTaskIncrementTick+0x150>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d104      	bne.n	800612a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006120:	4b36      	ldr	r3, [pc, #216]	@ (80061fc <xTaskIncrementTick+0x15c>)
 8006122:	f04f 32ff 	mov.w	r2, #4294967295
 8006126:	601a      	str	r2, [r3, #0]
					break;
 8006128:	e03f      	b.n	80061aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800612a:	4b31      	ldr	r3, [pc, #196]	@ (80061f0 <xTaskIncrementTick+0x150>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	429a      	cmp	r2, r3
 8006140:	d203      	bcs.n	800614a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006142:	4a2e      	ldr	r2, [pc, #184]	@ (80061fc <xTaskIncrementTick+0x15c>)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006148:	e02f      	b.n	80061aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	3304      	adds	r3, #4
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe fd0c 	bl	8004b6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	3318      	adds	r3, #24
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fd03 	bl	8004b6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800616a:	4b25      	ldr	r3, [pc, #148]	@ (8006200 <xTaskIncrementTick+0x160>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d903      	bls.n	800617a <xTaskIncrementTick+0xda>
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006176:	4a22      	ldr	r2, [pc, #136]	@ (8006200 <xTaskIncrementTick+0x160>)
 8006178:	6013      	str	r3, [r2, #0]
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800617e:	4613      	mov	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	4a1f      	ldr	r2, [pc, #124]	@ (8006204 <xTaskIncrementTick+0x164>)
 8006188:	441a      	add	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	3304      	adds	r3, #4
 800618e:	4619      	mov	r1, r3
 8006190:	4610      	mov	r0, r2
 8006192:	f7fe fc8e 	bl	8004ab2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800619a:	4b1b      	ldr	r3, [pc, #108]	@ (8006208 <xTaskIncrementTick+0x168>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d3b8      	bcc.n	8006116 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061a8:	e7b5      	b.n	8006116 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061aa:	4b17      	ldr	r3, [pc, #92]	@ (8006208 <xTaskIncrementTick+0x168>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b0:	4914      	ldr	r1, [pc, #80]	@ (8006204 <xTaskIncrementTick+0x164>)
 80061b2:	4613      	mov	r3, r2
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	4413      	add	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	440b      	add	r3, r1
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d901      	bls.n	80061c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80061c2:	2301      	movs	r3, #1
 80061c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061c6:	4b11      	ldr	r3, [pc, #68]	@ (800620c <xTaskIncrementTick+0x16c>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80061ce:	2301      	movs	r3, #1
 80061d0:	617b      	str	r3, [r7, #20]
 80061d2:	e004      	b.n	80061de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061d4:	4b0e      	ldr	r3, [pc, #56]	@ (8006210 <xTaskIncrementTick+0x170>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3301      	adds	r3, #1
 80061da:	4a0d      	ldr	r2, [pc, #52]	@ (8006210 <xTaskIncrementTick+0x170>)
 80061dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061de:	697b      	ldr	r3, [r7, #20]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3718      	adds	r7, #24
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	24004a30 	.word	0x24004a30
 80061ec:	24004a0c 	.word	0x24004a0c
 80061f0:	240049c0 	.word	0x240049c0
 80061f4:	240049c4 	.word	0x240049c4
 80061f8:	24004a20 	.word	0x24004a20
 80061fc:	24004a28 	.word	0x24004a28
 8006200:	24004a10 	.word	0x24004a10
 8006204:	24004538 	.word	0x24004538
 8006208:	24004534 	.word	0x24004534
 800620c:	24004a1c 	.word	0x24004a1c
 8006210:	24004a18 	.word	0x24004a18

08006214 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800621a:	4b2b      	ldr	r3, [pc, #172]	@ (80062c8 <vTaskSwitchContext+0xb4>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006222:	4b2a      	ldr	r3, [pc, #168]	@ (80062cc <vTaskSwitchContext+0xb8>)
 8006224:	2201      	movs	r2, #1
 8006226:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006228:	e047      	b.n	80062ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800622a:	4b28      	ldr	r3, [pc, #160]	@ (80062cc <vTaskSwitchContext+0xb8>)
 800622c:	2200      	movs	r2, #0
 800622e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006230:	4b27      	ldr	r3, [pc, #156]	@ (80062d0 <vTaskSwitchContext+0xbc>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	e011      	b.n	800625c <vTaskSwitchContext+0x48>
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10b      	bne.n	8006256 <vTaskSwitchContext+0x42>
	__asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	607b      	str	r3, [r7, #4]
}
 8006250:	bf00      	nop
 8006252:	bf00      	nop
 8006254:	e7fd      	b.n	8006252 <vTaskSwitchContext+0x3e>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	3b01      	subs	r3, #1
 800625a:	60fb      	str	r3, [r7, #12]
 800625c:	491d      	ldr	r1, [pc, #116]	@ (80062d4 <vTaskSwitchContext+0xc0>)
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	440b      	add	r3, r1
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d0e3      	beq.n	8006238 <vTaskSwitchContext+0x24>
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4613      	mov	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <vTaskSwitchContext+0xc0>)
 800627c:	4413      	add	r3, r2
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	605a      	str	r2, [r3, #4]
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	3308      	adds	r3, #8
 8006292:	429a      	cmp	r2, r3
 8006294:	d104      	bne.n	80062a0 <vTaskSwitchContext+0x8c>
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	605a      	str	r2, [r3, #4]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	4a0c      	ldr	r2, [pc, #48]	@ (80062d8 <vTaskSwitchContext+0xc4>)
 80062a8:	6013      	str	r3, [r2, #0]
 80062aa:	4a09      	ldr	r2, [pc, #36]	@ (80062d0 <vTaskSwitchContext+0xbc>)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062b0:	4b09      	ldr	r3, [pc, #36]	@ (80062d8 <vTaskSwitchContext+0xc4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3354      	adds	r3, #84	@ 0x54
 80062b6:	4a09      	ldr	r2, [pc, #36]	@ (80062dc <vTaskSwitchContext+0xc8>)
 80062b8:	6013      	str	r3, [r2, #0]
}
 80062ba:	bf00      	nop
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	24004a30 	.word	0x24004a30
 80062cc:	24004a1c 	.word	0x24004a1c
 80062d0:	24004a10 	.word	0x24004a10
 80062d4:	24004538 	.word	0x24004538
 80062d8:	24004534 	.word	0x24004534
 80062dc:	24000014 	.word	0x24000014

080062e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10b      	bne.n	8006308 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	60fb      	str	r3, [r7, #12]
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006308:	4b07      	ldr	r3, [pc, #28]	@ (8006328 <vTaskPlaceOnEventList+0x48>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3318      	adds	r3, #24
 800630e:	4619      	mov	r1, r3
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f7fe fbf2 	bl	8004afa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006316:	2101      	movs	r1, #1
 8006318:	6838      	ldr	r0, [r7, #0]
 800631a:	f000 fa87 	bl	800682c <prvAddCurrentTaskToDelayedList>
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	24004534 	.word	0x24004534

0800632c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d10b      	bne.n	8006356 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	617b      	str	r3, [r7, #20]
}
 8006350:	bf00      	nop
 8006352:	bf00      	nop
 8006354:	e7fd      	b.n	8006352 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006356:	4b0a      	ldr	r3, [pc, #40]	@ (8006380 <vTaskPlaceOnEventListRestricted+0x54>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3318      	adds	r3, #24
 800635c:	4619      	mov	r1, r3
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f7fe fba7 	bl	8004ab2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d002      	beq.n	8006370 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006370:	6879      	ldr	r1, [r7, #4]
 8006372:	68b8      	ldr	r0, [r7, #8]
 8006374:	f000 fa5a 	bl	800682c <prvAddCurrentTaskToDelayedList>
	}
 8006378:	bf00      	nop
 800637a:	3718      	adds	r7, #24
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	24004534 	.word	0x24004534

08006384 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10b      	bne.n	80063b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800639a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639e:	f383 8811 	msr	BASEPRI, r3
 80063a2:	f3bf 8f6f 	isb	sy
 80063a6:	f3bf 8f4f 	dsb	sy
 80063aa:	60fb      	str	r3, [r7, #12]
}
 80063ac:	bf00      	nop
 80063ae:	bf00      	nop
 80063b0:	e7fd      	b.n	80063ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	3318      	adds	r3, #24
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fe fbd8 	bl	8004b6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063bc:	4b1d      	ldr	r3, [pc, #116]	@ (8006434 <xTaskRemoveFromEventList+0xb0>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d11d      	bne.n	8006400 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	3304      	adds	r3, #4
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7fe fbcf 	bl	8004b6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d2:	4b19      	ldr	r3, [pc, #100]	@ (8006438 <xTaskRemoveFromEventList+0xb4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d903      	bls.n	80063e2 <xTaskRemoveFromEventList+0x5e>
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063de:	4a16      	ldr	r2, [pc, #88]	@ (8006438 <xTaskRemoveFromEventList+0xb4>)
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e6:	4613      	mov	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4413      	add	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4a13      	ldr	r2, [pc, #76]	@ (800643c <xTaskRemoveFromEventList+0xb8>)
 80063f0:	441a      	add	r2, r3
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f7fe fb5a 	bl	8004ab2 <vListInsertEnd>
 80063fe:	e005      	b.n	800640c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	3318      	adds	r3, #24
 8006404:	4619      	mov	r1, r3
 8006406:	480e      	ldr	r0, [pc, #56]	@ (8006440 <xTaskRemoveFromEventList+0xbc>)
 8006408:	f7fe fb53 	bl	8004ab2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006410:	4b0c      	ldr	r3, [pc, #48]	@ (8006444 <xTaskRemoveFromEventList+0xc0>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006416:	429a      	cmp	r2, r3
 8006418:	d905      	bls.n	8006426 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800641a:	2301      	movs	r3, #1
 800641c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800641e:	4b0a      	ldr	r3, [pc, #40]	@ (8006448 <xTaskRemoveFromEventList+0xc4>)
 8006420:	2201      	movs	r2, #1
 8006422:	601a      	str	r2, [r3, #0]
 8006424:	e001      	b.n	800642a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800642a:	697b      	ldr	r3, [r7, #20]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3718      	adds	r7, #24
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	24004a30 	.word	0x24004a30
 8006438:	24004a10 	.word	0x24004a10
 800643c:	24004538 	.word	0x24004538
 8006440:	240049c8 	.word	0x240049c8
 8006444:	24004534 	.word	0x24004534
 8006448:	24004a1c 	.word	0x24004a1c

0800644c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006454:	4b06      	ldr	r3, [pc, #24]	@ (8006470 <vTaskInternalSetTimeOutState+0x24>)
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800645c:	4b05      	ldr	r3, [pc, #20]	@ (8006474 <vTaskInternalSetTimeOutState+0x28>)
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	605a      	str	r2, [r3, #4]
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr
 8006470:	24004a20 	.word	0x24004a20
 8006474:	24004a0c 	.word	0x24004a0c

08006478 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b088      	sub	sp, #32
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	613b      	str	r3, [r7, #16]
}
 800649a:	bf00      	nop
 800649c:	bf00      	nop
 800649e:	e7fd      	b.n	800649c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10b      	bne.n	80064be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	60fb      	str	r3, [r7, #12]
}
 80064b8:	bf00      	nop
 80064ba:	bf00      	nop
 80064bc:	e7fd      	b.n	80064ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80064be:	f7fe fcb3 	bl	8004e28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80064c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006538 <xTaskCheckForTimeOut+0xc0>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	69ba      	ldr	r2, [r7, #24]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064da:	d102      	bne.n	80064e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80064dc:	2300      	movs	r3, #0
 80064de:	61fb      	str	r3, [r7, #28]
 80064e0:	e023      	b.n	800652a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	4b15      	ldr	r3, [pc, #84]	@ (800653c <xTaskCheckForTimeOut+0xc4>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d007      	beq.n	80064fe <xTaskCheckForTimeOut+0x86>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d302      	bcc.n	80064fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80064f8:	2301      	movs	r3, #1
 80064fa:	61fb      	str	r3, [r7, #28]
 80064fc:	e015      	b.n	800652a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	429a      	cmp	r2, r3
 8006506:	d20b      	bcs.n	8006520 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	1ad2      	subs	r2, r2, r3
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f7ff ff99 	bl	800644c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800651a:	2300      	movs	r3, #0
 800651c:	61fb      	str	r3, [r7, #28]
 800651e:	e004      	b.n	800652a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006526:	2301      	movs	r3, #1
 8006528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800652a:	f7fe fcaf 	bl	8004e8c <vPortExitCritical>

	return xReturn;
 800652e:	69fb      	ldr	r3, [r7, #28]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3720      	adds	r7, #32
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	24004a0c 	.word	0x24004a0c
 800653c:	24004a20 	.word	0x24004a20

08006540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006544:	4b03      	ldr	r3, [pc, #12]	@ (8006554 <vTaskMissedYield+0x14>)
 8006546:	2201      	movs	r2, #1
 8006548:	601a      	str	r2, [r3, #0]
}
 800654a:	bf00      	nop
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	24004a1c 	.word	0x24004a1c

08006558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006560:	f000 f852 	bl	8006608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006564:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <prvIdleTask+0x28>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d9f9      	bls.n	8006560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800656c:	4b05      	ldr	r3, [pc, #20]	@ (8006584 <prvIdleTask+0x2c>)
 800656e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006572:	601a      	str	r2, [r3, #0]
 8006574:	f3bf 8f4f 	dsb	sy
 8006578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800657c:	e7f0      	b.n	8006560 <prvIdleTask+0x8>
 800657e:	bf00      	nop
 8006580:	24004538 	.word	0x24004538
 8006584:	e000ed04 	.word	0xe000ed04

08006588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800658e:	2300      	movs	r3, #0
 8006590:	607b      	str	r3, [r7, #4]
 8006592:	e00c      	b.n	80065ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	4613      	mov	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4a12      	ldr	r2, [pc, #72]	@ (80065e8 <prvInitialiseTaskLists+0x60>)
 80065a0:	4413      	add	r3, r2
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fe fa58 	bl	8004a58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3301      	adds	r3, #1
 80065ac:	607b      	str	r3, [r7, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b37      	cmp	r3, #55	@ 0x37
 80065b2:	d9ef      	bls.n	8006594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065b4:	480d      	ldr	r0, [pc, #52]	@ (80065ec <prvInitialiseTaskLists+0x64>)
 80065b6:	f7fe fa4f 	bl	8004a58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80065ba:	480d      	ldr	r0, [pc, #52]	@ (80065f0 <prvInitialiseTaskLists+0x68>)
 80065bc:	f7fe fa4c 	bl	8004a58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065c0:	480c      	ldr	r0, [pc, #48]	@ (80065f4 <prvInitialiseTaskLists+0x6c>)
 80065c2:	f7fe fa49 	bl	8004a58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065c6:	480c      	ldr	r0, [pc, #48]	@ (80065f8 <prvInitialiseTaskLists+0x70>)
 80065c8:	f7fe fa46 	bl	8004a58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065cc:	480b      	ldr	r0, [pc, #44]	@ (80065fc <prvInitialiseTaskLists+0x74>)
 80065ce:	f7fe fa43 	bl	8004a58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006600 <prvInitialiseTaskLists+0x78>)
 80065d4:	4a05      	ldr	r2, [pc, #20]	@ (80065ec <prvInitialiseTaskLists+0x64>)
 80065d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006604 <prvInitialiseTaskLists+0x7c>)
 80065da:	4a05      	ldr	r2, [pc, #20]	@ (80065f0 <prvInitialiseTaskLists+0x68>)
 80065dc:	601a      	str	r2, [r3, #0]
}
 80065de:	bf00      	nop
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	24004538 	.word	0x24004538
 80065ec:	24004998 	.word	0x24004998
 80065f0:	240049ac 	.word	0x240049ac
 80065f4:	240049c8 	.word	0x240049c8
 80065f8:	240049dc 	.word	0x240049dc
 80065fc:	240049f4 	.word	0x240049f4
 8006600:	240049c0 	.word	0x240049c0
 8006604:	240049c4 	.word	0x240049c4

08006608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800660e:	e019      	b.n	8006644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006610:	f7fe fc0a 	bl	8004e28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006614:	4b10      	ldr	r3, [pc, #64]	@ (8006658 <prvCheckTasksWaitingTermination+0x50>)
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3304      	adds	r3, #4
 8006620:	4618      	mov	r0, r3
 8006622:	f7fe faa3 	bl	8004b6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006626:	4b0d      	ldr	r3, [pc, #52]	@ (800665c <prvCheckTasksWaitingTermination+0x54>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3b01      	subs	r3, #1
 800662c:	4a0b      	ldr	r2, [pc, #44]	@ (800665c <prvCheckTasksWaitingTermination+0x54>)
 800662e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006630:	4b0b      	ldr	r3, [pc, #44]	@ (8006660 <prvCheckTasksWaitingTermination+0x58>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	3b01      	subs	r3, #1
 8006636:	4a0a      	ldr	r2, [pc, #40]	@ (8006660 <prvCheckTasksWaitingTermination+0x58>)
 8006638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800663a:	f7fe fc27 	bl	8004e8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f810 	bl	8006664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006644:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <prvCheckTasksWaitingTermination+0x58>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e1      	bne.n	8006610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800664c:	bf00      	nop
 800664e:	bf00      	nop
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	240049dc 	.word	0x240049dc
 800665c:	24004a08 	.word	0x24004a08
 8006660:	240049f0 	.word	0x240049f0

08006664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3354      	adds	r3, #84	@ 0x54
 8006670:	4618      	mov	r0, r3
 8006672:	f000 fc91 	bl	8006f98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800667c:	2b00      	cmp	r3, #0
 800667e:	d108      	bne.n	8006692 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006684:	4618      	mov	r0, r3
 8006686:	f7fe f8c7 	bl	8004818 <vPortFree>
				vPortFree( pxTCB );
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7fe f8c4 	bl	8004818 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006690:	e019      	b.n	80066c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006698:	2b01      	cmp	r3, #1
 800669a:	d103      	bne.n	80066a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f7fe f8bb 	bl	8004818 <vPortFree>
	}
 80066a2:	e010      	b.n	80066c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d00b      	beq.n	80066c6 <prvDeleteTCB+0x62>
	__asm volatile
 80066ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b2:	f383 8811 	msr	BASEPRI, r3
 80066b6:	f3bf 8f6f 	isb	sy
 80066ba:	f3bf 8f4f 	dsb	sy
 80066be:	60fb      	str	r3, [r7, #12]
}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	e7fd      	b.n	80066c2 <prvDeleteTCB+0x5e>
	}
 80066c6:	bf00      	nop
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
	...

080066d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <prvResetNextTaskUnblockTime+0x38>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d104      	bne.n	80066ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066e0:	4b0a      	ldr	r3, [pc, #40]	@ (800670c <prvResetNextTaskUnblockTime+0x3c>)
 80066e2:	f04f 32ff 	mov.w	r2, #4294967295
 80066e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80066e8:	e008      	b.n	80066fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ea:	4b07      	ldr	r3, [pc, #28]	@ (8006708 <prvResetNextTaskUnblockTime+0x38>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	4a04      	ldr	r2, [pc, #16]	@ (800670c <prvResetNextTaskUnblockTime+0x3c>)
 80066fa:	6013      	str	r3, [r2, #0]
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	240049c0 	.word	0x240049c0
 800670c:	24004a28 	.word	0x24004a28

08006710 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006716:	4b0b      	ldr	r3, [pc, #44]	@ (8006744 <xTaskGetSchedulerState+0x34>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d102      	bne.n	8006724 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800671e:	2301      	movs	r3, #1
 8006720:	607b      	str	r3, [r7, #4]
 8006722:	e008      	b.n	8006736 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006724:	4b08      	ldr	r3, [pc, #32]	@ (8006748 <xTaskGetSchedulerState+0x38>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d102      	bne.n	8006732 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800672c:	2302      	movs	r3, #2
 800672e:	607b      	str	r3, [r7, #4]
 8006730:	e001      	b.n	8006736 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006732:	2300      	movs	r3, #0
 8006734:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006736:	687b      	ldr	r3, [r7, #4]
	}
 8006738:	4618      	mov	r0, r3
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	24004a14 	.word	0x24004a14
 8006748:	24004a30 	.word	0x24004a30

0800674c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006758:	2300      	movs	r3, #0
 800675a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d058      	beq.n	8006814 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006762:	4b2f      	ldr	r3, [pc, #188]	@ (8006820 <xTaskPriorityDisinherit+0xd4>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	429a      	cmp	r2, r3
 800676a:	d00b      	beq.n	8006784 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	60fb      	str	r3, [r7, #12]
}
 800677e:	bf00      	nop
 8006780:	bf00      	nop
 8006782:	e7fd      	b.n	8006780 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006788:	2b00      	cmp	r3, #0
 800678a:	d10b      	bne.n	80067a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	60bb      	str	r3, [r7, #8]
}
 800679e:	bf00      	nop
 80067a0:	bf00      	nop
 80067a2:	e7fd      	b.n	80067a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067a8:	1e5a      	subs	r2, r3, #1
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d02c      	beq.n	8006814 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d128      	bne.n	8006814 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	3304      	adds	r3, #4
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7fe f9d0 	bl	8004b6c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006824 <xTaskPriorityDisinherit+0xd8>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d903      	bls.n	80067f4 <xTaskPriorityDisinherit+0xa8>
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006824 <xTaskPriorityDisinherit+0xd8>)
 80067f2:	6013      	str	r3, [r2, #0]
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4a09      	ldr	r2, [pc, #36]	@ (8006828 <xTaskPriorityDisinherit+0xdc>)
 8006802:	441a      	add	r2, r3
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	3304      	adds	r3, #4
 8006808:	4619      	mov	r1, r3
 800680a:	4610      	mov	r0, r2
 800680c:	f7fe f951 	bl	8004ab2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006810:	2301      	movs	r3, #1
 8006812:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006814:	697b      	ldr	r3, [r7, #20]
	}
 8006816:	4618      	mov	r0, r3
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	24004534 	.word	0x24004534
 8006824:	24004a10 	.word	0x24004a10
 8006828:	24004538 	.word	0x24004538

0800682c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006836:	4b21      	ldr	r3, [pc, #132]	@ (80068bc <prvAddCurrentTaskToDelayedList+0x90>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800683c:	4b20      	ldr	r3, [pc, #128]	@ (80068c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	3304      	adds	r3, #4
 8006842:	4618      	mov	r0, r3
 8006844:	f7fe f992 	bl	8004b6c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684e:	d10a      	bne.n	8006866 <prvAddCurrentTaskToDelayedList+0x3a>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d007      	beq.n	8006866 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006856:	4b1a      	ldr	r3, [pc, #104]	@ (80068c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3304      	adds	r3, #4
 800685c:	4619      	mov	r1, r3
 800685e:	4819      	ldr	r0, [pc, #100]	@ (80068c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006860:	f7fe f927 	bl	8004ab2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006864:	e026      	b.n	80068b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4413      	add	r3, r2
 800686c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800686e:	4b14      	ldr	r3, [pc, #80]	@ (80068c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68ba      	ldr	r2, [r7, #8]
 8006874:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	429a      	cmp	r2, r3
 800687c:	d209      	bcs.n	8006892 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800687e:	4b12      	ldr	r3, [pc, #72]	@ (80068c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	4b0f      	ldr	r3, [pc, #60]	@ (80068c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3304      	adds	r3, #4
 8006888:	4619      	mov	r1, r3
 800688a:	4610      	mov	r0, r2
 800688c:	f7fe f935 	bl	8004afa <vListInsert>
}
 8006890:	e010      	b.n	80068b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006892:	4b0e      	ldr	r3, [pc, #56]	@ (80068cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	4b0a      	ldr	r3, [pc, #40]	@ (80068c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	3304      	adds	r3, #4
 800689c:	4619      	mov	r1, r3
 800689e:	4610      	mov	r0, r2
 80068a0:	f7fe f92b 	bl	8004afa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068a4:	4b0a      	ldr	r3, [pc, #40]	@ (80068d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d202      	bcs.n	80068b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80068ae:	4a08      	ldr	r2, [pc, #32]	@ (80068d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	6013      	str	r3, [r2, #0]
}
 80068b4:	bf00      	nop
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	24004a0c 	.word	0x24004a0c
 80068c0:	24004534 	.word	0x24004534
 80068c4:	240049f4 	.word	0x240049f4
 80068c8:	240049c4 	.word	0x240049c4
 80068cc:	240049c0 	.word	0x240049c0
 80068d0:	24004a28 	.word	0x24004a28

080068d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b08a      	sub	sp, #40	@ 0x28
 80068d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068da:	2300      	movs	r3, #0
 80068dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068de:	f000 fb13 	bl	8006f08 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006958 <xTimerCreateTimerTask+0x84>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d021      	beq.n	800692e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068ea:	2300      	movs	r3, #0
 80068ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068ee:	2300      	movs	r3, #0
 80068f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068f2:	1d3a      	adds	r2, r7, #4
 80068f4:	f107 0108 	add.w	r1, r7, #8
 80068f8:	f107 030c 	add.w	r3, r7, #12
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7fd fea3 	bl	8004648 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006902:	6879      	ldr	r1, [r7, #4]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	9202      	str	r2, [sp, #8]
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	2302      	movs	r3, #2
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	2300      	movs	r3, #0
 8006912:	460a      	mov	r2, r1
 8006914:	4911      	ldr	r1, [pc, #68]	@ (800695c <xTimerCreateTimerTask+0x88>)
 8006916:	4812      	ldr	r0, [pc, #72]	@ (8006960 <xTimerCreateTimerTask+0x8c>)
 8006918:	f7ff f8a2 	bl	8005a60 <xTaskCreateStatic>
 800691c:	4603      	mov	r3, r0
 800691e:	4a11      	ldr	r2, [pc, #68]	@ (8006964 <xTimerCreateTimerTask+0x90>)
 8006920:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006922:	4b10      	ldr	r3, [pc, #64]	@ (8006964 <xTimerCreateTimerTask+0x90>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800692a:	2301      	movs	r3, #1
 800692c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d10b      	bne.n	800694c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006938:	f383 8811 	msr	BASEPRI, r3
 800693c:	f3bf 8f6f 	isb	sy
 8006940:	f3bf 8f4f 	dsb	sy
 8006944:	613b      	str	r3, [r7, #16]
}
 8006946:	bf00      	nop
 8006948:	bf00      	nop
 800694a:	e7fd      	b.n	8006948 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800694c:	697b      	ldr	r3, [r7, #20]
}
 800694e:	4618      	mov	r0, r3
 8006950:	3718      	adds	r7, #24
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	24004a64 	.word	0x24004a64
 800695c:	080071ec 	.word	0x080071ec
 8006960:	08006aa1 	.word	0x08006aa1
 8006964:	24004a68 	.word	0x24004a68

08006968 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	@ 0x28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006976:	2300      	movs	r3, #0
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10b      	bne.n	8006998 <xTimerGenericCommand+0x30>
	__asm volatile
 8006980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006984:	f383 8811 	msr	BASEPRI, r3
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	f3bf 8f4f 	dsb	sy
 8006990:	623b      	str	r3, [r7, #32]
}
 8006992:	bf00      	nop
 8006994:	bf00      	nop
 8006996:	e7fd      	b.n	8006994 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006998:	4b19      	ldr	r3, [pc, #100]	@ (8006a00 <xTimerGenericCommand+0x98>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d02a      	beq.n	80069f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2b05      	cmp	r3, #5
 80069b0:	dc18      	bgt.n	80069e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069b2:	f7ff fead 	bl	8006710 <xTaskGetSchedulerState>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d109      	bne.n	80069d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069bc:	4b10      	ldr	r3, [pc, #64]	@ (8006a00 <xTimerGenericCommand+0x98>)
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	f107 0110 	add.w	r1, r7, #16
 80069c4:	2300      	movs	r3, #0
 80069c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069c8:	f7fe fc5a 	bl	8005280 <xQueueGenericSend>
 80069cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80069ce:	e012      	b.n	80069f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006a00 <xTimerGenericCommand+0x98>)
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	f107 0110 	add.w	r1, r7, #16
 80069d8:	2300      	movs	r3, #0
 80069da:	2200      	movs	r2, #0
 80069dc:	f7fe fc50 	bl	8005280 <xQueueGenericSend>
 80069e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80069e2:	e008      	b.n	80069f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <xTimerGenericCommand+0x98>)
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	f107 0110 	add.w	r1, r7, #16
 80069ec:	2300      	movs	r3, #0
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	f7fe fd48 	bl	8005484 <xQueueGenericSendFromISR>
 80069f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3728      	adds	r7, #40	@ 0x28
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	24004a64 	.word	0x24004a64

08006a04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b088      	sub	sp, #32
 8006a08:	af02      	add	r7, sp, #8
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a0e:	4b23      	ldr	r3, [pc, #140]	@ (8006a9c <prvProcessExpiredTimer+0x98>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7fe f8a5 	bl	8004b6c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a28:	f003 0304 	and.w	r3, r3, #4
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d023      	beq.n	8006a78 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	699a      	ldr	r2, [r3, #24]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	18d1      	adds	r1, r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	6978      	ldr	r0, [r7, #20]
 8006a3e:	f000 f8d5 	bl	8006bec <prvInsertTimerInActiveList>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d020      	beq.n	8006a8a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a48:	2300      	movs	r3, #0
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	2100      	movs	r1, #0
 8006a52:	6978      	ldr	r0, [r7, #20]
 8006a54:	f7ff ff88 	bl	8006968 <xTimerGenericCommand>
 8006a58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d114      	bne.n	8006a8a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	60fb      	str	r3, [r7, #12]
}
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a7e:	f023 0301 	bic.w	r3, r3, #1
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	6978      	ldr	r0, [r7, #20]
 8006a90:	4798      	blx	r3
}
 8006a92:	bf00      	nop
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	24004a5c 	.word	0x24004a5c

08006aa0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006aa8:	f107 0308 	add.w	r3, r7, #8
 8006aac:	4618      	mov	r0, r3
 8006aae:	f000 f859 	bl	8006b64 <prvGetNextExpireTime>
 8006ab2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f805 	bl	8006ac8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006abe:	f000 f8d7 	bl	8006c70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ac2:	bf00      	nop
 8006ac4:	e7f0      	b.n	8006aa8 <prvTimerTask+0x8>
	...

08006ac8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006ad2:	f7ff fa29 	bl	8005f28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ad6:	f107 0308 	add.w	r3, r7, #8
 8006ada:	4618      	mov	r0, r3
 8006adc:	f000 f866 	bl	8006bac <prvSampleTimeNow>
 8006ae0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d130      	bne.n	8006b4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10a      	bne.n	8006b04 <prvProcessTimerOrBlockTask+0x3c>
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d806      	bhi.n	8006b04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006af6:	f7ff fa25 	bl	8005f44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006afa:	68f9      	ldr	r1, [r7, #12]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7ff ff81 	bl	8006a04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b02:	e024      	b.n	8006b4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d008      	beq.n	8006b1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b0a:	4b13      	ldr	r3, [pc, #76]	@ (8006b58 <prvProcessTimerOrBlockTask+0x90>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <prvProcessTimerOrBlockTask+0x50>
 8006b14:	2301      	movs	r3, #1
 8006b16:	e000      	b.n	8006b1a <prvProcessTimerOrBlockTask+0x52>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b5c <prvProcessTimerOrBlockTask+0x94>)
 8006b1e:	6818      	ldr	r0, [r3, #0]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	683a      	ldr	r2, [r7, #0]
 8006b28:	4619      	mov	r1, r3
 8006b2a:	f7fe ff65 	bl	80059f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b2e:	f7ff fa09 	bl	8005f44 <xTaskResumeAll>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10a      	bne.n	8006b4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b38:	4b09      	ldr	r3, [pc, #36]	@ (8006b60 <prvProcessTimerOrBlockTask+0x98>)
 8006b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b3e:	601a      	str	r2, [r3, #0]
 8006b40:	f3bf 8f4f 	dsb	sy
 8006b44:	f3bf 8f6f 	isb	sy
}
 8006b48:	e001      	b.n	8006b4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b4a:	f7ff f9fb 	bl	8005f44 <xTaskResumeAll>
}
 8006b4e:	bf00      	nop
 8006b50:	3710      	adds	r7, #16
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	24004a60 	.word	0x24004a60
 8006b5c:	24004a64 	.word	0x24004a64
 8006b60:	e000ed04 	.word	0xe000ed04

08006b64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba8 <prvGetNextExpireTime+0x44>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d101      	bne.n	8006b7a <prvGetNextExpireTime+0x16>
 8006b76:	2201      	movs	r2, #1
 8006b78:	e000      	b.n	8006b7c <prvGetNextExpireTime+0x18>
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d105      	bne.n	8006b94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b88:	4b07      	ldr	r3, [pc, #28]	@ (8006ba8 <prvGetNextExpireTime+0x44>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	e001      	b.n	8006b98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b98:	68fb      	ldr	r3, [r7, #12]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3714      	adds	r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	24004a5c 	.word	0x24004a5c

08006bac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006bb4:	f7ff fa64 	bl	8006080 <xTaskGetTickCount>
 8006bb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006bba:	4b0b      	ldr	r3, [pc, #44]	@ (8006be8 <prvSampleTimeNow+0x3c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d205      	bcs.n	8006bd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006bc4:	f000 f93a 	bl	8006e3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	601a      	str	r2, [r3, #0]
 8006bce:	e002      	b.n	8006bd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006bd6:	4a04      	ldr	r2, [pc, #16]	@ (8006be8 <prvSampleTimeNow+0x3c>)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3710      	adds	r7, #16
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	24004a6c 	.word	0x24004a6c

08006bec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
 8006bf8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d812      	bhi.n	8006c38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	1ad2      	subs	r2, r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d302      	bcc.n	8006c26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c20:	2301      	movs	r3, #1
 8006c22:	617b      	str	r3, [r7, #20]
 8006c24:	e01b      	b.n	8006c5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c26:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <prvInsertTimerInActiveList+0x7c>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	4619      	mov	r1, r3
 8006c30:	4610      	mov	r0, r2
 8006c32:	f7fd ff62 	bl	8004afa <vListInsert>
 8006c36:	e012      	b.n	8006c5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d206      	bcs.n	8006c4e <prvInsertTimerInActiveList+0x62>
 8006c40:	68ba      	ldr	r2, [r7, #8]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d302      	bcc.n	8006c4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	e007      	b.n	8006c5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c4e:	4b07      	ldr	r3, [pc, #28]	@ (8006c6c <prvInsertTimerInActiveList+0x80>)
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3304      	adds	r3, #4
 8006c56:	4619      	mov	r1, r3
 8006c58:	4610      	mov	r0, r2
 8006c5a:	f7fd ff4e 	bl	8004afa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c5e:	697b      	ldr	r3, [r7, #20]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	24004a60 	.word	0x24004a60
 8006c6c:	24004a5c 	.word	0x24004a5c

08006c70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b08e      	sub	sp, #56	@ 0x38
 8006c74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c76:	e0ce      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	da19      	bge.n	8006cb2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c7e:	1d3b      	adds	r3, r7, #4
 8006c80:	3304      	adds	r3, #4
 8006c82:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10b      	bne.n	8006ca2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	61fb      	str	r3, [r7, #28]
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	e7fd      	b.n	8006c9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ca8:	6850      	ldr	r0, [r2, #4]
 8006caa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cac:	6892      	ldr	r2, [r2, #8]
 8006cae:	4611      	mov	r1, r2
 8006cb0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f2c0 80ae 	blt.w	8006e16 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d004      	beq.n	8006cd0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fd ff4e 	bl	8004b6c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cd0:	463b      	mov	r3, r7
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7ff ff6a 	bl	8006bac <prvSampleTimeNow>
 8006cd8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2b09      	cmp	r3, #9
 8006cde:	f200 8097 	bhi.w	8006e10 <prvProcessReceivedCommands+0x1a0>
 8006ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce8 <prvProcessReceivedCommands+0x78>)
 8006ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce8:	08006d11 	.word	0x08006d11
 8006cec:	08006d11 	.word	0x08006d11
 8006cf0:	08006d11 	.word	0x08006d11
 8006cf4:	08006d87 	.word	0x08006d87
 8006cf8:	08006d9b 	.word	0x08006d9b
 8006cfc:	08006de7 	.word	0x08006de7
 8006d00:	08006d11 	.word	0x08006d11
 8006d04:	08006d11 	.word	0x08006d11
 8006d08:	08006d87 	.word	0x08006d87
 8006d0c:	08006d9b 	.word	0x08006d9b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	18d1      	adds	r1, r2, r3
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d30:	f7ff ff5c 	bl	8006bec <prvInsertTimerInActiveList>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d06c      	beq.n	8006e14 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	6a1b      	ldr	r3, [r3, #32]
 8006d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d48:	f003 0304 	and.w	r3, r3, #4
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d061      	beq.n	8006e14 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	441a      	add	r2, r3
 8006d58:	2300      	movs	r3, #0
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	2100      	movs	r1, #0
 8006d60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d62:	f7ff fe01 	bl	8006968 <xTimerGenericCommand>
 8006d66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d152      	bne.n	8006e14 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	61bb      	str	r3, [r7, #24]
}
 8006d80:	bf00      	nop
 8006d82:	bf00      	nop
 8006d84:	e7fd      	b.n	8006d82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d8c:	f023 0301 	bic.w	r3, r3, #1
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d98:	e03d      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006da0:	f043 0301 	orr.w	r3, r3, #1
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10b      	bne.n	8006dd2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	617b      	str	r3, [r7, #20]
}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	e7fd      	b.n	8006dce <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd4:	699a      	ldr	r2, [r3, #24]
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	18d1      	adds	r1, r2, r3
 8006dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006de0:	f7ff ff04 	bl	8006bec <prvInsertTimerInActiveList>
					break;
 8006de4:	e017      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d103      	bne.n	8006dfc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006df4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006df6:	f7fd fd0f 	bl	8004818 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dfa:	e00c      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e02:	f023 0301 	bic.w	r3, r3, #1
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e0e:	e002      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006e10:	bf00      	nop
 8006e12:	e000      	b.n	8006e16 <prvProcessReceivedCommands+0x1a6>
					break;
 8006e14:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e16:	4b08      	ldr	r3, [pc, #32]	@ (8006e38 <prvProcessReceivedCommands+0x1c8>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	1d39      	adds	r1, r7, #4
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7fe fbce 	bl	80055c0 <xQueueReceive>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f47f af26 	bne.w	8006c78 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006e2c:	bf00      	nop
 8006e2e:	bf00      	nop
 8006e30:	3730      	adds	r7, #48	@ 0x30
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	24004a64 	.word	0x24004a64

08006e3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b088      	sub	sp, #32
 8006e40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e42:	e049      	b.n	8006ed8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e44:	4b2e      	ldr	r3, [pc, #184]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e4e:	4b2c      	ldr	r3, [pc, #176]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fd fe85 	bl	8004b6c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e70:	f003 0304 	and.w	r3, r3, #4
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d02f      	beq.n	8006ed8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	4413      	add	r3, r2
 8006e80:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d90e      	bls.n	8006ea8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e96:	4b1a      	ldr	r3, [pc, #104]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	3304      	adds	r3, #4
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	f7fd fe2a 	bl	8004afa <vListInsert>
 8006ea6:	e017      	b.n	8006ed8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	2300      	movs	r3, #0
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f7ff fd58 	bl	8006968 <xTimerGenericCommand>
 8006eb8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d10b      	bne.n	8006ed8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	603b      	str	r3, [r7, #0]
}
 8006ed2:	bf00      	nop
 8006ed4:	bf00      	nop
 8006ed6:	e7fd      	b.n	8006ed4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ed8:	4b09      	ldr	r3, [pc, #36]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1b0      	bne.n	8006e44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ee2:	4b07      	ldr	r3, [pc, #28]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006ee8:	4b06      	ldr	r3, [pc, #24]	@ (8006f04 <prvSwitchTimerLists+0xc8>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a04      	ldr	r2, [pc, #16]	@ (8006f00 <prvSwitchTimerLists+0xc4>)
 8006eee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ef0:	4a04      	ldr	r2, [pc, #16]	@ (8006f04 <prvSwitchTimerLists+0xc8>)
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	6013      	str	r3, [r2, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	24004a5c 	.word	0x24004a5c
 8006f04:	24004a60 	.word	0x24004a60

08006f08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f0e:	f7fd ff8b 	bl	8004e28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f12:	4b15      	ldr	r3, [pc, #84]	@ (8006f68 <prvCheckForValidListAndQueue+0x60>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d120      	bne.n	8006f5c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f1a:	4814      	ldr	r0, [pc, #80]	@ (8006f6c <prvCheckForValidListAndQueue+0x64>)
 8006f1c:	f7fd fd9c 	bl	8004a58 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006f20:	4813      	ldr	r0, [pc, #76]	@ (8006f70 <prvCheckForValidListAndQueue+0x68>)
 8006f22:	f7fd fd99 	bl	8004a58 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006f26:	4b13      	ldr	r3, [pc, #76]	@ (8006f74 <prvCheckForValidListAndQueue+0x6c>)
 8006f28:	4a10      	ldr	r2, [pc, #64]	@ (8006f6c <prvCheckForValidListAndQueue+0x64>)
 8006f2a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f2c:	4b12      	ldr	r3, [pc, #72]	@ (8006f78 <prvCheckForValidListAndQueue+0x70>)
 8006f2e:	4a10      	ldr	r2, [pc, #64]	@ (8006f70 <prvCheckForValidListAndQueue+0x68>)
 8006f30:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f32:	2300      	movs	r3, #0
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	4b11      	ldr	r3, [pc, #68]	@ (8006f7c <prvCheckForValidListAndQueue+0x74>)
 8006f38:	4a11      	ldr	r2, [pc, #68]	@ (8006f80 <prvCheckForValidListAndQueue+0x78>)
 8006f3a:	2110      	movs	r1, #16
 8006f3c:	200a      	movs	r0, #10
 8006f3e:	f7fe f8ff 	bl	8005140 <xQueueGenericCreateStatic>
 8006f42:	4603      	mov	r3, r0
 8006f44:	4a08      	ldr	r2, [pc, #32]	@ (8006f68 <prvCheckForValidListAndQueue+0x60>)
 8006f46:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f48:	4b07      	ldr	r3, [pc, #28]	@ (8006f68 <prvCheckForValidListAndQueue+0x60>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d005      	beq.n	8006f5c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f50:	4b05      	ldr	r3, [pc, #20]	@ (8006f68 <prvCheckForValidListAndQueue+0x60>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	490b      	ldr	r1, [pc, #44]	@ (8006f84 <prvCheckForValidListAndQueue+0x7c>)
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fe fd24 	bl	80059a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f5c:	f7fd ff96 	bl	8004e8c <vPortExitCritical>
}
 8006f60:	bf00      	nop
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	24004a64 	.word	0x24004a64
 8006f6c:	24004a34 	.word	0x24004a34
 8006f70:	24004a48 	.word	0x24004a48
 8006f74:	24004a5c 	.word	0x24004a5c
 8006f78:	24004a60 	.word	0x24004a60
 8006f7c:	24004b10 	.word	0x24004b10
 8006f80:	24004a70 	.word	0x24004a70
 8006f84:	080071f4 	.word	0x080071f4

08006f88 <memset>:
 8006f88:	4402      	add	r2, r0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d100      	bne.n	8006f92 <memset+0xa>
 8006f90:	4770      	bx	lr
 8006f92:	f803 1b01 	strb.w	r1, [r3], #1
 8006f96:	e7f9      	b.n	8006f8c <memset+0x4>

08006f98 <_reclaim_reent>:
 8006f98:	4b2d      	ldr	r3, [pc, #180]	@ (8007050 <_reclaim_reent+0xb8>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4283      	cmp	r3, r0
 8006f9e:	b570      	push	{r4, r5, r6, lr}
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	d053      	beq.n	800704c <_reclaim_reent+0xb4>
 8006fa4:	69c3      	ldr	r3, [r0, #28]
 8006fa6:	b31b      	cbz	r3, 8006ff0 <_reclaim_reent+0x58>
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	b163      	cbz	r3, 8006fc6 <_reclaim_reent+0x2e>
 8006fac:	2500      	movs	r5, #0
 8006fae:	69e3      	ldr	r3, [r4, #28]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	5959      	ldr	r1, [r3, r5]
 8006fb4:	b9b1      	cbnz	r1, 8006fe4 <_reclaim_reent+0x4c>
 8006fb6:	3504      	adds	r5, #4
 8006fb8:	2d80      	cmp	r5, #128	@ 0x80
 8006fba:	d1f8      	bne.n	8006fae <_reclaim_reent+0x16>
 8006fbc:	69e3      	ldr	r3, [r4, #28]
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	68d9      	ldr	r1, [r3, #12]
 8006fc2:	f000 f87b 	bl	80070bc <_free_r>
 8006fc6:	69e3      	ldr	r3, [r4, #28]
 8006fc8:	6819      	ldr	r1, [r3, #0]
 8006fca:	b111      	cbz	r1, 8006fd2 <_reclaim_reent+0x3a>
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f000 f875 	bl	80070bc <_free_r>
 8006fd2:	69e3      	ldr	r3, [r4, #28]
 8006fd4:	689d      	ldr	r5, [r3, #8]
 8006fd6:	b15d      	cbz	r5, 8006ff0 <_reclaim_reent+0x58>
 8006fd8:	4629      	mov	r1, r5
 8006fda:	4620      	mov	r0, r4
 8006fdc:	682d      	ldr	r5, [r5, #0]
 8006fde:	f000 f86d 	bl	80070bc <_free_r>
 8006fe2:	e7f8      	b.n	8006fd6 <_reclaim_reent+0x3e>
 8006fe4:	680e      	ldr	r6, [r1, #0]
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	f000 f868 	bl	80070bc <_free_r>
 8006fec:	4631      	mov	r1, r6
 8006fee:	e7e1      	b.n	8006fb4 <_reclaim_reent+0x1c>
 8006ff0:	6961      	ldr	r1, [r4, #20]
 8006ff2:	b111      	cbz	r1, 8006ffa <_reclaim_reent+0x62>
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 f861 	bl	80070bc <_free_r>
 8006ffa:	69e1      	ldr	r1, [r4, #28]
 8006ffc:	b111      	cbz	r1, 8007004 <_reclaim_reent+0x6c>
 8006ffe:	4620      	mov	r0, r4
 8007000:	f000 f85c 	bl	80070bc <_free_r>
 8007004:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007006:	b111      	cbz	r1, 800700e <_reclaim_reent+0x76>
 8007008:	4620      	mov	r0, r4
 800700a:	f000 f857 	bl	80070bc <_free_r>
 800700e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007010:	b111      	cbz	r1, 8007018 <_reclaim_reent+0x80>
 8007012:	4620      	mov	r0, r4
 8007014:	f000 f852 	bl	80070bc <_free_r>
 8007018:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800701a:	b111      	cbz	r1, 8007022 <_reclaim_reent+0x8a>
 800701c:	4620      	mov	r0, r4
 800701e:	f000 f84d 	bl	80070bc <_free_r>
 8007022:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007024:	b111      	cbz	r1, 800702c <_reclaim_reent+0x94>
 8007026:	4620      	mov	r0, r4
 8007028:	f000 f848 	bl	80070bc <_free_r>
 800702c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800702e:	b111      	cbz	r1, 8007036 <_reclaim_reent+0x9e>
 8007030:	4620      	mov	r0, r4
 8007032:	f000 f843 	bl	80070bc <_free_r>
 8007036:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007038:	b111      	cbz	r1, 8007040 <_reclaim_reent+0xa8>
 800703a:	4620      	mov	r0, r4
 800703c:	f000 f83e 	bl	80070bc <_free_r>
 8007040:	6a23      	ldr	r3, [r4, #32]
 8007042:	b11b      	cbz	r3, 800704c <_reclaim_reent+0xb4>
 8007044:	4620      	mov	r0, r4
 8007046:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800704a:	4718      	bx	r3
 800704c:	bd70      	pop	{r4, r5, r6, pc}
 800704e:	bf00      	nop
 8007050:	24000014 	.word	0x24000014

08007054 <__libc_init_array>:
 8007054:	b570      	push	{r4, r5, r6, lr}
 8007056:	4d0d      	ldr	r5, [pc, #52]	@ (800708c <__libc_init_array+0x38>)
 8007058:	4c0d      	ldr	r4, [pc, #52]	@ (8007090 <__libc_init_array+0x3c>)
 800705a:	1b64      	subs	r4, r4, r5
 800705c:	10a4      	asrs	r4, r4, #2
 800705e:	2600      	movs	r6, #0
 8007060:	42a6      	cmp	r6, r4
 8007062:	d109      	bne.n	8007078 <__libc_init_array+0x24>
 8007064:	4d0b      	ldr	r5, [pc, #44]	@ (8007094 <__libc_init_array+0x40>)
 8007066:	4c0c      	ldr	r4, [pc, #48]	@ (8007098 <__libc_init_array+0x44>)
 8007068:	f000 f87e 	bl	8007168 <_init>
 800706c:	1b64      	subs	r4, r4, r5
 800706e:	10a4      	asrs	r4, r4, #2
 8007070:	2600      	movs	r6, #0
 8007072:	42a6      	cmp	r6, r4
 8007074:	d105      	bne.n	8007082 <__libc_init_array+0x2e>
 8007076:	bd70      	pop	{r4, r5, r6, pc}
 8007078:	f855 3b04 	ldr.w	r3, [r5], #4
 800707c:	4798      	blx	r3
 800707e:	3601      	adds	r6, #1
 8007080:	e7ee      	b.n	8007060 <__libc_init_array+0xc>
 8007082:	f855 3b04 	ldr.w	r3, [r5], #4
 8007086:	4798      	blx	r3
 8007088:	3601      	adds	r6, #1
 800708a:	e7f2      	b.n	8007072 <__libc_init_array+0x1e>
 800708c:	08007254 	.word	0x08007254
 8007090:	08007254 	.word	0x08007254
 8007094:	08007254 	.word	0x08007254
 8007098:	08007258 	.word	0x08007258

0800709c <__retarget_lock_acquire_recursive>:
 800709c:	4770      	bx	lr

0800709e <__retarget_lock_release_recursive>:
 800709e:	4770      	bx	lr

080070a0 <memcpy>:
 80070a0:	440a      	add	r2, r1
 80070a2:	4291      	cmp	r1, r2
 80070a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80070a8:	d100      	bne.n	80070ac <memcpy+0xc>
 80070aa:	4770      	bx	lr
 80070ac:	b510      	push	{r4, lr}
 80070ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070b6:	4291      	cmp	r1, r2
 80070b8:	d1f9      	bne.n	80070ae <memcpy+0xe>
 80070ba:	bd10      	pop	{r4, pc}

080070bc <_free_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4605      	mov	r5, r0
 80070c0:	2900      	cmp	r1, #0
 80070c2:	d041      	beq.n	8007148 <_free_r+0x8c>
 80070c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c8:	1f0c      	subs	r4, r1, #4
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	bfb8      	it	lt
 80070ce:	18e4      	addlt	r4, r4, r3
 80070d0:	f000 f83e 	bl	8007150 <__malloc_lock>
 80070d4:	4a1d      	ldr	r2, [pc, #116]	@ (800714c <_free_r+0x90>)
 80070d6:	6813      	ldr	r3, [r2, #0]
 80070d8:	b933      	cbnz	r3, 80070e8 <_free_r+0x2c>
 80070da:	6063      	str	r3, [r4, #4]
 80070dc:	6014      	str	r4, [r2, #0]
 80070de:	4628      	mov	r0, r5
 80070e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070e4:	f000 b83a 	b.w	800715c <__malloc_unlock>
 80070e8:	42a3      	cmp	r3, r4
 80070ea:	d908      	bls.n	80070fe <_free_r+0x42>
 80070ec:	6820      	ldr	r0, [r4, #0]
 80070ee:	1821      	adds	r1, r4, r0
 80070f0:	428b      	cmp	r3, r1
 80070f2:	bf01      	itttt	eq
 80070f4:	6819      	ldreq	r1, [r3, #0]
 80070f6:	685b      	ldreq	r3, [r3, #4]
 80070f8:	1809      	addeq	r1, r1, r0
 80070fa:	6021      	streq	r1, [r4, #0]
 80070fc:	e7ed      	b.n	80070da <_free_r+0x1e>
 80070fe:	461a      	mov	r2, r3
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	b10b      	cbz	r3, 8007108 <_free_r+0x4c>
 8007104:	42a3      	cmp	r3, r4
 8007106:	d9fa      	bls.n	80070fe <_free_r+0x42>
 8007108:	6811      	ldr	r1, [r2, #0]
 800710a:	1850      	adds	r0, r2, r1
 800710c:	42a0      	cmp	r0, r4
 800710e:	d10b      	bne.n	8007128 <_free_r+0x6c>
 8007110:	6820      	ldr	r0, [r4, #0]
 8007112:	4401      	add	r1, r0
 8007114:	1850      	adds	r0, r2, r1
 8007116:	4283      	cmp	r3, r0
 8007118:	6011      	str	r1, [r2, #0]
 800711a:	d1e0      	bne.n	80070de <_free_r+0x22>
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	6053      	str	r3, [r2, #4]
 8007122:	4408      	add	r0, r1
 8007124:	6010      	str	r0, [r2, #0]
 8007126:	e7da      	b.n	80070de <_free_r+0x22>
 8007128:	d902      	bls.n	8007130 <_free_r+0x74>
 800712a:	230c      	movs	r3, #12
 800712c:	602b      	str	r3, [r5, #0]
 800712e:	e7d6      	b.n	80070de <_free_r+0x22>
 8007130:	6820      	ldr	r0, [r4, #0]
 8007132:	1821      	adds	r1, r4, r0
 8007134:	428b      	cmp	r3, r1
 8007136:	bf04      	itt	eq
 8007138:	6819      	ldreq	r1, [r3, #0]
 800713a:	685b      	ldreq	r3, [r3, #4]
 800713c:	6063      	str	r3, [r4, #4]
 800713e:	bf04      	itt	eq
 8007140:	1809      	addeq	r1, r1, r0
 8007142:	6021      	streq	r1, [r4, #0]
 8007144:	6054      	str	r4, [r2, #4]
 8007146:	e7ca      	b.n	80070de <_free_r+0x22>
 8007148:	bd38      	pop	{r3, r4, r5, pc}
 800714a:	bf00      	nop
 800714c:	24004c9c 	.word	0x24004c9c

08007150 <__malloc_lock>:
 8007150:	4801      	ldr	r0, [pc, #4]	@ (8007158 <__malloc_lock+0x8>)
 8007152:	f7ff bfa3 	b.w	800709c <__retarget_lock_acquire_recursive>
 8007156:	bf00      	nop
 8007158:	24004c98 	.word	0x24004c98

0800715c <__malloc_unlock>:
 800715c:	4801      	ldr	r0, [pc, #4]	@ (8007164 <__malloc_unlock+0x8>)
 800715e:	f7ff bf9e 	b.w	800709e <__retarget_lock_release_recursive>
 8007162:	bf00      	nop
 8007164:	24004c98 	.word	0x24004c98

08007168 <_init>:
 8007168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716a:	bf00      	nop
 800716c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800716e:	bc08      	pop	{r3}
 8007170:	469e      	mov	lr, r3
 8007172:	4770      	bx	lr

08007174 <_fini>:
 8007174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007176:	bf00      	nop
 8007178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800717a:	bc08      	pop	{r3}
 800717c:	469e      	mov	lr, r3
 800717e:	4770      	bx	lr
