/*
 * \brief  platform device component
 * \author Norman Feske
 * \date   2008-01-28
 */

/*
 * Copyright (C) 2008-2017 Genode Labs GmbH
 *
 * This file is part of the Genode OS framework, which is distributed
 * under the terms of the GNU Affero General Public License version 3.
 */

#ifndef _PCI_DEVICE_COMPONENT_H_
#define _PCI_DEVICE_COMPONENT_H_

/* base */
#include <base/rpc_server.h>
#include <io_port_session/connection.h>
#include <io_mem_session/connection.h>
#include <util/list.h>
#include <util/mmio.h>
#include <util/construct_at.h>

/* os */
#include <platform_device/platform_device.h>

/* local */
#include "pci_device_config.h"
#include "irq.h"

namespace Platform {
	class Device_component;
	class Session_component;

	typedef Registry<Registered<Device_config::Device_bars> > Device_bars_pool;
}


class Platform::Device_component : public  Rpc_object<Platform::Device>,
                                   private List<Device_component>::Element
{
	private:

		friend class List<Device_component>;

		/*
		 * Noncopyable
		 */
		Device_component(Device_component const &);
		Device_component &operator = (Device_component const &);

		Env                         &_env;
		Pci::Config::Delayer        &_delayer;
		Device_bars_pool            &_devices_bars;
		Device_config                _device_config { };
		addr_t                       _config_space;
		Config_access                _config_access;
		Platform::Session_component &_session;
		Irq_session_component       *_irq_session = nullptr;
		unsigned short               _irq_line;
		bool                         _device_used { false };
		Allocator                   &_global_heap;

		class Io_mem : public  Io_mem_connection,
		               private List<Io_mem>::Element
		{
			private:

				friend class List<Io_mem>;
				friend class Platform::Device_component;

			public:

				addr_t const base;
				size_t const size;

				Io_mem(Env &env, addr_t base, size_t size, bool wc)
				:
					Io_mem_connection(env, base, size, wc),
					base(base), size(size)
				{ }
		};

		enum {
			IO_BLOCK_SIZE = sizeof(Io_port_connection) *
			                Device::NUM_RESOURCES + 32 + 8 * sizeof(void *),
			IO_MEM_SIZE   = sizeof(Io_mem) *
			                Device::NUM_RESOURCES + 32 + 8 * sizeof(void *),
			PCI_IRQ_LINE  = 0x3c,
			PCI_IRQ_PIN   = 0x3d,

			CAP_MSI_64    = 0x80,
			MSI_ENABLED   = 0x1
		};

		struct Msix_ctrl : Register<16>
		{
			struct Slots  : Bitfield< 0, 10> { };
			struct Fmask  : Bitfield<14, 1> { };
			struct Enable : Bitfield<15, 1> { };
		};

		struct Pci_express : Pci::Config
		{
			Pci_express(Device_component &dev, uint16_t cap)
			: Pci::Config(dev._config_access, dev._device_config.bdf(), cap) { }

			struct Capabilities : Register<0x04, 32> {
				struct Reset : Bitfield< 28, 1> { }; };
			struct Control: Register<0x08, 16> {
				struct Reset : Bitfield< 15, 1> { }; };
			struct Status: Register<0x0a, 16> {
				struct Pending : Bitfield< 5, 1> { }; };
			struct Capabilities2 : Register<0x24, 32> {
				struct Readiness : Bitfield<31, 1> { }; };
			struct Status2 : Register<0x32, 16> {
				struct Readiness_status : Bitfield<15, 1> { }; };
		};

		struct Pci_power: Pci::Config
		{
			Pci_power(Device_component &dev, uint16_t cap)
			: Pci::Config(dev._config_access, dev._device_config.bdf(), cap) { }

			struct Capabilities : Register<0x02, 16>
			{
				struct Specific_init : Bitfield< 5, 1> { };
			};
			struct Control : Register<0x04, 16>
			{
				struct D0_3          : Bitfield< 0, 2> { };
				struct No_soft_reset : Bitfield< 3, 1> { };
			};
		};


		Tslab<Io_port_connection, IO_BLOCK_SIZE> _slab_ioport;
		char _slab_ioport_block_data[IO_BLOCK_SIZE];

		Tslab<Io_mem, IO_MEM_SIZE> _slab_iomem;
		char _slab_iomem_block_data[IO_MEM_SIZE];

		char _mem_irq_component[sizeof(Irq_session_component)];

		Io_port_connection *_io_port_conn[Device::NUM_RESOURCES];

		/* list of requested resource chunks per BAR */
		List<Io_mem> _io_mem[Device::NUM_RESOURCES];

		struct Status : Register<8>
		{
			struct Capabilities : Bitfield<4,1> { };

			inline static access_t read(uint8_t t) { return t; }
		};

		/**
		 * Convenience functions to increase readability of code
		 */
		uint16_t _read_config_16(uint16_t const cap)
		{
			return _device_config.read(_config_access, cap,
			                           Platform::Device::ACCESS_16BIT);
		}

		void _write_config_16(uint16_t const cap, uint16_t const value)
		{
			 _device_config.write(_config_access, cap, value,
			                      Platform::Device::ACCESS_16BIT);
		}

		uint32_t _read_config_32(uint16_t const cap)
		{
			return _device_config.read(_config_access, cap,
			                           Platform::Device::ACCESS_32BIT);
		}

		void _write_config_32(uint16_t const cap, uint32_t const value)
		{
			 _device_config.write(_config_access, cap, value,
			                      Platform::Device::ACCESS_32BIT);
		}

		/**
		 * Read out msi capabilities of the device.
		 */
		uint16_t _msi_cap()
		{
			enum { CAP_MSI = 0x5 };
			return _lookup_cap(CAP_MSI);
		}

		uint16_t _msix_cap()
		{
			enum { CAP_MSI_X = 0x11 };
			return _lookup_cap(CAP_MSI_X);
		}

		uint16_t _power_cap()
		{
			enum { CAP_POWER = 0x1 };
			return _lookup_cap(CAP_POWER);
		}

		/* PCI express cap (not PCI express extended cap!) */
		uint16_t _pcie_cap()
		{
			enum { CAP_PCIE = 0x10 };
			return _lookup_cap(CAP_PCIE);
		}

		uint16_t _lookup_cap(uint16_t const target_cap)
		{
			enum { PCI_STATUS = 0x6, PCI_CAP_OFFSET = 0x34 };

			Status::access_t status = Status::read(_read_config_16(PCI_STATUS));
			if (!Status::Capabilities::get(status))
				return 0;

			uint8_t cap = _read_config_16(PCI_CAP_OFFSET);

			for (uint16_t val = 0; cap; cap = val >> 8) {
				val = _read_config_16(cap);
				if ((val & 0xff) != target_cap)
					continue;

				return cap;
			}

			return 0;
		}


		/**
		 * Disable MSI/MSI-X if already enabled.
		 */
		unsigned _configure_irq(unsigned irq, uint16_t const msi_cap,
		                        uint16_t const msix_cap)
		{
			uint8_t pin = _device_config.read(_config_access, PCI_IRQ_PIN,
			                                  Platform::Device::ACCESS_8BIT);
			if (!pin)
				return Irq_session_component::INVALID_IRQ;

			/* lookup rewrite information as provided by acpi table */
			uint16_t irq_r = Irq_routing::rewrite(_device_config.bdf(), pin);
			if (irq_r) {
				log(_device_config, " adjust IRQ as reported by ACPI: ",
				    irq, " -> ", irq_r);

				_irq_line = irq = irq_r;
			}

			if (msi_cap) {
				uint16_t msi = _read_config_16(msi_cap + 2);

				if (msi & MSI_ENABLED)
					/* disable MSI */
					_device_config.write(_config_access, msi_cap + 2,
					                     msi ^ MSI_ENABLED,
					                     Platform::Device::ACCESS_8BIT);
			}

			if (msix_cap) {
				uint16_t msix = _read_config_16(msix_cap + 2);

				if (Msix_ctrl::Enable::get(msix)) {
					Msix_ctrl::Enable::set(msix, 0);

					_write_config_16(msix_cap + 2, msix);
				}
			}

			return irq;
		}


		/**
		 * Disable bus master dma if already enabled.
		 */
		void _disable_bus_master_dma()
		{
			/*
			 * Disabling a bridge may make the devices behind non-functional,
			 * as we have no driver which will switch it on again
			 */
			if (_device_config.pci_bridge() ||
			    _device_config.bdf() == Pci::Bdf::from_value(Platform::Bridge::root_bridge_bdf))
				return;

			_device_config.disable_bus_master_dma(_config_access);
		}

		bool _setup_msi(uint16_t);
		bool _setup_msix(uint16_t);

		template <typename FUNC>
		void apply_msix_table(Pci::Resource const &lookup,
		                      addr_t const msix_table_phys,
		                      size_t const msix_table_size,
		                      FUNC const &fn)
		{
			uint8_t max = sizeof(_io_mem) / sizeof(_io_mem[0]);
			for (unsigned i = 0; i < max; ++i) {
				Pci::Resource res = _device_config.resource(i);

				if (!res.valid() || !res.mem())
					continue;

				if (res.base() != lookup.base() || res.size() != lookup.size())
					continue;

				for (Io_mem * io_mem = _io_mem[i].first(); io_mem; io_mem = io_mem->next()) {

					if (!(io_mem->base <= msix_table_phys &&
					      msix_table_phys + msix_table_size <= io_mem->base + io_mem->size))
						continue;

					size_t const offset = msix_table_phys - io_mem->base;

					Attached_dataspace mem_io(_env.rm(), io_mem->dataspace());

					fn(reinterpret_cast<addr_t>(mem_io.local_addr<void>()) + offset);

					return;
				}
			}

			/* requested io_mem not allocated by Pci::Resource - try direct */
			Io_mem io_mem(_env, msix_table_phys, msix_table_size, false);
			Attached_dataspace mem_io(_env.rm(), io_mem.dataspace());
			addr_t const offset = msix_table_phys & 0xfffull;
			addr_t const msix_table = reinterpret_cast<addr_t>(mem_io.local_addr<void>()) + offset;

			fn(msix_table);
		}

		void _device_reset()
		{
			uint16_t const cap = _pcie_cap();
			if (!cap)
				return;

			Pci_express pci_cap(*this, cap);

			if (!pci_cap.read<Pci_express::Capabilities::Reset>())
				return;

			log(_device_config, " reset function");

			pci_cap.write<Pci_express::Control::Reset>(1);

			try {
				/* optional use FLR Time if available instead of heuristic */
				pci_cap.wait_for(Pci::Config::Attempts(100),
				                 Pci::Config::Microseconds(10000), _delayer,
				                 Pci_express::Status::Pending::Equal(0));
			} catch (Pci::Config::Polling_timeout) {
				warning(_device_config, " reset timeout raised");
			}
		}

		void _power_off()
		{
			/* don't touch unused device */
			if (!_device_used)
				return;

			uint16_t const cap = _power_cap();
			if (!cap) {
				_disable_bus_master_dma();
				return;
			}

			/*
			 * PCI Power Management - 8.2.2 D3 State
			 *
			 * "If the device driver is not capable of fully reinitializing"
			 * "a function, the operating system should not put the function"
			 * "into D3"
			 *
			 * Actually, at this point we don't know about the capabilities of
			 * the actual driver.
			 */
			log(_device_config, " power off");

			/*
			 * "When placing a function into D3, the operating system software"
			 * "is required to disable I/O and memory space as well as bus"
			 * "mastering via the PCI Command register.
			 */
			Device_config::Pci_header header (_config_access, _device_config.bdf());

			auto command = header.read<Device_config::Pci_header::Command>();
			Device_config::Pci_header::Command::Dma::set(command, 0);
			Device_config::Pci_header::Command::Memory::set(command, 0);
			Device_config::Pci_header::Command::Ioport::set(command, 0);

			header.write<Device_config::Pci_header::Command>(command);

			/* power off */
			Pci_power pci_cap(*this, cap);
			pci_cap.write<Pci_power::Control::D0_3>(3);
		}

		void _power_on()
		{
			uint16_t const cap = _power_cap();
			if (!cap)
				return;

			Pci_power pci_cap(*this, cap);

			if (pci_cap.read<Pci_power::Control::D0_3>() == 0)
				return;

			/* since it was off before, it got used by powering it on */
			_device_used = true;

			log(_device_config, " power on",
			    pci_cap.read<Pci_power::Control::No_soft_reset>() ? ", no_soft_reset" : "",
			    pci_cap.read<Pci_power::Capabilities::Specific_init>() ? ", specific_init_required" : "");

			/* power on */
			pci_cap.write<Pci_power::Control::D0_3>(0);

			/*
			 * PCI Express 4.3 - 5.3.1.4. D3 State
			 *
			 * "Unless Readiness Notifications mechanisms are used ..."
			 * "a minimum recovery time following a D3 hot → D0 transition of"
			 * "at least 10 ms ..."
			 */
			_delayer.usleep(10'000);

			/*
			 * PCI Power Management - 3.2.4 - PMCSR Power Management Control/Status
			 *
			 * "no additional operating system intervention is required ..."
			 * "beyond writing the PowerState"
			 */
			if (pci_cap.read<Pci_power::Control::No_soft_reset>())
				return;

			_device_reset();

			_devices_bars.for_each([&](auto const &bars) {
				if (!(bars.bdf == _device_config.bdf()))
					return;

				_device_config.restore_bars(_config_access, bars);
			});

			/* re-read the resources which set to valid ones after power on */
			_device_config = Device_config(_device_config.bdf(),
			                               &_config_access);
		}

	public:

		/**
		 * Constructor for PCI devices
		 */
		Device_component(Env &env,
		                 Device_config device_config, addr_t addr,
		                 Config_access &config_access,
		                 Platform::Session_component &session,
		                 Allocator &md_alloc,
		                 Allocator &global_heap,
		                 Pci::Config::Delayer &delayer,
		                 Device_bars_pool &devices_bars)
		:
			_env(env),
			_delayer(delayer),
			_devices_bars(devices_bars),
			_device_config(device_config), _config_space(addr),
			_config_access(config_access),
			_session(session),
			_irq_line(_device_config.read(_config_access, PCI_IRQ_LINE,
			                              Platform::Device::ACCESS_8BIT)),
			_global_heap(global_heap),
			_slab_ioport(&md_alloc, &_slab_ioport_block_data),
			_slab_iomem(&md_alloc, &_slab_iomem_block_data)
		{
			for (unsigned i = 0; i < Device::NUM_RESOURCES; i++) {
				_io_port_conn[i] = nullptr;
			}

			_power_on();
		}

		/**
		 * Constructor for non PCI devices
		 */
		Device_component(Env &env,
		                 Attached_io_mem_dataspace &pciconf,
		                 Platform::Session_component &session, unsigned irq,
		                 Allocator &global_heap,
		                 Pci::Config::Delayer &delayer,
		                 Device_bars_pool &devices_bars)
		:
			_env(env),
			_delayer(delayer),
			_devices_bars(devices_bars),
			_config_space(~0UL),
			_config_access(pciconf),
			_session(session),
			_irq_line(irq),
			_global_heap(global_heap),
			_slab_ioport(nullptr, &_slab_ioport_block_data),
			_slab_iomem(nullptr, &_slab_iomem_block_data)
		{
			for (unsigned i = 0; i < Device::NUM_RESOURCES; i++)
				_io_port_conn[i] = nullptr;
		}

		/**
		 * De-constructor
		 */
		~Device_component()
		{
			if (_irq_session) {
				_env.ep().rpc_ep().dissolve(_irq_session);
				_irq_session->~Irq_session_component();
			}

			for (unsigned i = 0; i < Device::NUM_RESOURCES; i++) {
				if (_io_port_conn[i])
					destroy(_slab_ioport, _io_port_conn[i]);

				while (Io_mem * io_mem = _io_mem[i].first()) {
					_io_mem[i].remove(io_mem);
					destroy(_slab_iomem, io_mem);
				}
			}

			if (!_device_config.valid())
				return;

			_power_off();
		}

		/****************************************
		 ** Methods used solely by pci session **
		 ****************************************/

		Device_config device_config() const { return _device_config; }
		addr_t config_space() const { return _config_space; }

		virtual String<5> name() const { return "PCI"; }

		template <typename FUNC>
		void for_each_device(FUNC const &fn) const
		{
			fn(*this);

			for (auto *dev = this; dev; dev = dev->next()) {
				fn(*dev); }
		}

		/**************************
		 ** PCI-device interface **
		 **************************/

		void bus_address(unsigned char *bus, unsigned char *dev,
		                 unsigned char *fn) override
		{
			*bus = _device_config.bdf().bus;
			*dev = _device_config.bdf().device;
			*fn  = _device_config.bdf().function;
		}

		unsigned short vendor_id() override { return _device_config.vendor_id(); }

		unsigned short device_id() override { return _device_config.device_id(); }

		unsigned class_code() override { return _device_config.class_code(); }

		Resource resource(int resource_id) override
		{
			/* return invalid resource if device is invalid */
			if (!_device_config.valid())
				return Resource(0, 0);

			return _device_config.resource(resource_id).api_resource();
		}

		unsigned config_read(unsigned char address, Access_size size) override
		{
			return _device_config.read(_config_access, address, size,
			                           _device_config.DONT_TRACK_ACCESS);
		}

		void config_write(unsigned char address, unsigned value,
		                  Access_size size) override;

		Irq_session_capability irq(uint8_t) override;

		Io_port_session_capability io_port(uint8_t) override;

		Io_mem_session_capability io_mem(uint8_t, Cache, addr_t, size_t) override;
};

#endif /* _PCI_DEVICE_COMPONENT_H_ */
