{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:50:35 2018 " "Info: Processing started: Fri Jan 05 23:50:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_ORDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_ORDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_order-ip " "Info: Found design unit 1: cpu_order-ip" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_order " "Info: Found entity 1: cpu_order" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ORDER " "Info: Elaborating entity \"CPU_ORDER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(34) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(39) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(39): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(41) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(41): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(42) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(42): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(48) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(48): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(50) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(50): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(51) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(51): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(58) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(58): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(59) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(59): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(67) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(67): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(70) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(70): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(71) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(71): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(78) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(78): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(81) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(81): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(82) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(82): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(89) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(89): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(92) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(92): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(93) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(93): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(100) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(100): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(103) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(103): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(104) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(104): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(111) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(111): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(113) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(113): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(118) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(118): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(119) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(119): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(129) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(129): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(130) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(130): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"F_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"R_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"CS_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FR_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FL_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FL_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FR_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"XL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"DL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"CS_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"F_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"M\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[2\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[3\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MADD\[1\]\$latch M\$latch " "Info: Duplicate LATCH primitive \"MADD\[1\]\$latch\" merged with LATCH primitive \"M\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "XL\$latch M\$latch " "Info: Duplicate LATCH primitive \"XL\$latch\" merged with LATCH primitive \"M\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MADD\[0\]\$latch DL\$latch " "Info: Duplicate LATCH primitive \"MADD\[0\]\$latch\" merged with LATCH primitive \"DL\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F_BUS\$latch " "Warning: Latch F_BUS\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "M\$latch " "Warning: Latch M\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[0\]\$latch " "Warning: Latch S\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[1\]\$latch " "Warning: Latch S\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[5\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[2\]\$latch " "Warning: Latch S\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[3\]\$latch " "Warning: Latch S\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[7\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_Add\[0\]\$latch " "Warning: Latch W_Add\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_Add\[1\]\$latch " "Warning: Latch W_Add\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_n\$latch " "Warning: Latch W_n\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DL\$latch " "Warning: Latch DL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CS_n\$latch " "Warning: Latch CS_n\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IN_PC GND " "Warning (13410): Pin \"IN_PC\" is stuck at GND" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "Warning (15610): No output dependent on input pin \"S0\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:50:36 2018 " "Info: Processing ended: Fri Jan 05 23:50:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:50:37 2018 " "Info: Processing started: Fri Jan 05 23:50:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU_ORDER EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU_ORDER" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { C } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S0 } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F_BUS " "Info: Pin F_BUS not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { F_BUS } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_BUS " "Info: Pin FL_BUS not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { FL_BUS } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FR_BUS " "Info: Pin FR_BUS not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { FR_BUS } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Info: Pin M not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { M } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 10 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[0] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[1] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[2] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[3] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_Add\[0\] " "Info: Pin R_Add\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { R_Add[0] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_Add\[1\] " "Info: Pin R_Add\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { R_Add[1] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_Add\[0\] " "Info: Pin W_Add\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { W_Add[0] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_Add\[1\] " "Info: Pin W_Add\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { W_Add[1] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_n " "Info: Pin W_n not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { W_n } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 13 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DL " "Info: Pin DL not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { DL } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 14 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XL " "Info: Pin XL not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { XL } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 14 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS_n " "Info: Pin CS_n not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { CS_n } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 14 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_PC " "Info: Pin LD_PC not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { LD_PC } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PC " "Info: Pin IN_PC not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IN_PC } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MADD\[0\] " "Info: Pin MADD\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MADD[0] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MADD\[1\] " "Info: Pin MADD\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MADD[1] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM " "Info: Pin SM not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { SM } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Info: Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[4] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Info: Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[6] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Info: Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[5] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Info: Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[7] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[2] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[3] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[0] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[1] } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F_BUS~2  " "Info: Automatically promoted node F_BUS~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FL_BUS~0  " "Info: Automatically promoted node FL_BUS~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BUS~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 11 20 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 11 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F_BUS 0 " "Info: Pin \"F_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_BUS 0 " "Info: Pin \"FL_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FR_BUS 0 " "Info: Pin \"FR_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M 0 " "Info: Pin \"M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_Add\[0\] 0 " "Info: Pin \"R_Add\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_Add\[1\] 0 " "Info: Pin \"R_Add\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_Add\[0\] 0 " "Info: Pin \"W_Add\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_Add\[1\] 0 " "Info: Pin \"W_Add\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_n 0 " "Info: Pin \"W_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DL 0 " "Info: Pin \"DL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XL 0 " "Info: Pin \"XL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CS_n 0 " "Info: Pin \"CS_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD_PC 0 " "Info: Pin \"LD_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IN_PC 0 " "Info: Pin \"IN_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MADD\[0\] 0 " "Info: Pin \"MADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MADD\[1\] 0 " "Info: Pin \"MADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IN_PC GND " "Info: Pin IN_PC has GND driving its datain port" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IN_PC } } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:50:40 2018 " "Info: Processing ended: Fri Jan 05 23:50:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:50:41 2018 " "Info: Processing started: Fri Jan 05 23:50:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:50:43 2018 " "Info: Processing ended: Fri Jan 05 23:50:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:50:43 2018 " "Info: Processing started: Fri Jan 05 23:50:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "F_BUS\$latch " "Warning: Node \"F_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FL_BUS\$latch " "Warning: Node \"FL_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FR_BUS\$latch " "Warning: Node \"FR_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "M\$latch " "Warning: Node \"M\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[0\]\$latch " "Warning: Node \"S\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[1\]\$latch " "Warning: Node \"S\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[2\]\$latch " "Warning: Node \"S\[2\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[3\]\$latch " "Warning: Node \"S\[3\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R_Add\[0\]\$latch " "Warning: Node \"R_Add\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R_Add\[1\]\$latch " "Warning: Node \"R_Add\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_Add\[0\]\$latch " "Warning: Node \"W_Add\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_Add\[1\]\$latch " "Warning: Node \"W_Add\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_n\$latch " "Warning: Node \"W_n\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DL\$latch " "Warning: Node \"DL\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CS_n\$latch " "Warning: Node \"CS_n\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SM " "Info: Assuming node \"SM\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[7\] " "Info: Assuming node \"Data_in\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[4\] " "Info: Assuming node \"Data_in\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[6\] " "Info: Assuming node \"Data_in\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[5\] " "Info: Assuming node \"Data_in\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F_BUS~2 " "Info: Detected gated clock \"F_BUS~2\" as buffer" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_BUS~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FL_BUS~0 " "Info: Detected gated clock \"FL_BUS~0\" as buffer" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BUS~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "M\$latch Data_in\[0\] Data_in\[7\] 3.687 ns register " "Info: tsu for register \"M\$latch\" (data pin = \"Data_in\[0\]\", clock pin = \"Data_in\[7\]\") is 3.687 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.846 ns + Longest pin register " "Info: + Longest pin to register delay is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[0\] 1 PIN PIN_R2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 5; PIN Node = 'Data_in\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.566 ns) + CELL(0.053 ns) 5.449 ns Mux12~10 2 COMB LCCOMB_X1_Y7_N22 2 " "Info: 2: + IC(4.566 ns) + CELL(0.053 ns) = 5.449 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 2; COMB Node = 'Mux12~10'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { Data_in[0] Mux12~10 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.378 ns) 6.846 ns M\$latch 3 REG LCCOMB_X10_Y4_N18 3 " "Info: 3: + IC(1.019 ns) + CELL(0.378 ns) = 6.846 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 3; REG Node = 'M\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { Mux12~10 M$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 18.42 % ) " "Info: Total cell delay = 1.261 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 81.58 % ) " "Info: Total interconnect delay = 5.585 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { Data_in[0] Mux12~10 M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { Data_in[0] {} Data_in[0]~combout {} Mux12~10 {} M$latch {} } { 0.000ns 0.000ns 4.566ns 1.019ns } { 0.000ns 0.830ns 0.053ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.419 ns + " "Info: + Micro setup delay of destination is 0.419 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[7\] destination 3.578 ns - Shortest register " "Info: - Shortest clock path from clock \"Data_in\[7\]\" to destination register is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.225 ns) 1.638 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.583 ns) + CELL(0.225 ns) = 1.638 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Data_in[7] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.612 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.612 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 3.578 ns M\$latch 4 REG LCCOMB_X10_Y4_N18 3 " "Info: 4: + IC(0.913 ns) + CELL(0.053 ns) = 3.578 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 3; REG Node = 'M\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 30.97 % ) " "Info: Total cell delay = 1.108 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 69.03 % ) " "Info: Total interconnect delay = 2.470 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Data_in[7] F_BUS~2 F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Data_in[7] {} Data_in[7]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} M$latch {} } { 0.000ns 0.000ns 0.583ns 0.974ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { Data_in[0] Mux12~10 M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { Data_in[0] {} Data_in[0]~combout {} Mux12~10 {} M$latch {} } { 0.000ns 0.000ns 4.566ns 1.019ns } { 0.000ns 0.830ns 0.053ns 0.378ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Data_in[7] F_BUS~2 F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Data_in[7] {} Data_in[7]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} M$latch {} } { 0.000ns 0.000ns 0.583ns 0.974ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Data_in\[4\] R_Add\[1\] R_Add\[1\]\$latch 7.740 ns register " "Info: tco from clock \"Data_in\[4\]\" to destination pin \"R_Add\[1\]\" through register \"R_Add\[1\]\$latch\" is 7.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[4\] source 3.719 ns + Longest register " "Info: + Longest clock path from clock \"Data_in\[4\]\" to source register is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[4\] 1 CLK PIN_T22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 7; CLK Node = 'Data_in\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.228 ns) 1.828 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.770 ns) + CELL(0.228 ns) = 1.828 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Data_in[4] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.802 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.802 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 3.719 ns R_Add\[1\]\$latch 4 REG LCCOMB_X15_Y7_N16 1 " "Info: 4: + IC(0.864 ns) + CELL(0.053 ns) = 3.719 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; REG Node = 'R_Add\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 29.87 % ) " "Info: Total cell delay = 1.111 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.608 ns ( 70.13 % ) " "Info: Total interconnect delay = 2.608 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} R_Add[1]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.864ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.021 ns + Longest register pin " "Info: + Longest register to pin delay is 4.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_Add\[1\]\$latch 1 REG LCCOMB_X15_Y7_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; REG Node = 'R_Add\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[1]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(2.124 ns) 4.021 ns R_Add\[1\] 2 PIN PIN_R6 0 " "Info: 2: + IC(1.897 ns) + CELL(2.124 ns) = 4.021 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 52.82 % ) " "Info: Total cell delay = 2.124 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.897 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { R_Add[1]$latch {} R_Add[1] {} } { 0.000ns 1.897ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} R_Add[1]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.864ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { R_Add[1]$latch {} R_Add[1] {} } { 0.000ns 1.897ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SM LD_PC 6.617 ns Longest " "Info: Longest tpd from source pin \"SM\" to destination pin \"LD_PC\" is 6.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SM 1 CLK PIN_R22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 3; CLK Node = 'SM'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(2.134 ns) 6.617 ns LD_PC 2 PIN PIN_P18 0 " "Info: 2: + IC(3.653 ns) + CELL(2.134 ns) = 6.617 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'LD_PC'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { SM LD_PC } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 44.79 % ) " "Info: Total cell delay = 2.964 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.653 ns ( 55.21 % ) " "Info: Total interconnect delay = 3.653 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { SM LD_PC } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { SM {} SM~combout {} LD_PC {} } { 0.000ns 0.000ns 3.653ns } { 0.000ns 0.830ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "S\[3\]\$latch Data_in\[7\] Data_in\[4\] -0.775 ns register " "Info: th for register \"S\[3\]\$latch\" (data pin = \"Data_in\[7\]\", clock pin = \"Data_in\[4\]\") is -0.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[4\] destination 3.753 ns + Longest register " "Info: + Longest clock path from clock \"Data_in\[4\]\" to destination register is 3.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[4\] 1 CLK PIN_T22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 7; CLK Node = 'Data_in\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.228 ns) 1.828 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.770 ns) + CELL(0.228 ns) = 1.828 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Data_in[4] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.802 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.802 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 3.753 ns S\[3\]\$latch 4 REG LCCOMB_X1_Y7_N26 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 3.753 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; REG Node = 'S\[3\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 29.60 % ) " "Info: Total cell delay = 1.111 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.642 ns ( 70.40 % ) " "Info: Total interconnect delay = 2.642 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} S[3]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.898ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(0.228 ns) 4.528 ns S\[3\]\$latch 2 REG LCCOMB_X1_Y7_N26 1 " "Info: 2: + IC(3.470 ns) + CELL(0.228 ns) = 4.528 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; REG Node = 'S\[3\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 23.37 % ) " "Info: Total cell delay = 1.058 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.470 ns ( 76.63 % ) " "Info: Total interconnect delay = 3.470 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { Data_in[7] {} Data_in[7]~combout {} S[3]$latch {} } { 0.000ns 0.000ns 3.470ns } { 0.000ns 0.830ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} S[3]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.898ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { Data_in[7] {} Data_in[7]~combout {} S[3]$latch {} } { 0.000ns 0.000ns 3.470ns } { 0.000ns 0.830ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:50:44 2018 " "Info: Processing ended: Fri Jan 05 23:50:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Info: Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
