Synthesizing design: usb_tx.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {CDL_CRC_16.sv flex_counter.sv flex_pts_sr.sv usb_bit_stuffer.sv usb_controller.sv usb_encoder.sv usb_pts.sv usb_timer.sv flex_counter2.sv flex_counter3.sv flex_counter4.sv usb_tx.sv}
Running PRESTO HDLC
Compiling source file ./source/CDL_CRC_16.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/usb_bit_stuffer.sv
Compiling source file ./source/usb_controller.sv
Warning:  ./source/usb_controller.sv:25: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/usb_encoder.sv
Compiling source file ./source/usb_pts.sv
Warning:  ./source/usb_pts.sv:11: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/usb_timer.sv
Compiling source file ./source/flex_counter2.sv
Compiling source file ./source/flex_counter3.sv
Compiling source file ./source/flex_counter4.sv
Compiling source file ./source/usb_tx.sv
Warning:  ./source/usb_tx.sv:26: the undeclared symbol 'bit_stuff_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_tx.sv:28: the undeclared symbol 'bytecomplete' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_tx.sv:29: the undeclared symbol 'en_pts' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_tx.sv:31: the undeclared symbol 'timer_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_tx.sv:34: the undeclared symbol 'crc_en' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate usb_tx -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'usb_tx'.
Information: Building the design 'usb_controller'. (HDL-193)

Statistics for case statements in always block at line 81 in file
	'./source/usb_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine usb_controller line 47 in file
		'./source/usb_controller.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| get_tx_packet_data_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       eop_en_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     eop_reset_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         en_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       CRC_en_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       enc_en_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      timer_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        data_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine usb_controller line 81 in file
		'./source/usb_controller.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   stored_crc_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   nxt_CRC_en_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   nxt_enc_en_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    nxt_state_reg    | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|  stored_packet_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|     nxt_en_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/usb_controller.sv:81: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'usb_bit_stuffer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'usb_pts'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'usb_encoder'. (HDL-193)

Inferred memory devices in process
	in routine usb_encoder line 15 in file
		'./source/usb_encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dplus_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   dminus_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CDL_CRC_16'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'./source/CDL_CRC_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CDL_CRC_16 line 26 in file
		'./source/CDL_CRC_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       crc_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      STATE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'usb_timer'. (HDL-193)

Inferred memory devices in process
	in routine usb_timer line 16 in file
		'./source/usb_timer.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| rollover_valedit_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| rollover_valedit_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter3' instantiated from design 'usb_controller' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine flex_counter3_NUM_CNT_BITS7 line 17 in file
		'./source/flex_counter3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter4' instantiated from design 'usb_bit_stuffer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter4_NUM_CNT_BITS4 line 18 in file
		'./source/flex_counter4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'usb_pts' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1'h0". (HDL-193)

Inferred memory devices in process
	in routine flex_pts_sr_8_0 line 20 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'usb_timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 17 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter2' instantiated from design 'usb_timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter2_NUM_CNT_BITS4 line 19 in file
		'./source/flex_counter2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| one_before_flag_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
  Processing 'flex_counter2_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter2_NUM_CNT_BITS4'. (DDB-72)
  Processing 'usb_timer'
Information: The register 'rollover_valedit_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'rollover_valedit_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'rollover_valedit_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'CDL_CRC_16'
  Processing 'usb_encoder'
  Processing 'flex_pts_sr_8_0'
Information: The register 'parallel_out_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'usb_pts'
  Processing 'flex_counter4_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter4_NUM_CNT_BITS4'. (DDB-72)
  Processing 'usb_bit_stuffer'
  Processing 'flex_counter3_NUM_CNT_BITS7'
  Processing 'usb_controller'
  Processing 'usb_tx'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	B/Y/U20/A B/Y/U20/Y B/Y/U28/A B/Y/U28/Y B/Y/U9/A B/Y/U9/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'B/Y/U20'
         to break a timing loop. (OPT-314)
Information: Design 'usb_tx' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_0_DW01_dec_0'
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_sub_0'
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'flex_counter_NUM_CNT_BITS4_1_DW01_dec_0'
  Processing 'flex_counter4_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'usb_controller_DW01_inc_0'
  Processing 'flex_counter3_NUM_CNT_BITS7_DW01_inc_0'
  Processing 'flex_counter3_NUM_CNT_BITS7_DW01_cmp2_0'
  Processing 'flex_counter3_NUM_CNT_BITS7_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'flex_counter_NUM_CNT_BITS4_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_0'
  Structuring 'flex_counter2_NUM_CNT_BITS4'
  Mapping 'flex_counter2_NUM_CNT_BITS4'
  Structuring 'flex_counter_NUM_CNT_BITS4_1'
  Mapping 'flex_counter_NUM_CNT_BITS4_1'
  Structuring 'flex_pts_sr_8_0'
  Mapping 'flex_pts_sr_8_0'
  Structuring 'flex_counter4_NUM_CNT_BITS4'
  Mapping 'flex_counter4_NUM_CNT_BITS4'
  Structuring 'flex_counter3_NUM_CNT_BITS7'
  Mapping 'flex_counter3_NUM_CNT_BITS7'
  Structuring 'usb_timer'
  Mapping 'usb_timer'
  Structuring 'CDL_CRC_16'
  Mapping 'CDL_CRC_16'
  Structuring 'usb_encoder'
  Mapping 'usb_encoder'
  Structuring 'usb_bit_stuffer'
  Mapping 'usb_bit_stuffer'
  Structuring 'usb_controller'
  Mapping 'usb_controller'
  Structuring 'usb_tx'
  Mapping 'usb_tx'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275148.0      0.00       0.0       0.7                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275508.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
    0:00:02  275220.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/usb_tx.rep
report_area >> reports/usb_tx.rep
report_power -hier >> reports/usb_tx.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/usb_tx.v"
Writing verilog file '/home/ecegrid/a/mg76/ece337/ECE337_CDLdesign/Code/USB TX Modules/mapped/usb_tx.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module usb_pts using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module usb_tx using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Dec  2 16:59:06 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     14
    Unconnected ports (LINT-28)                                    12
    Constant outputs (LINT-52)                                      2

Cells                                                              28
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          6
--------------------------------------------------------------------------------

Warning: In design 'usb_controller', port 'serial_out' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[7]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[6]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[5]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[4]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[3]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[2]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[1]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_controller', port 'prev_parallel[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_encoder', port 'bytecomplete' is not connected to any nets. (LINT-28)
Warning: In design 'usb_timer', port 'serial_out' is not connected to any nets. (LINT-28)
Warning: In design 'flex_counter4_NUM_CNT_BITS4', port 'halt' is not connected to any nets. (LINT-28)
Warning: In design 'usb_tx', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'prev_parallel[7]' is connected to logic 0. 
Warning: In design 'usb_controller', a pin on submodule 'X' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'usb_bit_stuffer', a pin on submodule 'Y' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[3]' is connected to logic 0. 
Warning: In design 'usb_bit_stuffer', a pin on submodule 'Y' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[2]' is connected to logic 1. 
Warning: In design 'usb_bit_stuffer', a pin on submodule 'Y' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[1]' is connected to logic 1. 
Warning: In design 'usb_bit_stuffer', a pin on submodule 'Y' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[0]' is connected to logic 1. 
Warning: In design 'usb_bit_stuffer', a pin on submodule 'Y' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'halt' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[3]' is connected to logic 1. 
Warning: In design 'usb_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[2]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[1]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'halt' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[3]' is connected to logic 1. 
Warning: In design 'usb_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[2]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[1]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[0]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[3]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[2]' is connected to logic 0. 
Warning: In design 'usb_timer', a pin on submodule 'C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[1]' is connected to logic 1. 
Warning: In design 'usb_timer', a pin on submodule 'C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_value[0]' is connected to logic 1. 
Warning: In design 'usb_timer', a pin on submodule 'C' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'usb_bit_stuffer', the same net is connected to more than one pin on submodule 'Y'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_value[3]', 'halt''.
Warning: In design 'usb_bit_stuffer', the same net is connected to more than one pin on submodule 'Y'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_value[2]', 'rollover_value[1]'', 'rollover_value[0]'.
Warning: In design 'usb_timer', the same net is connected to more than one pin on submodule 'A'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'halt''.
Warning: In design 'usb_timer', the same net is connected to more than one pin on submodule 'B'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_value[2]', 'rollover_value[1]'', 'rollover_value[0]', 'clear'.
Warning: In design 'usb_timer', the same net is connected to more than one pin on submodule 'C'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_value[3]', 'rollover_value[2]'', 'clear'.
Warning: In design 'usb_timer', the same net is connected to more than one pin on submodule 'C'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_value[1]', 'rollover_value[0]''.
Warning: In design 'usb_pts', output port 'prev_parallel[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'flex_pts_sr_8_0', output port 'parallel_out[7]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


