// Seed: 255295577
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri id_10
);
  wire id_12;
  id_13(
      .id_0(1 || id_8), .id_1(1), .id_2(id_3), .id_3(1)
  );
  wire id_14;
  id_15(
      .id_0(id_14), .id_1(1)
  );
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wand id_12,
    input wire id_13,
    input tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    output tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input wor id_20,
    output tri1 id_21,
    input wand id_22,
    input wire id_23,
    output tri1 id_24,
    input wire id_25,
    input tri1 id_26,
    output supply0 id_27,
    input tri0 id_28,
    output supply0 id_29,
    input uwire id_30,
    input wire id_31,
    output tri1 id_32,
    output wand id_33,
    output tri id_34
);
  assign id_0 = id_18;
  module_0 modCall_1 (
      id_19,
      id_22,
      id_5,
      id_32,
      id_24,
      id_24,
      id_9,
      id_15,
      id_32,
      id_9,
      id_26
  );
  assign modCall_1.type_7 = 0;
endmodule
