// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dpu_keygen_shake_absorb_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_s_address0,
        this_s_ce0,
        this_s_we0,
        this_s_d0,
        this_s_q0,
        this_s_address1,
        this_s_ce1,
        this_s_we1,
        this_s_d1,
        this_s_q1,
        mode,
        seedbuf_address0,
        seedbuf_ce0,
        seedbuf_q0,
        seedbuf_address1,
        seedbuf_ce1,
        seedbuf_q1,
        m,
        ap_return
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] this_s_address0;
output   this_s_ce0;
output   this_s_we0;
output  [63:0] this_s_d0;
input  [63:0] this_s_q0;
output  [4:0] this_s_address1;
output   this_s_ce1;
output   this_s_we1;
output  [63:0] this_s_d1;
input  [63:0] this_s_q1;
input  [8:0] mode;
output  [6:0] seedbuf_address0;
output   seedbuf_ce0;
input  [7:0] seedbuf_q0;
output  [6:0] seedbuf_address1;
output   seedbuf_ce1;
input  [7:0] seedbuf_q1;
input  [5:0] m;
output  [9:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] this_s_address0;
reg this_s_ce0;
reg this_s_we0;
reg[63:0] this_s_d0;
reg[4:0] this_s_address1;
reg this_s_ce1;
reg this_s_we1;
reg[6:0] seedbuf_address0;
reg seedbuf_ce0;
reg[6:0] seedbuf_address1;
reg seedbuf_ce1;
reg[9:0] ap_return;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] m_cast_fu_193_p1;
reg   [6:0] m_cast_reg_390;
wire   [63:0] select_ln368_1_fu_232_p3;
reg   [63:0] select_ln368_1_reg_412;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond9415_fu_210_p2;
wire   [4:0] select_ln368_fu_240_p3;
reg   [4:0] select_ln368_reg_419;
wire   [6:0] trunc_ln340_fu_264_p1;
reg   [6:0] trunc_ln340_reg_424;
wire    ap_CS_fsm_state3;
wire   [8:0] trunc_ln340_1_fu_294_p1;
reg   [8:0] trunc_ln340_1_reg_432;
wire   [0:0] icmp_ln368_fu_269_p2;
wire   [7:0] trunc_ln340_2_fu_298_p1;
reg   [7:0] trunc_ln340_2_reg_437;
reg   [4:0] div_reg_443;
wire   [6:0] add_ln13_2_fu_313_p2;
reg   [6:0] add_ln13_2_reg_449;
wire   [6:0] trunc_ln379_fu_323_p1;
reg   [6:0] trunc_ln379_reg_455;
wire   [0:0] icmp_ln382_fu_327_p2;
reg   [0:0] icmp_ln382_reg_460;
wire   [9:0] zext_ln13_18_fu_333_p1;
reg   [9:0] zext_ln13_18_reg_464;
wire    ap_CS_fsm_state7;
wire  signed [8:0] sub_ln340_fu_339_p2;
reg   [8:0] sub_ln340_reg_470;
reg   [4:0] this_s_addr_reg_476;
wire    ap_CS_fsm_state12;
reg   [2:0] t_address0;
reg    t_ce0;
reg    t_we0;
reg   [7:0] t_d0;
wire   [7:0] t_q0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_done;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_idle;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_ready;
wire   [6:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce0;
wire   [6:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce1;
wire   [4:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_we0;
wire   [63:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_d0;
wire   [4:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_idle;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_ready;
wire   [6:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce0;
wire   [6:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce1;
wire   [4:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_we0;
wire   [63:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_d0;
wire   [4:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce1;
wire    grp_KeccakF1600_StatePermute_fu_164_ap_start;
wire    grp_KeccakF1600_StatePermute_fu_164_ap_done;
wire    grp_KeccakF1600_StatePermute_fu_164_ap_idle;
wire    grp_KeccakF1600_StatePermute_fu_164_ap_ready;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_164_this_s_address0;
wire    grp_KeccakF1600_StatePermute_fu_164_this_s_ce0;
wire    grp_KeccakF1600_StatePermute_fu_164_this_s_we0;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_164_this_s_d0;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_164_this_s_address1;
wire    grp_KeccakF1600_StatePermute_fu_164_this_s_ce1;
wire    grp_KeccakF1600_StatePermute_fu_164_this_s_we1;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_164_this_s_d1;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_done;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_idle;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_ready;
wire   [2:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_ce0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_we0;
wire   [7:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_d0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_done;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_idle;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_ready;
wire   [6:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_ce0;
wire   [2:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_ce0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_we0;
wire   [7:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_d0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_done;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_idle;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_ready;
wire   [2:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_address0;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_ce0;
wire   [63:0] grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_r_out;
wire    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_r_out_ap_vld;
wire   [9:0] add_ln388_fu_361_p2;
reg   [9:0] ap_phi_mux_this_pos_3_phi_fu_137_p4;
reg   [9:0] this_pos_3_reg_134;
wire    ap_CS_fsm_state13;
reg    grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg;
reg    grp_KeccakF1600_StatePermute_fu_164_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg;
wire    ap_CS_fsm_state11;
wire   [63:0] p_cast_fu_205_p1;
wire   [63:0] zext_ln387_fu_344_p1;
reg   [3:0] empty_fu_76;
wire   [3:0] empty_128_fu_216_p2;
reg   [63:0] idx98_fu_88;
wire   [63:0] add_ln371_fu_274_p2;
reg   [63:0] mlen_assign_fu_92;
wire   [63:0] sub_ln368_fu_279_p2;
wire   [63:0] xor_ln387_fu_351_p2;
wire   [0:0] icmp_ln346_fu_227_p2;
wire   [63:0] zext_ln378_fu_319_p1;
wire   [8:0] zext_ln379_fu_336_p1;
wire  signed [9:0] sext_ln388_fu_358_p1;
reg   [9:0] ap_return_preg;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg = 1'b0;
#0 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg = 1'b0;
#0 grp_KeccakF1600_StatePermute_fu_164_ap_start_reg = 1'b0;
#0 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg = 1'b0;
#0 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg = 1'b0;
#0 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg = 1'b0;
#0 ap_return_preg = 10'd0;
end

dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(t_d0),
    .q0(t_q0)
);

dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start),
    .ap_done(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_done),
    .ap_idle(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_idle),
    .ap_ready(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_ready),
    .select_ln368(select_ln368_reg_419),
    .m_cast(m),
    .trunc_ln340_2(trunc_ln340_reg_424),
    .seedbuf_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address0),
    .seedbuf_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .seedbuf_address1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address1),
    .seedbuf_ce1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce1),
    .seedbuf_q1(seedbuf_q1),
    .this_s_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address0),
    .this_s_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce0),
    .this_s_we0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_we0),
    .this_s_d0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_d0),
    .this_s_address1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address1),
    .this_s_ce1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce1),
    .this_s_q1(this_s_q1)
);

dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start),
    .ap_done(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done),
    .ap_idle(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_idle),
    .ap_ready(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_ready),
    .div(div_reg_443),
    .add_ln13_2(add_ln13_2_reg_449),
    .seedbuf_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address0),
    .seedbuf_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .seedbuf_address1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address1),
    .seedbuf_ce1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce1),
    .seedbuf_q1(seedbuf_q1),
    .this_s_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address0),
    .this_s_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce0),
    .this_s_we0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_we0),
    .this_s_d0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_d0),
    .this_s_address1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address1),
    .this_s_ce1(grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce1),
    .this_s_q1(this_s_q1)
);

dpu_keygen_KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakF1600_StatePermute_fu_164_ap_start),
    .ap_done(grp_KeccakF1600_StatePermute_fu_164_ap_done),
    .ap_idle(grp_KeccakF1600_StatePermute_fu_164_ap_idle),
    .ap_ready(grp_KeccakF1600_StatePermute_fu_164_ap_ready),
    .this_s_address0(grp_KeccakF1600_StatePermute_fu_164_this_s_address0),
    .this_s_ce0(grp_KeccakF1600_StatePermute_fu_164_this_s_ce0),
    .this_s_we0(grp_KeccakF1600_StatePermute_fu_164_this_s_we0),
    .this_s_d0(grp_KeccakF1600_StatePermute_fu_164_this_s_d0),
    .this_s_q0(this_s_q0),
    .this_s_address1(grp_KeccakF1600_StatePermute_fu_164_this_s_address1),
    .this_s_ce1(grp_KeccakF1600_StatePermute_fu_164_this_s_ce1),
    .this_s_we1(grp_KeccakF1600_StatePermute_fu_164_this_s_we1),
    .this_s_d1(grp_KeccakF1600_StatePermute_fu_164_this_s_d1),
    .this_s_q1(this_s_q1)
);

dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start),
    .ap_done(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_done),
    .ap_idle(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_idle),
    .ap_ready(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_ready),
    .t_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_address0),
    .t_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_ce0),
    .t_we0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_we0),
    .t_d0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_d0)
);

dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start),
    .ap_done(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_done),
    .ap_idle(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_idle),
    .ap_ready(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_ready),
    .sext_ln340(sub_ln340_reg_470),
    .trunc_ln1(trunc_ln379_reg_455),
    .add_ln13_2(add_ln13_2_reg_449),
    .seedbuf_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_address0),
    .seedbuf_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .t_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_address0),
    .t_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_ce0),
    .t_we0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_we0),
    .t_d0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_d0)
);

dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start),
    .ap_done(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_done),
    .ap_idle(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_idle),
    .ap_ready(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_ready),
    .t_address0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_address0),
    .t_ce0(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_ce0),
    .t_q0(t_q0),
    .r_out(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_r_out),
    .r_out_ap_vld(grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_r_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 10'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_preg <= ap_phi_mux_this_pos_3_phi_fu_137_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakF1600_StatePermute_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_KeccakF1600_StatePermute_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakF1600_StatePermute_fu_164_ap_ready == 1'b1)) begin
            grp_KeccakF1600_StatePermute_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln368_fu_269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln368_fu_269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln382_reg_460 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done == 1'b1))) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_fu_76 <= 4'd0;
    end else if (((exitcond9415_fu_210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_fu_76 <= empty_128_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9415_fu_210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        idx98_fu_88 <= 64'd0;
    end else if (((icmp_ln368_fu_269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        idx98_fu_88 <= add_ln371_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9415_fu_210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        mlen_assign_fu_92 <= 64'd32;
    end else if (((icmp_ln368_fu_269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        mlen_assign_fu_92 <= sub_ln368_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln382_reg_460 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done == 1'b1))) begin
        this_pos_3_reg_134 <= zext_ln13_18_fu_333_p1;
    end else if (((icmp_ln382_reg_460 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        this_pos_3_reg_134 <= add_ln388_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln368_fu_269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln13_2_reg_449 <= add_ln13_2_fu_313_p2;
        div_reg_443 <= {{mlen_assign_fu_92[7:3]}};
        icmp_ln382_reg_460 <= icmp_ln382_fu_327_p2;
        trunc_ln340_1_reg_432 <= trunc_ln340_1_fu_294_p1;
        trunc_ln340_2_reg_437 <= trunc_ln340_2_fu_298_p1;
        trunc_ln379_reg_455 <= trunc_ln379_fu_323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        m_cast_reg_390[5 : 0] <= m_cast_fu_193_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9415_fu_210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        select_ln368_1_reg_412[5] <= select_ln368_1_fu_232_p3[5];
        select_ln368_reg_419[2] <= select_ln368_fu_240_p3[2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sub_ln340_reg_470 <= sub_ln340_fu_339_p2;
        zext_ln13_18_reg_464[7 : 0] <= zext_ln13_18_fu_333_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        this_s_addr_reg_476 <= zext_ln387_fu_344_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln340_reg_424 <= trunc_ln340_fu_264_p1;
    end
end

always @ (*) begin
    if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_KeccakF1600_StatePermute_fu_164_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln382_reg_460 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_phi_mux_this_pos_3_phi_fu_137_p4 = add_ln388_fu_361_p2;
    end else begin
        ap_phi_mux_this_pos_3_phi_fu_137_p4 = this_pos_3_reg_134;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return = ap_phi_mux_this_pos_3_phi_fu_137_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        seedbuf_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        seedbuf_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        seedbuf_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address0;
    end else begin
        seedbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        seedbuf_address1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        seedbuf_address1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_address1;
    end else begin
        seedbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        seedbuf_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_seedbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        seedbuf_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        seedbuf_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce0;
    end else begin
        seedbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        seedbuf_ce1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_seedbuf_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        seedbuf_ce1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_seedbuf_ce1;
    end else begin
        seedbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_address0 = p_cast_fu_205_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        t_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_address0;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        t_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_t_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_ce0;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_d0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_d0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_d0;
    end else begin
        t_d0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond9415_fu_210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_we0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_t_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_we0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_t_we0;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        this_s_address0 = this_s_addr_reg_476;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        this_s_address0 = zext_ln387_fu_344_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_address0 = grp_KeccakF1600_StatePermute_fu_164_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_address0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address0;
    end else begin
        this_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_address1 = grp_KeccakF1600_StatePermute_fu_164_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_address1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_address1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_address1;
    end else begin
        this_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        this_s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_ce0 = grp_KeccakF1600_StatePermute_fu_164_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_ce0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce0;
    end else begin
        this_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_ce1 = grp_KeccakF1600_StatePermute_fu_164_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_ce1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_ce1 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_ce1;
    end else begin
        this_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        this_s_d0 = xor_ln387_fu_351_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_d0 = grp_KeccakF1600_StatePermute_fu_164_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_d0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_d0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_d0;
    end else begin
        this_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln382_reg_460 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        this_s_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_we0 = grp_KeccakF1600_StatePermute_fu_164_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_we0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_we0 = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_this_s_we0;
    end else begin
        this_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_we1 = grp_KeccakF1600_StatePermute_fu_164_this_s_we1;
    end else begin
        this_s_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond9415_fu_210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln368_fu_269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_KeccakF1600_StatePermute_fu_164_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln382_reg_460 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln382_reg_460 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_2_fu_313_p2 = (trunc_ln340_fu_264_p1 + m_cast_reg_390);

assign add_ln371_fu_274_p2 = (select_ln368_1_reg_412 + idx98_fu_88);

assign add_ln388_fu_361_p2 = ($signed(zext_ln13_18_reg_464) + $signed(sext_ln388_fu_358_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_128_fu_216_p2 = (empty_fu_76 + 4'd1);

assign exitcond9415_fu_210_p2 = ((empty_fu_76 == 4'd8) ? 1'b1 : 1'b0);

assign grp_KeccakF1600_StatePermute_fu_164_ap_start = grp_KeccakF1600_StatePermute_fu_164_ap_start_reg;

assign grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start = grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg;

assign grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start = grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg;

assign grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start = grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg;

assign grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start = grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg;

assign grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start = grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg;

assign icmp_ln346_fu_227_p2 = ((mode == 9'd128) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_269_p2 = ((mlen_assign_fu_92 < select_ln368_1_reg_412) ? 1'b1 : 1'b0);

assign icmp_ln382_fu_327_p2 = ((mlen_assign_fu_92 == zext_ln378_fu_319_p1) ? 1'b1 : 1'b0);

assign m_cast_fu_193_p1 = m;

assign p_cast_fu_205_p1 = empty_fu_76;

assign select_ln368_1_fu_232_p3 = ((icmp_ln346_fu_227_p2[0:0] == 1'b1) ? 64'd168 : 64'd136);

assign select_ln368_fu_240_p3 = ((icmp_ln346_fu_227_p2[0:0] == 1'b1) ? 5'd21 : 5'd17);

assign sext_ln388_fu_358_p1 = $signed(sub_ln340_reg_470);

assign sub_ln340_fu_339_p2 = (trunc_ln340_1_reg_432 - zext_ln379_fu_336_p1);

assign sub_ln368_fu_279_p2 = (mlen_assign_fu_92 - select_ln368_1_reg_412);

assign this_s_d1 = grp_KeccakF1600_StatePermute_fu_164_this_s_d1;

assign trunc_ln340_1_fu_294_p1 = mlen_assign_fu_92[8:0];

assign trunc_ln340_2_fu_298_p1 = mlen_assign_fu_92[7:0];

assign trunc_ln340_fu_264_p1 = idx98_fu_88[6:0];

assign trunc_ln379_fu_323_p1 = mlen_assign_fu_92[6:0];

assign xor_ln387_fu_351_p2 = (this_s_q0 ^ grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_r_out);

assign zext_ln13_18_fu_333_p1 = trunc_ln340_2_reg_437;

assign zext_ln378_fu_319_p1 = trunc_ln340_2_fu_298_p1;

assign zext_ln379_fu_336_p1 = trunc_ln340_2_reg_437;

assign zext_ln387_fu_344_p1 = div_reg_443;

always @ (posedge ap_clk) begin
    m_cast_reg_390[6] <= 1'b0;
    select_ln368_1_reg_412[4:0] <= 5'b01000;
    select_ln368_1_reg_412[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000010;
    select_ln368_reg_419[1:0] <= 2'b01;
    select_ln368_reg_419[4:3] <= 2'b10;
    zext_ln13_18_reg_464[9:8] <= 2'b00;
end

endmodule //dpu_keygen_shake_absorb_1
