
---------- Begin Simulation Statistics ----------
final_tick                                21104638500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221412                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   375185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.57                       # Real time elapsed on the host
host_tick_rate                              360332400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12968082                       # Number of instructions simulated
sim_ops                                      21974539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021105                       # Number of seconds simulated
sim_ticks                                 21104638500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               72                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             32                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              32                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     72                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2968082                       # Number of instructions committed
system.cpu0.committedOps                      5611078                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.221027                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1042243                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     755380                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        11036                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     539489                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          399                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       32487576                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.070318                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     990614                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          210                       # TLB misses on write requests
system.cpu0.numCycles                        42209175                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12692      0.23%      0.23% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4395437     78.33%     78.56% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 10809      0.19%     78.75% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.78% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 7445      0.13%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.02%     78.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.02%     78.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  8982      0.16%     79.11% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                33741      0.60%     79.71% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.71% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.71% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::MemRead                616550     10.99%     90.71% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               488980      8.71%     99.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            20350      0.36%     99.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           12136      0.22%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 5611078                       # Class of committed instruction
system.cpu0.tickCycles                        9721599                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   34                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.220928                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2706                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        9490346                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.236915                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763969                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          264                       # TLB misses on write requests
system.cpu1.numCycles                        42209277                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32718931                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1021102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2042269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10932                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             215558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31398                       # Transaction distribution
system.membus.trans_dist::CleanEvict           199079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15944                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        215559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       693482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       693482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 693482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            231503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  231503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              231503                       # Request fanout histogram
system.membus.reqLayer4.occupancy           631587500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1233931500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       512991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          512991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       512991                       # number of overall hits
system.cpu0.icache.overall_hits::total         512991                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       477570                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        477570                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       477570                       # number of overall misses
system.cpu0.icache.overall_misses::total       477570                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15978805500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15978805500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15978805500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15978805500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       990561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       990561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       990561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       990561                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.482121                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.482121                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.482121                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.482121                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 33458.562096                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 33458.562096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 33458.562096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 33458.562096                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       477553                       # number of writebacks
system.cpu0.icache.writebacks::total           477553                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       477570                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       477570                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       477570                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       477570                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  15501236500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15501236500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  15501236500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15501236500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.482121                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.482121                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.482121                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.482121                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32458.564190                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32458.564190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32458.564190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32458.564190                       # average overall mshr miss latency
system.cpu0.icache.replacements                477553                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       512991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         512991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       477570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       477570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15978805500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15978805500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       990561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       990561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.482121                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.482121                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 33458.562096                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 33458.562096                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       477570                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       477570                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  15501236500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15501236500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.482121                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.482121                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32458.564190                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32458.564190                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999311                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             990560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           477569                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.074171                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999311                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8402057                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8402057                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1014950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1014950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1014950                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1014950                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       218708                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        218708                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       218708                       # number of overall misses
system.cpu0.dcache.overall_misses::total       218708                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7326941000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7326941000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7326941000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7326941000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1233658                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1233658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1233658                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1233658                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177284                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177284                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177284                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177284                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33501.019624                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33501.019624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33501.019624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33501.019624                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       125429                       # number of writebacks
system.cpu0.dcache.writebacks::total           125429                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        26023                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26023                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        26023                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26023                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       192685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       192685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       192685                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       192685                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6269179000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6269179000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6269179000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6269179000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156190                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156190                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156190                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156190                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 32535.895373                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32535.895373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 32535.895373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32535.895373                       # average overall mshr miss latency
system.cpu0.dcache.replacements                192669                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       591303                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         591303                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       141423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       141423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5055660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5055660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       732726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       732726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35748.499183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35748.499183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       135914                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       135914                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4751479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4751479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34959.452301                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34959.452301                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       423647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        423647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        77285                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        77285                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2271281000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2271281000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       500932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       500932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.154282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.154282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29388.380669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29388.380669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        20514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        20514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        56771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        56771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1517700000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1517700000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.113331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26733.719681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26733.719681                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999352                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1207635                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           192685                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.267405                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999352                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         10061949                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        10061949                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693364                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693364                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693364                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70541                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70541                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70541                       # number of overall misses
system.cpu1.icache.overall_misses::total        70541                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1212737000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1212737000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1212737000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1212737000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763905                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763905                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763905                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763905                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014807                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17191.945110                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17191.945110                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17191.945110                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17191.945110                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70525                       # number of writebacks
system.cpu1.icache.writebacks::total            70525                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70541                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70541                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70541                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70541                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1142196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1142196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1142196000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1142196000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16191.945110                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16191.945110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16191.945110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16191.945110                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70525                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70541                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70541                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1212737000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1212737000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17191.945110                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17191.945110                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70541                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70541                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1142196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1142196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16191.945110                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16191.945110                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999296                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763905                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70541                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.533846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999296                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38181781                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38181781                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810453                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810453                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810510                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810510                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290431                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290431                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5746409500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5746409500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5746409500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5746409500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100827                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100827                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100941                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100941                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19789.683305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19789.683305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19785.799381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19785.799381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       255588                       # number of writebacks
system.cpu1.dcache.writebacks::total           255588                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10060                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10060                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5118031500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5118031500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5119221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5119221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18258.208652                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18258.208652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18258.739313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18258.739313                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280355                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5026483500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5026483500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18624.193190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18624.193190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4705266500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4705266500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17528.970525                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17528.970525                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    719926000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    719926000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 35145.772310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35145.772310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    412765000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    412765000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34726.989736                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34726.989736                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1189500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1189500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 20868.421053                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20868.421053                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999333                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457551                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999333                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087899                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087899                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              331820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              139544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              251079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   789664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             331820                       # number of overall hits
system.l2.overall_hits::.cpu0.data             139544                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67221                       # number of overall hits
system.l2.overall_hits::.cpu1.data             251079                       # number of overall hits
system.l2.overall_hits::total                  789664                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            145750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             53141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3320                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             29292                       # number of demand (read+write) misses
system.l2.demand_misses::total                 231503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           145750                       # number of overall misses
system.l2.overall_misses::.cpu0.data            53141                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3320                       # number of overall misses
system.l2.overall_misses::.cpu1.data            29292                       # number of overall misses
system.l2.overall_misses::total                231503                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11248651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4428737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    276781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2046139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18000309500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11248651500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4428737500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    276781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2046139500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18000309500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          477570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          192685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1021167                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         477570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         192685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1021167                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.305191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.275792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.047065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.104476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.305191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.275792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.047065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.104476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77177.711835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83339.370731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83367.771084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 69853.185170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77754.109018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77177.711835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83339.370731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83367.771084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 69853.185170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77754.109018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31398                       # number of writebacks
system.l2.writebacks::total                     31398                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       145750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        53141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        29292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            231503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       145750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        53141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        29292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           231503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9791161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3897327500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    243581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1753219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15685289500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9791161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3897327500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    243581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1753219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15685289500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.305191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.275792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.047065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.104476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.305191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.275792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.047065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.104476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226704                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67177.780446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73339.370731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73367.771084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 59853.185170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67754.152214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67177.780446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73339.370731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73367.771084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 59853.185170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67754.152214                       # average overall mshr miss latency
system.l2.replacements                         233007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       381017                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           381017                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       381017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       381017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       548078                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           548078                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       548078                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       548078                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8402                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8402                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          11998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15944                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    955740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    309381000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1265121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        56771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             68657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.211340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.331987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.232227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79658.276379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78403.699949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79347.779729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        11998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    835760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    269921000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1105681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.211340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.331987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.232227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69658.276379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68403.699949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69347.779729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        331820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             399041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       145750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           149070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11248651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    276781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11525432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       477570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         548111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.305191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.047065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.271970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77177.711835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83367.771084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77315.573221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       145750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       149070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9791161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    243581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10034742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.305191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.047065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.271970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67177.780446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73367.771084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67315.640303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        94771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       243139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            337910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        41143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        25346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3472997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1736758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5209756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       135914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        404399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.302713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.094404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84412.840580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 68521.995581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78355.156492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        41143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        25346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3061567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1483298500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4544866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.302713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.094404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74412.840580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 58521.995581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68355.156492                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.408604                       # Cycle average of tags in use
system.l2.tags.total_refs                     2033866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    234031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.690584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     171.609723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       69.944799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       57.082912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      117.481148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      606.290022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.167588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.055745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.114728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.592080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998446                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16572183                       # Number of tag accesses
system.l2.tags.data_accesses                 16572183                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       9328000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3401024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        212480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1874688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14816192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9328000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       212480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9540480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2009472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2009472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         145750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          53141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          29292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              231503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        441988144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        161150545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10067929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88828245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             702034863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    441988144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10067929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        452056073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95214708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95214708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95214708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       441988144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       161150545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10067929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88828245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            797249571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    145750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     48848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     20845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497194250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              471124                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      231503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31398                       # Number of write requests accepted
system.mem_ctrls.readBursts                    231503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12740                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3838                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2204526750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1093815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6306333000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10077.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28827.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156631                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                231503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.682363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.344815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.172336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29352     43.52%     43.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15842     23.49%     67.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8111     12.03%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5174      7.67%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2039      3.02%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2132      3.16%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1720      2.55%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          682      1.01%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2396      3.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.421913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.901680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.697112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             23      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           336     20.34%     21.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           411     24.88%     46.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          257     15.56%     62.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          125      7.57%     69.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           82      4.96%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          119      7.20%     81.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          108      6.54%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           78      4.72%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           68      4.12%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           37      2.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.672518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.644665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1090     65.98%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      4.18%     70.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              445     26.94%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      2.42%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1652                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14000832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  815360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1762752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14816192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2009472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       663.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    702.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21104581000                       # Total gap between requests
system.mem_ctrls.avgGap                      80275.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9328000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3126272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       212480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1334080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1762752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 441988143.980765163898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 148131985.297923952341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10067928.905771117657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63212643.988192446530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83524387.304715022445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       145750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        53141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        29292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31398                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3817096250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1748950250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    107249500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    633037000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 513935583500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26189.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32911.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32304.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     21611.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16368417.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            160849920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             85482375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           358799280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           85973400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1665674400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8108884410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1275647040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11741310825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.337927                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3242308500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    704600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17157730000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            320800200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            170482785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1203168540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57801060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1665674400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9526840350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         81578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13026346215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.226692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    134763250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    704600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20265275250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            952509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       412415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       548078                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          293616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68657                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        548111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       404399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1432692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       578039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       211607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3063435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     61127808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20359296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9028224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     34301376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124816704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          233007                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2009472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1254174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008716                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1243242     99.13%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10932      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1254174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1950229500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420811488                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         105845931                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         289254046                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         716942816                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21104638500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
