#include <basis/defs.h>

/* --- SCTL --- */

#define rgSCTL_PCIE_RST   (*(volatile int*)(SCTL_BASE + SCTL_PCIE_RST  ))
#define rgSCTL_PCIE_REG_0 (*(volatile int*)(SCTL_BASE + SCTL_PCIE_REG_0))
#define rgSCTL_PCIE_REG_1 (*(volatile int*)(SCTL_BASE + SCTL_PCIE_REG_1))
#define rgSCTL_PCIE_REG_2 (*(volatile int*)(SCTL_BASE + SCTL_PCIE_REG_2))

/* --- PCIe_Phy --- */
    // paddr [11] was excluded, so it paddr forms next way
#define rgPCIe_Phy_PCS_CMN_CTRL1             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_CMN_CTRL1          ))
#define rgPCIe_Phy_PCS_CMN_CTRL2             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_CMN_CTRL2          ))
#define rgPCIe_Phy_PCS_COM_LOCK_CFG1         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_COM_LOCK_CFG1      ))
#define rgPCIe_Phy_PCS_COM_LOCK_CFG2         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_COM_LOCK_CFG2      ))
#define rgPCIe_Phy_PCS_GEN3_EIE_LOCK_CFG     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_GEN3_EIE_LOCK_CFG  ))
#define rgPCIe_Phy_PCS_LANE_DSBL             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_LANE_DSBL          ))
#define rgPCIe_Phy_PCS_RCV_DET_INH           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_RCV_DET_INH        ))
#define rgPCIe_Phy_PCS_ISO_CMN_CTRL          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_CMN_CTRL       ))
#define rgPCIe_Phy_EQ_TRAIN_CTRL             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_EQ_TRAIN_CTRL          ))
#define rgPCIe_Phy_ISO_LN_CTRL               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_ISO_LN_CTRL            ))
#define rgPCIe_Phy_EQ_COEF_TRAIN_CTRL        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_EQ_COEF_TRAIN_CTRL     ))
#define rgPCIe_Phy_PCS_ISO_TX_CTRL           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_CTRL        ))
#define rgPCIe_Phy_PCS_ISO_TX_LPC_LO         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_LPC_LO      ))
#define rgPCIe_Phy_PCS_ISO_TX_LPC_HI         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_LPC_HI      ))
#define rgPCIe_Phy_PCS_ISO_TX_DMPH_LO        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_DMPH_LO     ))
#define rgPCIe_Phy_PCS_ISO_TX_DMPH_HI        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_DMPH_HI     ))
#define rgPCIe_Phy_PCS_ISO_TX_FSLF           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_FSLF        ))
#define rgPCIe_Phy_PCS_ISO_TX_DATA_LO        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_DATA_LO     ))
#define rgPCIe_Phy_PCS_ISO_TX_DATA_HI        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_TX_DATA_HI     ))
#define rgPCIe_Phy_PCS_ISO_RX_CTRL           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_RX_CTRL        ))
#define rgPCIe_Phy_PCS_ISO_RX_EQ_EVAL        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_RX_EQ_EVAL     ))
#define rgPCIe_Phy_PCS_ISO_RX_DATA_LO        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_RX_DATA_LO     ))
#define rgPCIe_Phy_PCS_ISO_RX_DATA_HI        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PCS_ISO_RX_DATA_HI     ))
#define rgPCIe_Phy_PMA_CMN_CTRL              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_CTRL           ))
#define rgPCIe_Phy_PMA_SSM_STATE             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_SSM_STATE          ))
#define rgPCIe_Phy_PMA_PSM_STATE_LO          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_PSM_STATE_LO       ))
#define rgPCIe_Phy_PMA_PSM_STATE_HI          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_PSM_STATE_HI       ))
#define rgPCIe_Phy_PMA_ISO_CMN_CTRL          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_CMN_CTRL       ))
#define rgPCIe_Phy_PMA_ISO_MODE              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_MODE           ))
#define rgPCIe_Phy_PMA_ISO_PWRST_CTRL        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_PWRST_CTRL     ))
#define rgPCIe_Phy_PMA_ISOLATION_CTRL        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISOLATION_CTRL     ))
#define rgPCIe_Phy_PMA_PMA_CMN_SSM_DIAG      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_PMA_CMN_SSM_DIAG   ))
#define rgPCIe_Phy_PMA_XCVR_CTRL             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_XCVR_CTRL          ))
#define rgPCIe_Phy_PMA_XCVR_LPBK             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_XCVR_LPBK          ))
#define rgPCIe_Phy_PMA_PI_POS                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_PI_POS             ))
#define rgPCIe_Phy_PMA_ISO_XCVR_CTRL         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_XCVR_CTRL      ))
#define rgPCIe_Phy_PMA_ISO_TX_LPC_LO         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_LPC_LO      ))
#define rgPCIe_Phy_PMA_ISO_TX_LPC_HI         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_LPC_HI      ))
#define rgPCIe_Phy_PMA_ISO_TX_DMPH_LO        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_DMPH_LO     ))
#define rgPCIe_Phy_PMA_ISO_TX_DMPH_HI        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_DMPH_HI     ))
#define rgPCIe_Phy_PMA_ISO_TX_FSLF           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_FSLF        ))
#define rgPCIe_Phy_PMA_ISO_TX_MGN            (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_TX_MGN         ))
#define rgPCIe_Phy_PMA_ISO_RX_EQ_CTRL        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_RX_EQ_CTRL     ))
#define rgPCIe_Phy_PMA_ISO_DATA_LO           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_DATA_LO        ))
#define rgPCIe_Phy_PMA_ISO_DATA_HI           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_ISO_DATA_HI        ))
#define rgPCIe_Phy_PMA_TX_BIST_CTRL          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_BIST_CTRL       ))
#define rgPCIe_Phy_PMA_TX_BIST_UDDWR         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_BIST_UDDWR      ))
#define rgPCIe_Phy_PMA_RX_BIST_CTRL          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_BIST_CTRL       ))
#define rgPCIe_Phy_PMA_RX_BIST_SYNCCNT       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_BIST_SYNCCNT    ))
#define rgPCIe_Phy_PMA_RX_BIST_UDDWR         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_BIST_UDDWR      ))
#define rgPCIe_Phy_PMA_RX_BIST_ERRCNT        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_BIST_ERRCNT     ))
#define rgPCIe_Phy_PMA_CMN_PID_TYPE          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_TYPE       ))
#define rgPCIe_Phy_PMA_CMN_PID_NUM           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_NUM        ))
#define rgPCIe_Phy_PMA_CMN_PID_REV           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_REV        ))
#define rgPCIe_Phy_PMA_CMN_PID_MFG           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_MFG        ))
#define rgPCIe_Phy_PMA_CMN_PID_NODE          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_NODE       ))
#define rgPCIe_Phy_PMA_CMN_PID_FLV           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_FLV        ))
#define rgPCIe_Phy_PMA_CMN_PID_IOV           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_IOV        ))
#define rgPCIe_Phy_PMA_CMN_PID_METAL         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_METAL      ))
#define rgPCIe_Phy_PMA_CMN_PID_LANES         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_LANES      ))
#define rgPCIe_Phy_RX_EYESURF_CTRL           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_CTRL        ))
#define rgPCIe_Phy_RX_EYESURF_TMR_DELLOW     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_TMR_DELLOW  ))
#define rgPCIe_Phy_RX_EYESURF_TMR_DELHIGH    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_TMR_DELHIGH ))
#define rgPCIe_Phy_RX_EYESURF_TMR_TESTLOW    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_TMR_TESTLOW ))
#define rgPCIe_Phy_RX_EYESURF_TMR_TESTHIGH   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_TMR_TESTHIGH))
#define rgPCIe_Phy_RX_EYESURF_NS_COORD       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_NS_COORD    ))
#define rgPCIe_Phy_RX_EYESURF_EW_COORD       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_EW_COORD    ))
#define rgPCIe_Phy_RX_EYESURF_ERRCNT         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_RX_EYESURF_ERRCNT      ))

/* --- This registers are used for netlist simspeedup --- */
#define rgPCIe_Phy_MASSWR_TX_RCVDET_CTRL                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_TX_RCVDET_CTRL                ))
#define rgPCIe_Phy_CMN_SSM_BANDGAP_TMR                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_BANDGAP_TMR                  ))
#define rgPCIe_Phy_CMN_SSM_BIAS_TMR                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_BIAS_TMR                     ))
#define rgPCIe_Phy_CMN_SSM_PLLEN_TMR                        (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_PLLEN_TMR                    ))
#define rgPCIe_Phy_CMN_SSM_PLLPRE_TMR                       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_PLLPRE_TMR                   ))
#define rgPCIe_Phy_CMN_SSM_PLLVREF_TMR                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_PLLVREF_TMR                  ))
#define rgPCIe_Phy_CMN_SSM_PLLLOCK_TMR                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_PLLLOCK_TMR                  ))
#define rgPCIe_Phy_CMN_SSM_PLLCLKDIS_TMR                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_PLLCLKDIS_TMR                ))
#define rgPCIe_Phy_CMN_SSM_LANECAL_TMR                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_LANECAL_TMR                  ))
#define rgPCIe_Phy_CMN_SSM_A0IN_TMR                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_A0IN_TMR                     ))
#define rgPCIe_Phy_CMN_SSM_A1IN_TMR                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_A1IN_TMR                     ))
#define rgPCIe_Phy_CMN_SSM_A2IN_TMR                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_A2IN_TMR                     ))
#define rgPCIe_Phy_CMN_SSM_A3IN_TMR                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_SSM_A3IN_TMR                     ))
#define rgPCIe_Phy_CMN_BGCAL_OVRD                           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_BGCAL_OVRD                       ))
#define rgPCIe_Phy_CMN_PLL_CPI_OVRD                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_PLL_CPI_OVRD                     ))
#define rgPCIe_Phy_MASSWR_CMN_SDCAL0_OVRD                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_CMN_SDCAL0_OVRD               ))
#define rgPCIe_Phy_MASSWR_CMN_SDCAL1_OVRD                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_CMN_SDCAL1_OVRD               ))
#define rgPCIe_Phy_CMN_PLL_VCOCAL_OVRD                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_PLL_VCOCAL_OVRD                  ))
#define rgPCIe_Phy_CMN_PLL_VCOCAL_CNT_START                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_PLL_VCOCAL_CNT_START             ))
#define rgPCIe_Phy_CMN_PLL_LOCK_CNT_START                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_PLL_LOCK_CNT_START               ))
#define rgPCIe_Phy_MASSWR_RX_IQPI_ILL_CAL_OVRD              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_IQPI_ILL_CAL_OVRD          ))
#define rgPCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_REFCNT_START     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_REFCNT_START ))
#define rgPCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_CALCNT_START0    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_CALCNT_START0))
#define rgPCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_CALCNT_START1    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_IQPI_ILL_LOCK_CALCNT_START1))
#define rgPCIe_Phy_MASSWR_RX_EPI_ILL_CAL_OVRD               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_EPI_ILL_CAL_OVRD           ))
#define rgPCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_REFCNT_START      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_REFCNT_START  ))
#define rgPCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_CALCNT_START0     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_CALCNT_START0 ))
#define rgPCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_CALCNT_START1     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_EPI_ILL_LOCK_CALCNT_START1 ))
// #define rgPCIe_Phy_LANE_CAL_RESET_TIME_VALUE                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_LANE_CAL_RESET_TIME_VALUE            ))  register wasn`t found */
#define rgPCIe_Phy_CMN_TXPUCAL_OVRD                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_TXPUCAL_OVRD                     ))
#define rgPCIe_Phy_CMN_TXPDCAL_OVRD                         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_TXPDCAL_OVRD                     ))
#define rgPCIe_Phy_CMN_RXCAL_OVRD                           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_RXCAL_OVRD                       ))
#define rgPCIe_Phy_MASSWR_RX_SLC_INIT_TMR                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_SLC_INIT_TMR               ))
#define rgPCIe_Phy_MASSWR_RX_SLC_RUN_TMR                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_MASSWR_RX_SLC_RUN_TMR                ))
// #define rgPCIe_Phy_CMN_PRPLL_LOCK_CNT_START                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_CMN_PRPLL_LOCK_CNT_START             ))  register wasn`t found */

#define rgPCIe_Phy_PMA_CMN_PID_TYPE                     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_TYPE                         ))
#define rgPCIe_Phy_PMA_CMN_PID_NUM                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_NUM                          ))
#define rgPCIe_Phy_PMA_CMN_PID_REV                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_REV                          ))
#define rgPCIe_Phy_PMA_CMN_PID_MFG                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_MFG                          ))
#define rgPCIe_Phy_PMA_CMN_PID_NODE                     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_NODE                         ))
#define rgPCIe_Phy_PMA_CMN_PID_FLV                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_FLV                          ))
#define rgPCIe_Phy_PMA_CMN_PID_IOV                      (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_IOV                          ))
#define rgPCIe_Phy_PMA_CMN_PID_METAL                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_METAL                        ))
#define rgPCIe_Phy_PMA_CMN_PID_LANES                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PID_LANES                        ))
#define rgPCIe_Phy_PMA_CMN_SSM_BANDGAP_TMR              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_BANDGAP_TMR                  ))
#define rgPCIe_Phy_PMA_CMN_SSM_BIAS_TMR                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_BIAS_TMR                     ))
#define rgPCIe_Phy_PMA_CMN_SSM_PLLEN_TMR                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_PLLEN_TMR                    ))
#define rgPCIe_Phy_PMA_CMN_SSM_PLLVREF_TMR              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_PLLVREF_TMR                  ))
#define rgPCIe_Phy_PMA_CMN_SSM_LANECAL_TMR              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_LANECAL_TMR                  ))
#define rgPCIe_Phy_PMA_CMN_SSM_A1OUT_TMR                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_SSM_A1OUT_TMR                    ))
#define rgPCIe_Phy_PMA_CMN_PSC_A0                       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PSC_A0                           ))
#define rgPCIe_Phy_PMA_CMN_PSC_A1                       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PSC_A1                           ))
#define rgPCIe_Phy_PMA_CMN_PSC_A2                       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PSC_A2                           ))
#define rgPCIe_Phy_PMA_CMN_PSC_A4                       (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PSC_A4                           ))
#define rgPCIe_Phy_PMA_CMN_PLLCPICAL_CTRL               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PLLCPICAL_CTRL                   ))
#define rgPCIe_Phy_PMA_CMN_PLLCPICAL_OVRD               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PLLCPICAL_OVRD                   ))
#define rgPCIe_Phy_PMA_CMN_PLLCPICAL_INIT_TMR           (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_PLLCPICAL_INIT_TMR               ))
#define rgPCIe_Phy_PMA_CMN_RXCAL_CTRL                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_RXCAL_CTRL                       ))
#define rgPCIe_Phy_PMA_CMN_RXCAL_OVRD                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_RXCAL_OVRD                       ))
#define rgPCIe_Phy_PMA_CMN_RXCAL_INIT_TMR               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_RXCAL_INIT_TMR                   ))
#define rgPCIe_Phy_PMA_CMN_TXPUCAL_CTRL                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPUCAL_CTRL                     ))
#define rgPCIe_Phy_PMA_CMN_TXPUCAL_OVRD                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPUCAL_OVRD                     ))
#define rgPCIe_Phy_PMA_CMN_TXPUCAL_INIT_TMR             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPUCAL_INIT_TMR                 ))
#define rgPCIe_Phy_PMA_CMN_TXPDCAL_CTRL                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPDCAL_CTRL                     ))
#define rgPCIe_Phy_PMA_CMN_TXPDCAL_OVRD                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPDCAL_OVRD                     ))
#define rgPCIe_Phy_PMA_CMN_TXPDCAL_INIT_TMR             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_CMN_TXPDCAL_INIT_TMR                 ))
#define rgPCIe_Phy_PMA_TX_HBDC_PRE_OVRD                 (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_HBDC_PRE_OVRD                     ))
#define rgPCIe_Phy_PMA_TX_HBDC_MAIN_OVRD                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_HBDC_MAIN_OVRD                    ))
#define rgPCIe_Phy_PMA_TX_HBDC_POST_OVRD                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_HBDC_POST_OVRD                    ))
#define rgPCIe_Phy_PMA_TX_HBDC_PRE_PREM_OVRD            (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_HBDC_PRE_PREM_OVRD                ))
#define rgPCIe_Phy_PMA_TX_HBDC_MAIN_INITM_OVRD          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_HBDC_MAIN_INITM_OVRD              ))
#define rgPCIe_Phy_PMA_TX_RCVDET_CTRL                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_RCVDET_CTRL                       ))
#define rgPCIe_Phy_PMA_TX_BIST_CTRL                     (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_BIST_CTRL                         ))
#define rgPCIe_Phy_PMA_TX_BIST_UDDWR                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_TX_BIST_UDDWR                        ))
#define rgPCIe_Phy_PMA_RX_IQPI_ILL_CAL_CTRL             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_IQPI_ILL_CAL_CTRL                 ))
#define rgPCIe_Phy_PMA_RX_IQPI_ILL_CAL_START            (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_IQPI_ILL_CAL_START                ))
#define rgPCIe_Phy_PMA_RX_IQPI_ILL_CAL_INIT_TMR         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_IQPI_ILL_CAL_INIT_TMR             ))
#define rgPCIe_Phy_PMA_RX_IQPI_ILL_CAL_ITER_TMR         (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_IQPI_ILL_CAL_ITER_TMR             ))
#define rgPCIe_Phy_PMA_RX_IQPI_ILL_LOCK_CALCNT_START0   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_IQPI_ILL_LOCK_CALCNT_START0       ))
#define rgPCIe_Phy_PMA_RX_EPI_ILL_CAL_CTRL              (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_EPI_ILL_CAL_CTRL                  ))
#define rgPCIe_Phy_PMA_RX_EPI_ILL_CAL_START             (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_EPI_ILL_CAL_START                 ))
#define rgPCIe_Phy_PMA_RX_EPI_ILL_CAL_INIT_TMR          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_EPI_ILL_CAL_INIT_TMR              ))
#define rgPCIe_Phy_PMA_RX_EPI_ILL_CAL_ITER_TMR          (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_EPI_ILL_CAL_ITER_TMR              ))
#define rgPCIe_Phy_PMA_RX_EPI_ILL_LOCK_CALCNT_START0    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_EPI_ILL_LOCK_CALCNT_START0        ))
#define rgPCIe_Phy_PMA_RX_CDRLF_CNFG                    (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_CDRLF_CNFG                        ))
#define rgPCIe_Phy_PMA_RX_CDRLF_CNFG2                   (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_CDRLF_CNFG2                       ))
#define rgPCIe_Phy_PMA_RX_CDRLF_MGN_DIAG                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_CDRLF_MGN_DIAG                    ))
#define rgPCIe_Phy_PMA_RX_SIGDET_FILT_TMR               (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_SIGDET_FILT_TMR                   ))
#define rgPCIe_Phy_PMA_RX_SIGDET_DLY_TMR                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_SIGDET_DLY_TMR                    ))
#define rgPCIe_Phy_PMA_RX_SIGDET_MIN_TMR                (*(volatile int*)(PCIE_PHY_BASE + PCIe_Phy_PMA_RX_SIGDET_MIN_TMR                    ))


/* --- PCIe --- */
#define rgPCIe_EP_i_vendor_id_device_id                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_vendor_id_device_id            ))
#define rgPCIe_EP_i_command_status                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_command_status                 ))
#define rgPCIe_EP_i_revision_id_class_code                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_revision_id_class_code         ))
#define rgPCIe_EP_i_bist_header_latency_cache_line         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_bist_header_latency_cache_line ))
#define rgPCIe_EP_i_base_addr_0                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_0                    ))
#define rgPCIe_EP_i_base_addr_1                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_1                    ))
#define rgPCIe_EP_i_base_addr_2                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_2                    ))
#define rgPCIe_EP_i_base_addr_3                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_3                    ))
#define rgPCIe_EP_i_base_addr_4                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_4                    ))
#define rgPCIe_EP_i_base_addr_5                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_base_addr_5                    ))
#define rgPCIe_EP_i_subsystem_vendor_id_subsystem_i        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_subsystem_vendor_id_subsystem_i))
#define rgPCIe_EP_i_capabilities_pointer                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_capabilities_pointer           ))
#define rgPCIe_EP_i_intrpt_line_intrpt_pin                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_intrpt_line_intrpt_pin         ))
#define rgPCIe_EP_i_pwr_mgmt_cap                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pwr_mgmt_cap                   ))
#define rgPCIe_EP_i_pwr_mgmt_ctrl_stat_rep                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pwr_mgmt_ctrl_stat_rep         ))
#define rgPCIe_EP_i_msi_ctrl_reg                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_ctrl_reg                   ))
#define rgPCIe_EP_i_msi_msg_low_addr                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_msg_low_addr               ))
#define rgPCIe_EP_i_msi_msg_hi_addr                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_msg_hi_addr                ))
#define rgPCIe_EP_i_msi_msg_data                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_msg_data                   ))
#define rgPCIe_EP_i_msi_mask                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_mask                       ))
#define rgPCIe_EP_i_msi_pending_bits                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msi_pending_bits               ))
#define rgPCIe_EP_i_msix_ctrl                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msix_ctrl                      ))
#define rgPCIe_EP_i_msix_tbl_offset                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msix_tbl_offset                ))
#define rgPCIe_EP_i_msix_pending_intrpt                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_msix_pending_intrpt            ))
#define rgPCIe_EP_i_pcie_cap_list                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pcie_cap_list                  ))
#define rgPCIe_EP_i_pcie_dev_cap                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pcie_dev_cap                   ))
#define rgPCIe_EP_i_pcie_dev_ctrl_status                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pcie_dev_ctrl_status           ))
#define rgPCIe_EP_i_link_cap                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_link_cap                       ))
#define rgPCIe_EP_i_link_ctrl_status                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_link_ctrl_status               ))
#define rgPCIe_EP_i_pcie_dev_cap_2                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pcie_dev_cap_2                 ))
#define rgPCIe_EP_i_pcie_dev_ctrl_status_2                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_pcie_dev_ctrl_status_2         ))
#define rgPCIe_EP_i_link_cap_2_reg                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_link_cap_2_reg                 ))
#define rgPCIe_EP_i_link_ctrl_status_2                     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_link_ctrl_status_2             ))
#define rgPCIe_EP_i_AER_enhanced_cap_hdr                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_AER_enhanced_cap_hdr           ))
#define rgPCIe_EP_i_uncorr_err_status                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_uncorr_err_status              ))
#define rgPCIe_EP_i_uncorr_err_mask                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_uncorr_err_mask                ))
#define rgPCIe_EP_i_uncorr_err_severity                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_uncorr_err_severity            ))
#define rgPCIe_EP_i_corr_err_status                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_corr_err_status                ))
#define rgPCIe_EP_i_corr_err_mask                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_corr_err_mask                  ))
#define rgPCIe_EP_i_advcd_err_cap_ctrl                     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_advcd_err_cap_ctrl             ))
#define rgPCIe_EP_i_hdr_log_0                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_hdr_log_0                      ))
#define rgPCIe_EP_i_hdr_log_1                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_hdr_log_1                      ))
#define rgPCIe_EP_i_hdr_log_2                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_hdr_log_2                      ))
#define rgPCIe_EP_i_hdr_log_3                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_EP_i_hdr_log_3                      ))

#define rgPCIe_RP_i_vendor_id_device_id                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_vendor_id_device_id            ))
#define rgPCIe_RP_i_command_status                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_command_status                 ))
#define rgPCIe_RP_i_revision_id_class_code                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_revision_id_class_code         ))
#define rgPCIe_RP_i_bist_header_latency_cache_line         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_bist_header_latency_cache_line ))
#define rgPCIe_RP_i_RC_BAR_0                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_RC_BAR_0                       ))
#define rgPCIe_RP_i_RC_BAR_1                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_RC_BAR_1                       ))
#define rgPCIe_RP_i_pcie_bus_numbers                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_bus_numbers               ))
#define rgPCIe_RP_i_pcie_io_base_limit                     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_io_base_limit             ))
#define rgPCIe_RP_i_pcie_mem_base_limit                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_mem_base_limit            ))
#define rgPCIe_RP_i_pcie_prefetch_base_limit               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_prefetch_base_limit       ))
#define rgPCIe_RP_i_pcie_prefetch_base_upper               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_prefetch_base_upper       ))
#define rgPCIe_RP_i_pcie_prefetch_limit_upper              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_prefetch_limit_upper      ))
#define rgPCIe_RP_i_pcie_io_base_limit_upper               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_io_base_limit_upper       ))
#define rgPCIe_RP_i_capabilities_pointer                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_capabilities_pointer           ))
#define rgPCIe_RP_i_intrpt_line_intrpt_pin                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_intrpt_line_intrpt_pin         ))
#define rgPCIe_RP_i_pwr_mgmt_cap                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pwr_mgmt_cap                   ))
#define rgPCIe_RP_i_pwr_mgmt_ctrl_stat_rep                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pwr_mgmt_ctrl_stat_rep         ))
#define rgPCIe_RP_i_msi_ctrl_reg                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_ctrl_reg                   ))
#define rgPCIe_RP_i_msi_msg_low_addr                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_msg_low_addr               ))
#define rgPCIe_RP_i_msi_msg_hi_addr                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_msg_hi_addr                ))
#define rgPCIe_RP_i_msi_msg_data                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_msg_data                   ))
#define rgPCIe_RP_i_msi_mask                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_mask                       ))
#define rgPCIe_RP_i_msi_pending_bits                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msi_pending_bits               ))
#define rgPCIe_RP_i_msix_ctrl                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msix_ctrl                      ))
#define rgPCIe_RP_i_msix_tbl_offset                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msix_tbl_offset                ))
#define rgPCIe_RP_i_msix_pending_intrpt                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_msix_pending_intrpt            ))
#define rgPCIe_RP_i_pcie_cap_list                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_cap_list                  ))
#define rgPCIe_RP_i_pcie_cap                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_cap                       ))
#define rgPCIe_RP_i_pcie_dev_ctrl_status                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_dev_ctrl_status           ))
#define rgPCIe_RP_i_link_cap                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_link_cap                       ))
#define rgPCIe_RP_i_link_ctrl_status                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_link_ctrl_status               ))
#define rgPCIe_RP_i_slot_ctrl_status                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_slot_ctrl_status               ))
#define rgPCIe_RP_i_root_ctrl_cap                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_root_ctrl_cap                  ))
#define rgPCIe_RP_i_root_status                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_root_status                    ))
#define rgPCIe_RP_i_pcie_cap_2                             (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_cap_2                     ))
#define rgPCIe_RP_i_pcie_dev_ctrl_status_2                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_pcie_dev_ctrl_status_2         ))
#define rgPCIe_RP_i_link_cap_2                             (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_link_cap_2                     ))
#define rgPCIe_RP_i_link_ctrl_status_2                     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_link_ctrl_status_2             ))
#define rgPCIe_RP_i_AER_enhncd_cap                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_AER_enhncd_cap                 ))
#define rgPCIe_RP_i_uncorr_err_status                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_uncorr_err_status              ))
#define rgPCIe_RP_i_uncorr_err_mask                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_uncorr_err_mask                ))
#define rgPCIe_RP_i_uncorr_err_severity                    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_uncorr_err_severity            ))
#define rgPCIe_RP_i_corr_err_status                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_corr_err_status                ))
#define rgPCIe_RP_i_corr_err_mask                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_corr_err_mask                  ))
#define rgPCIe_RP_i_adv_err_cap_ctl                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_adv_err_cap_ctl                ))
#define rgPCIe_RP_i_hdr_log_0                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_hdr_log_0                      ))
#define rgPCIe_RP_i_hdr_log_1                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_hdr_log_1                      ))
#define rgPCIe_RP_i_hdr_log_2                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_hdr_log_2                      ))
#define rgPCIe_RP_i_hdr_log_3                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_hdr_log_3                      ))
#define rgPCIe_RP_i_root_err_cmd                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_root_err_cmd                   ))
#define rgPCIe_RP_i_root_err_stat                          (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_root_err_stat                  ))
#define rgPCIe_RP_i_err_src_id                             (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_FuncRPConfig + PCIe_RP_i_err_src_id                     ))

#define rgPCIe_LocMgmt_i_pl_config_0_reg                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pl_config_0_reg                     )) 
#define rgPCIe_LocMgmt_i_pl_config_1_reg                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pl_config_1_reg                     )) 
#define rgPCIe_LocMgmt_i_dll_tmr_config_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_dll_tmr_config_reg                  )) 
#define rgPCIe_LocMgmt_i_rcv_cred_lim_0_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_rcv_cred_lim_0_reg                  )) 
#define rgPCIe_LocMgmt_i_rcv_cred_lim_1_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_rcv_cred_lim_1_reg                  )) 
#define rgPCIe_LocMgmt_i_transm_cred_lim_0_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transm_cred_lim_0_reg               )) 
#define rgPCIe_LocMgmt_i_transm_cred_lim_1_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transm_cred_lim_1_reg               )) 
#define rgPCIe_LocMgmt_i_transm_cred_update_int_config_0_reg     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transm_cred_update_int_config_0_reg )) 
#define rgPCIe_LocMgmt_i_transm_cred_update_int_config_1_reg     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transm_cred_update_int_config_1_reg )) 
#define rgPCIe_LocMgmt_i_L0S_timeout_limit_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_L0S_timeout_limit_reg               )) 
#define rgPCIe_LocMgmt_i_transmit_tlp_count_reg                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transmit_tlp_count_reg              )) 
#define rgPCIe_LocMgmt_i_transmit_tlp_payload_dword_count_reg    (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_transmit_tlp_payload_dword_count_reg)) 
#define rgPCIe_LocMgmt_i_receive_tlp_count_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_receive_tlp_count_reg               )) 
#define rgPCIe_LocMgmt_i_receive_tlp_payload_dword_count_reg     (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_receive_tlp_payload_dword_count_reg )) 
#define rgPCIe_LocMgmt_i_compln_tmout_lim_0_reg                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_compln_tmout_lim_0_reg              )) 
#define rgPCIe_LocMgmt_i_compln_tmout_lim_1_reg                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_compln_tmout_lim_1_reg              )) 
#define rgPCIe_LocMgmt_i_L1_st_reentry_delay_reg                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_L1_st_reentry_delay_reg             )) 
#define rgPCIe_LocMgmt_i_vendor_id_reg                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_vendor_id_reg                       )) 
#define rgPCIe_LocMgmt_i_aspm_L1_entry_tmout_delay_reg           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_aspm_L1_entry_tmout_delay_reg       )) 
#define rgPCIe_LocMgmt_i_pme_turnoff_ack_delay_reg               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pme_turnoff_ack_delay_reg           )) 
#define rgPCIe_LocMgmt_i_linkwidth_control_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_linkwidth_control_reg               )) 
#define rgPCIe_LocMgmt_i_sris_control_reg                        (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_sris_control_reg                    )) 
#define rgPCIe_LocMgmt_i_shdw_hdr_log_0_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_hdr_log_0_reg                  )) 
#define rgPCIe_LocMgmt_i_shdw_hdr_log_1_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_hdr_log_1_reg                  )) 
#define rgPCIe_LocMgmt_i_shdw_hdr_log_2_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_hdr_log_2_reg                  )) 
#define rgPCIe_LocMgmt_i_shdw_hdr_log_3_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_hdr_log_3_reg                  )) 
#define rgPCIe_LocMgmt_i_shdw_func_num_reg                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_func_num_reg                   )) 
#define rgPCIe_LocMgmt_i_shdw_ur_err_reg                         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_shdw_ur_err_reg                     )) 
#define rgPCIe_LocMgmt_i_debug_dllp_count_gen1_reg               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_debug_dllp_count_gen1_reg           )) 
#define rgPCIe_LocMgmt_i_debug_dllp_count_gen2_reg               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_debug_dllp_count_gen2_reg           )) 
#define rgPCIe_LocMgmt_i_debug_dllp_count_gen3_reg               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_debug_dllp_count_gen3_reg           )) 
#define rgPCIe_LocMgmt_i_negotiated_lane_map_reg                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_negotiated_lane_map_reg             )) 
#define rgPCIe_LocMgmt_i_receive_fts_count_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_receive_fts_count_reg               )) 
#define rgPCIe_LocMgmt_i_debug_mux_control_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_debug_mux_control_reg               )) 
#define rgPCIe_LocMgmt_i_local_error_status_register             (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_local_error_status_register         )) 
#define rgPCIe_LocMgmt_i_local_intrpt_mask_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_local_intrpt_mask_reg               )) 
#define rgPCIe_LocMgmt_i_lcrc_err_count_reg                      (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_lcrc_err_count_reg                  )) 
#define rgPCIe_LocMgmt_i_ecc_corr_err_count_reg                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_ecc_corr_err_count_reg              )) 
#define rgPCIe_LocMgmt_i_pme_service_timeout_delay_reg           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pme_service_timeout_delay_reg       )) 
#define rgPCIe_LocMgmt_i_root_port_requestor_id_reg              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_root_port_requestor_id_reg          )) 
#define rgPCIe_LocMgmt_i_ep_bus_device_number_reg                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_ep_bus_device_number_reg            )) 
#define rgPCIe_LocMgmt_i_pf_0_BAR_config_0_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pf_0_BAR_config_0_reg               )) 
#define rgPCIe_LocMgmt_i_pf_0_BAR_config_1_reg                   (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pf_0_BAR_config_1_reg               )) 
#define rgPCIe_LocMgmt_i_pf_config_reg                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_pf_config_reg                       )) 
#define rgPCIe_LocMgmt_i_rc_BAR_config_reg                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_rc_BAR_config_reg                   )) 
#define rgPCIe_LocMgmt_i_ecc_corr_err_count_reg_axi              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_ecc_corr_err_count_reg_axi          )) 
#define rgPCIe_LocMgmt_low_power_debug_and_control0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_low_power_debug_and_control0          ))
#define rgPCIe_LocMgmt_low_power_debug_and_control1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_low_power_debug_and_control1          ))
#define rgPCIe_LocMgmt_tl_internal_control                       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_tl_internal_control                   ))
#define rgPCIe_LocMgmt_i_ld_ctrl                                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_i_ld_ctrl                             ))
#define rgPCIe_LocMgmt_rx_elec_idle_filter_control               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_LocalMgmt + PCIe_LocMgmt_rx_elec_idle_filter_control           ))

#define rgPCIe_AXI_outregion_0_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_0_addr_translation_0            ))
#define rgPCIe_AXI_outregion_0_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_0_addr_translation_1            ))
#define rgPCIe_AXI_outregion_0_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_0_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_0_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_0_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_0_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_0_region_base_addr              ))
#define rgPCIe_AXI_outregion_1_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_1_addr_translation_0            ))
#define rgPCIe_AXI_outregion_1_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_1_addr_translation_1            ))
#define rgPCIe_AXI_outregion_1_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_1_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_1_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_1_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_1_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_1_region_base_addr              ))
#define rgPCIe_AXI_outregion_2_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_2_addr_translation_0            ))
#define rgPCIe_AXI_outregion_2_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_2_addr_translation_1            ))
#define rgPCIe_AXI_outregion_2_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_2_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_2_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_2_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_2_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_2_region_base_addr              ))
#define rgPCIe_AXI_outregion_3_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_3_addr_translation_0            ))
#define rgPCIe_AXI_outregion_3_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_3_addr_translation_1            ))
#define rgPCIe_AXI_outregion_3_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_3_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_3_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_3_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_3_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_3_region_base_addr              ))
#define rgPCIe_AXI_outregion_4_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_4_addr_translation_0            ))
#define rgPCIe_AXI_outregion_4_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_4_addr_translation_1            ))
#define rgPCIe_AXI_outregion_4_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_4_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_4_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_4_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_4_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_4_region_base_addr              ))
#define rgPCIe_AXI_outregion_5_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_5_addr_translation_0            ))
#define rgPCIe_AXI_outregion_5_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_5_addr_translation_1            ))
#define rgPCIe_AXI_outregion_5_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_5_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_5_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_5_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_5_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_5_region_base_addr              ))
#define rgPCIe_AXI_outregion_6_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_6_addr_translation_0            ))
#define rgPCIe_AXI_outregion_6_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_6_addr_translation_1            ))
#define rgPCIe_AXI_outregion_6_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_6_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_6_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_6_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_6_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_6_region_base_addr              ))
#define rgPCIe_AXI_outregion_7_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_7_addr_translation_0            ))
#define rgPCIe_AXI_outregion_7_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_7_addr_translation_1            ))
#define rgPCIe_AXI_outregion_7_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_7_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_7_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_7_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_7_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_7_region_base_addr              ))
#define rgPCIe_AXI_outregion_8_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_8_addr_translation_0            ))
#define rgPCIe_AXI_outregion_8_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_8_addr_translation_1            ))
#define rgPCIe_AXI_outregion_8_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_8_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_8_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_8_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_8_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_8_region_base_addr              ))
#define rgPCIe_AXI_outregion_9_addr_translation_0                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_9_addr_translation_0            ))
#define rgPCIe_AXI_outregion_9_addr_translation_1                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_9_addr_translation_1            ))
#define rgPCIe_AXI_outregion_9_header_descriptor_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_9_header_descriptor_0           ))
#define rgPCIe_AXI_outregion_9_header_descriptor_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_9_header_descriptor_1           ))
#define rgPCIe_AXI_outregion_9_region_base_addr                  (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_9_region_base_addr              ))
#define rgPCIe_AXI_outregion_10_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_10_addr_translation_0           ))
#define rgPCIe_AXI_outregion_10_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_10_addr_translation_1           ))
#define rgPCIe_AXI_outregion_10_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_10_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_10_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_10_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_10_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_10_region_base_addr             ))
#define rgPCIe_AXI_outregion_11_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_11_addr_translation_0           ))
#define rgPCIe_AXI_outregion_11_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_11_addr_translation_1           ))
#define rgPCIe_AXI_outregion_11_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_11_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_11_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_11_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_11_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_11_region_base_addr             ))
#define rgPCIe_AXI_outregion_12_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_12_addr_translation_0           ))
#define rgPCIe_AXI_outregion_12_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_12_addr_translation_1           ))
#define rgPCIe_AXI_outregion_12_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_12_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_12_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_12_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_12_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_12_region_base_addr             ))
#define rgPCIe_AXI_outregion_13_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_13_addr_translation_0           ))
#define rgPCIe_AXI_outregion_13_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_13_addr_translation_1           ))
#define rgPCIe_AXI_outregion_13_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_13_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_13_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_13_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_13_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_13_region_base_addr             ))
#define rgPCIe_AXI_outregion_14_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_14_addr_translation_0           ))
#define rgPCIe_AXI_outregion_14_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_14_addr_translation_1           ))
#define rgPCIe_AXI_outregion_14_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_14_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_14_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_14_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_14_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_14_region_base_addr             ))
#define rgPCIe_AXI_outregion_15_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_15_addr_translation_0           ))
#define rgPCIe_AXI_outregion_15_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_15_addr_translation_1           ))
#define rgPCIe_AXI_outregion_15_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_15_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_15_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_15_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_15_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_15_region_base_addr             ))
#define rgPCIe_AXI_outregion_16_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_16_addr_translation_0           ))
#define rgPCIe_AXI_outregion_16_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_16_addr_translation_1           ))
#define rgPCIe_AXI_outregion_16_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_16_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_16_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_16_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_16_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_16_region_base_addr             ))
#define rgPCIe_AXI_outregion_17_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_17_addr_translation_0           ))
#define rgPCIe_AXI_outregion_17_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_17_addr_translation_1           ))
#define rgPCIe_AXI_outregion_17_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_17_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_17_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_17_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_17_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_17_region_base_addr             ))
#define rgPCIe_AXI_outregion_18_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_18_addr_translation_0           ))
#define rgPCIe_AXI_outregion_18_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_18_addr_translation_1           ))
#define rgPCIe_AXI_outregion_18_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_18_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_18_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_18_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_18_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_18_region_base_addr             ))
#define rgPCIe_AXI_outregion_19_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_19_addr_translation_0           ))
#define rgPCIe_AXI_outregion_19_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_19_addr_translation_1           ))
#define rgPCIe_AXI_outregion_19_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_19_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_19_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_19_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_19_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_19_region_base_addr             ))
#define rgPCIe_AXI_outregion_20_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_20_addr_translation_0           ))
#define rgPCIe_AXI_outregion_20_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_20_addr_translation_1           ))
#define rgPCIe_AXI_outregion_20_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_20_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_20_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_20_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_20_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_20_region_base_addr             ))
#define rgPCIe_AXI_outregion_21_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_21_addr_translation_0           ))
#define rgPCIe_AXI_outregion_21_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_21_addr_translation_1           ))
#define rgPCIe_AXI_outregion_21_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_21_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_21_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_21_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_21_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_21_region_base_addr             ))
#define rgPCIe_AXI_outregion_22_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_22_addr_translation_0           ))
#define rgPCIe_AXI_outregion_22_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_22_addr_translation_1           ))
#define rgPCIe_AXI_outregion_22_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_22_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_22_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_22_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_22_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_22_region_base_addr             ))
#define rgPCIe_AXI_outregion_23_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_23_addr_translation_0           ))
#define rgPCIe_AXI_outregion_23_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_23_addr_translation_1           ))
#define rgPCIe_AXI_outregion_23_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_23_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_23_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_23_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_23_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_23_region_base_addr             ))
#define rgPCIe_AXI_outregion_24_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_24_addr_translation_0           ))
#define rgPCIe_AXI_outregion_24_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_24_addr_translation_1           ))
#define rgPCIe_AXI_outregion_24_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_24_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_24_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_24_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_24_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_24_region_base_addr             ))
#define rgPCIe_AXI_outregion_25_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_25_addr_translation_0           ))
#define rgPCIe_AXI_outregion_25_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_25_addr_translation_1           ))
#define rgPCIe_AXI_outregion_25_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_25_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_25_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_25_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_25_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_25_region_base_addr             ))
#define rgPCIe_AXI_outregion_26_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_26_addr_translation_0           ))
#define rgPCIe_AXI_outregion_26_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_26_addr_translation_1           ))
#define rgPCIe_AXI_outregion_26_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_26_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_26_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_26_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_26_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_26_region_base_addr             ))
#define rgPCIe_AXI_outregion_27_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_27_addr_translation_0           ))
#define rgPCIe_AXI_outregion_27_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_27_addr_translation_1           ))
#define rgPCIe_AXI_outregion_27_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_27_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_27_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_27_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_27_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_27_region_base_addr             ))
#define rgPCIe_AXI_outregion_28_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_28_addr_translation_0           ))
#define rgPCIe_AXI_outregion_28_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_28_addr_translation_1           ))
#define rgPCIe_AXI_outregion_28_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_28_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_28_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_28_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_28_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_28_region_base_addr             ))
#define rgPCIe_AXI_outregion_29_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_29_addr_translation_0           ))
#define rgPCIe_AXI_outregion_29_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_29_addr_translation_1           ))
#define rgPCIe_AXI_outregion_29_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_29_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_29_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_29_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_29_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_29_region_base_addr             ))
#define rgPCIe_AXI_outregion_30_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_30_addr_translation_0           ))
#define rgPCIe_AXI_outregion_30_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_30_addr_translation_1           ))
#define rgPCIe_AXI_outregion_30_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_30_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_30_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_30_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_30_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_30_region_base_addr             ))
#define rgPCIe_AXI_outregion_31_addr_translation_0               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_31_addr_translation_0           ))
#define rgPCIe_AXI_outregion_31_addr_translation_1               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_31_addr_translation_1           ))
#define rgPCIe_AXI_outregion_31_header_descriptor_0              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_31_header_descriptor_0          ))
#define rgPCIe_AXI_outregion_31_header_descriptor_1              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_31_header_descriptor_1          ))
#define rgPCIe_AXI_outregion_31_region_base_addr                 (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_outregion_31_region_base_addr             ))
#define rgPCIe_AXI_inregion_rc_bar_0_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_rc_bar_0_addr_translation        ))
#define rgPCIe_AXI_inregion_rc_bar_1_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_rc_bar_1_addr_translation        ))
#define rgPCIe_AXI_inregion_rc_bar_2_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_rc_bar_2_addr_translation        ))
#define rgPCIe_AXI_l0                                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_l0                                        ))
#define rgPCIe_AXI_inregion_ep_bar_0_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_0_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_1_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_1_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_2_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_2_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_3_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_3_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_4_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_4_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_5_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_5_addr_translation        ))
#define rgPCIe_AXI_inregion_ep_bar_6_addr_translation            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_AXIConfig + PCIe_AXI_inregion_ep_bar_6_addr_translation        ))

#define rgPCIe_DMA_channel_0_ctrl                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_0_ctrl                            ))
#define rgPCIe_DMA_channel_0_sp_l                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_0_sp_l                            ))
#define rgPCIe_DMA_channel_0_sp_u                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_0_sp_u                            ))
#define rgPCIe_DMA_channel_0_attr_l                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_0_attr_l                          ))
#define rgPCIe_DMA_channel_0_attr_u                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_0_attr_u                          ))
#define rgPCIe_DMA_channel_1_ctrl                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_1_ctrl                            ))
#define rgPCIe_DMA_channel_1_sp_l                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_1_sp_l                            ))
#define rgPCIe_DMA_channel_1_sp_u                                (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_1_sp_u                            ))
#define rgPCIe_DMA_channel_1_attr_l                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_1_attr_l                          ))
#define rgPCIe_DMA_channel_1_attr_u                              (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_channel_1_attr_u                          ))
#define rgPCIe_DMA_common_udma_int                               (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_int                           ))
#define rgPCIe_DMA_common_udma_int_ena                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_int_ena                       ))
#define rgPCIe_DMA_common_udma_int_dis                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_int_dis                       ))
#define rgPCIe_DMA_common_udma_ib_ecc_uncorrectable_errors       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_ib_ecc_uncorrectable_errors   ))
#define rgPCIe_DMA_common_udma_ib_ecc_correctable_errors         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_ib_ecc_correctable_errors     ))
#define rgPCIe_DMA_common_udma_ob_ecc_uncorrectable_errors       (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_ob_ecc_uncorrectable_errors   ))
#define rgPCIe_DMA_common_udma_ob_ecc_correctable_errors         (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_ob_ecc_correctable_errors     ))
#define rgPCIe_DMA_common_udma_cap_ver                           (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_cap_ver                       ))
#define rgPCIe_DMA_common_udma_config                            (*(volatile int*)(PCIE_CORE_BASE + PCIe_Core_DMAConfig + PCIe_DMA_common_udma_config                        ))

/* --- ADDR_TRANS_SLV --- */
#define rgADDR_TRANS_SLV_ctrl                     (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_ctrl            ))
#define rgADDR_TRANS_SLV_region0_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region0_base    ))
#define rgADDR_TRANS_SLV_region1_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region1_base    ))
#define rgADDR_TRANS_SLV_region2_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region2_base    ))
#define rgADDR_TRANS_SLV_region3_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region3_base    ))
#define rgADDR_TRANS_SLV_region4_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region4_base    ))
#define rgADDR_TRANS_SLV_region5_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region5_base    ))
#define rgADDR_TRANS_SLV_region6_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region6_base    ))
#define rgADDR_TRANS_SLV_region7_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region7_base    ))
#define rgADDR_TRANS_SLV_region8_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region8_base    ))
#define rgADDR_TRANS_SLV_region9_base             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region9_base    ))
#define rgADDR_TRANS_SLV_region10_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region10_base   ))
#define rgADDR_TRANS_SLV_region11_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region11_base   ))
#define rgADDR_TRANS_SLV_region12_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region12_base   ))
#define rgADDR_TRANS_SLV_region13_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region13_base   ))
#define rgADDR_TRANS_SLV_region14_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region14_base   ))
#define rgADDR_TRANS_SLV_region15_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region15_base   ))
#define rgADDR_TRANS_SLV_region16_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region16_base   ))
#define rgADDR_TRANS_SLV_region17_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region17_base   ))
#define rgADDR_TRANS_SLV_region18_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region18_base   ))
#define rgADDR_TRANS_SLV_region19_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region19_base   ))
#define rgADDR_TRANS_SLV_region20_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region20_base   ))
#define rgADDR_TRANS_SLV_region21_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region21_base   ))
#define rgADDR_TRANS_SLV_region22_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region22_base   ))
#define rgADDR_TRANS_SLV_region23_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region23_base   ))
#define rgADDR_TRANS_SLV_region24_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region24_base   ))
#define rgADDR_TRANS_SLV_region25_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region25_base   ))
#define rgADDR_TRANS_SLV_region26_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region26_base   ))
#define rgADDR_TRANS_SLV_region27_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region27_base   ))
#define rgADDR_TRANS_SLV_region28_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region28_base   ))
#define rgADDR_TRANS_SLV_region29_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region29_base   ))
#define rgADDR_TRANS_SLV_region30_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region30_base   ))
#define rgADDR_TRANS_SLV_region31_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region31_base   ))
#define rgADDR_TRANS_SLV_region32_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region32_base   ))
#define rgADDR_TRANS_SLV_region33_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region33_base   ))
#define rgADDR_TRANS_SLV_region34_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region34_base   ))
#define rgADDR_TRANS_SLV_region35_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region35_base   ))
#define rgADDR_TRANS_SLV_region36_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region36_base   ))
#define rgADDR_TRANS_SLV_region37_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region37_base   ))
#define rgADDR_TRANS_SLV_region38_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region38_base   ))
#define rgADDR_TRANS_SLV_region39_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region39_base   ))
#define rgADDR_TRANS_SLV_region40_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region40_base   ))
#define rgADDR_TRANS_SLV_region41_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region41_base   ))
#define rgADDR_TRANS_SLV_region42_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region42_base   ))
#define rgADDR_TRANS_SLV_region43_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region43_base   ))
#define rgADDR_TRANS_SLV_region44_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region44_base   ))
#define rgADDR_TRANS_SLV_region45_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region45_base   ))
#define rgADDR_TRANS_SLV_region46_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region46_base   ))
#define rgADDR_TRANS_SLV_region47_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region47_base   ))
#define rgADDR_TRANS_SLV_region48_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region48_base   ))
#define rgADDR_TRANS_SLV_region49_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region49_base   ))
#define rgADDR_TRANS_SLV_region50_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region50_base   ))
#define rgADDR_TRANS_SLV_region51_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region51_base   ))
#define rgADDR_TRANS_SLV_region52_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region52_base   ))
#define rgADDR_TRANS_SLV_region53_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region53_base   ))
#define rgADDR_TRANS_SLV_region54_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region54_base   ))
#define rgADDR_TRANS_SLV_region55_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region55_base   ))
#define rgADDR_TRANS_SLV_region56_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region56_base   ))
#define rgADDR_TRANS_SLV_region57_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region57_base   ))
#define rgADDR_TRANS_SLV_region58_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region58_base   ))
#define rgADDR_TRANS_SLV_region59_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region59_base   ))
#define rgADDR_TRANS_SLV_region60_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region60_base   ))
#define rgADDR_TRANS_SLV_region61_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region61_base   ))
#define rgADDR_TRANS_SLV_region62_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region62_base   ))
#define rgADDR_TRANS_SLV_region63_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region63_base   ))
#define rgADDR_TRANS_SLV_region64_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region64_base   ))
#define rgADDR_TRANS_SLV_region65_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region65_base   ))
#define rgADDR_TRANS_SLV_region66_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region66_base   ))
#define rgADDR_TRANS_SLV_region67_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region67_base   ))
#define rgADDR_TRANS_SLV_region68_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region68_base   ))
#define rgADDR_TRANS_SLV_region69_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region69_base   ))
#define rgADDR_TRANS_SLV_region70_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region70_base   ))
#define rgADDR_TRANS_SLV_region71_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region71_base   ))
#define rgADDR_TRANS_SLV_region72_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region72_base   ))
#define rgADDR_TRANS_SLV_region73_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region73_base   ))
#define rgADDR_TRANS_SLV_region74_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region74_base   ))
#define rgADDR_TRANS_SLV_region75_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region75_base   ))
#define rgADDR_TRANS_SLV_region76_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region76_base   ))
#define rgADDR_TRANS_SLV_region77_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region77_base   ))
#define rgADDR_TRANS_SLV_region78_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region78_base   ))
#define rgADDR_TRANS_SLV_region79_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region79_base   ))
#define rgADDR_TRANS_SLV_region80_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region80_base   ))
#define rgADDR_TRANS_SLV_region81_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region81_base   ))
#define rgADDR_TRANS_SLV_region82_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region82_base   ))
#define rgADDR_TRANS_SLV_region83_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region83_base   ))
#define rgADDR_TRANS_SLV_region84_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region84_base   ))
#define rgADDR_TRANS_SLV_region85_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region85_base   ))
#define rgADDR_TRANS_SLV_region86_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region86_base   ))
#define rgADDR_TRANS_SLV_region87_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region87_base   ))
#define rgADDR_TRANS_SLV_region88_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region88_base   ))
#define rgADDR_TRANS_SLV_region89_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region89_base   ))
#define rgADDR_TRANS_SLV_region90_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region90_base   ))
#define rgADDR_TRANS_SLV_region91_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region91_base   ))
#define rgADDR_TRANS_SLV_region92_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region92_base   ))
#define rgADDR_TRANS_SLV_region93_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region93_base   ))
#define rgADDR_TRANS_SLV_region94_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region94_base   ))
#define rgADDR_TRANS_SLV_region95_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region95_base   ))
#define rgADDR_TRANS_SLV_region96_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region96_base   ))
#define rgADDR_TRANS_SLV_region97_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region97_base   ))
#define rgADDR_TRANS_SLV_region98_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region98_base   ))
#define rgADDR_TRANS_SLV_region99_base            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region99_base   ))
#define rgADDR_TRANS_SLV_region100_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region100_base  ))
#define rgADDR_TRANS_SLV_region101_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region101_base  ))
#define rgADDR_TRANS_SLV_region102_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region102_base  ))
#define rgADDR_TRANS_SLV_region103_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region103_base  ))
#define rgADDR_TRANS_SLV_region104_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region104_base  ))
#define rgADDR_TRANS_SLV_region105_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region105_base  ))
#define rgADDR_TRANS_SLV_region106_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region106_base  ))
#define rgADDR_TRANS_SLV_region107_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region107_base  ))
#define rgADDR_TRANS_SLV_region108_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region108_base  ))
#define rgADDR_TRANS_SLV_region109_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region109_base  ))
#define rgADDR_TRANS_SLV_region110_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region110_base  ))
#define rgADDR_TRANS_SLV_region111_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region111_base  ))
#define rgADDR_TRANS_SLV_region112_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region112_base  ))
#define rgADDR_TRANS_SLV_region113_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region113_base  ))
#define rgADDR_TRANS_SLV_region114_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region114_base  ))
#define rgADDR_TRANS_SLV_region115_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region115_base  ))
#define rgADDR_TRANS_SLV_region116_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region116_base  ))
#define rgADDR_TRANS_SLV_region117_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region117_base  ))
#define rgADDR_TRANS_SLV_region118_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region118_base  ))
#define rgADDR_TRANS_SLV_region119_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region119_base  ))
#define rgADDR_TRANS_SLV_region120_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region120_base  ))
#define rgADDR_TRANS_SLV_region121_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region121_base  ))
#define rgADDR_TRANS_SLV_region122_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region122_base  ))
#define rgADDR_TRANS_SLV_region123_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region123_base  ))
#define rgADDR_TRANS_SLV_region124_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region124_base  ))
#define rgADDR_TRANS_SLV_region125_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region125_base  ))
#define rgADDR_TRANS_SLV_region126_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region126_base  ))
#define rgADDR_TRANS_SLV_region127_base           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region127_base  ))
#define rgADDR_TRANS_SLV_region0_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region0_end     ))
#define rgADDR_TRANS_SLV_region1_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region1_end     ))
#define rgADDR_TRANS_SLV_region2_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region2_end     ))
#define rgADDR_TRANS_SLV_region3_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region3_end     ))
#define rgADDR_TRANS_SLV_region4_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region4_end     ))
#define rgADDR_TRANS_SLV_region5_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region5_end     ))
#define rgADDR_TRANS_SLV_region6_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region6_end     ))
#define rgADDR_TRANS_SLV_region7_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region7_end     ))
#define rgADDR_TRANS_SLV_region8_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region8_end     ))
#define rgADDR_TRANS_SLV_region9_end              (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region9_end     ))
#define rgADDR_TRANS_SLV_region10_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region10_end    ))
#define rgADDR_TRANS_SLV_region11_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region11_end    ))
#define rgADDR_TRANS_SLV_region12_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region12_end    ))
#define rgADDR_TRANS_SLV_region13_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region13_end    ))
#define rgADDR_TRANS_SLV_region14_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region14_end    ))
#define rgADDR_TRANS_SLV_region15_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region15_end    ))
#define rgADDR_TRANS_SLV_region16_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region16_end    ))
#define rgADDR_TRANS_SLV_region17_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region17_end    ))
#define rgADDR_TRANS_SLV_region18_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region18_end    ))
#define rgADDR_TRANS_SLV_region19_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region19_end    ))
#define rgADDR_TRANS_SLV_region20_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region20_end    ))
#define rgADDR_TRANS_SLV_region21_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region21_end    ))
#define rgADDR_TRANS_SLV_region22_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region22_end    ))
#define rgADDR_TRANS_SLV_region23_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region23_end    ))
#define rgADDR_TRANS_SLV_region24_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region24_end    ))
#define rgADDR_TRANS_SLV_region25_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region25_end    ))
#define rgADDR_TRANS_SLV_region26_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region26_end    ))
#define rgADDR_TRANS_SLV_region27_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region27_end    ))
#define rgADDR_TRANS_SLV_region28_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region28_end    ))
#define rgADDR_TRANS_SLV_region29_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region29_end    ))
#define rgADDR_TRANS_SLV_region30_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region30_end    ))
#define rgADDR_TRANS_SLV_region31_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region31_end    ))
#define rgADDR_TRANS_SLV_region32_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region32_end    ))
#define rgADDR_TRANS_SLV_region33_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region33_end    ))
#define rgADDR_TRANS_SLV_region34_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region34_end    ))
#define rgADDR_TRANS_SLV_region35_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region35_end    ))
#define rgADDR_TRANS_SLV_region36_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region36_end    ))
#define rgADDR_TRANS_SLV_region37_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region37_end    ))
#define rgADDR_TRANS_SLV_region38_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region38_end    ))
#define rgADDR_TRANS_SLV_region39_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region39_end    ))
#define rgADDR_TRANS_SLV_region40_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region40_end    ))
#define rgADDR_TRANS_SLV_region41_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region41_end    ))
#define rgADDR_TRANS_SLV_region42_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region42_end    ))
#define rgADDR_TRANS_SLV_region43_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region43_end    ))
#define rgADDR_TRANS_SLV_region44_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region44_end    ))
#define rgADDR_TRANS_SLV_region45_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region45_end    ))
#define rgADDR_TRANS_SLV_region46_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region46_end    ))
#define rgADDR_TRANS_SLV_region47_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region47_end    ))
#define rgADDR_TRANS_SLV_region48_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region48_end    ))
#define rgADDR_TRANS_SLV_region49_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region49_end    ))
#define rgADDR_TRANS_SLV_region50_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region50_end    ))
#define rgADDR_TRANS_SLV_region51_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region51_end    ))
#define rgADDR_TRANS_SLV_region52_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region52_end    ))
#define rgADDR_TRANS_SLV_region53_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region53_end    ))
#define rgADDR_TRANS_SLV_region54_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region54_end    ))
#define rgADDR_TRANS_SLV_region55_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region55_end    ))
#define rgADDR_TRANS_SLV_region56_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region56_end    ))
#define rgADDR_TRANS_SLV_region57_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region57_end    ))
#define rgADDR_TRANS_SLV_region58_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region58_end    ))
#define rgADDR_TRANS_SLV_region59_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region59_end    ))
#define rgADDR_TRANS_SLV_region60_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region60_end    ))
#define rgADDR_TRANS_SLV_region61_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region61_end    ))
#define rgADDR_TRANS_SLV_region62_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region62_end    ))
#define rgADDR_TRANS_SLV_region63_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region63_end    ))
#define rgADDR_TRANS_SLV_region64_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region64_end    ))
#define rgADDR_TRANS_SLV_region65_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region65_end    ))
#define rgADDR_TRANS_SLV_region66_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region66_end    ))
#define rgADDR_TRANS_SLV_region67_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region67_end    ))
#define rgADDR_TRANS_SLV_region68_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region68_end    ))
#define rgADDR_TRANS_SLV_region69_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region69_end    ))
#define rgADDR_TRANS_SLV_region70_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region70_end    ))
#define rgADDR_TRANS_SLV_region71_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region71_end    ))
#define rgADDR_TRANS_SLV_region72_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region72_end    ))
#define rgADDR_TRANS_SLV_region73_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region73_end    ))
#define rgADDR_TRANS_SLV_region74_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region74_end    ))
#define rgADDR_TRANS_SLV_region75_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region75_end    ))
#define rgADDR_TRANS_SLV_region76_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region76_end    ))
#define rgADDR_TRANS_SLV_region77_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region77_end    ))
#define rgADDR_TRANS_SLV_region78_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region78_end    ))
#define rgADDR_TRANS_SLV_region79_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region79_end    ))
#define rgADDR_TRANS_SLV_region80_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region80_end    ))
#define rgADDR_TRANS_SLV_region81_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region81_end    ))
#define rgADDR_TRANS_SLV_region82_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region82_end    ))
#define rgADDR_TRANS_SLV_region83_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region83_end    ))
#define rgADDR_TRANS_SLV_region84_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region84_end    ))
#define rgADDR_TRANS_SLV_region85_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region85_end    ))
#define rgADDR_TRANS_SLV_region86_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region86_end    ))
#define rgADDR_TRANS_SLV_region87_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region87_end    ))
#define rgADDR_TRANS_SLV_region88_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region88_end    ))
#define rgADDR_TRANS_SLV_region89_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region89_end    ))
#define rgADDR_TRANS_SLV_region90_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region90_end    ))
#define rgADDR_TRANS_SLV_region91_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region91_end    ))
#define rgADDR_TRANS_SLV_region92_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region92_end    ))
#define rgADDR_TRANS_SLV_region93_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region93_end    ))
#define rgADDR_TRANS_SLV_region94_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region94_end    ))
#define rgADDR_TRANS_SLV_region95_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region95_end    ))
#define rgADDR_TRANS_SLV_region96_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region96_end    ))
#define rgADDR_TRANS_SLV_region97_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region97_end    ))
#define rgADDR_TRANS_SLV_region98_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region98_end    ))
#define rgADDR_TRANS_SLV_region99_end             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region99_end    ))
#define rgADDR_TRANS_SLV_region100_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region100_end   ))
#define rgADDR_TRANS_SLV_region101_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region101_end   ))
#define rgADDR_TRANS_SLV_region102_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region102_end   ))
#define rgADDR_TRANS_SLV_region103_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region103_end   ))
#define rgADDR_TRANS_SLV_region104_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region104_end   ))
#define rgADDR_TRANS_SLV_region105_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region105_end   ))
#define rgADDR_TRANS_SLV_region106_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region106_end   ))
#define rgADDR_TRANS_SLV_region107_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region107_end   ))
#define rgADDR_TRANS_SLV_region108_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region108_end   ))
#define rgADDR_TRANS_SLV_region109_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region109_end   ))
#define rgADDR_TRANS_SLV_region110_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region110_end   ))
#define rgADDR_TRANS_SLV_region111_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region111_end   ))
#define rgADDR_TRANS_SLV_region112_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region112_end   ))
#define rgADDR_TRANS_SLV_region113_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region113_end   ))
#define rgADDR_TRANS_SLV_region114_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region114_end   ))
#define rgADDR_TRANS_SLV_region115_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region115_end   ))
#define rgADDR_TRANS_SLV_region116_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region116_end   ))
#define rgADDR_TRANS_SLV_region117_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region117_end   ))
#define rgADDR_TRANS_SLV_region118_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region118_end   ))
#define rgADDR_TRANS_SLV_region119_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region119_end   ))
#define rgADDR_TRANS_SLV_region120_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region120_end   ))
#define rgADDR_TRANS_SLV_region121_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region121_end   ))
#define rgADDR_TRANS_SLV_region122_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region122_end   ))
#define rgADDR_TRANS_SLV_region123_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region123_end   ))
#define rgADDR_TRANS_SLV_region124_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region124_end   ))
#define rgADDR_TRANS_SLV_region125_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region125_end   ))
#define rgADDR_TRANS_SLV_region126_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region126_end   ))
#define rgADDR_TRANS_SLV_region127_end            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region127_end   ))
#define rgADDR_TRANS_SLV_region0_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region0_tran    ))
#define rgADDR_TRANS_SLV_region1_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region1_tran    ))
#define rgADDR_TRANS_SLV_region2_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region2_tran    ))
#define rgADDR_TRANS_SLV_region3_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region3_tran    ))
#define rgADDR_TRANS_SLV_region4_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region4_tran    ))
#define rgADDR_TRANS_SLV_region5_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region5_tran    ))
#define rgADDR_TRANS_SLV_region6_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region6_tran    ))
#define rgADDR_TRANS_SLV_region7_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region7_tran    ))
#define rgADDR_TRANS_SLV_region8_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region8_tran    ))
#define rgADDR_TRANS_SLV_region9_tran             (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region9_tran    ))
#define rgADDR_TRANS_SLV_region10_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region10_tran   ))
#define rgADDR_TRANS_SLV_region11_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region11_tran   ))
#define rgADDR_TRANS_SLV_region12_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region12_tran   ))
#define rgADDR_TRANS_SLV_region13_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region13_tran   ))
#define rgADDR_TRANS_SLV_region14_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region14_tran   ))
#define rgADDR_TRANS_SLV_region15_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region15_tran   ))
#define rgADDR_TRANS_SLV_region16_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region16_tran   ))
#define rgADDR_TRANS_SLV_region17_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region17_tran   ))
#define rgADDR_TRANS_SLV_region18_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region18_tran   ))
#define rgADDR_TRANS_SLV_region19_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region19_tran   ))
#define rgADDR_TRANS_SLV_region20_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region20_tran   ))
#define rgADDR_TRANS_SLV_region21_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region21_tran   ))
#define rgADDR_TRANS_SLV_region22_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region22_tran   ))
#define rgADDR_TRANS_SLV_region23_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region23_tran   ))
#define rgADDR_TRANS_SLV_region24_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region24_tran   ))
#define rgADDR_TRANS_SLV_region25_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region25_tran   ))
#define rgADDR_TRANS_SLV_region26_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region26_tran   ))
#define rgADDR_TRANS_SLV_region27_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region27_tran   ))
#define rgADDR_TRANS_SLV_region28_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region28_tran   ))
#define rgADDR_TRANS_SLV_region29_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region29_tran   ))
#define rgADDR_TRANS_SLV_region30_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region30_tran   ))
#define rgADDR_TRANS_SLV_region31_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region31_tran   ))
#define rgADDR_TRANS_SLV_region32_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region32_tran   ))
#define rgADDR_TRANS_SLV_region33_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region33_tran   ))
#define rgADDR_TRANS_SLV_region34_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region34_tran   ))
#define rgADDR_TRANS_SLV_region35_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region35_tran   ))
#define rgADDR_TRANS_SLV_region36_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region36_tran   ))
#define rgADDR_TRANS_SLV_region37_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region37_tran   ))
#define rgADDR_TRANS_SLV_region38_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region38_tran   ))
#define rgADDR_TRANS_SLV_region39_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region39_tran   ))
#define rgADDR_TRANS_SLV_region40_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region40_tran   ))
#define rgADDR_TRANS_SLV_region41_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region41_tran   ))
#define rgADDR_TRANS_SLV_region42_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region42_tran   ))
#define rgADDR_TRANS_SLV_region43_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region43_tran   ))
#define rgADDR_TRANS_SLV_region44_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region44_tran   ))
#define rgADDR_TRANS_SLV_region45_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region45_tran   ))
#define rgADDR_TRANS_SLV_region46_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region46_tran   ))
#define rgADDR_TRANS_SLV_region47_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region47_tran   ))
#define rgADDR_TRANS_SLV_region48_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region48_tran   ))
#define rgADDR_TRANS_SLV_region49_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region49_tran   ))
#define rgADDR_TRANS_SLV_region50_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region50_tran   ))
#define rgADDR_TRANS_SLV_region51_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region51_tran   ))
#define rgADDR_TRANS_SLV_region52_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region52_tran   ))
#define rgADDR_TRANS_SLV_region53_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region53_tran   ))
#define rgADDR_TRANS_SLV_region54_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region54_tran   ))
#define rgADDR_TRANS_SLV_region55_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region55_tran   ))
#define rgADDR_TRANS_SLV_region56_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region56_tran   ))
#define rgADDR_TRANS_SLV_region57_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region57_tran   ))
#define rgADDR_TRANS_SLV_region58_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region58_tran   ))
#define rgADDR_TRANS_SLV_region59_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region59_tran   ))
#define rgADDR_TRANS_SLV_region60_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region60_tran   ))
#define rgADDR_TRANS_SLV_region61_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region61_tran   ))
#define rgADDR_TRANS_SLV_region62_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region62_tran   ))
#define rgADDR_TRANS_SLV_region63_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region63_tran   ))
#define rgADDR_TRANS_SLV_region64_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region64_tran   ))
#define rgADDR_TRANS_SLV_region65_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region65_tran   ))
#define rgADDR_TRANS_SLV_region66_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region66_tran   ))
#define rgADDR_TRANS_SLV_region67_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region67_tran   ))
#define rgADDR_TRANS_SLV_region68_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region68_tran   ))
#define rgADDR_TRANS_SLV_region69_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region69_tran   ))
#define rgADDR_TRANS_SLV_region70_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region70_tran   ))
#define rgADDR_TRANS_SLV_region71_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region71_tran   ))
#define rgADDR_TRANS_SLV_region72_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region72_tran   ))
#define rgADDR_TRANS_SLV_region73_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region73_tran   ))
#define rgADDR_TRANS_SLV_region74_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region74_tran   ))
#define rgADDR_TRANS_SLV_region75_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region75_tran   ))
#define rgADDR_TRANS_SLV_region76_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region76_tran   ))
#define rgADDR_TRANS_SLV_region77_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region77_tran   ))
#define rgADDR_TRANS_SLV_region78_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region78_tran   ))
#define rgADDR_TRANS_SLV_region79_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region79_tran   ))
#define rgADDR_TRANS_SLV_region80_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region80_tran   ))
#define rgADDR_TRANS_SLV_region81_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region81_tran   ))
#define rgADDR_TRANS_SLV_region82_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region82_tran   ))
#define rgADDR_TRANS_SLV_region83_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region83_tran   ))
#define rgADDR_TRANS_SLV_region84_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region84_tran   ))
#define rgADDR_TRANS_SLV_region85_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region85_tran   ))
#define rgADDR_TRANS_SLV_region86_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region86_tran   ))
#define rgADDR_TRANS_SLV_region87_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region87_tran   ))
#define rgADDR_TRANS_SLV_region88_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region88_tran   ))
#define rgADDR_TRANS_SLV_region89_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region89_tran   ))
#define rgADDR_TRANS_SLV_region90_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region90_tran   ))
#define rgADDR_TRANS_SLV_region91_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region91_tran   ))
#define rgADDR_TRANS_SLV_region92_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region92_tran   ))
#define rgADDR_TRANS_SLV_region93_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region93_tran   ))
#define rgADDR_TRANS_SLV_region94_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region94_tran   ))
#define rgADDR_TRANS_SLV_region95_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region95_tran   ))
#define rgADDR_TRANS_SLV_region96_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region96_tran   ))
#define rgADDR_TRANS_SLV_region97_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region97_tran   ))
#define rgADDR_TRANS_SLV_region98_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region98_tran   ))
#define rgADDR_TRANS_SLV_region99_tran            (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region99_tran   ))
#define rgADDR_TRANS_SLV_region100_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region100_tran  ))
#define rgADDR_TRANS_SLV_region101_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region101_tran  ))
#define rgADDR_TRANS_SLV_region102_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region102_tran  ))
#define rgADDR_TRANS_SLV_region103_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region103_tran  ))
#define rgADDR_TRANS_SLV_region104_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region104_tran  ))
#define rgADDR_TRANS_SLV_region105_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region105_tran  ))
#define rgADDR_TRANS_SLV_region106_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region106_tran  ))
#define rgADDR_TRANS_SLV_region107_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region107_tran  ))
#define rgADDR_TRANS_SLV_region108_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region108_tran  ))
#define rgADDR_TRANS_SLV_region109_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region109_tran  ))
#define rgADDR_TRANS_SLV_region110_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region110_tran  ))
#define rgADDR_TRANS_SLV_region111_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region111_tran  ))
#define rgADDR_TRANS_SLV_region112_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region112_tran  ))
#define rgADDR_TRANS_SLV_region113_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region113_tran  ))
#define rgADDR_TRANS_SLV_region114_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region114_tran  ))
#define rgADDR_TRANS_SLV_region115_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region115_tran  ))
#define rgADDR_TRANS_SLV_region116_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region116_tran  ))
#define rgADDR_TRANS_SLV_region117_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region117_tran  ))
#define rgADDR_TRANS_SLV_region118_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region118_tran  ))
#define rgADDR_TRANS_SLV_region119_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region119_tran  ))
#define rgADDR_TRANS_SLV_region120_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region120_tran  ))
#define rgADDR_TRANS_SLV_region121_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region121_tran  ))
#define rgADDR_TRANS_SLV_region122_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region122_tran  ))
#define rgADDR_TRANS_SLV_region123_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region123_tran  ))
#define rgADDR_TRANS_SLV_region124_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region124_tran  ))
#define rgADDR_TRANS_SLV_region125_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region125_tran  ))
#define rgADDR_TRANS_SLV_region126_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region126_tran  ))
#define rgADDR_TRANS_SLV_region127_tran           (*(volatile int*)(ADDR_TRANS_SLV_BASE + ADDR_TRANS_SLV_region127_tran  ))

/* --- ADDR_TRANS_MST --- */
#define rgADDR_TRANS_MST_ctrl                     (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_ctrl          ))
#define rgADDR_TRANS_MST_region0_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region0_base  ))
#define rgADDR_TRANS_MST_region1_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region1_base  ))
#define rgADDR_TRANS_MST_region2_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region2_base  ))
#define rgADDR_TRANS_MST_region3_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region3_base  ))
#define rgADDR_TRANS_MST_region4_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region4_base  ))
#define rgADDR_TRANS_MST_region5_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region5_base  ))
#define rgADDR_TRANS_MST_region6_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region6_base  ))
#define rgADDR_TRANS_MST_region7_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region7_base  ))
#define rgADDR_TRANS_MST_region8_base             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region8_base  ))
#define rgADDR_TRANS_MST_region0_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region0_end   ))
#define rgADDR_TRANS_MST_region1_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region1_end   ))
#define rgADDR_TRANS_MST_region2_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region2_end   ))
#define rgADDR_TRANS_MST_region3_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region3_end   ))
#define rgADDR_TRANS_MST_region4_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region4_end   ))
#define rgADDR_TRANS_MST_region5_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region5_end   ))
#define rgADDR_TRANS_MST_region6_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region6_end   ))
#define rgADDR_TRANS_MST_region7_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region7_end   ))
#define rgADDR_TRANS_MST_region8_end              (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region8_end   ))
#define rgADDR_TRANS_MST_region0_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region0_tran  ))
#define rgADDR_TRANS_MST_region1_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region1_tran  ))
#define rgADDR_TRANS_MST_region2_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region2_tran  ))
#define rgADDR_TRANS_MST_region3_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region3_tran  ))
#define rgADDR_TRANS_MST_region4_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region4_tran  ))
#define rgADDR_TRANS_MST_region5_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region5_tran  ))
#define rgADDR_TRANS_MST_region6_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region6_tran  ))
#define rgADDR_TRANS_MST_region7_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region7_tran  ))
#define rgADDR_TRANS_MST_region8_tran             (*(volatile int*)(ADDR_TRANS_MST_BASE + ADDR_TRANS_MST_region8_tran  ))

/* --- EXT_IRQ_GEN --- */
#define rgEXT_IRQ_GEN_Ctrl                     (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Ctrl                       ))
#define rgEXT_IRQ_GEN_Global_IRQ_Status_l      (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Status_l        ))
#define rgEXT_IRQ_GEN_Global_IRQ_Status_h      (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Status_h        ))
#define rgEXT_IRQ_GEN_Global_IRQ_Mask_l        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Mask_l          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Mask_h        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Mask_h          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_0         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_0           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_1         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_1           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_2         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_2           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_3         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_3           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_4         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_4           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_5         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_5           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_6         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_6           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_7         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_7           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_8         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_8           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_9         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_9           ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_10        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_10          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_11        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_11          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_12        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_12          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_13        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_13          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_14        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_14          ))
#define rgEXT_IRQ_GEN_Global_IRQ_Map_15        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_IRQ_Map_15          ))
#define rgEXT_IRQ_GEN_v0_Message_Address       (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_v0_Message_Address         ))
#define rgEXT_IRQ_GEN_v0_Message_Upper_Address (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_v0_Message_Upper_Address   ))
#define rgEXT_IRQ_GEN_v0_Message_Data          (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_v0_Message_Data            ))
#define rgEXT_IRQ_GEN_v0_Vector_Control        (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_v0_Vector_Control          ))
#define rgEXT_IRQ_GEN_Global_PBA_Entries_l     (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_PBA_Entries_l       ))
#define rgEXT_IRQ_GEN_Global_PBA_Entries_h     (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_PBA_Entries_h       ))
#define rgEXT_IRQ_GEN_Global_AXI_param         (*(volatile int*)(EXT_IRQ_GEN_BASE + EXT_IRQ_GEN_Global_AXI_param           ))

