Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Viranch Bateriwala\Desktop\CV_SOC_UART_project\adder\adder.qsys" --block-symbol-file --output-directory="C:\Users\Viranch Bateriwala\Desktop\CV_SOC_UART_project\adder\adder" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading adder/adder.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 20.1]
Progress: Parameterizing module clk_main
Progress: Adding input_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module input_2
Progress: Adding nios2_processor [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_y [altera_avalon_pio 20.1]
Progress: Parameterizing module output_y
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adder.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: adder.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Viranch Bateriwala\Desktop\CV_SOC_UART_project\adder\adder.qsys" --synthesis=VERILOG --output-directory="C:\Users\Viranch Bateriwala\Desktop\CV_SOC_UART_project\adder\adder\synthesis" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading adder/adder.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 20.1]
Progress: Parameterizing module clk_main
Progress: Adding input_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module input_2
Progress: Adding nios2_processor [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_y [altera_avalon_pio 20.1]
Progress: Parameterizing module output_y
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adder.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: adder.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: adder: Generating adder "adder" for QUARTUS_SYNTH
Info: input_1: Starting RTL generation for module 'adder_input_1'
Info: input_1:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adder_input_1 --dir=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0002_input_1_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0002_input_1_gen//adder_input_1_component_configuration.pl  --do_build_sim=0  ]
Info: input_1: Done RTL generation for module 'adder_input_1'
Info: input_1: "adder" instantiated altera_avalon_pio "input_1"
Info: nios2_processor: "adder" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory2_0: Starting RTL generation for module 'adder_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=adder_onchip_memory2_0 --dir=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0003_onchip_memory2_0_gen//adder_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'adder_onchip_memory2_0'
Info: onchip_memory2_0: "adder" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: output_y: Starting RTL generation for module 'adder_output_y'
Info: output_y:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adder_output_y --dir=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0004_output_y_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0004_output_y_gen//adder_output_y_component_configuration.pl  --do_build_sim=0  ]
Info: output_y: Done RTL generation for module 'adder_output_y'
Info: output_y: "adder" instantiated altera_avalon_pio "output_y"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "adder" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "adder" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "adder" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'adder_nios2_processor_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=adder_nios2_processor_cpu --dir=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/VIRANC~1/AppData/Local/Temp/alt8949_8042753533968236540.dir/0007_cpu_gen//adder_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.11.18 13:50:20 (*) Starting Nios II generation
Info: cpu: # 2021.11.18 13:50:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.11.18 13:50:20 (*)   Creating all objects for CPU
Info: cpu: # 2021.11.18 13:50:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.11.18 13:50:24 (*)   Creating plain-text RTL
Info: cpu: # 2021.11.18 13:50:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'adder_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: nios2_processor_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_processor_debug_mem_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: nios2_processor_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_processor_debug_mem_slave_agent"
Info: nios2_processor_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_processor_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: adder: Done "adder" with 27 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
