<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan  4 19:14:32 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys_video:part0:1.2" DEVICE="7a200t" NAME="can_split" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="ale_1" SIGIS="undef" SIGNAME="External_Ports_ale_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="ale_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ale_2" SIGIS="undef" SIGNAME="External_Ports_ale_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="ale_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="clk_i"/>
        <CONNECTION INSTANCE="can_top_split_1" PORT="clk_i"/>
        <CONNECTION INSTANCE="can_transceiver_0" PORT="clk"/>
        <CONNECTION INSTANCE="can_transceiver_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cs_can_1" SIGIS="undef" SIGNAME="External_Ports_cs_can_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="cs_can_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cs_can_2" SIGIS="undef" SIGNAME="External_Ports_cs_can_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="cs_can_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="port_i_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_port_i_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="port_0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="port_i_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_port_i_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="port_0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="port_o_1" RIGHT="0" SIGIS="undef" SIGNAME="can_top_split_0_port_0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="port_0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="port_o_2" RIGHT="0" SIGIS="undef" SIGNAME="can_top_split_1_port_0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="port_0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rd_1" SIGIS="undef" SIGNAME="External_Ports_rd_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="rd_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rd_2" SIGIS="undef" SIGNAME="External_Ports_rd_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="rd_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="undef" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="rst_i"/>
        <CONNECTION INSTANCE="can_top_split_1" PORT="rst_i"/>
        <CONNECTION INSTANCE="can_transceiver_0" PORT="rst"/>
        <CONNECTION INSTANCE="can_transceiver_1" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="wr_1" SIGIS="undef" SIGNAME="External_Ports_wr_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_0" PORT="wr_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="wr_2" SIGIS="undef" SIGNAME="External_Ports_wr_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_top_split_1" PORT="wr_i"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/can_top_split_0" HWVERSION="1.0" INSTANCE="can_top_split_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="can_top_split" VLNV="xilinx.com:module_ref:can_top_split:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Tp" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="can_split_can_top_split_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ale_i" SIGIS="undef" SIGNAME="External_Ports_ale_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ale_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus_off_on" SIGIS="undef"/>
        <PORT DIR="I" NAME="clk_i" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout_o" SIGIS="undef"/>
        <PORT DIR="I" NAME="cs_can_i" SIGIS="undef" SIGNAME="External_Ports_cs_can_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cs_can_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_on" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="port_0_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_port_i_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="port_i_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="port_0_o" RIGHT="0" SIGIS="undef" SIGNAME="can_top_split_0_port_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="port_o_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_i" SIGIS="undef" SIGNAME="External_Ports_rd_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_i" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_i" SIGIS="undef" SIGNAME="can_transceiver_0_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_0" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_o" SIGIS="undef" SIGNAME="can_top_split_0_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_0" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_i" SIGIS="undef" SIGNAME="External_Ports_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/can_top_split_1" HWVERSION="1.0" INSTANCE="can_top_split_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="can_top_split" VLNV="xilinx.com:module_ref:can_top_split:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Tp" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="can_split_can_top_split_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ale_i" SIGIS="undef" SIGNAME="External_Ports_ale_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ale_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus_off_on" SIGIS="undef"/>
        <PORT DIR="I" NAME="clk_i" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout_o" SIGIS="undef"/>
        <PORT DIR="I" NAME="cs_can_i" SIGIS="undef" SIGNAME="External_Ports_cs_can_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cs_can_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_on" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="port_0_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_port_i_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="port_i_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="port_0_o" RIGHT="0" SIGIS="undef" SIGNAME="can_top_split_1_port_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="port_o_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_i" SIGIS="undef" SIGNAME="External_Ports_rd_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_i" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_i" SIGIS="undef" SIGNAME="can_transceiver_1_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_1" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_o" SIGIS="undef" SIGNAME="can_top_split_1_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_1" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_i" SIGIS="undef" SIGNAME="External_Ports_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/can_transceiver_0" HWVERSION="1.0" INSTANCE="can_transceiver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="can_transceiver" VLNV="xilinx.com:module_ref:can_transceiver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="can_split_can_transceiver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="can_rx" SIGIS="undef" SIGNAME="can_transceiver_1_can_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_1" PORT="can_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="can_tx" SIGIS="undef" SIGNAME="can_transceiver_0_can_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_1" PORT="can_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx" SIGIS="undef" SIGNAME="can_transceiver_0_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_top_split_0" PORT="rx_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx" SIGIS="undef" SIGNAME="can_top_split_0_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_top_split_0" PORT="tx_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/can_transceiver_1" HWVERSION="1.0" INSTANCE="can_transceiver_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="can_transceiver" VLNV="xilinx.com:module_ref:can_transceiver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="can_split_can_transceiver_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="can_rx" SIGIS="undef" SIGNAME="can_transceiver_0_can_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_0" PORT="can_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="can_tx" SIGIS="undef" SIGNAME="can_transceiver_1_can_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_transceiver_0" PORT="can_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx" SIGIS="undef" SIGNAME="can_transceiver_1_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_top_split_1" PORT="rx_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx" SIGIS="undef" SIGNAME="can_top_split_1_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="can_top_split_1" PORT="tx_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
