Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Oct 17 12:55:39 2016
| Host         : LT-1846 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file O:/mars/m_s_r_1_0/outputs/rpt/clock_util.rpt
| Design       : top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y4
8. Cell Type Counts per Global Clock: Region X1Y5
9. Cell Type Counts per Global Clock: Region X1Y6
10. Load Cell Placement Summary for Global Clock g0
11. Load Cell Placement Summary for Global Clock g1
12. Load Cell Placement Summary for Global Clock g2
13. Load Cell Placement Summary for Global Clock g3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    3 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    1 |        16 |   0 |            0 |      0 |
| BUFR     |    0 |        32 |   0 |            0 |      0 |
| MMCM     |    1 |         8 |   1 |            0 |      0 |
| PLL      |    1 |         8 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                  | Driver Pin                                                                       | Net                                                                             |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |                 3 |        1537 |               0 |       10.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i           | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O              | clk                                                                             |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |                 3 |          18 |               0 |        5.000 | clk_ref_p                                                              | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |
| g2        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |                 2 |          15 |               0 |       20.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk                                   |
| g3        | src2      | BUFH/O          | None       | BUFHCE_X1Y72   | X1Y6         |      |                   |                 1 |           1 |               0 |       10.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out        | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O             | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3                     |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                           | Driver Pin                                                                      | Net                                                                    |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y6 | MMCME2_ADV_X1Y6 | X1Y6         |           1 |               0 |              10.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i           | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT     | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i           |
| src0      | g2        | MMCME2_ADV/CLKOUT0  | MMCME2_ADV_X1Y6 | MMCME2_ADV_X1Y6 | X1Y6         |           1 |               0 |              20.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in |
| src1      | g1        | IBUFDS/O            | IOB_X0Y76       | IOB_X0Y76       | X0Y1         |           1 |               0 |               5.000 | clk_ref_p                                                              | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg         |
| src2      | g3        | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y6  | PLLE2_ADV_X1Y6  | X1Y6         |           1 |               0 |              10.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out        | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3              | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out        |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin            | Constraint           | Site/BEL                            | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                          | Driver Pin                                                                                                                                                                                | Net                                                                                                                                                                    |
+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y6       | PLLE2_ADV_X1Y6/PLLE2_ADV            | X1Y6         |           7 |               2 |        2.500 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                  | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT0                                                                                                                        | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                          |
| 1        | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y6       | PLLE2_ADV_X1Y6/PLLE2_ADV            | X1Y6         |           2 |               6 |        5.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                   | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1                                                                                                                        | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                           |
| 2        | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y27 | PHASER_OUT_PHY_X1Y27/PHASER_OUT_PHY | X1Y6         |           1 |               0 |        5.000 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDELAYED | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk_delayed |
+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  3550 |    0 |  1000 |    0 |    70 |    0 |    35 |    0 |    60 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y4              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  184 |  4100 |   24 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
| X0Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3200 |    0 |  1000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y5              |    3 |    12 |    0 |     4 |    1 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  668 |  3500 |  185 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
| X0Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3200 |    0 |  1000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y6              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    1 |    50 |  587 |  3500 |   75 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  4 |
| Y5 |  0 |  3 |
| Y4 |  0 |  3 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Cell Type Counts per Global Clock: Region X1Y4
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         195 |               0 | 184 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk                                                                             |
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


8. Cell Type Counts per Global Clock: Region X1Y5
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         672 |               0 | 652 |      5 |    0 |   0 |  0 |    0 |   0 |       0 | clk                                                                             |
| g1        | n/a   | BUFG/O          | None       |          16 |               0 |  15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |
| g2        | n/a   | BUFG/O          | None       |           1 |               0 |   1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Cell Type Counts per Global Clock: Region X1Y6
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         581 |               0 | 574 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | clk                                                                             |
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |
| g2        | n/a   | BUFG/O          | None       |          14 |               0 |  13 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk                                   |
| g3        | n/a   | BUFH/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
+-----------+-----------------+-------------------+--------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
| g0        | BUFG/O          | n/a               | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i |      10.000 | {0.000 5.000} |          |        1447 |        0 |              1 |        0 | clk |
+-----------+-----------------+-------------------+--------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y6 |  0 |  581 |
| Y5 |  0 |  672 |
| Y4 |  0 |  195 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |    0 |
+----+----+------+


11. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g1        | BUFG/O          | n/a               | clk_ref_p |       5.000 | {0.000 2.500} |          |          18 |        0 |              0 |        0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y6 |  0 |   1 |
| Y5 |  0 |  16 |
| Y4 |  0 |   1 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


12. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                  | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
| g2        | BUFG/O          | n/a               | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in |      20.000 | {0.000 10.000} |          |          15 |        0 |              0 |        0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk |
+-----------+-----------------+-------------------+------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y6 |  0 |  14 |
| Y5 |  0 |   1 |
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


13. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+-----------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g3        | BUFH/O          | X1Y6              | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out |      10.000 | {0.000 5.000} |          |           0 |        0 |              1 |        0 | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3 |
+-----------+-----------------+-------------------+-----------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y6 |  0 |  (D) 1 |
| Y5 |  0 |      0 |
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |      0 |
| Y1 |  0 |      0 |
| Y0 |  0 |      0 |
+----+----+--------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y17 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y16 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y72 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3]

# Location of BUFMR Primitives 
set_property LOC BUFMRCE_X1Y11 [get_cells u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y75 [get_ports clk_ref_n]
set_property LOC IOB_X0Y76 [get_ports clk_ref_p]
set_property LOC IOB_X1Y277 [get_ports qdriip_cq_n[0]]
set_property LOC IOB_X1Y273 [get_ports sys_clk_n]
set_property LOC IOB_X1Y274 [get_ports sys_clk_p]

# Clock net "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0" driven by instance "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq" located at site "BUFMRCE_X1Y11"
#startgroup
create_pblock {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0" driven by instance "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk" driven by instance "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "clk" driven by instance "u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk"}]]]
resize_pblock [get_pblocks {CLKAG_clk}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
