-- VHDL Entity ece411.Stage_ID.symbol
--
-- Created:
--          by - chao16.ews (gelib-057-17.ews.illinois.edu)
--          at - 17:26:34 12/05/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;
USE ieee.std_logic_arith.all;

ENTITY Stage_ID IS
   PORT( 
      DRMuxsel          : IN     std_logic;
      ID_RegFileIn      : IN     LC3b_word;
      ID_SrcA           : IN     LC3b_reg;
      ID_SrcB           : IN     LC3b_reg;
      ID_dest           : IN     LC3b_reg;
      IF_dest           : IN     LC3b_reg;
      RESET_L           : IN     std_logic;
      StoreMuxsel_Read  : IN     STD_LOGIC;
      StoreMuxsel_Write : IN     STD_LOGIC;
      WB_DRMuxsel       : IN     std_logic;
      WB_WriteRegisters : IN     std_logic;
      WB_dest           : IN     LC3b_reg;
      clk               : IN     std_logic;
      ID_RFAout         : OUT    LC3b_word;
      ID_RFBout         : OUT    LC3b_word
   );

-- Declarations

END Stage_ID ;

--
-- VHDL Architecture ece411.Stage_ID.struct
--
-- Created:
--          by - chao16.ews (gelib-057-17.ews.illinois.edu)
--          at - 17:26:34 12/05/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY mp3lib;

ARCHITECTURE struct OF Stage_ID IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL DRMuxout    : LC3b_reg;
   SIGNAL F           : LC3b_reg;
   SIGNAL R7_sig      : LC3b_reg;
   SIGNAL StoreMuxsel : std_logic;


   -- Component Declarations
   COMPONENT R7
   PORT (
      R7_sig : OUT    LC3b_reg
   );
   END COMPONENT;
   COMPONENT RegFile
   PORT (
      DRMuxout    : IN     LC3b_reg;
      RESET_L     : IN     std_logic;
      RegFileIn   : IN     LC3b_word;
      RegWrite    : IN     std_logic;
      SrcB        : IN     LC3b_reg;
      StoreMuxout : IN     LC3b_reg;
      clk         : IN     std_logic;
      RFAout      : OUT    LC3b_word;
      RFBout      : OUT    LC3b_word
   );
   END COMPONENT;
   COMPONENT RegMux2
   PORT (
      RegA : IN     LC3b_reg ;
      RegB : IN     LC3b_reg ;
      Sel  : IN     std_logic ;
      F    : OUT    LC3b_reg 
   );
   END COMPONENT;
   COMPONENT MUX2_1
   PORT (
      A   : IN     STD_LOGIC ;
      B   : IN     STD_LOGIC ;
      SEL : IN     STD_LOGIC ;
      F   : OUT    STD_LOGIC 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : MUX2_1 USE ENTITY mp3lib.MUX2_1;
   FOR ALL : R7 USE ENTITY ece411.R7;
   FOR ALL : RegFile USE ENTITY ece411.RegFile;
   FOR ALL : RegMux2 USE ENTITY ece411.RegMux2;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_3 : R7
      PORT MAP (
         R7_sig => R7_sig
      );
   U_0 : RegFile
      PORT MAP (
         RESET_L     => RESET_L,
         RegWrite    => WB_WriteRegisters,
         StoreMuxout => ID_SrcA,
         clk         => clk,
         RFBout      => ID_RFBout,
         RFAout      => ID_RFAout,
         RegFileIn   => ID_RegFileIn,
         DRMuxout    => DRMuxout,
         SrcB        => F
      );
   DRMux : RegMux2
      PORT MAP (
         RegA => R7_sig,
         RegB => WB_dest,
         Sel  => WB_DRMuxsel,
         F    => DRMuxout
      );
   StoreMux : RegMux2
      PORT MAP (
         RegA => ID_SrcB,
         RegB => IF_dest,
         Sel  => StoreMuxsel,
         F    => F
      );
   U_1 : MUX2_1
      PORT MAP (
         A   => StoreMuxsel_Read,
         B   => StoreMuxsel_Write,
         SEL => WB_WriteRegisters,
         F   => StoreMuxsel
      );

END struct;
