// Seed: 418400043
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output logic id_4,
    output wire id_5,
    input uwire id_6
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_4 <= -id_3;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_5 = 32'd99
) (
    output logic id_0,
    input tri0 _id_1,
    input wire id_2,
    output wor id_3
    , id_10,
    output wand id_4,
    input tri0 _id_5,
    output supply0 id_6,
    output logic id_7,
    output supply1 id_8
);
  logic id_11;
  ;
  tri1 [id_5 : (  id_1  )] id_12 = id_11 && (1'd0) == id_10;
  assign id_0 = id_12 + id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_4,
      id_2
  );
  always @(posedge -1) begin : LABEL_0
    if (-1'b0) begin : LABEL_1
      id_7 <= id_11;
    end
    id_0 = -1;
  end
endmodule
