<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>vectorblox.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>vci_lut</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>

    <spirit:busInterface>
	  <spirit:name>S_VCI</spirit:name>
	  <spirit:displayName>S_VCI</spirit:displayName>
	  <spirit:description>Vector Custom Instruction Interface</spirit:description>
	  <spirit:busType spirit:vendor="vectorblox.com"
					  spirit:library="interface"
					  spirit:name="vci"
					  spirit:version="1.0"/>
	  <spirit:abstractionType spirit:vendor="vectorblox.com"
							  spirit:library="interface"
							  spirit:name="vci_rtl"
							  spirit:version="1.0"/>
	  <spirit:slave/>
	  <spirit:portMaps>

		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_CLK</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_clk</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_RESET</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_reset</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_VALID</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_valid</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_SELECT</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_select</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_SIGNED</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_signed</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_OPSIZE</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_opsize</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_VECTOR_START</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_vector_start</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_BYTE_VALID</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_byte_valid</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_DATA_A</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_data_a</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_FLAG_A</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_flag_a</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_DATA_B</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_data_b</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_FLAG_B</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_flag_b</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_DATA_OUT</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_data_out</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_FLAG_OUT</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_flag_out</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_BYTEENABLE</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_byteenable</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_DEST_ADDR_IN</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_dest_addr_in</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
		<spirit:portMap>
		  <spirit:logicalPort>
			<spirit:name>VCI_DEST_ADDR_OUT</spirit:name>
		  </spirit:logicalPort>
		  <spirit:physicalPort>
			<spirit:name>vci_dest_addr_out</spirit:name>
		  </spirit:physicalPort>
		</spirit:portMap>
	  </spirit:portMaps>
    </spirit:busInterface>

  </spirit:busInterfaces>

  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vci_lut</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vci_lut</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>

      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>

    </spirit:views>

    <spirit:ports>
      <spirit:port>
        <spirit:name>vci_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_signed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_opsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_vector_start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_byte_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*4 - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_data_a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*32 - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_flag_a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*4 - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_data_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*32 - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_flag_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*4 - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*32 - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_flag_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*4 - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_byteenable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VCI_LANES&apos;))*4 - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_dest_addr_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vci_dest_addr_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>

    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>VCI_LANES</spirit:name>
        <spirit:displayName>Number of Custom Instruction Lanes</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VCI_LANES" spirit:minimum="1">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>

  <spirit:fileSets>

    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/vhdl/lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>vci_lut_v1_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/vci_lut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>vci_lut_v1_00_a</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>

    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/vhdl/lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>vci_lut_v1_00_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/vci_lut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>vci_lut_v1_00_a</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>

    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vci_lut_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>

  </spirit:fileSets>

  <spirit:description>VCI LUT</spirit:description>

  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>VCI_LANES</spirit:name>
      <spirit:displayName>Number of Custom Instruction Lanes</spirit:displayName>
      <spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.VCI_LANES">1</spirit:value>
	</spirit:parameter>
  </spirit:parameters>

  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex8</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex8</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/BaseIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>VCI LUT</xilinx:displayName>
      <xilinx:vendorDisplayName>VectorBlox Computing Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.vectorblox.com</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
    </xilinx:coreExtensions>
  </spirit:vendorExtensions>
</spirit:component>
