INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/synth/timing/s_counter_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
