

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11'
================================================================
* Date:           Sat Sep  2 22:11:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i11_l_j11  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     233|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     233|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln206_2_fu_135_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln206_fu_147_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln207_fu_211_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln209_fu_205_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln209_fu_195_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln206_fu_129_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln207_fu_153_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln206_1_fu_167_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln206_fu_159_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i11_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j11_load               |   9|          2|   10|         20|
    |i11_fu_60                               |   9|          2|    4|          8|
    |indvar_flatten20_fu_64                  |   9|          2|   14|         28|
    |j11_fu_56                               |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln209_reg_266                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i11_fu_60                         |   4|   0|    4|          0|
    |indvar_flatten20_fu_64            |  14|   0|   14|          0|
    |j11_fu_56                         |  10|   0|   10|          0|
    |v108_reg_286                      |  32|   0|   32|          0|
    |v110_reg_301                      |  32|   0|   32|          0|
    |v202_load_reg_291                 |  32|   0|   32|          0|
    |zext_ln209_4_reg_271              |  14|   0|   64|         50|
    |zext_ln209_4_reg_271              |  64|  32|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 233|  32|  283|        100|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|v202_address0         |  out|   14|   ap_memory|                                     v202|         array|
|v202_ce0              |  out|    1|   ap_memory|                                     v202|         array|
|v202_q0               |   in|   32|   ap_memory|                                     v202|         array|
|v224_address0         |  out|   14|   ap_memory|                                     v224|         array|
|v224_ce0              |  out|    1|   ap_memory|                                     v224|         array|
|v224_q0               |   in|   32|   ap_memory|                                     v224|         array|
|v225_address0         |  out|   14|   ap_memory|                                     v225|         array|
|v225_ce0              |  out|    1|   ap_memory|                                     v225|         array|
|v225_we0              |  out|    1|   ap_memory|                                     v225|         array|
|v225_d0               |  out|   32|   ap_memory|                                     v225|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j11 = alloca i32 1"   --->   Operation 12 'alloca' 'j11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i11 = alloca i32 1"   --->   Operation 13 'alloca' 'i11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v202, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten20"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i11"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j11"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i6"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i14 %indvar_flatten20" [kernel.cpp:206]   --->   Operation 20 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln206 = icmp_eq  i14 %indvar_flatten20_load, i14 9216" [kernel.cpp:206]   --->   Operation 22 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln206_2 = add i14 %indvar_flatten20_load, i14 1" [kernel.cpp:206]   --->   Operation 23 'add' 'add_ln206_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.inc15.i, void %_Z9Res_layerPA768_fS0_S0_.exit.exitStub" [kernel.cpp:206]   --->   Operation 24 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j11_load = load i10 %j11" [kernel.cpp:207]   --->   Operation 25 'load' 'j11_load' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i11_load = load i4 %i11" [kernel.cpp:206]   --->   Operation 26 'load' 'i11_load' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %i11_load, i4 1" [kernel.cpp:206]   --->   Operation 27 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln207 = icmp_eq  i10 %j11_load, i10 768" [kernel.cpp:207]   --->   Operation 28 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln206 = select i1 %icmp_ln207, i10 0, i10 %j11_load" [kernel.cpp:206]   --->   Operation 29 'select' 'select_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln206_1 = select i1 %icmp_ln207, i4 %add_ln206, i4 %i11_load" [kernel.cpp:206]   --->   Operation 30 'select' 'select_ln206_1' <Predicate = (!icmp_ln206)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln206_1, i10 0" [kernel.cpp:209]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln206_1, i8 0" [kernel.cpp:209]   --->   Operation 32 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i12 %tmp_42" [kernel.cpp:209]   --->   Operation 33 'zext' 'zext_ln209' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln209 = sub i14 %tmp_s, i14 %zext_ln209" [kernel.cpp:209]   --->   Operation 34 'sub' 'sub_ln209' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i10 %select_ln206" [kernel.cpp:209]   --->   Operation 35 'zext' 'zext_ln209_3' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i14 %sub_ln209, i14 %zext_ln209_3" [kernel.cpp:209]   --->   Operation 36 'add' 'add_ln209' <Predicate = (!icmp_ln206)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln207 = add i10 %select_ln206, i10 1" [kernel.cpp:207]   --->   Operation 37 'add' 'add_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln207 = store i14 %add_ln206_2, i14 %indvar_flatten20" [kernel.cpp:207]   --->   Operation 38 'store' 'store_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln207 = store i4 %select_ln206_1, i4 %i11" [kernel.cpp:207]   --->   Operation 39 'store' 'store_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln207 = store i10 %add_ln207, i10 %j11" [kernel.cpp:207]   --->   Operation 40 'store' 'store_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln209_4 = zext i14 %add_ln209" [kernel.cpp:209]   --->   Operation 41 'zext' 'zext_ln209_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%v202_addr = getelementptr i32 %v202, i64 0, i64 %zext_ln209_4" [kernel.cpp:209]   --->   Operation 42 'getelementptr' 'v202_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v224_addr = getelementptr i32 %v224, i64 0, i64 %zext_ln209_4" [kernel.cpp:208]   --->   Operation 43 'getelementptr' 'v224_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v108 = load i14 %v224_addr" [kernel.cpp:208]   --->   Operation 44 'load' 'v108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%v202_load = load i14 %v202_addr" [kernel.cpp:209]   --->   Operation 45 'load' 'v202_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%v108 = load i14 %v224_addr" [kernel.cpp:208]   --->   Operation 46 'load' 'v108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v202_load = load i14 %v202_addr" [kernel.cpp:209]   --->   Operation 47 'load' 'v202_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v109 = bitcast i32 %v202_load" [kernel.cpp:209]   --->   Operation 48 'bitcast' 'v109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [5/5] (7.25ns)   --->   "%v110 = fadd i32 %v108, i32 %v109" [kernel.cpp:210]   --->   Operation 49 'fadd' 'v110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 50 [4/5] (7.25ns)   --->   "%v110 = fadd i32 %v108, i32 %v109" [kernel.cpp:210]   --->   Operation 50 'fadd' 'v110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 51 [3/5] (7.25ns)   --->   "%v110 = fadd i32 %v108, i32 %v109" [kernel.cpp:210]   --->   Operation 51 'fadd' 'v110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 52 [2/5] (7.25ns)   --->   "%v110 = fadd i32 %v108, i32 %v109" [kernel.cpp:210]   --->   Operation 52 'fadd' 'v110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 53 [1/5] (7.25ns)   --->   "%v110 = fadd i32 %v108, i32 %v109" [kernel.cpp:210]   --->   Operation 53 'fadd' 'v110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i11_l_j11_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%v225_addr = getelementptr i32 %v225, i64 0, i64 %zext_ln209_4" [kernel.cpp:211]   --->   Operation 57 'getelementptr' 'v225_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:207]   --->   Operation 58 'specloopname' 'specloopname_ln207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln211 = store i32 %v110, i14 %v225_addr" [kernel.cpp:211]   --->   Operation 59 'store' 'store_ln211' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.inc.i6" [kernel.cpp:207]   --->   Operation 60 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v202]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j11                   (alloca           ) [ 0100000000]
i11                   (alloca           ) [ 0100000000]
indvar_flatten20      (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten20_load (load             ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
icmp_ln206            (icmp             ) [ 0111111110]
add_ln206_2           (add              ) [ 0000000000]
br_ln206              (br               ) [ 0000000000]
j11_load              (load             ) [ 0000000000]
i11_load              (load             ) [ 0000000000]
add_ln206             (add              ) [ 0000000000]
icmp_ln207            (icmp             ) [ 0000000000]
select_ln206          (select           ) [ 0000000000]
select_ln206_1        (select           ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
tmp_42                (bitconcatenate   ) [ 0000000000]
zext_ln209            (zext             ) [ 0000000000]
sub_ln209             (sub              ) [ 0000000000]
zext_ln209_3          (zext             ) [ 0000000000]
add_ln209             (add              ) [ 0110000000]
add_ln207             (add              ) [ 0000000000]
store_ln207           (store            ) [ 0000000000]
store_ln207           (store            ) [ 0000000000]
store_ln207           (store            ) [ 0000000000]
zext_ln209_4          (zext             ) [ 0101111111]
v202_addr             (getelementptr    ) [ 0101000000]
v224_addr             (getelementptr    ) [ 0101000000]
v108                  (load             ) [ 0100111110]
v202_load             (load             ) [ 0100100000]
v109                  (bitcast          ) [ 0100011110]
v110                  (fadd             ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
v225_addr             (getelementptr    ) [ 0000000000]
specloopname_ln207    (specloopname     ) [ 0000000000]
store_ln211           (store            ) [ 0000000000]
br_ln207              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v202">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v202"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v224">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v224"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v225">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v225"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_0_i11_l_j11_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j11_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j11/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i11_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i11/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten20_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v202_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="14" slack="0"/>
<pin id="72" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v202_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="v224_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="14" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v224_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v108/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v202_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v225_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="7"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v225_addr/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln211_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v110/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="14" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten20_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln206_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="14" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln206_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j11_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j11_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i11_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i11_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln206_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln207_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln206_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln206_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_42_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln209_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sub_ln209_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln209/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln209_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln209_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln207_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln207_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="0" index="1" bw="14" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln207_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln207_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln209_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_4/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="v109_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v109/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j11_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j11 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i11_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i11 "/>
</bind>
</comp>

<comp id="255" class="1005" name="indvar_flatten20_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln206_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="7"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln209_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="1"/>
<pin id="268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="271" class="1005" name="zext_ln209_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="7"/>
<pin id="273" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln209_4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="v202_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="1"/>
<pin id="278" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v202_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="v224_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v224_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="v108_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v108 "/>
</bind>
</comp>

<comp id="291" class="1005" name="v202_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v202_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="v109_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v109 "/>
</bind>
</comp>

<comp id="301" class="1005" name="v110_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v110 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="68" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="141" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="141" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="153" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="147" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="144" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="167" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="167" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="175" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="159" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="195" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="159" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="135" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="167" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="211" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="244"><net_src comp="56" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="251"><net_src comp="60" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="258"><net_src comp="64" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="265"><net_src comp="129" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="205" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="274"><net_src comp="232" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="279"><net_src comp="68" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="284"><net_src comp="75" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="289"><net_src comp="82" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="294"><net_src comp="88" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="299"><net_src comp="237" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="304"><net_src comp="107" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v202 | {}
	Port: v225 | {9 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 : v202 | {2 3 }
	Port: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11 : v224 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln206 : 2
		add_ln206_2 : 2
		br_ln206 : 3
		j11_load : 1
		i11_load : 1
		add_ln206 : 2
		icmp_ln207 : 2
		select_ln206 : 3
		select_ln206_1 : 3
		tmp_s : 4
		tmp_42 : 4
		zext_ln209 : 5
		sub_ln209 : 6
		zext_ln209_3 : 4
		add_ln209 : 7
		add_ln207 : 4
		store_ln207 : 3
		store_ln207 : 4
		store_ln207 : 5
	State 2
		v202_addr : 1
		v224_addr : 1
		v108 : 2
		v202_load : 2
	State 3
	State 4
		v110 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln211 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_107      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln206_2_fu_135  |    0    |    0    |    17   |
|    add   |    add_ln206_fu_147   |    0    |    0    |    13   |
|          |    add_ln209_fu_205   |    0    |    0    |    14   |
|          |    add_ln207_fu_211   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln206_fu_129   |    0    |    0    |    12   |
|          |   icmp_ln207_fu_153   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln206_fu_159  |    0    |    0    |    10   |
|          | select_ln206_1_fu_167 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln209_fu_195   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_175     |    0    |    0    |    0    |
|          |     tmp_42_fu_183     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln209_fu_191   |    0    |    0    |    0    |
|   zext   |  zext_ln209_3_fu_201  |    0    |    0    |    0    |
|          |  zext_ln209_4_fu_232  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   205   |   498   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln209_reg_266   |   14   |
|       i11_reg_248      |    4   |
|   icmp_ln206_reg_262   |    1   |
|indvar_flatten20_reg_255|   14   |
|       j11_reg_241      |   10   |
|      v108_reg_286      |   32   |
|      v109_reg_296      |   32   |
|      v110_reg_301      |   32   |
|    v202_addr_reg_276   |   14   |
|    v202_load_reg_291   |   32   |
|    v224_addr_reg_281   |   14   |
|  zext_ln209_4_reg_271  |   64   |
+------------------------+--------+
|          Total         |   263  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_107    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   120  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   468  |   525  |
+-----------+--------+--------+--------+--------+
