

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6'
================================================================
* Date:           Thu Dec 29 02:42:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      226|      226|  2.260 us|  2.260 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_630_6  |      224|      224|         7|          7|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_29 = alloca i32 1"   --->   Operation 10 'alloca' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_5_5_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_5_reload"   --->   Operation 12 'read' 'this_5_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i_29"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc367"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i6 %i_29" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%icmp_ln630 = icmp_eq  i6 %i, i6 32" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 17 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln630 = add i6 %i, i6 1" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 19 'add' 'add_ln630' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln630 = br i1 %icmp_ln630, void %for.inc367.split, void %for.inc370.exitStub" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 20 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln632 = trunc i6 %i" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 21 'trunc' 'trunc_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln632, i8 0" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln632 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 23 'zext' 'zext_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%lshr_ln632 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln632" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 24 'lshr' 'lshr_ln632' <Predicate = (!icmp_ln630)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln632_1 = trunc i8192 %lshr_ln632" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 25 'trunc' 'trunc_ln632_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.72ns) (out node of the LUT)   --->   "%t = sub i16 4096, i16 %trunc_ln632_1" [HLS_Final_vitis_src/dpu.cpp:632]   --->   Operation 26 'sub' 't' <Predicate = (!icmp_ln630)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln633 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 27 'or' 'or_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%zext_ln633 = zext i13 %or_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 28 'zext' 'zext_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%lshr_ln633 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 29 'lshr' 'lshr_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_8)   --->   "%trunc_ln633 = trunc i8192 %lshr_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 30 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_8 = sub i19 4096, i19 %trunc_ln633" [HLS_Final_vitis_src/dpu.cpp:633]   --->   Operation 31 'sub' 't_8' <Predicate = (!icmp_ln630)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %t" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 32 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 33 'load' 'ptr_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 34 'trunc' 'trunc_ln640_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 35 'zext' 'zext_ln640' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln640" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 36 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln640 = store i8 %trunc_ln640, i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:640]   --->   Operation 37 'store' 'store_ln640' <Predicate = (!icmp_ln630)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %t, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln641 = add i12 %trunc_ln640_1, i12 1" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 39 'add' 'add_ln641' <Predicate = (!icmp_ln630)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln641 = zext i12 %add_ln641" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 40 'zext' 'zext_ln641' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln641" [HLS_Final_vitis_src/dpu.cpp:641]   --->   Operation 41 'getelementptr' 'sk_addr_17' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i19 %t_8" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 42 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln642, i5 0" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 43 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln642 = or i8 %shl_ln6, i8 %trunc_ln" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 44 'or' 'or_ln642' <Predicate = (!icmp_ln630)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln642 = store i8 %or_ln642, i12 %sk_addr_17" [HLS_Final_vitis_src/dpu.cpp:642]   --->   Operation 45 'store' 'store_ln642' <Predicate = (!icmp_ln630)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 3, i32 10" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 46 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 11, i32 18" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 47 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%add_ln660 = add i32 %ptr_load, i32 13" [HLS_Final_vitis_src/dpu.cpp:660]   --->   Operation 48 'add' 'add_ln660' <Predicate = (!icmp_ln630)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln660 = store i32 %add_ln660, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:660]   --->   Operation 49 'store' 'store_ln660' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln630 = store i6 %add_ln630, i6 %i_29" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 50 'store' 'store_ln630' <Predicate = (!icmp_ln630)> <Delay = 0.46>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln630)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%add_ln634 = add i13 %or_ln633, i13 32" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 51 'add' 'add_ln634' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%zext_ln634 = zext i13 %add_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 52 'zext' 'zext_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%lshr_ln634 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 53 'lshr' 'lshr_ln634' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%trunc_ln634 = trunc i8192 %lshr_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 54 'trunc' 'trunc_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_9 = sub i14 4096, i14 %trunc_ln634" [HLS_Final_vitis_src/dpu.cpp:634]   --->   Operation 55 'sub' 't_9' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln635 = or i13 %shl_ln, i13 96" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 56 'or' 'or_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%zext_ln635 = zext i13 %or_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 57 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%lshr_ln635 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 58 'lshr' 'lshr_ln635' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%trunc_ln635 = trunc i8192 %lshr_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 59 'trunc' 'trunc_ln635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_10 = sub i17 4096, i17 %trunc_ln635" [HLS_Final_vitis_src/dpu.cpp:635]   --->   Operation 60 'sub' 't_10' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.99ns)   --->   "%add_ln643 = add i12 %trunc_ln640_1, i12 2" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 61 'add' 'add_ln643' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i12 %add_ln643" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 62 'zext' 'zext_ln643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln643" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 63 'getelementptr' 'sk_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln643 = store i8 %trunc_ln6, i12 %sk_addr_18" [HLS_Final_vitis_src/dpu.cpp:643]   --->   Operation 64 'store' 'store_ln643' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 65 [1/1] (0.99ns)   --->   "%add_ln644 = add i12 %trunc_ln640_1, i12 3" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 65 'add' 'add_ln644' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln644 = zext i12 %add_ln644" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 66 'zext' 'zext_ln644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln644" [HLS_Final_vitis_src/dpu.cpp:644]   --->   Operation 67 'getelementptr' 'sk_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln645 = trunc i14 %t_9" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 68 'trunc' 'trunc_ln645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln645, i2 0" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 69 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.28ns)   --->   "%or_ln645 = or i8 %shl_ln7, i8 %trunc_ln7" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 70 'or' 'or_ln645' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln645 = store i8 %or_ln645, i12 %sk_addr_19" [HLS_Final_vitis_src/dpu.cpp:645]   --->   Operation 71 'store' 'store_ln645' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %t_9, i32 6, i32 13" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 72 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i17 %t_10" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 73 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln647, i7 0" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 74 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln647 = or i8 %shl_ln8, i8 %trunc_ln8" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 75 'or' 'or_ln647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 1, i32 8" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 76 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 9, i32 16" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 77 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.03>
ST_3 : Operation 78 [1/1] (1.02ns)   --->   "%add_ln636 = add i13 %or_ln635, i13 32" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 78 'add' 'add_ln636' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%zext_ln636 = zext i13 %add_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 79 'zext' 'zext_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%lshr_ln636 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 80 'lshr' 'lshr_ln636' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%trunc_ln636 = trunc i8192 %lshr_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 81 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_11 = sub i20 4096, i20 %trunc_ln636" [HLS_Final_vitis_src/dpu.cpp:636]   --->   Operation 82 'sub' 't_11' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.02ns)   --->   "%add_ln637 = add i13 %or_ln635, i13 64" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 83 'add' 'add_ln637' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%zext_ln637 = zext i13 %add_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 84 'zext' 'zext_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%lshr_ln637 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 85 'lshr' 'lshr_ln637' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%trunc_ln637 = trunc i8192 %lshr_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 86 'trunc' 'trunc_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_12 = sub i15 4096, i15 %trunc_ln637" [HLS_Final_vitis_src/dpu.cpp:637]   --->   Operation 87 'sub' 't_12' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.99ns)   --->   "%add_ln646 = add i12 %trunc_ln640_1, i12 4" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 88 'add' 'add_ln646' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln646 = zext i12 %add_ln646" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 89 'zext' 'zext_ln646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln646" [HLS_Final_vitis_src/dpu.cpp:646]   --->   Operation 90 'getelementptr' 'sk_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln647 = store i8 %or_ln647, i12 %sk_addr_20" [HLS_Final_vitis_src/dpu.cpp:647]   --->   Operation 91 'store' 'store_ln647' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 92 [1/1] (0.99ns)   --->   "%add_ln648 = add i12 %trunc_ln640_1, i12 5" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 92 'add' 'add_ln648' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln648 = zext i12 %add_ln648" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 93 'zext' 'zext_ln648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln648" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 94 'getelementptr' 'sk_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.29ns)   --->   "%store_ln648 = store i8 %trunc_ln9, i12 %sk_addr_21" [HLS_Final_vitis_src/dpu.cpp:648]   --->   Operation 95 'store' 'store_ln648' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln650 = trunc i20 %t_11" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 96 'trunc' 'trunc_ln650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln650, i4 0" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 97 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.28ns)   --->   "%or_ln650 = or i8 %shl_ln9, i8 %trunc_ln10" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 98 'or' 'or_ln650' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 99 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 12, i32 19" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 100 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln653 = trunc i15 %t_12" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 101 'trunc' 'trunc_ln653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln653, i1 0" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 102 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.28ns)   --->   "%or_ln653 = or i8 %shl_ln10, i8 %trunc_ln12" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 103 'or' 'or_ln653' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %t_12, i32 7, i32 14" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 104 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.03>
ST_4 : Operation 105 [1/1] (1.02ns)   --->   "%add_ln638 = add i13 %or_ln635, i13 96" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 105 'add' 'add_ln638' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%zext_ln638 = zext i13 %add_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 106 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%lshr_ln638 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 107 'lshr' 'lshr_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%trunc_ln638 = trunc i8192 %lshr_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 108 'trunc' 'trunc_ln638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_13 = sub i18 4096, i18 %trunc_ln638" [HLS_Final_vitis_src/dpu.cpp:638]   --->   Operation 109 'sub' 't_13' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%or_ln639 = or i13 %shl_ln, i13 224" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 110 'or' 'or_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%zext_ln639 = zext i13 %or_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 111 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%lshr_ln639 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 112 'lshr' 'lshr_ln639' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%trunc_ln639 = trunc i8192 %lshr_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 113 'trunc' 'trunc_ln639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.72ns) (out node of the LUT)   --->   "%t_14 = sub i13 4096, i13 %trunc_ln639" [HLS_Final_vitis_src/dpu.cpp:639]   --->   Operation 114 'sub' 't_14' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.99ns)   --->   "%add_ln649 = add i12 %trunc_ln640_1, i12 6" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 115 'add' 'add_ln649' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln649 = zext i12 %add_ln649" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 116 'zext' 'zext_ln649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln649" [HLS_Final_vitis_src/dpu.cpp:649]   --->   Operation 117 'getelementptr' 'sk_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.29ns)   --->   "%store_ln650 = store i8 %or_ln650, i12 %sk_addr_22" [HLS_Final_vitis_src/dpu.cpp:650]   --->   Operation 118 'store' 'store_ln650' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 119 [1/1] (0.99ns)   --->   "%add_ln651 = add i12 %trunc_ln640_1, i12 7" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 119 'add' 'add_ln651' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln651 = zext i12 %add_ln651" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 120 'zext' 'zext_ln651' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln651" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 121 'getelementptr' 'sk_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln651 = store i8 %trunc_ln11, i12 %sk_addr_23" [HLS_Final_vitis_src/dpu.cpp:651]   --->   Operation 122 'store' 'store_ln651' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln655 = trunc i18 %t_13" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 123 'trunc' 'trunc_ln655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln655, i6 0" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 124 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.28ns)   --->   "%or_ln655 = or i8 %shl_ln11, i8 %trunc_ln13" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 125 'or' 'or_ln655' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 2, i32 9" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 126 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 10, i32 17" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 127 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln658 = trunc i13 %t_14" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 128 'trunc' 'trunc_ln658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln658, i3 0" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 129 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.28ns)   --->   "%or_ln658 = or i8 %shl_ln12, i8 %trunc_ln15" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 130 'or' 'or_ln658' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %t_14, i32 5, i32 12" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 131 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 132 [1/1] (0.99ns)   --->   "%add_ln652 = add i12 %trunc_ln640_1, i12 8" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 132 'add' 'add_ln652' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln652 = zext i12 %add_ln652" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 133 'zext' 'zext_ln652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln652" [HLS_Final_vitis_src/dpu.cpp:652]   --->   Operation 134 'getelementptr' 'sk_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln653 = store i8 %or_ln653, i12 %sk_addr_24" [HLS_Final_vitis_src/dpu.cpp:653]   --->   Operation 135 'store' 'store_ln653' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 136 [1/1] (0.99ns)   --->   "%add_ln654 = add i12 %trunc_ln640_1, i12 9" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 136 'add' 'add_ln654' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln654 = zext i12 %add_ln654" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 137 'zext' 'zext_ln654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln654" [HLS_Final_vitis_src/dpu.cpp:654]   --->   Operation 138 'getelementptr' 'sk_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln655 = store i8 %or_ln655, i12 %sk_addr_25" [HLS_Final_vitis_src/dpu.cpp:655]   --->   Operation 139 'store' 'store_ln655' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 140 [1/1] (0.99ns)   --->   "%add_ln656 = add i12 %trunc_ln640_1, i12 10" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 140 'add' 'add_ln656' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i12 %add_ln656" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 141 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln656" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 142 'getelementptr' 'sk_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln656 = store i8 %trunc_ln14, i12 %sk_addr_26" [HLS_Final_vitis_src/dpu.cpp:656]   --->   Operation 143 'store' 'store_ln656' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 144 [1/1] (0.99ns)   --->   "%add_ln657 = add i12 %trunc_ln640_1, i12 11" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 144 'add' 'add_ln657' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i12 %add_ln657" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 145 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln657" [HLS_Final_vitis_src/dpu.cpp:657]   --->   Operation 146 'getelementptr' 'sk_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.29ns)   --->   "%store_ln658 = store i8 %or_ln658, i12 %sk_addr_27" [HLS_Final_vitis_src/dpu.cpp:658]   --->   Operation 147 'store' 'store_ln658' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 148 'specloopname' 'specloopname_ln630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.99ns)   --->   "%add_ln659 = add i12 %trunc_ln640_1, i12 12" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 149 'add' 'add_ln659' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i12 %add_ln659" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 150 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln659" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 151 'getelementptr' 'sk_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln659 = store i8 %trunc_ln16, i12 %sk_addr_28" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 152 'store' 'store_ln659' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln630 = br void %for.inc367" [HLS_Final_vitis_src/dpu.cpp:630]   --->   Operation 153 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.31ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:632) on local variable 'i' [10]  (0 ns)
	'lshr' operation ('lshr_ln632', HLS_Final_vitis_src/dpu.cpp:632) [21]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:632) [23]  (1.73 ns)
	'or' operation ('or_ln642', HLS_Final_vitis_src/dpu.cpp:642) [71]  (0.282 ns)
	'store' operation ('store_ln642', HLS_Final_vitis_src/dpu.cpp:642) of variable 'or_ln642', HLS_Final_vitis_src/dpu.cpp:642 on array 'sk' [72]  (1.3 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln634', HLS_Final_vitis_src/dpu.cpp:634) [29]  (1.03 ns)
	'lshr' operation ('lshr_ln634', HLS_Final_vitis_src/dpu.cpp:634) [31]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:634) [33]  (1.73 ns)
	'or' operation ('or_ln645', HLS_Final_vitis_src/dpu.cpp:645) [84]  (0.282 ns)
	'store' operation ('store_ln645', HLS_Final_vitis_src/dpu.cpp:645) of variable 'or_ln645', HLS_Final_vitis_src/dpu.cpp:645 on array 'sk' [85]  (1.3 ns)

 <State 3>: 3.04ns
The critical path consists of the following:
	'add' operation ('add_ln636', HLS_Final_vitis_src/dpu.cpp:636) [39]  (1.03 ns)
	'lshr' operation ('lshr_ln636', HLS_Final_vitis_src/dpu.cpp:636) [41]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:636) [43]  (1.73 ns)
	'or' operation ('or_ln650', HLS_Final_vitis_src/dpu.cpp:650) [105]  (0.282 ns)

 <State 4>: 3.04ns
The critical path consists of the following:
	'add' operation ('add_ln638', HLS_Final_vitis_src/dpu.cpp:638) [49]  (1.03 ns)
	'lshr' operation ('lshr_ln638', HLS_Final_vitis_src/dpu.cpp:638) [51]  (0 ns)
	'sub' operation ('t', HLS_Final_vitis_src/dpu.cpp:638) [53]  (1.73 ns)
	'or' operation ('or_ln655', HLS_Final_vitis_src/dpu.cpp:655) [126]  (0.282 ns)

 <State 5>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln652', HLS_Final_vitis_src/dpu.cpp:652) [113]  (0.996 ns)
	'getelementptr' operation ('sk_addr_24', HLS_Final_vitis_src/dpu.cpp:652) [115]  (0 ns)
	'store' operation ('store_ln653', HLS_Final_vitis_src/dpu.cpp:653) of variable 'or_ln653', HLS_Final_vitis_src/dpu.cpp:653 on array 'sk' [119]  (1.3 ns)

 <State 6>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln656', HLS_Final_vitis_src/dpu.cpp:656) [129]  (0.996 ns)
	'getelementptr' operation ('sk_addr_26', HLS_Final_vitis_src/dpu.cpp:656) [131]  (0 ns)
	'store' operation ('store_ln656', HLS_Final_vitis_src/dpu.cpp:656) of variable 'trunc_ln14', HLS_Final_vitis_src/dpu.cpp:656 on array 'sk' [132]  (1.3 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln659', HLS_Final_vitis_src/dpu.cpp:659) [142]  (0.996 ns)
	'getelementptr' operation ('sk_addr_28', HLS_Final_vitis_src/dpu.cpp:659) [144]  (0 ns)
	'store' operation ('store_ln659', HLS_Final_vitis_src/dpu.cpp:659) of variable 'trunc_ln16', HLS_Final_vitis_src/dpu.cpp:659 on array 'sk' [145]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
