
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 1.86

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
     4    0.03    0.17    0.64    0.64 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                         cnb.average_counter_r[0] (net)
                  0.17    0.00    0.64 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.00    0.08    0.07    0.70 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         cnb.next_average_counter_w[0] (net)
                  0.08    0.00    0.70 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  0.70   data arrival time

                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.41    0.95    0.95 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.41    0.00    0.95 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.26    0.23    1.18 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.26    0.00    1.18 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    1.61 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    1.61 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.14    0.50    2.11 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.14    0.00    2.11 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.12    2.23 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.23 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.50    0.37    2.60 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.50    0.00    2.60 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.03    0.28    0.19    2.79 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.28    0.00    2.79 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.20 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.20 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.15    1.32    0.86    4.06 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.32    0.00    4.06 ^ _0714_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.46    0.28    4.34 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0058_ (net)
                  0.46    0.00    4.34 v _0842_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.02    0.16    0.45    4.79 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0051_ (net)
                  0.16    0.00    4.79 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     3    0.02    0.20    0.42    5.21 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0053_ (net)
                  0.20    0.00    5.21 v _0899_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     2    0.02    0.12    0.27    5.48 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0392_ (net)
                  0.12    0.00    5.48 v _0903_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.44    0.37    5.86 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0396_ (net)
                  0.44    0.00    5.86 ^ _0904_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.26    0.22    6.07 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.26    0.00    6.07 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    6.40 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    6.40 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.87    0.63    7.03 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.87    0.00    7.03 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    7.44 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    7.44 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.23    7.67 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.09    0.00    7.67 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.09    0.24    7.91 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.09    0.00    7.91 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  7.91   data arrival time

                  0.00   10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                         -0.23    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -7.91   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.41    0.95    0.95 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.41    0.00    0.95 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.26    0.23    1.18 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.26    0.00    1.18 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    1.61 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    1.61 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.14    0.50    2.11 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.14    0.00    2.11 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.12    2.23 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.23 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.50    0.37    2.60 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.50    0.00    2.60 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.03    0.28    0.19    2.79 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.28    0.00    2.79 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.20 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.20 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.15    1.32    0.86    4.06 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.32    0.00    4.06 ^ _0714_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.46    0.28    4.34 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0058_ (net)
                  0.46    0.00    4.34 v _0842_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.02    0.16    0.45    4.79 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0051_ (net)
                  0.16    0.00    4.79 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     3    0.02    0.20    0.42    5.21 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0053_ (net)
                  0.20    0.00    5.21 v _0899_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     2    0.02    0.12    0.27    5.48 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0392_ (net)
                  0.12    0.00    5.48 v _0903_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.44    0.37    5.86 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0396_ (net)
                  0.44    0.00    5.86 ^ _0904_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.26    0.22    6.07 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.26    0.00    6.07 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    6.40 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    6.40 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.87    0.63    7.03 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.87    0.00    7.03 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    7.44 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    7.44 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.23    7.67 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.09    0.00    7.67 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.09    0.24    7.91 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.09    0.00    7.91 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  7.91   data arrival time

                  0.00   10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                         -0.23    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -7.91   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
3.168041229248047

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6092

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.1881977915763855

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.1979999989271164

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9505

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.95    0.95 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.23    1.18 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.43    1.61 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.50    2.11 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.12    2.23 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.37    2.60 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.19    2.79 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
   0.41    3.20 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
   0.86    4.06 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
   0.28    4.34 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.45    4.79 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
   0.42    5.21 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.27    5.48 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.37    5.86 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.22    6.07 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.33    6.40 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.63    7.03 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.41    7.44 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
   0.23    7.67 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
   0.24    7.91 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.00    7.91 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           7.91   data arrival time

  10.00   10.00   clock adc_clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
  -0.23    9.77   library setup time
           9.77   data required time
---------------------------------------------------------
           9.77   data required time
          -7.91   data arrival time
---------------------------------------------------------
           1.86   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.64    0.64 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.07    0.70 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
   0.00    0.70 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           0.70   data arrival time

   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.9127

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
1.8564

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
23.461018

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.03e-03   4.73e-04   2.06e-08   2.50e-03  37.9%
Combinational          2.44e-03   1.65e-03   7.79e-08   4.09e-03  62.1%
Clock                  0.00e+00   0.00e+00   4.33e-09   4.33e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.47e-03   2.13e-03   1.03e-07   6.59e-03 100.0%
                          67.7%      32.3%       0.0%
