-------------------------------------------------------------------------------
-- Title      : Testbench for design "forward_elim_inner_loop_controller"
-- Project    : 
-------------------------------------------------------------------------------
-- File       : forward_elim_inner_loop_controller_tb.vhd
-- Author     :   <Martin@MARTIN-PC>
-- Company    : 
-- Created    : 2018-04-20
-- Last update: 2018-04-20
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2018 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2018-04-20  1.0      Martin	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity forward_elim_inner_loop_controller_tb is

end entity forward_elim_inner_loop_controller_tb;

-------------------------------------------------------------------------------

architecture Beavioral of forward_elim_inner_loop_controller_tb is

  -- component ports
  signal clk                 : std_logic;
  signal reset_n             : std_logic;
  signal clk_en              : std_logic;
  signal input_forward_elim  : input_elimination_reg_type;
  signal output_forward_elim : output_forward_elimination_reg_type;

  -- clock
  signal Clk : std_logic := '1';

begin  -- architecture Beavioral

  -- component instantiation
  DUT: entity work.forward_elim_inner_loop_controller
    port map (
      clk                 => clk,
      reset_n             => reset_n,
      clk_en              => clk_en,
      input_forward_elim  => input_forward_elim,
      output_forward_elim => output_forward_elim);

  -- clock generation
  Clk <= not Clk after 10 ns;

  -- waveform generation
  WaveGen_Proc: process
  begin
    -- insert signal assignments here

    wait until Clk = '1';
  end process WaveGen_Proc;

  

end architecture Beavioral;

-------------------------------------------------------------------------------

configuration forward_elim_inner_loop_controller_tb_Beavioral_cfg of forward_elim_inner_loop_controller_tb is
  for Beavioral
  end for;
end forward_elim_inner_loop_controller_tb_Beavioral_cfg;

-------------------------------------------------------------------------------
