============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:38:49 pm
  Module:                 counter
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2415 ps)
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
     Time Borrowed:+       0                  
     Required Time:=    3000                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=    2415                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  count_reg[0]/clk           -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q             (u)     clk->q  R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  RC_CG_HIER_INST1/g2/z      (u)     in_0->z R     unmapped_or2         1  9.7     0    99     585    (-,-) 
  RC_CG_HIER_INST1/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     585    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (2566 ps) Clock Gating Setup Check at pin RC_CG_HIER_INST1/g9/in_1
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) RC_CG_HIER_INST1/enl_reg/ena
          Clock: (F) clk
       Endpoint: (R) RC_CG_HIER_INST1/g9/in_1
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
  Gate Check Setup:-       0                  
     Required Time:=    6000                  
      Launch Clock:-    3000                  
         Data Path:-     434                  
             Slack:=    2566                  

Exceptions/Constraints:
  output_delay              0              clk_gating_check_1 

#-----------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/ena -       -      R     (arrival)           1    -     0     0    3000    (-,-) 
  RC_CG_HIER_INST1/enl_reg/q   (u)     ena->q R     unmapped_latch      1  9.7     0   434    3434    (-,-) 
  RC_CG_HIER_INST1/g9/in_1     (b)     -      R     unmapped_and2       -    -     -     0    3434    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 3: MET (4218 ps) Setup Check with Pin count_reg[7]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-    1540                  
             Slack:=    4218                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.1     0   146     632    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     779    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     925    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146    1072    (-,-) 
  g79/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146    1218    (-,-) 
  g75/z            (u)     in_1->z F     unmapped_complex2      2 19.4     0   123    1341    (-,-) 
  g70/z            (u)     in_0->z F     unmapped_or2           1  9.7     0    99    1440    (-,-) 
  g71/z            (u)     in_1->z R     unmapped_nand2         1  9.7     0    99    1540    (-,-) 
  count_reg[7]/d   -       -       R     unmapped_d_flop        1    -     -     0    1540    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (4342 ps) Setup Check with Pin count_reg[6]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-    1416                  
             Slack:=    4342                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.1     0   146     632    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     779    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     925    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146    1072    (-,-) 
  g79/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146    1218    (-,-) 
  g73/z            (u)     in_1->z F     unmapped_or2           1  9.7     0    99    1317    (-,-) 
  g74/z            (u)     in_1->z R     unmapped_nand2         1  9.7     0    99    1416    (-,-) 
  count_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1416    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (4488 ps) Setup Check with Pin count_reg[5]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-    1270                  
             Slack:=    4488                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.1     0   146     632    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     779    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     925    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146    1072    (-,-) 
  g77/z            (u)     in_1->z F     unmapped_or2           1  9.7     0    99    1171    (-,-) 
  g78/z            (u)     in_1->z R     unmapped_nand2         1  9.7     0    99    1270    (-,-) 
  count_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1270    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (4635 ps) Setup Check with Pin count_reg[4]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-    1123                  
             Slack:=    4635                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.1     0   146     632    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     779    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     925    (-,-) 
  g81/z            (u)     in_0->z F     unmapped_or2           1  9.7     0    99    1024    (-,-) 
  g82/z            (u)     in_1->z R     unmapped_nand2         1  9.7     0    99    1123    (-,-) 
  count_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    1123    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (4781 ps) Setup Check with Pin count_reg[3]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    4781                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.1     0   146     632    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.1     0   146     779    (-,-) 
  g85/z            (u)     in_0->z F     unmapped_or2           1  9.7     0    99     878    (-,-) 
  g86/z            (u)     in_1->z R     unmapped_nand2         1  9.7     0    99     977    (-,-) 
  count_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     977    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (4914 ps) Late External Delay Assertion at pin count[0]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_7_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -      R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[0]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (4914 ps) Late External Delay Assertion at pin count[2]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_5_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[2]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[2]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[2]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (4914 ps) Late External Delay Assertion at pin count[3]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_4_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[3]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[3]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[3]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (4914 ps) Late External Delay Assertion at pin count[4]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) count[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[4]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[4]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[4]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (4914 ps) Late External Delay Assertion at pin count[5]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) count[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[5]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[5]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[5]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (4914 ps) Late External Delay Assertion at pin count[6]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     486                  
             Slack:=    4914                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[6]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[6]/q   (u)     clk->q R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  count[6]         -       -      R     (port)               -    -     -     0     486    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (4927 ps) Setup Check with Pin count_reg[2]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-     830                  
             Slack:=    4927                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2       3 29.1     0   146     632    (-,-) 
  g89/z            (u)     in_1->z F     unmapped_or2         1  9.7     0    99     731    (-,-) 
  g90/z            (u)     in_1->z R     unmapped_nand2       1  9.7     0    99     830    (-,-) 
  count_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     830    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (4937 ps) Late External Delay Assertion at pin count[1]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     463                  
             Slack:=    4937                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_6_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[1]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[1]/q   (u)     clk->q R     unmapped_d_flop      3 26.1     0   463     463    (-,-) 
  count[1]         -       -      R     (port)               -    -     -     0     463    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (4937 ps) Late External Delay Assertion at pin count[7]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) count[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     463                  
             Slack:=    4937                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[7]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[7]/q   (u)     clk->q R     unmapped_d_flop      3 26.1     0   463     463    (-,-) 
  count[7]         -       -      R     (port)               -    -     -     0     463    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (5203 ps) Setup Check with Pin count_reg[0]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-     555                  
             Slack:=    5203                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  F     unmapped_d_flop      4 35.8     0   486     486    (-,-) 
  g31/z            (u)     in_0->z R     unmapped_not         1  9.7     0    69     555    (-,-) 
  count_reg[0]/d   -       -       R     unmapped_d_flop      1    -     -     0     555    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (5226 ps) Setup Check with Pin count_reg[1]/clk->d
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     242                  
     Required Time:=    5758                  
      Launch Clock:-       0                  
         Data Path:-     532                  
             Slack:=    5226                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[1]/clk -       -       R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[1]/q   (u)     clk->q  F     unmapped_d_flop      3 26.1     0   463     463    (-,-) 
  RC_CG_INVERTER/z (u)     in_0->z R     unmapped_not         1  9.7     0    69     532    (-,-) 
  count_reg[1]/d   -       -       R     unmapped_d_flop      1    -     -     0     532    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

