Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Aug  6 16:35:23 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   642 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    63 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |    99 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             276 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             304 |          121 |
| Yes          | No                    | No                     |            2478 |          574 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2756 |          640 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                        | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                         |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                        | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                        | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                           | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                         |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                           | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                        | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__2_n_0                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                   | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                        | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                               | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                              | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                         | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                        | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                        | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__2_n_0                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                               | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                         | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                        | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                              | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                   | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                         | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                             | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                       | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                     | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                  | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                             | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/i_V_fu_1120                                                                                                               | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/SR[0]                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                  | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/i_V_fu_1120                                                                                                               | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/SR[0]                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                         | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                       | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                              |                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                     | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                             | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                             | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                              |                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                   | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/waddr                                                                                                     |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/ap_CS_fsm_state2                                                                                                          |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/ar_hs                                                                                                     |                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/ap_CS_fsm_state2                                                                                                          |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                            | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_1[0]                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                            | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_1[0]                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/ar_hs                                                                                                     |                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                   | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/waddr                                                                                                     |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                     | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                     | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                       | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                       | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                   | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                   | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/ar_hs                                                                                                     | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/ar_hs                                                                                                     | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/global_value_1_reg_3590                                                                                                   |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/full_n_reg_0[0]                                                                          | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/SR[0]                                                                                            |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/global_value_1_reg_3590                                                                                                   |                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/global_value_fu_1200                                                                                                      | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/SR[0]                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                  | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                  | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/global_value_fu_1200                                                                                                      | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/SR[0]                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                  | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                  | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/full_n_reg_0[0]                                                                          | design_1_i/multi_core_multi_ram_0/inst/control_s_axi_U/SR[0]                                                                                            |               31 |             32 |         1.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                    |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                    |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                    |                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                    |                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                            |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                             | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                            |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                             | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                      | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                      | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                   | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                   | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                   | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                           | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                          |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                          | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                       |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/ap_CS_fsm_state1                                                                                                          |                                                                                                                                                         |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                           | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                          |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/local_ram_EN_A                                                                                                            |                                                                                                                                                         |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                   | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/local_ram_EN_A                                                                                                            |                                                                                                                                                         |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/ap_CS_fsm_state1                                                                                                          |                                                                                                                                                         |               10 |             63 |         6.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                       |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                          | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                    |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/E[0]                                                                                              |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                    | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                     | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/E[0]                                                                                               |                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                               |                                                                                                                                                         |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                     | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                     |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                              |                                                                                                                                                         |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                    |                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                     |                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                    | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                             |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                 |                                                                                                                                                         |               11 |             66 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                       |                                                                                                                                                         |               19 |             66 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                            | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                             |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                            | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               10 |             66 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                              | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                       |                                                                                                                                                         |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                              | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                 |                                                                                                                                                         |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               17 |             68 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               46 |            108 |         2.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               43 |            108 |         2.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               37 |            126 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               32 |            126 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                               | design_1_i/multi_core_multi_ram_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               21 |            126 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                               | design_1_i/multi_core_multi_ram_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                   |               32 |            126 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |              100 |            281 |         2.81 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


