// Seed: 3477966699
module module_0;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6
);
  wire id_8;
  wire id_9;
  module_0();
endmodule
macromodule module_3;
  assign id_1 = 1'b0;
  wire id_2;
  id_4(
      .id_0(id_1),
      .id_1(id_2),
      .id_2(1),
      .id_3(),
      .id_4(""),
      .id_5(1'b0),
      .id_6(1'd0),
      .id_7(id_2),
      .id_8(),
      .id_9(id_3),
      .id_10(),
      .id_11(id_2),
      .id_12()
  ); module_0();
endmodule
