module numbers (
    //input clk,  // clock
    //input rst,  // reset
    input round[3],
    output out[5][7]

  ) {

  always {    
    case (round) {
      1:out= {b0001000,
              b0011000,
              b0001000,
              b0001000,
              b0011100};
          
      2:out= {b0011100,
              b0000100,
              b0011100,
              b0010000,
              b0011100};
        
      3:out= {b0011100,
              b0000100,
              b0011100,
              b0000100,
              b0011100};
        
      4:out= {b0010100,
              b0010100,
              b0011100,
              b0000100,
              b0000100};
        
      5:out= {b0011100,
              b0010000,
              b0011100,
              b0000100,
              b0011100};
          
      6:out= {b0010000,
              b0010000,
              b0011100,
              b0010100,
              b0011100};
        
    default: 
        out= {b0000000,
              b0000000,
              b0000000,
              b0000000,
              b0000000};
        
    }
  }
}
