Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 23 11:49:19 2023
| Host         : INSPIRON-7370 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ascon_top_timing_summary_routed.rpt -pb ascon_top_timing_summary_routed.pb -rpx ascon_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ascon_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   25          inf        0.000                      0                   25           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_3/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 1.025ns (14.462%)  route 6.062ns (85.538%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=9, routed)           6.062     7.087    trunc_inst/rst_IBUF
    SLICE_X112Y8         FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_4/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 1.025ns (15.067%)  route 5.777ns (84.933%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=9, routed)           5.777     6.802    trunc_inst/rst_IBUF
    SLICE_X112Y11        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_6/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.025ns (15.174%)  route 5.729ns (84.826%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=9, routed)           5.729     6.754    trunc_inst/rst_IBUF
    SLICE_X112Y27        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_7/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 1.025ns (15.174%)  route 5.729ns (84.826%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=9, routed)           5.729     6.754    trunc_inst/rst_IBUF
    SLICE_X112Y27        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 1.025ns (16.762%)  route 5.089ns (83.238%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=9, routed)           5.089     6.114    trunc_inst/rst_IBUF
    SLICE_X112Y19        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trunc_inst/ciphertext_reg[63]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.032ns  (logic 3.168ns (62.954%)  route 1.864ns (37.046%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDRE                         0.000     0.000 r  trunc_inst/ciphertext_reg[63]_lopt_replica_7/C
    SLICE_X112Y27        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trunc_inst/ciphertext_reg[63]_lopt_replica_7/Q
                         net (fo=1, routed)           1.864     2.382    lopt_6
    AB22                 OBUF (Prop_obuf_I_O)         2.650     5.032 r  ciphertext_OBUF[63]_inst/O
                         net (fo=0)                   0.000     5.032    ciphertext[63]
    AB22                                                              r  ciphertext[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trunc_inst/ciphertext_reg[63]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.988ns  (logic 3.135ns (62.852%)  route 1.853ns (37.148%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE                         0.000     0.000 r  trunc_inst/ciphertext_reg[63]_lopt_replica_3/C
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trunc_inst/ciphertext_reg[63]_lopt_replica_3/Q
                         net (fo=1, routed)           1.853     2.371    lopt_2
    AA13                 OBUF (Prop_obuf_I_O)         2.617     4.988 r  ciphertext_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.988    ciphertext[31]
    AA13                                                              r  ciphertext[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trunc_inst/ciphertext_reg[63]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 3.152ns (65.431%)  route 1.665ns (34.569%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDRE                         0.000     0.000 r  trunc_inst/ciphertext_reg[63]_lopt_replica_6/C
    SLICE_X112Y27        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trunc_inst/ciphertext_reg[63]_lopt_replica_6/Q
                         net (fo=1, routed)           1.665     2.183    lopt_5
    AA19                 OBUF (Prop_obuf_I_O)         2.634     4.817 r  ciphertext_OBUF[55]_inst/O
                         net (fo=0)                   0.000     4.817    ciphertext[55]
    AA19                                                              r  ciphertext[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trunc_inst/ciphertext_reg[63]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 3.136ns (65.314%)  route 1.665ns (34.686%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDRE                         0.000     0.000 r  trunc_inst/ciphertext_reg[63]_lopt_replica_5/C
    SLICE_X112Y19        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trunc_inst/ciphertext_reg[63]_lopt_replica_5/Q
                         net (fo=1, routed)           1.665     2.183    lopt_4
    U16                  OBUF (Prop_obuf_I_O)         2.618     4.801 r  ciphertext_OBUF[47]_inst/O
                         net (fo=0)                   0.000     4.801    ciphertext[47]
    U16                                                               r  ciphertext[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trunc_inst/ciphertext_reg[63]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.129ns (65.264%)  route 1.665ns (34.736%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y11        FDRE                         0.000     0.000 r  trunc_inst/ciphertext_reg[63]_lopt_replica_4/C
    SLICE_X112Y11        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trunc_inst/ciphertext_reg[63]_lopt_replica_4/Q
                         net (fo=1, routed)           1.665     2.183    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         2.611     4.794 r  ciphertext_OBUF[39]_inst/O
                         net (fo=0)                   0.000     4.794    ciphertext[39]
    V15                                                               r  ciphertext[39] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_2/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.253ns (34.046%)  route 0.490ns (65.954%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.490     0.743    trunc_inst/rst_IBUF
    SLICE_X0Y23          FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.253ns (28.079%)  route 0.648ns (71.921%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.648     0.901    trunc_inst/rst_IBUF
    SLICE_X0Y15          FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.164ns (15.283%)  route 0.909ns (84.717%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           0.909     1.073    trunc_inst/ciphertext_reg[63]_0
    SLICE_X112Y19        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            trunc_inst/ciphertext_reg[63]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.253ns (23.042%)  route 0.845ns (76.958%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.845     1.098    trunc_inst/rst_IBUF
    SLICE_X0Y8           FDRE                                         r  trunc_inst/ciphertext_reg[63]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.164ns (13.850%)  route 1.020ns (86.150%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.020     1.184    trunc_inst/ciphertext_reg[63]_0
    SLICE_X112Y27        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.164ns (13.369%)  route 1.063ns (86.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.063     1.227    trunc_inst/ciphertext_reg[63]_0
    SLICE_X112Y11        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.244ns  (logic 0.164ns (13.179%)  route 1.080ns (86.821%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.080     1.244    trunc_inst/ciphertext_reg[63]_0
    SLICE_X112Y27        FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.340ns  (logic 0.164ns (12.242%)  route 1.176ns (87.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.176     1.340    trunc_inst/ciphertext_reg[63]_0
    SLICE_X112Y8         FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.164ns (11.453%)  route 1.268ns (88.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.268     1.432    trunc_inst/ciphertext_reg[63]_0
    SLICE_X0Y23          FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trunc_inst/ciphertext_reg[63]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 0.164ns (10.399%)  route 1.413ns (89.601%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE                         0.000     0.000 r  final_inst/temp_state_reg[63]/C
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  final_inst/temp_state_reg[63]/Q
                         net (fo=8, routed)           1.413     1.577    trunc_inst/ciphertext_reg[63]_0
    SLICE_X0Y15          FDRE                                         r  trunc_inst/ciphertext_reg[63]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





