// Seed: 3187088228
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2
);
  parameter id_4 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd83,
    parameter id_2  = 32'd16,
    parameter id_5  = 32'd67,
    parameter id_6  = 32'd23
) (
    input wand id_0,
    output tri0 id_1
    , _id_11,
    input wand _id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wor _id_5,
    input wire _id_6,
    output supply0 id_7,
    input wand id_8,
    output uwire id_9
);
  logic id_12[-1  !==  id_6 : id_5];
  module_0 modCall_1 (
      id_8,
      id_0,
      id_4
  );
  logic [id_11 : id_2] id_13;
endmodule
