{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.13141",
   "Default View_TopLeft":"-173,-60",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1740 -y 400 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1740 -y 370 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_GPIO_TH1 -pg 1 -lvl 5 -x 1740 -y 870 -defaultsOSRD
preplace port port-id_GPIO_TH2 -pg 1 -lvl 5 -x 1740 -y 340 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1740 -y 430 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 950 -y 350 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1480 -y 190 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 170 -y 260 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 580 -y 600 -defaultsOSRD
preplace inst xlconstant_is_bpsk -pg 1 -lvl 3 -x 950 -y 140 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1480 -y 610 -defaultsOSRD
preplace inst Const_Config -pg 1 -lvl 1 -x 170 -y 670 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 1180J 370 N
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 1190J 380 1710
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 2 750 230 1150
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 3 1 1220 80n
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 3 1 1170 100n
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 NJ 400 N
preplace netloc AD9361_DATACLK_1 1 0 3 30J 120 N 120 730
preplace netloc AD9361_P0_D_1 1 0 3 NJ 70 N 70 740
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 130 N 130 710
preplace netloc Clock_Gen_clk1M024 1 1 1 380 250n
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 350 270n
preplace netloc Clock_Gen_rst_32M768 1 1 3 310 10 NJ 10 1310J
preplace netloc Const_Config_RX_BD_WINDOW 1 1 3 400 60 NJ 60 1230J
preplace netloc Const_Config_RX_PD_WINDOW 1 1 3 410 80 NJ 80 1200J
preplace netloc Const_Config_RX_SD_THRESHOLD 1 1 3 390 90 750J 70 1240J
preplace netloc DELAY_CNT_1 1 1 1 N 600
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 420 20 N 20 1320
preplace netloc FEEDBACK_SHIFT_1 1 1 3 320 30 NJ 30 1270J
preplace netloc GARDNER_SHIFT_1 1 1 3 330 40 NJ 40 1260J
preplace netloc PL_CLK_100MHz_1 1 0 1 20 40n
preplace netloc PSK_Mod_0_out_I 1 2 2 720 500 N
preplace netloc PSK_Mod_0_out_Q 1 2 2 740 520 N
preplace netloc RX_SD_WINDOW_1 1 1 3 360 50 NJ 50 1250J
preplace netloc Rx_BPSK 1 3 2 1320J 410 1680
preplace netloc Rx_I_1M 1 3 2 1310 420 1640
preplace netloc Rx_I_data 1 3 2 1280J 390 1650
preplace netloc Rx_NCO_cos 1 3 2 1320 800 1660
preplace netloc Rx_QPSK 1 3 2 1290J 810 1700
preplace netloc Rx_Q_1M 1 3 2 1310 830 1670
preplace netloc Rx_Q_data 1 3 2 1300J 820 1690
preplace netloc Tx_Tx_1bit 1 2 3 730J 870 NJ 870 N
preplace netloc Tx_out_bits 1 2 2 N 620 1260
preplace netloc Tx_out_vld 1 2 2 N 600 1160
preplace netloc clk_2M048_1 1 1 4 340 480 N 480 1150 840 1720
preplace netloc clk_32M768_1 1 1 3 370 200 NJ 200 1270J
preplace netloc clk_wiz_128M_clk_200M 1 1 2 N 190 720
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 440 210 N 210 1190
preplace netloc xlconstant_0_dout 1 3 1 1180 140n
preplace netloc xlconstant_MODE_CTRL_dout 1 1 3 430 220 N 220 1210
levelinfo -pg 1 0 170 580 950 1480 1740
pagesize -pg 1 -db -bbox -sgen -180 0 1920 890
"
}
0
