$date
	Thu May  4 17:02:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_module $end
$var wire 1 ! outValue $end
$var reg 8 " inNumber [7:0] $end
$scope module odd_checker1 $end
$var wire 8 # inNumber [7:0] $end
$var wire 1 ! outValue $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
1!
$end
#10
0!
b1 "
b1 #
#20
1!
b10 "
b10 #
#30
0!
b11 "
b11 #
#40
1!
b100 "
b100 #
#50
0!
b101 "
b101 #
#60
1!
b110 "
b110 #
#70
0!
b111 "
b111 #
#80
1!
b1000 "
b1000 #
#90
0!
b1001 "
b1001 #
#100
1!
b1010 "
b1010 #
#110
0!
b1011 "
b1011 #
#120
1!
b1100 "
b1100 #
#130
0!
b1101 "
b1101 #
#140
1!
b1110 "
b1110 #
#150
0!
b1111 "
b1111 #
#160
1!
b10000 "
b10000 #
#170
0!
b10001 "
b10001 #
#180
1!
b10010 "
b10010 #
#190
0!
b10011 "
b10011 #
#200
1!
b10100 "
b10100 #
#210
0!
b10101 "
b10101 #
#220
1!
b10110 "
b10110 #
#230
0!
b10111 "
b10111 #
#240
1!
b11000 "
b11000 #
#250
0!
b11001 "
b11001 #
#260
1!
b11010 "
b11010 #
#270
0!
b11011 "
b11011 #
#280
1!
b11100 "
b11100 #
#290
0!
b11101 "
b11101 #
#300
1!
b11110 "
b11110 #
#310
0!
b11111 "
b11111 #
#320
1!
b100000 "
b100000 #
#330
0!
b100001 "
b100001 #
#340
1!
b100010 "
b100010 #
#350
0!
b100011 "
b100011 #
#360
1!
b100100 "
b100100 #
#370
0!
b100101 "
b100101 #
#380
1!
b100110 "
b100110 #
#390
0!
b100111 "
b100111 #
#400
1!
b101000 "
b101000 #
#410
0!
b101001 "
b101001 #
#420
1!
b101010 "
b101010 #
#430
0!
b101011 "
b101011 #
#440
1!
b101100 "
b101100 #
#450
0!
b101101 "
b101101 #
#460
1!
b101110 "
b101110 #
#470
0!
b101111 "
b101111 #
#480
1!
b110000 "
b110000 #
#490
0!
b110001 "
b110001 #
#500
1!
b110010 "
b110010 #
