# vsim -sv_root /data/opt/radixs/radixs-2.8.12/shell/lib -sv_lib libttgldpiq -l questa_vsim.log test_dumpvcd -c -do "vsim.do" 
# Start time: 13:44:10 on Mar 11,2021
# //  Questa Sim-64
# //  Version 10.7d_1 linux_x86_64 May  8 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test(fast)
# Loading work.iterative_ACW(fast)
# Loading work.HWTask(fast)
# Loading work.TTGSHADOWPKG(fast)
# Loading work.iterative_ACW_v_unit(fast)
# Loading work.security_top_assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__196)
# Loading work.mux_8(fast)
# Loading work.mux_19(fast)
# Loading work.mux_32(fast)
# Loading work.reduce_or_16(fast)
# Loading work.mux_3(fast)
# Loading work.mux_2(fast)
# Loading work.mux_4(fast)
# Loading work.reduce_or_4(fast)
# Loading work.shadow_dp_memory(fast)
# Loading work.shadow_dp_memory_control(fast)
# Loading work.shadow_module_HWTask(fast)
# Loading work.mux_16(fast)
# Loading work.reduce_and_16(fast)
# Loading work.shadow_module_iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS(fast)
# Loading work.shadow_const(fast)
# Loading work.submodule_ram_clocked_writeport_control(fast)
# Loading work.or_16(fast)
# Loading work.submodule_ram_readport_control(fast)
# Loading work.or_1(fast)
# Loading work.ReadPort_4_1_15_0(fast)
# Loading work.security_top_assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__195)
# Loading work.security_top_assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__194)
# Loading work.security_top_assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__193)
# Loading work.security_top_assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__192)
# Loading work.security_top_assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__191)
# Loading work.security_top_assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__190)
# Loading work.security_top_assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__189)
# Loading work.security_top_assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__188)
# Loading work.security_top_assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__187)
# Loading work.security_top_assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__186)
# Loading work.security_top_assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__185)
# Loading work.security_top_assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__184)
# Loading work.security_top_assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__183)
# Loading work.security_top_assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__182)
# Loading work.security_top_assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__181)
# Loading work.security_top_assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__180)
# Loading work.security_top_assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__179)
# Loading work.security_top_assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__178)
# Loading work.security_top_assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__177)
# Loading work.security_top_assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__176)
# Loading work.security_top_assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__175)
# Loading work.security_top_assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__174)
# Loading work.security_top_assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__173)
# Loading work.security_top_assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__172)
# Loading work.security_top_assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__171)
# Loading work.security_top_assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__170)
# Loading work.security_top_assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__169)
# Loading work.security_top_assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__168)
# Loading work.security_top_assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__167)
# Loading work.security_top_assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__166)
# Loading work.security_top_assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__165)
# Loading work.security_top_assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__164)
# Loading work.security_top_assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__163)
# Loading work.security_top_assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__162)
# Loading work.security_top_assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__161)
# Loading work.security_top_assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__160)
# Loading work.security_top_assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__159)
# Loading work.security_top_assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__158)
# Loading work.security_top_assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__157)
# Loading work.security_top_assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__156)
# Loading work.security_top_assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__155)
# Loading work.security_top_assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__154)
# Loading work.security_top_assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__153)
# Loading work.security_top_assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__152)
# Loading work.security_top_assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__151)
# Loading work.security_top_assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__150)
# Loading work.security_top_assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__149)
# Loading work.security_top_assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__148)
# Loading work.security_top_assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__147)
# Loading work.security_top_assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__146)
# Loading work.security_top_assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__145)
# Loading work.security_top_assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__144)
# Loading work.security_top_assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__143)
# Loading work.security_top_assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__142)
# Loading work.security_top_assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__141)
# Loading work.security_top_assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__140)
# Loading work.security_top_assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__139)
# Loading work.security_top_assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__138)
# Loading work.security_top_assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__137)
# Loading work.security_top_assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__136)
# Loading work.security_top_assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__135)
# Loading work.security_top_assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__134)
# Loading work.security_top_assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__133)
# Loading work.security_top_assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__132)
# Loading work.security_top_assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__131)
# Loading work.security_top_assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__130)
# Loading work.security_top_assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__129)
# Loading work.security_top_assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__128)
# Loading work.security_top_assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__127)
# Loading work.security_top_assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__126)
# Loading work.security_top_assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__125)
# Loading work.security_top_assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__124)
# Loading work.security_top_assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__123)
# Loading work.security_top_assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__122)
# Loading work.security_top_assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__121)
# Loading work.security_top_assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__120)
# Loading work.security_top_assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__119)
# Loading work.security_top_assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__118)
# Loading work.security_top_assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__117)
# Loading work.security_top_assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__116)
# Loading work.security_top_assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__115)
# Loading work.security_top_assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__114)
# Loading work.security_top_assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__113)
# Loading work.security_top_assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__112)
# Loading work.security_top_assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__111)
# Loading work.security_top_assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__110)
# Loading work.security_top_assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__109)
# Loading work.security_top_assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__108)
# Loading work.security_top_assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__107)
# Loading work.security_top_assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__106)
# Loading work.security_top_assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__105)
# Loading work.security_top_assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__104)
# Loading work.security_top_assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__103)
# Loading work.security_top_assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__102)
# Loading work.security_top_assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__101)
# Loading work.security_top_assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__100)
# Loading work.security_top_assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__99)
# Loading work.security_top_assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__98)
# Loading work.security_top_assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__97)
# Loading work.security_top_assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__96)
# Loading work.security_top_assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__95)
# Loading work.security_top_assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__94)
# Loading work.security_top_assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__93)
# Loading work.security_top_assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__92)
# Loading work.security_top_assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__91)
# Loading work.security_top_assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__90)
# Loading work.security_top_assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__89)
# Loading work.security_top_assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__88)
# Loading work.security_top_assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__87)
# Loading work.security_top_assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__86)
# Loading work.security_top_assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__85)
# Loading work.security_top_assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__84)
# Loading work.security_top_assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__83)
# Loading work.security_top_assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__82)
# Loading work.security_top_assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__81)
# Loading work.security_top_assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__80)
# Loading work.security_top_assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__79)
# Loading work.security_top_assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__78)
# Loading work.security_top_assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__77)
# Loading work.security_top_assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__76)
# Loading work.security_top_assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__75)
# Loading work.security_top_assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__74)
# Loading work.security_top_assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__73)
# Loading work.security_top_assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__72)
# Loading work.security_top_assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__71)
# Loading work.security_top_assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__70)
# Loading work.security_top_assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__69)
# Loading work.security_top_assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__68)
# Loading work.security_top_assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__67)
# Loading work.security_top_assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__66)
# Loading work.security_top_assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__65)
# Loading work.security_top_assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__64)
# Loading work.security_top_assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__63)
# Loading work.security_top_assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__62)
# Loading work.security_top_assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__61)
# Loading work.security_top_assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__60)
# Loading work.security_top_assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__59)
# Loading work.security_top_assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__58)
# Loading work.security_top_assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__57)
# Loading work.security_top_assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__56)
# Loading work.security_top_assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__55)
# Loading work.security_top_assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__54)
# Loading work.security_top_assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__53)
# Loading work.security_top_assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__52)
# Loading work.security_top_assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__51)
# Loading work.security_top_assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__50)
# Loading work.security_top_assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__49)
# Loading work.security_top_assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__48)
# Loading work.security_top_assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__47)
# Loading work.security_top_assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__46)
# Loading work.security_top_assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__45)
# Loading work.security_top_assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__44)
# Loading work.security_top_assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__43)
# Loading work.security_top_assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__42)
# Loading work.security_top_assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__41)
# Loading work.security_top_assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__40)
# Loading work.security_top_assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__39)
# Loading work.security_top_assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__38)
# Loading work.security_top_assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__37)
# Loading work.security_top_assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__36)
# Loading work.security_top_assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__35)
# Loading work.security_top_assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__34)
# Loading work.security_top_assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__33)
# Loading work.security_top_assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__32)
# Loading work.security_top_assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__31)
# Loading work.security_top_assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__30)
# Loading work.security_top_assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__29)
# Loading work.security_top_assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__28)
# Loading work.security_top_assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__27)
# Loading work.security_top_assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__26)
# Loading work.security_top_assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__25)
# Loading work.security_top_assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__24)
# Loading work.security_top_assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__23)
# Loading work.security_top_assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__22)
# Loading work.security_top_assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__21)
# Loading work.security_top_assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__20)
# Loading work.security_top_assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__19)
# Loading work.security_top_assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__18)
# Loading work.security_top_assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__17)
# Loading work.security_top_assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__16)
# Loading work.security_top_assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__15)
# Loading work.security_top_assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__14)
# Loading work.security_top_assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__13)
# Loading work.security_top_assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__12)
# Loading work.security_top_assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__11)
# Loading work.security_top_assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__10)
# Loading work.security_top_assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__9)
# Loading work.security_top_assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__8)
# Loading work.security_top_assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__7)
# Loading work.security_top_assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__6)
# Loading work.security_top_assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__5)
# Loading work.security_top_assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__4)
# Loading work.security_top_assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__3)
# Loading work.security_top_assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__2)
# Loading work.security_top_assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN(fast)
# Loading work.shadow_module_security_iterative_ACW(fast__1)
# Loading work.security_top_assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK(fast)
# Loading work.shadow_module_security_iterative_ACW(fast)
# Loading work.radix_bind(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_0_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24578
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'shadow_data'. The port definition is at: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v(4200).
#    Time: 0 ps  Iteration: 0  Instance: /test/u0/sec_inst_assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK/shadow_dut/iterative_ACW_DEFAULT_RAM_AW_ILL_TRANS/read_port_1_read_control File: /data/cd/iterative_build/radixs.work/iACW_explore/shadow_file_8KRgZB.v Line: 24615
# Loading /data/opt/radixs/radixs-2.8.12/shell/lib/libttgldpiq.so
# do vsim.do
# [RADIX] Acquiring Radix-S runtime license ...
# [RADIX] Radix-S runtime license checked out successfully.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN>. Running until finish.
# [RADIX] Maximum security property error count not set for security property <assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK>. Running until finish.
# [ACW_tb] Round           1 of           4
# [RADIX] Security property assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] Security property assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK is tagging information flow from rule sources at time (0) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR failed at time 0 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN passes at time 0 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK passes at time 0 [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W failed at time 10 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID failed at time 20 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY failed at time 30 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire failed at time 30 - Occurred (1) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire failed at time 30 - Occurred (1) time(s) [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST passes at time 40 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS passes at time 50 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE passes at time 50 [test.u0]
# [ACW_tb] 	tb_HW_r_base_addr = b6056056
# [ACW_tb] 	tb_HW_w_base_addr = dd30426c
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [RADIX] -FAIL- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN failed at time 1190 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W failed at time 1200 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID failed at time 1200 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA failed at time 1210 - Occurred (2) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [RADIX] -FAIL- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire failed at time 1240 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST failed at time 1250 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY failed at time 1260 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire failed at time 1260 - Occurred (2) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire failed at time 1280 - Occurred (1) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# [ACW_tb] Round           2 of           4
# [RADIX] -PASS- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR passes at time 1650 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT passes at time 1660 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire passes at time 1660 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB passes at time 1660 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST passes at time 1660 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE passes at time 1660 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE passes at time 1660 [test.u0]
# [ACW_tb] 	tb_HW_r_base_addr = 76f0c9b2
# [ACW_tb] 	tb_HW_w_base_addr = 8d141020
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [RADIX] -FAIL- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR failed at time 2480 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID failed at time 2490 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W failed at time 2490 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire failed at time 2500 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA failed at time 2500 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST failed at time 2510 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire failed at time 2520 - Occurred (3) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY failed at time 2520 - Occurred (3) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [RADIX] -FAIL- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire failed at time 2540 - Occurred (2) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# [ACW_tb] Round           3 of           4
# [RADIX] -PASS- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR passes at time 2940 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT passes at time 2950 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire passes at time 2950 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB passes at time 2950 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST passes at time 2950 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE passes at time 2950 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE passes at time 2950 [test.u0]
# [ACW_tb] 	tb_HW_r_base_addr = 8065b007
# [ACW_tb] 	tb_HW_w_base_addr = 3d91ee1a
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [ACW_tb] 	into illegal read trans
# [RADIX] -FAIL- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR failed at time 3770 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID failed at time 3780 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W failed at time 3780 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire failed at time 3790 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA failed at time 3790 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST failed at time 3800 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire failed at time 3810 - Occurred (4) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY failed at time 3810 - Occurred (4) time(s) [test.u0]
# [ACW_tb] 	into illegal write trans
# [RADIX] -FAIL- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire failed at time 3830 - Occurred (3) time(s) [test.u0]
# [ACW_tb] 	into illegal write trans
# [ACW_tb] 	into illegal write trans
# [ACW_tb] 	into illegal write trans
# [ACW_tb] Round           4 of           4
# [RADIX] -PASS- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR passes at time 4260 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT passes at time 4270 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire passes at time 4270 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB passes at time 4270 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST passes at time 4270 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE passes at time 4270 [test.u0]
# [RADIX] -PASS- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE passes at time 4270 [test.u0]
# [ACW_tb] 	tb_HW_r_base_addr = 24431671
# [ACW_tb] 	tb_HW_w_base_addr = 55ce11ae
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [ACW_tb] 	into legal read trans
# [RADIX] -FAIL- Security property assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR failed at time 5410 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID failed at time 5420 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W failed at time 5420 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire failed at time 5430 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA failed at time 5430 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST failed at time 5440 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire failed at time 5450 - Occurred (5) time(s) [test.u0]
# [RADIX] -FAIL- Security property assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY failed at time 5450 - Occurred (5) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [RADIX] -FAIL- Security property assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire failed at time 5470 - Occurred (4) time(s) [test.u0]
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# [ACW_tb] 	into legal write trans
# ** Note: $finish    : ./iACW_testbench.sv(523)
#    Time: 5980 ns  Iteration: 1  Instance: /test
# [RADIX] Radix-S runtime license checked in.
# [RADIX] Total failures for security property <assertion_autogenerated_196_M_AXI_AWADDR_wire_to_w_start_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_195_M_AXI_AWADDR_wire_to_w_phase_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_194_M_AXI_AWADDR_wire_to_w_num_trans_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_193_M_AXI_AWADDR_wire_to_w_max_outs_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_192_M_AXI_AWADDR_wire_to_w_done_wire>: (4) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_191_M_AXI_AWADDR_wire_to_w_displ_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_190_M_AXI_AWADDR_wire_to_w_burst_len_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_189_M_AXI_AWADDR_wire_to_w_base_addr_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_188_M_AXI_AWADDR_wire_to_reset_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_187_M_AXI_AWADDR_wire_to_regXX_wren>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_186_M_AXI_AWADDR_wire_to_regXX_rden>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_185_M_AXI_AWADDR_wire_to_reg37_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_184_M_AXI_AWADDR_wire_to_reg36_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_183_M_AXI_AWADDR_wire_to_reg35_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_182_M_AXI_AWADDR_wire_to_reg34_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_181_M_AXI_AWADDR_wire_to_reg33_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_180_M_AXI_AWADDR_wire_to_reg32_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_179_M_AXI_AWADDR_wire_to_reg31_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_178_M_AXI_AWADDR_wire_to_reg30_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_177_M_AXI_AWADDR_wire_to_reg29_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_176_M_AXI_AWADDR_wire_to_reg28_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_174_M_AXI_AWADDR_wire_to_reg26_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_173_M_AXI_AWADDR_wire_to_reg25_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_172_M_AXI_AWADDR_wire_to_reg24_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_171_M_AXI_AWADDR_wire_to_reg23_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_170_M_AXI_AWADDR_wire_to_reg22_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_169_M_AXI_AWADDR_wire_to_reg21_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_168_M_AXI_AWADDR_wire_to_reg20_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_167_M_AXI_AWADDR_wire_to_reg19_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_175_M_AXI_AWADDR_wire_to_reg27_w_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_166_M_AXI_AWADDR_wire_to_reg18_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_165_M_AXI_AWADDR_wire_to_reg17_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_164_M_AXI_AWADDR_wire_to_reg16_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_163_M_AXI_AWADDR_wire_to_reg15_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_162_M_AXI_AWADDR_wire_to_reg14_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_161_M_AXI_AWADDR_wire_to_reg13_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_160_M_AXI_AWADDR_wire_to_reg12_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_159_M_AXI_AWADDR_wire_to_reg11_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_158_M_AXI_AWADDR_wire_to_reg10_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_157_M_AXI_AWADDR_wire_to_reg0_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_156_M_AXI_AWADDR_wire_to_reg09_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_155_M_AXI_AWADDR_wire_to_reg08_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_154_M_AXI_AWADDR_wire_to_reg07_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_153_M_AXI_AWADDR_wire_to_reg06_r_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_152_M_AXI_AWADDR_wire_to_reg03_r_anomaly>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_151_M_AXI_AWADDR_wire_to_reg01_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_150_M_AXI_AWADDR_wire_to_reg00_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_149_M_AXI_AWADDR_wire_to_r_start_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_147_M_AXI_AWADDR_wire_to_r_num_trans_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_146_M_AXI_AWADDR_wire_to_r_max_outs_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_145_M_AXI_AWADDR_wire_to_r_done_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_148_M_AXI_AWADDR_wire_to_r_phase_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_144_M_AXI_AWADDR_wire_to_r_displ_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_143_M_AXI_AWADDR_wire_to_r_burst_len_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_142_M_AXI_AWADDR_wire_to_r_base_addr_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_141_M_AXI_AWADDR_wire_to_o_data>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_140_M_AXI_AWADDR_wire_to_internal_data>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_139_M_AXI_AWADDR_wire_to_i_config>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_138_M_AXI_AWADDR_wire_to_data_val_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_137_M_AXI_AWADDR_wire_to_axi_wready>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_136_M_AXI_AWADDR_wire_to_axi_rvalid>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_135_M_AXI_AWADDR_wire_to_axi_rresp>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_134_M_AXI_AWADDR_wire_to_axi_rdata>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_133_M_AXI_AWADDR_wire_to_axi_bvalid>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_132_M_AXI_AWADDR_wire_to_axi_bresp>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_131_M_AXI_AWADDR_wire_to_axi_awready>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_130_M_AXI_AWADDR_wire_to_axi_awaddr>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_129_M_AXI_AWADDR_wire_to_axi_arready>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_128_M_AXI_AWADDR_wire_to_axi_araddr>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_127_M_AXI_AWADDR_wire_to_aw_en>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_126_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_125_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WSTRB>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_124_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_123_M_AXI_AWADDR_wire_to_S_AXI_CTRL_WDATA>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_122_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_121_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RRESP>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_120_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_119_M_AXI_AWADDR_wire_to_S_AXI_CTRL_RDATA>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_118_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_117_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BRESP>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_116_M_AXI_AWADDR_wire_to_S_AXI_CTRL_BREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_115_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_114_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_113_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWPROT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_112_M_AXI_AWADDR_wire_to_S_AXI_CTRL_AWADDR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_111_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_110_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_109_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARPROT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_108_M_AXI_AWADDR_wire_to_S_AXI_CTRL_ARADDR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_107_M_AXI_AWADDR_wire_to_R_STATE>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_106_M_AXI_AWADDR_wire_to_M_AXI_WVALID>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_105_M_AXI_AWADDR_wire_to_M_AXI_WUSER_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_104_M_AXI_AWADDR_wire_to_M_AXI_WUSER>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_103_M_AXI_AWADDR_wire_to_M_AXI_WSTRB_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_102_M_AXI_AWADDR_wire_to_M_AXI_WSTRB>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_101_M_AXI_AWADDR_wire_to_M_AXI_WREADY_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_100_M_AXI_AWADDR_wire_to_M_AXI_WREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_099_M_AXI_AWADDR_wire_to_M_AXI_WLAST>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_098_M_AXI_AWADDR_wire_to_M_AXI_WDATA_wire>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_097_M_AXI_AWADDR_wire_to_M_AXI_WDATA>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_096_M_AXI_AWADDR_wire_to_M_AXI_RVALID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_095_M_AXI_AWADDR_wire_to_M_AXI_RVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_094_M_AXI_AWADDR_wire_to_M_AXI_RUSER_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_093_M_AXI_AWADDR_wire_to_M_AXI_RUSER>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_092_M_AXI_AWADDR_wire_to_M_AXI_RRESP_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_091_M_AXI_AWADDR_wire_to_M_AXI_RRESP>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_090_M_AXI_AWADDR_wire_to_M_AXI_RREADY_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_089_M_AXI_AWADDR_wire_to_M_AXI_RREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_088_M_AXI_AWADDR_wire_to_M_AXI_RLAST_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_087_M_AXI_AWADDR_wire_to_M_AXI_RLAST>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_086_M_AXI_AWADDR_wire_to_M_AXI_RID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_085_M_AXI_AWADDR_wire_to_M_AXI_RID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_084_M_AXI_AWADDR_wire_to_M_AXI_RDATA_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_083_M_AXI_AWADDR_wire_to_M_AXI_RDATA>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_082_M_AXI_AWADDR_wire_to_M_AXI_BVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_081_M_AXI_AWADDR_wire_to_M_AXI_BUSER_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_080_M_AXI_AWADDR_wire_to_M_AXI_BUSER>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_079_M_AXI_AWADDR_wire_to_M_AXI_BRESP_wire>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_078_M_AXI_AWADDR_wire_to_M_AXI_BRESP>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_077_M_AXI_AWADDR_wire_to_M_AXI_BREADY_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_076_M_AXI_AWADDR_wire_to_M_AXI_BREADY>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_075_M_AXI_AWADDR_wire_to_M_AXI_BID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_074_M_AXI_AWADDR_wire_to_M_AXI_BID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_073_M_AXI_AWADDR_wire_to_M_AXI_AWVALID>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_072_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_071_M_AXI_AWADDR_wire_to_M_AXI_AWUSER_INT>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_070_M_AXI_AWADDR_wire_to_M_AXI_AWUSER>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_069_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_068_M_AXI_AWADDR_wire_to_M_AXI_AWSIZE>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_066_M_AXI_AWADDR_wire_to_M_AXI_AWQOS_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_065_M_AXI_AWADDR_wire_to_M_AXI_AWQOS>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_067_M_AXI_AWADDR_wire_to_M_AXI_AWREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_064_M_AXI_AWADDR_wire_to_M_AXI_AWPROT_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_063_M_AXI_AWADDR_wire_to_M_AXI_AWPROT>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_062_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_061_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK_INT>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_060_M_AXI_AWADDR_wire_to_M_AXI_AWLOCK>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_059_M_AXI_AWADDR_wire_to_M_AXI_AWLEN_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_058_M_AXI_AWADDR_wire_to_M_AXI_AWLEN>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_057_M_AXI_AWADDR_wire_to_M_AXI_AWID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_056_M_AXI_AWADDR_wire_to_M_AXI_AWID_INT>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_055_M_AXI_AWADDR_wire_to_M_AXI_AWID>: (1) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_054_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_053_M_AXI_AWADDR_wire_to_M_AXI_AWCACHE>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_052_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_051_M_AXI_AWADDR_wire_to_M_AXI_AWBURST_INT>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_050_M_AXI_AWADDR_wire_to_M_AXI_AWBURST>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_049_M_AXI_AWADDR_wire_to_M_AXI_AWADDR>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_048_M_AXI_AWADDR_wire_to_M_AXI_ARVALID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_047_M_AXI_AWADDR_wire_to_M_AXI_ARVALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_046_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_045_M_AXI_AWADDR_wire_to_M_AXI_ARUSER_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_044_M_AXI_AWADDR_wire_to_M_AXI_ARUSER>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_043_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_042_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_041_M_AXI_AWADDR_wire_to_M_AXI_ARSIZE>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_040_M_AXI_AWADDR_wire_to_M_AXI_ARREADY_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_039_M_AXI_AWADDR_wire_to_M_AXI_ARREADY>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_038_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_037_M_AXI_AWADDR_wire_to_M_AXI_ARQOS_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_036_M_AXI_AWADDR_wire_to_M_AXI_ARQOS>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_035_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_034_M_AXI_AWADDR_wire_to_M_AXI_ARPROT_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_033_M_AXI_AWADDR_wire_to_M_AXI_ARPROT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_032_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_031_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_030_M_AXI_AWADDR_wire_to_M_AXI_ARLOCK>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_029_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_028_M_AXI_AWADDR_wire_to_M_AXI_ARLEN_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_027_M_AXI_AWADDR_wire_to_M_AXI_ARLEN>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_026_M_AXI_AWADDR_wire_to_M_AXI_ARID_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_025_M_AXI_AWADDR_wire_to_M_AXI_ARID_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_024_M_AXI_AWADDR_wire_to_M_AXI_ARID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_023_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_022_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_021_M_AXI_AWADDR_wire_to_M_AXI_ARCACHE>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_020_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_019_M_AXI_AWADDR_wire_to_M_AXI_ARBURST_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_018_M_AXI_AWADDR_wire_to_M_AXI_ARBURST>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_017_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_wire>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_016_M_AXI_AWADDR_wire_to_M_AXI_ARADDR_INT>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_015_M_AXI_AWADDR_wire_to_M_AXI_ARADDR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_014_M_AXI_AWADDR_wire_to_INTR_LINE_W>: (5) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_013_M_AXI_AWADDR_wire_to_INTR_LINE_R>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_012_M_AXI_AWADDR_wire_to_AW_EN_RST>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_011_M_AXI_AWADDR_wire_to_AR_STATE>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_010_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_SRV_PTR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_009_M_AXI_AWADDR_wire_to_AR_ILL_TRANS_FIL_PTR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_008_M_AXI_AWADDR_wire_to_AR_ILLEGAL_REQ>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_007_M_AXI_AWADDR_wire_to_AR_HIGH_ADDR>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_006_M_AXI_AWADDR_wire_to_AR_EN_RST>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_005_M_AXI_AWADDR_wire_to_AR_CH_EN>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_004_M_AXI_AWADDR_wire_to_AR_CH_DIS>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_003_M_AXI_AWADDR_wire_to_AR_ADDR_VALID_FLAG>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_002_M_AXI_AWADDR_wire_to_AR_ADDR_VALID>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_001_M_AXI_AWADDR_wire_to_ARESETN>: (0) [test.u0]
# [RADIX] Total failures for security property <assertion_autogenerated_000_M_AXI_AWADDR_wire_to_ACLK>: (0) [test.u0]
# End time: 13:46:06 on Mar 11,2021, Elapsed time: 0:01:56
# Errors: 0, Warnings: 394
