module module_0 #(
    parameter id_1 = id_1
) (
    id_2,
    id_3,
    output [id_2 : id_3] id_4,
    input id_5,
    input [id_5 : id_2] id_6,
    input logic id_7,
    input id_8
);
  output logic id_9;
  assign id_2[id_8] = 1;
  id_10 id_11 (
      .id_5 (1),
      .id_8 (1'b0),
      .id_10(id_3)
  );
  id_12 id_13 (
      .id_10(1),
      .id_9 (id_1)
  );
endmodule
