/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[38] ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_1_8z = celloutsig_1_2z[1] ? celloutsig_1_4z : celloutsig_1_1z[4];
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_3z : in_data[43]);
  assign celloutsig_0_1z = ~(in_data[84] | celloutsig_0_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[2] | celloutsig_1_1z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z ^ celloutsig_1_8z);
  assign celloutsig_1_13z = { celloutsig_1_3z[2:1], celloutsig_1_3z } >= { celloutsig_1_2z[3:1], celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_1z[6:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } && in_data[184:168];
  assign celloutsig_1_5z = celloutsig_1_0z[2:0] && celloutsig_1_3z[2:0];
  assign celloutsig_1_7z = { celloutsig_1_0z[1:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } || { celloutsig_1_6z[15:4], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[10] & ~(in_data[17]);
  assign celloutsig_0_3z = in_data[44] & ~(celloutsig_0_1z);
  assign celloutsig_1_17z = celloutsig_1_9z & ~(celloutsig_1_8z);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_10z[1] & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_10z = celloutsig_0_0z ? { celloutsig_0_6z[1], celloutsig_0_4z, 1'h1, celloutsig_0_6z, celloutsig_0_8z } : in_data[11:5];
  assign celloutsig_1_10z = celloutsig_1_9z & celloutsig_1_8z;
  assign celloutsig_1_0z = in_data[138:135] << in_data[134:131];
  assign celloutsig_1_3z = { celloutsig_1_0z[3], celloutsig_1_0z } << celloutsig_1_1z[10:6];
  assign celloutsig_1_1z = in_data[112:102] >> { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_10z[2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z } <<< { in_data[87:85], celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_17z } ^ { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[161:158];
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_1z[3:0], celloutsig_1_2z, celloutsig_1_1z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
