# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1.srcs/sources_1/imports/new/addFull.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/new/addSubtract.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/new/addSubtractFull.vhd" \
"../../../../Lab_1.srcs/sim_1/imports/new/addSubtractFulltb.vhd" \

# Do not sort compile order
nosort
