Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 17 14:35:17 2019
| Host         : GrispenB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file matrix_wrapper_timing_summary_routed.rpt -pb matrix_wrapper_timing_summary_routed.pb -rpx matrix_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : matrix_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.707        0.000                      0                10806        0.027        0.000                      0                10806        9.020        0.000                       0                  5003  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.707        0.000                      0                10806        0.027        0.000                      0                10806        9.020        0.000                       0                  5003  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 0.580ns (4.683%)  route 11.804ns (95.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 23.319 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.988    16.177    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X23Y71         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.470    23.319    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y71         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[18]/C
                         clock pessimism              0.296    23.615    
                         clock uncertainty           -0.302    23.313    
    SLICE_X23Y71         FDRE (Setup_fdre_C_R)       -0.429    22.884    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[18]
  -------------------------------------------------------------------
                         required time                         22.884    
                         arrival time                         -16.177    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 0.580ns (4.736%)  route 11.665ns (95.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.849    16.038    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X24Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.471    23.320    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[18]/C
                         clock pessimism              0.296    23.616    
                         clock uncertainty           -0.302    23.314    
    SLICE_X24Y70         FDRE (Setup_fdre_C_R)       -0.524    22.790    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[18]
  -------------------------------------------------------------------
                         required time                         22.790    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 0.580ns (4.736%)  route 11.665ns (95.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.849    16.038    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X25Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.471    23.320    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[18]/C
                         clock pessimism              0.296    23.616    
                         clock uncertainty           -0.302    23.314    
    SLICE_X25Y70         FDRE (Setup_fdre_C_R)       -0.429    22.885    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[18]
  -------------------------------------------------------------------
                         required time                         22.885    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.114ns  (logic 0.580ns (4.788%)  route 11.534ns (95.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.718    15.907    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X22Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.471    23.320    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[16]/C
                         clock pessimism              0.296    23.616    
                         clock uncertainty           -0.302    23.314    
    SLICE_X22Y70         FDRE (Setup_fdre_C_R)       -0.429    22.885    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg18_reg[16]
  -------------------------------------------------------------------
                         required time                         22.885    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg31_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 0.580ns (4.790%)  route 11.530ns (95.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.713    15.903    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X23Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg31_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.471    23.320    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y70         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg31_reg[18]/C
                         clock pessimism              0.296    23.616    
                         clock uncertainty           -0.302    23.314    
    SLICE_X23Y70         FDRE (Setup_fdre_C_R)       -0.429    22.885    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg31_reg[18]
  -------------------------------------------------------------------
                         required time                         22.885    
                         arrival time                         -15.903    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.580ns (4.792%)  route 11.524ns (95.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 23.326 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.707    15.896    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X25Y63         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.477    23.326    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y63         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
                         clock pessimism              0.296    23.622    
                         clock uncertainty           -0.302    23.320    
    SLICE_X25Y63         FDRE (Setup_fdre_C_R)       -0.429    22.891    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[16]
  -------------------------------------------------------------------
                         required time                         22.891    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg29_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.091ns  (logic 0.580ns (4.797%)  route 11.511ns (95.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 23.319 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.694    15.883    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X25Y71         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg29_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.470    23.319    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y71         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg29_reg[18]/C
                         clock pessimism              0.296    23.615    
                         clock uncertainty           -0.302    23.313    
    SLICE_X25Y71         FDRE (Setup_fdre_C_R)       -0.429    22.884    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg29_reg[18]
  -------------------------------------------------------------------
                         required time                         22.884    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.956ns  (logic 0.580ns (4.851%)  route 11.376ns (95.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 23.326 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.560    15.749    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X24Y64         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.477    23.326    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y64         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.296    23.622    
                         clock uncertainty           -0.302    23.320    
    SLICE_X24Y64         FDRE (Setup_fdre_C_R)       -0.524    22.796    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         22.796    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 0.580ns (4.829%)  route 11.430ns (95.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 23.327 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.614    15.803    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X29Y67         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.478    23.327    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y67         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[17]/C
                         clock pessimism              0.296    23.623    
                         clock uncertainty           -0.302    23.321    
    SLICE_X29Y67         FDRE (Setup_fdre_C_R)       -0.429    22.892    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg27_reg[17]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 0.580ns (4.848%)  route 11.384ns (95.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 23.320 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.661     3.793    matrix_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y51         FDRE                                         r  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  matrix_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.816     5.065    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.189 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=2308, routed)       10.568    15.757    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/p_0_in
    SLICE_X23Y69         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        1.471    23.320    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y69         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[16]/C
                         clock pessimism              0.296    23.616    
                         clock uncertainty           -0.302    23.314    
    SLICE_X23Y69         FDRE (Setup_fdre_C_R)       -0.429    22.885    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg23_reg[16]
  -------------------------------------------------------------------
                         required time                         22.885    
                         arrival time                         -15.757    
  -------------------------------------------------------------------
                         slack                                  7.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.561     1.480    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[13]/Q
                         net (fo=2, routed)           0.225     1.846    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][23]_0[13]
    SLICE_X19Y40         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y40         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][13]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.072     1.819    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.556     1.475    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y54         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg41_reg[16]/Q
                         net (fo=2, routed)           0.225     1.841    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][23]_0[16]
    SLICE_X20Y53         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.827     1.865    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X20Y53         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][16]/C
                         clock pessimism             -0.123     1.742    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.060     1.802    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[41][16]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.187%)  route 0.238ns (62.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.557     1.476    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg6_reg[15]/Q
                         net (fo=2, routed)           0.238     1.856    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[6][23]_0[15]
    SLICE_X19Y50         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.829     1.867    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y50         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[6][15]/C
                         clock pessimism             -0.123     1.744    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.072     1.816    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.868%)  route 0.168ns (53.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.563     1.482    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y48         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=2, routed)           0.168     1.798    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][23]_0[9]
    SLICE_X20Y48         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.833     1.871    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X20Y48         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][9]/C
                         clock pessimism             -0.123     1.748    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.007     1.755    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg11_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[11][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.306%)  route 0.218ns (60.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.563     1.482    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y47         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg11_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg11_reg[15]/Q
                         net (fo=2, routed)           0.218     1.841    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[11][23]_0[15]
    SLICE_X18Y50         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.829     1.867    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X18Y50         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[11][15]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.047     1.796    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[11][15]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.390%)  route 0.257ns (64.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.560     1.479    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y39         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[15]/Q
                         net (fo=2, routed)           0.257     1.878    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][23]_0[15]
    SLICE_X19Y42         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y42         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][15]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.078     1.825    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][15]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg33_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[33][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.560     1.479    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg33_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg33_reg[13]/Q
                         net (fo=2, routed)           0.227     1.848    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[33][23]_0[13]
    SLICE_X19Y41         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[33][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y41         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[33][13]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.047     1.794    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[33][13]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.453%)  route 0.257ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.560     1.479    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y39         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg46_reg[13]/Q
                         net (fo=2, routed)           0.257     1.877    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][23]_0[13]
    SLICE_X19Y41         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y41         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][13]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.076     1.823    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[46][13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.184%)  route 0.228ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.560     1.479    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y39         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg40_reg[13]/Q
                         net (fo=2, routed)           0.228     1.849    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][23]_0[13]
    SLICE_X17Y40         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X17Y40         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][13]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.047     1.794    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[40][13]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg43_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[43][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.736%)  route 0.220ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.560     1.479    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y38         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg43_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/slv_reg43_reg[15]/Q
                         net (fo=2, routed)           0.220     1.828    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[43][23]_0[15]
    SLICE_X19Y42         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[43][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    matrix_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5003, routed)        0.832     1.870    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/clk_in
    SLICE_X19Y42         FDRE                                         r  matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[43][15]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.022     1.769    matrix_i/matrix_0/U0/matrix_v1_0_S00_AXI_inst/LedMatrix/LEDS_reg[43][15]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { matrix_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  matrix_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y33     matrix_i/HC_SR04_0/U0/centimeter_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y51     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y51     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y51    matrix_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y51     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y51     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y51    matrix_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     matrix_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



