{"Source Block": ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@73:83@HdlIdDef", "  // internal registers\n\n  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n\n"], "Clone Blocks": [["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@76:86", "  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n\n  // internal signals\n\n  wire    [31:0]  rcfg_readdata_s;\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@74:84", "\n  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n\n  // internal signals\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@77:87", "  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n\n  // internal signals\n\n  wire    [31:0]  rcfg_readdata_s;\n  wire            rcfg_waitrequest_s;\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@71:81", "  input           rcfg_out_waitrequest_1);\n\n  // internal registers\n\n  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@75:85", "  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n\n  // internal signals\n\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@70:80", "  input   [31:0]  rcfg_out_readdata_1,\n  input           rcfg_out_waitrequest_1);\n\n  // internal registers\n\n  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n"], ["hdl/library/intel/avl_adxcfg/avl_adxcfg.v@72:82", "\n  // internal registers\n\n  reg     [ 1:0]  rcfg_select = 'd0;\n  reg             rcfg_read_int = 'd0;\n  reg             rcfg_write_int = 'd0;\n  reg     [ 9:0]  rcfg_address_int = 'd0;\n  reg     [31:0]  rcfg_writedata_int = 'd0;\n  reg     [31:0]  rcfg_readdata_int = 'd0;\n  reg             rcfg_waitrequest_int_0 = 'd1;\n  reg             rcfg_waitrequest_int_1 = 'd1;\n"]], "Diff Content": {"Delete": [[78, "  reg     [ 9:0]  rcfg_address_int = 'd0;\n"]], "Add": [[78, "  reg     [ADDRESS_WIDTH-1:0]  rcfg_address_int = 'd0;\n"]]}}