
*** Running vivado
    with args -log TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17304 
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 297.383 ; gain = 90.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:24]
INFO: [Synth 8-638] synthesizing module 'PS2_Controller' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/PS2_Controller.v:9]
	Parameter INITIALIZE_MOUSE bound to: 0 - type: integer 
	Parameter PS2_STATE_0_IDLE bound to: 3'b000 
	Parameter PS2_STATE_1_DATA_IN bound to: 3'b001 
	Parameter PS2_STATE_2_COMMAND_OUT bound to: 3'b010 
	Parameter PS2_STATE_3_END_TRANSFER bound to: 3'b011 
	Parameter PS2_STATE_4_END_DELAYED bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'Altera_UP_PS2_Data_In' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/Altera_UP_PS2_Data_In.v:10]
	Parameter PS2_STATE_0_IDLE bound to: 3'b000 
	Parameter PS2_STATE_1_WAIT_FOR_DATA bound to: 3'b001 
	Parameter PS2_STATE_2_DATA_IN bound to: 3'b010 
	Parameter PS2_STATE_3_PARITY_IN bound to: 3'b011 
	Parameter PS2_STATE_4_STOP_IN bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'Altera_UP_PS2_Data_In' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/Altera_UP_PS2_Data_In.v:10]
INFO: [Synth 8-638] synthesizing module 'Altera_UP_PS2_Command_Out' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/Altera_UP_PS2_Command_Out.v:10]
	Parameter CLOCK_CYCLES_FOR_101US bound to: 5050 - type: integer 
	Parameter NUMBER_OF_BITS_FOR_101US bound to: 13 - type: integer 
	Parameter COUNTER_INCREMENT_FOR_101US bound to: 13'b0000000000001 
	Parameter CLOCK_CYCLES_FOR_15MS bound to: 750000 - type: integer 
	Parameter NUMBER_OF_BITS_FOR_15MS bound to: 20 - type: integer 
	Parameter COUNTER_INCREMENT_FOR_15MS bound to: 20'b00000000000000000001 
	Parameter CLOCK_CYCLES_FOR_2MS bound to: 100000 - type: integer 
	Parameter NUMBER_OF_BITS_FOR_2MS bound to: 17 - type: integer 
	Parameter COUNTER_INCREMENT_FOR_2MS bound to: 17'b00000000000000001 
	Parameter PS2_STATE_0_IDLE bound to: 3'b000 
	Parameter PS2_STATE_1_INITIATE_COMMUNICATION bound to: 3'b001 
	Parameter PS2_STATE_2_WAIT_FOR_CLOCK bound to: 3'b010 
	Parameter PS2_STATE_3_TRANSMIT_DATA bound to: 3'b011 
	Parameter PS2_STATE_4_TRANSMIT_STOP_BIT bound to: 3'b100 
	Parameter PS2_STATE_5_RECEIVE_ACK_BIT bound to: 3'b101 
	Parameter PS2_STATE_6_COMMAND_WAS_SENT bound to: 3'b110 
	Parameter PS2_STATE_7_TRANSMISSION_ERROR bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/Altera_UP_PS2_Command_Out.v:125]
INFO: [Synth 8-256] done synthesizing module 'Altera_UP_PS2_Command_Out' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/Altera_UP_PS2_Command_Out.v:10]
INFO: [Synth 8-256] done synthesizing module 'PS2_Controller' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/Tetris/PS2_Controller.v:9]
INFO: [Synth 8-256] done synthesizing module 'PS2' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:24]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:24]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:67]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:67]
INFO: [Synth 8-256] done synthesizing module 'CORE' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:24]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (20#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-689] width (450) of port connection 'New_brick_tab' does not match port width (9) of module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:72]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (21#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:97]
INFO: [Synth 8-256] done synthesizing module 'TOP' (22#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[449]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[448]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[447]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[446]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[445]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[444]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[443]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[442]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[441]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[440]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[439]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[438]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[437]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[436]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[435]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[434]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[433]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[432]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[431]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[430]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[429]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[428]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[427]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[426]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[425]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[424]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[423]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[422]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[421]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[420]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[419]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[418]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[417]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[416]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[415]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[414]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[413]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[412]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[411]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[410]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[409]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[408]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[407]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[406]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[405]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[404]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[403]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[402]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[401]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[400]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[399]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[398]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[397]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[396]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[395]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[394]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[393]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[392]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[391]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[390]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[389]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[388]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[387]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[386]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[385]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[384]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[383]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[382]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[381]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[380]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[379]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[378]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[377]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[376]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[375]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[374]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[373]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[372]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[371]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[370]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[369]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[368]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[367]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[366]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[365]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[364]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[363]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[362]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[361]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[360]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[359]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[358]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[357]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[356]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[355]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[354]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[353]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 351.234 ; gain = 144.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 351.234 ; gain = 144.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/constrs_1/tetris_constraints.xdc]
Finished Parsing XDC File [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/constrs_1/tetris_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/constrs_1/tetris_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 642.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_clk_wiz/inst. (constraint file  C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for my_clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_ps2_receiver_reg' in module 'Altera_UP_PS2_Data_In'
INFO: [Synth 8-5544] ROM "received_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_ps2_receiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_ps2_receiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_ps2_receiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_ps2_receiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_ps2_transmitter_reg' in module 'Altera_UP_PS2_Command_Out'
INFO: [Synth 8-5544] ROM "ps2_command" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PS2_CLK1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns_ps2_transmitter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns_ps2_transmitter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ns_ps2_transmitter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns_ps2_transmitter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns_ps2_transmitter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ns_ps2_transmitter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_ps2_transceiver_reg' in module 'PS2_Controller'
INFO: [Synth 8-5544] ROM "ns_ps2_transceiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_ps2_transceiver" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Left_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        PS2_STATE_0_IDLE |                              000 |                              000
PS2_STATE_1_WAIT_FOR_DATA |                              001 |                              001
     PS2_STATE_2_DATA_IN |                              010 |                              010
   PS2_STATE_3_PARITY_IN |                              011 |                              011
     PS2_STATE_4_STOP_IN |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_ps2_receiver_reg' using encoding 'sequential' in module 'Altera_UP_PS2_Data_In'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        PS2_STATE_0_IDLE |                              000 |                              000
PS2_STATE_1_INITIATE_COMMUNICATION |                              001 |                              001
PS2_STATE_2_WAIT_FOR_CLOCK |                              010 |                              010
PS2_STATE_3_TRANSMIT_DATA |                              011 |                              011
PS2_STATE_4_TRANSMIT_STOP_BIT |                              101 |                              100
PS2_STATE_5_RECEIVE_ACK_BIT |                              110 |                              101
PS2_STATE_6_COMMAND_WAS_SENT |                              111 |                              110
PS2_STATE_7_TRANSMISSION_ERROR |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_ps2_transmitter_reg' using encoding 'sequential' in module 'Altera_UP_PS2_Command_Out'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        PS2_STATE_0_IDLE |                            00001 |                              000
 PS2_STATE_2_COMMAND_OUT |                            00010 |                              010
PS2_STATE_3_END_TRANSFER |                            00100 |                              011
 PS2_STATE_4_END_DELAYED |                            01000 |                              100
     PS2_STATE_1_DATA_IN |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_ps2_transceiver_reg' using encoding 'one-hot' in module 'PS2_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'brick_tab_nxt_reg' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'Old_brick_tab_nxt_reg' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'g_reg' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	              450 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input    450 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 857   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_wiz_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Altera_UP_PS2_Data_In 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Altera_UP_PS2_Command_Out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module PS2_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PS2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Left_Right 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module New_Brick 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    450 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 852   
Module Logic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    450 Bit        Muxes := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 11    
Module draw_background 
Detailed RTL Component Info : 
+---Registers : 
	              450 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
Module draw_new_brick 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module VGA 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "my_clk_divider_2Hz/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_Left_Right/Left_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'my_draw_background/hcount_out_reg' and it is trimmed from '11' to '9' bits. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'my_draw_background/vcount_out_reg' and it is trimmed from '11' to '9' bits. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:52]
INFO: [Synth 8-5546] ROM "my_draw_background/b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_draw_background/g" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_clk_divider_2Hz/clk_div" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 642.758 ; gain = 435.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/g_reg[0]' (LDC) to 'my_VGA/my_draw_background/g_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/g_reg[1]' (LDC) to 'my_VGA/my_draw_background/g_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/g_reg[2]' (LDC) to 'my_VGA/my_draw_background/g_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/b_reg[0]' (LDCP) to 'my_VGA/my_draw_background/b_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/b_reg[1]' (LDCP) to 'my_VGA/my_draw_background/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/b_reg[2]' (LDCP) to 'my_VGA/my_draw_background/b_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/r_reg[0]' (LDC) to 'my_VGA/my_draw_background/r_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/r_reg[1]' (LDC) to 'my_VGA/my_draw_background/r_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/r_reg[2]' (LDC) to 'my_VGA/my_draw_background/r_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[4]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[5]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[6]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[0]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[1]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[2]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[8]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[9]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_VGA/my_draw_background/rgb_out_reg[10]' (FD) to 'my_VGA/my_draw_background/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[4]' (FDR) to 'my_VGA/nolabel_line71/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[5]' (FDR) to 'my_VGA/nolabel_line71/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[0]' (FDS) to 'my_VGA/nolabel_line71/rgb_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[1]' (FDR) to 'my_VGA/nolabel_line71/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[8]' (FDS) to 'my_VGA/nolabel_line71/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/rgb_out_reg[9]' (FDS) to 'my_VGA/nolabel_line71/rgb_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[8] )
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[7]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[6]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[5]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[4]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[3]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[2]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[1]' (FDRE) to 'my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0] )
INFO: [Synth 8-3886] merging instance 'my_VGA/Green_reg[0]' (FD) to 'my_VGA/Green_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/Green_reg[1]' (FD) to 'my_VGA/Green_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/Blue_reg[0]' (FD) to 'my_VGA/Blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/Blue_reg[1]' (FD) to 'my_VGA/Blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/Red_reg[0]' (FD) to 'my_VGA/Red_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/Red_reg[1]' (FD) to 'my_VGA/Red_reg[2]'
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Command_Out/ps2_command_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/idle_counter_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_pressed_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/data_shift_reg_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/my_PS2_Controller/PS2_Data_In/received_data_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (my_PS2/Key_code_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[449]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[448]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[447]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[446]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[445]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[444]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[443]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[442]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[441]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[440]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[439]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[438]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[437]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[436]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[435]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[434]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[433]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[432]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[431]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[430]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[429]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[428]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[427]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[426]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[425]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[424]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[423]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[422]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[421]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[420]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[419]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[418]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[417]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[416]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[415]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[414]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[413]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[412]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[411]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[410]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[409]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[408]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[407]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[406]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[405]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[404]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[403]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[402]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[401]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[400]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[399]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[398]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[397]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[396]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[395]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[394]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[393]) is unused and will be removed from module New_Brick.
WARNING: [Synth 8-3332] Sequential element (brick_tab_nxt_reg[392]) is unused and will be removed from module New_Brick.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[9]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[10]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[11]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[12]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[15]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[16]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[17]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[18]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[20]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[21]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[22]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[23]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[24]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[6]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[5]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[4]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[3]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[2]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[1]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[0] )
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[25]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[0]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[26]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[27]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[28]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[31]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[34]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[37]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[40]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[43]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[45]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[46]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[47]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[48]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[49] )
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[6]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[5]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[4]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[3]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[2]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del_reg[1]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_VGA/nolabel_line71/New_brick_tab_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[6]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[5]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[4]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[3]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[2]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[1]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_VGA/nolabel_line71/New_brick_tab_del2_reg[0]' (FD) to 'my_VGA/nolabel_line71/New_brick_tab_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[50]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[49]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[52]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[53]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[68]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[70]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[71]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[72]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[73]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[74]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_VGA/nolabel_line71/New_brick_tab_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[95]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[99]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[74]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[99]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[96]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[99]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[97]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[99]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[98]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[99]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[99] )
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[120]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[124]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[99]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[124]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[121]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[124]'
INFO: [Synth 8-3886] merging instance 'my_CORE/my_New_Brick/brick_tab_reg[122]' (FD) to 'my_CORE/my_New_Brick/brick_tab_reg[124]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[299] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_CORE/my_New_Brick /\brick_tab_reg[449] )
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[413]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[413]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[412]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[412]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[415]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[415]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[414]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[414]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[411]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[411]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[410]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[410]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[409]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[409]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[408]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[408]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[407]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[407]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[406]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[406]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[405]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[405]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[404]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[404]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[403]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[403]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[402]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[402]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[401]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[401]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[400]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[400]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[399]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[399]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[398]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[398]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[397]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[397]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[396]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[396]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[393]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[393]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[392]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[392]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[395]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[395]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[394]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[394]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[391]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[391]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[390]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[390]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[389]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[389]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[388]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[388]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[387]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[387]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[386]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[386]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[385]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[385]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[384]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[384]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[439]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[439]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[438]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[438]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[437]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[437]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[436]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[436]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[433]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[433]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[432]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[432]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[435]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[435]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[434]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[434]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[447]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[447]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[446]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[446]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[445]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[445]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[444]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[444]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[441]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[441]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[440]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[440]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[443]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[443]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[442]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[442]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[423]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[423]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[422]  is always disabled
WARNING: [Synth 8-264] enable of latch \my_CORE/my_Memory/Old_brick_tab_nxt_reg[422]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 642.758 ; gain = 435.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 642.758 ; gain = 435.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP         | my_VGA/hsync_out_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TOP         | my_VGA/vsync_out_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    20|
|5     |LUT1       |    82|
|6     |LUT2       |    41|
|7     |LUT3       |    21|
|8     |LUT4       |    28|
|9     |LUT5       |    35|
|10    |LUT6       |    53|
|11    |MMCME2_ADV |     1|
|12    |SRL16E     |     2|
|13    |FDRE       |   176|
|14    |FDSE       |     3|
|15    |LDC        |     2|
|16    |LDCP       |     1|
|17    |IBUF       |     1|
|18    |IOBUF      |     2|
|19    |OBUF       |    14|
|20    |OBUFT      |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |   490|
|2     |  my_clk_wiz           |clk_wiz_0                   |    23|
|3     |    inst               |clk_wiz_0_clk_wiz           |    23|
|4     |  my_CORE              |CORE                        |    17|
|5     |    my_New_Brick       |New_Brick                   |    17|
|6     |  my_PS2               |PS2                         |   213|
|7     |    my_PS2_Controller  |PS2_Controller              |   211|
|8     |      PS2_Command_Out  |Altera_UP_PS2_Command_Out   |   176|
|9     |      PS2_Data_In      |Altera_UP_PS2_Data_In       |    24|
|10    |  my_VGA               |VGA                         |   133|
|11    |    my_draw_background |draw_background             |    20|
|12    |    my_vga_timing      |vga_timing                  |    93|
|13    |    nolabel_line71     |draw_new_brick              |    12|
|14    |  my_clk_divider_2Hz   |clk_divider__parameterized0 |    85|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8621 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 642.758 ; gain = 140.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 642.758 ; gain = 435.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 326 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 642.758 ; gain = 431.723
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 642.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 02 16:37:45 2017...
