C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_comp.srs  -top  UART_INT1  -hdllog  D:\libero_tests\UART_INT\synthesis\synlog\UART_INT1_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I D:\libero_tests\UART_INT\synthesis\  -I C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  D:\libero_tests\UART_INT\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CCC_0\UART_INT1_sb_CCC_0_FCCC.v -lib work D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS.v -lib work D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v -lib work D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v -lib COREAPB3_LIB D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1_sb\UART_INT1_sb.v -lib work D:\libero_tests\UART_INT\component\work\UART_INT1\UART_INT1.v  -jobname  "compiler" 
relcom:C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\UART_INT1_comp.srs -top UART_INT1 -hdllog ..\synlog\UART_INT1_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib -sysv -devicelib C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\work\UART_INT1_sb\CCC_0\UART_INT1_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v -lib work ..\..\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS.v -lib work ..\..\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v -lib work ..\..\component\work\UART_INT1_sb\UART_INT1_sb.v -lib work ..\..\component\work\UART_INT1\UART_INT1.v -jobname "compiler"
rc:0 success:1 runtime:4
file:..\synwork\uart_int1_comp.srs|io:o|time:1724414390|size:97866|exec:0|csum:
file:..\synlog\uart_int1_compiler.srr|io:o|time:1724414390|size:63449|exec:0|csum:
file:c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\component\work\uart_int1_sb\ccc_0\uart_int1_sb_ccc_0_fccc.v|io:i|time:1724320294|size:1726|exec:0|csum:54D781C54B06253C719080B16CFAA78F
file:..\..\component\actel\sgcore\osc\2.0.101\osc_comps.v|io:i|time:1720505688|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v|io:i|time:1724320295|size:796|exec:0|csum:60F38680BFC43083E42E3C07D80B6410
file:..\..\component\work\uart_int1_sb_mss\uart_int1_sb_mss_syn.v|io:i|time:1724320292|size:44525|exec:0|csum:6E2D3F7725294D0DC17EBBD81E26EFC7
file:..\..\component\work\uart_int1_sb_mss\uart_int1_sb_mss.v|io:i|time:1724320292|size:40898|exec:0|csum:570AED2C3613DC507F71643FDE735DCA
file:..\..\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v|io:i|time:1724043182|size:27986|exec:0|csum:A45E4C2A0E162BB3FC4B161912D00406
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1723789588|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1723789588|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\clock_gen.v|io:i|time:1724320294|size:12935|exec:0|csum:275BF4308363024D6F3A1999710A0AE9
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v|io:i|time:1724320294|size:7310|exec:0|csum:3479CA50221FCEA293B8E99B15A612E7
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\rx_async.v|io:i|time:1724320294|size:15317|exec:0|csum:6894D7F81C6243F2B9F9EFD74557647B
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\tx_async.v|io:i|time:1724320294|size:8541|exec:0|csum:ABE8531619C6792AD2DF5633F64DF7C5
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v|io:i|time:1724320294|size:12137|exec:0|csum:CD397105F740029148A87F1AFE0243AD
file:..\..\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuartapb.v|io:i|time:1724320294|size:13541|exec:0|csum:DA1870CCDE883A2CC1B5220136C3ED5D
file:..\..\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v|io:i|time:1723800459|size:5708|exec:0|csum:D288D7D1242B30FEE03C7EDF70D65101
file:..\..\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v|io:i|time:1723800459|size:4465|exec:0|csum:AE01A911A21F942637BED0B019F5F01F
file:..\..\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v|io:i|time:1723800459|size:29701|exec:0|csum:612B3DA4089C69847005DEB36F3F1EA0
file:..\..\component\work\uart_int1_sb\uart_int1_sb.v|io:i|time:1724320295|size:32871|exec:0|csum:33139EE7C71A90D033CCDF2FC2B35E5C
file:..\..\component\work\uart_int1\uart_int1.v|io:i|time:1724414369|size:2713|exec:0|csum:9F513A8B0C8F1ADCF5C33C445F3E6819
file:c:\microchip\libero_soc_v2024.1\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
