
INZYNIERKA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000687c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08006a0c  08006a0c  00016a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b18  08006b18  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08006b18  08006b18  00016b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b20  08006b20  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b20  08006b20  00016b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b24  08006b24  00016b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08006b28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  20000098  08006bc0  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000064c  08006bc0  0002064c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013f49  00000000  00000000  0002010b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003192  00000000  00000000  00034054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001068  00000000  00000000  000371e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c8e  00000000  00000000  00038250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002895c  00000000  00000000  00038ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016cd3  00000000  00000000  0006183a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1d31  00000000  00000000  0007850d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000046e4  00000000  00000000  0016a240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0016e924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069f4 	.word	0x080069f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	080069f4 	.word	0x080069f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <lcd_write_nibble>:

static GPIO_PinState previous_state = GPIO_PIN_RESET;
static bool previous_state_telephone = true;

static void lcd_write_nibble(uint8_t nibble, uint8_t rs)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af02      	add	r7, sp, #8
 8000582:	4603      	mov	r3, r0
 8000584:	460a      	mov	r2, r1
 8000586:	71fb      	strb	r3, [r7, #7]
 8000588:	4613      	mov	r3, r2
 800058a:	71bb      	strb	r3, [r7, #6]
	uint8_t data = nibble << D4_BIT;
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	011b      	lsls	r3, r3, #4
 8000590:	b2db      	uxtb	r3, r3
 8000592:	73fb      	strb	r3, [r7, #15]
	data |= rs << RS_BIT;
 8000594:	7bfa      	ldrb	r2, [r7, #15]
 8000596:	79bb      	ldrb	r3, [r7, #6]
 8000598:	4313      	orrs	r3, r2
 800059a:	b2db      	uxtb	r3, r3
 800059c:	73fb      	strb	r3, [r7, #15]
	data |= backlight_state << BL_BIT;
 800059e:	4b16      	ldr	r3, [pc, #88]	; (80005f8 <lcd_write_nibble+0x7c>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	00db      	lsls	r3, r3, #3
 80005a4:	b25a      	sxtb	r2, r3
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
 80005a8:	b25b      	sxtb	r3, r3
 80005aa:	4313      	orrs	r3, r2
 80005ac:	b25b      	sxtb	r3, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	73fb      	strb	r3, [r7, #15]
	data |= 1 << EN_BIT;
 80005b2:	7bfb      	ldrb	r3, [r7, #15]
 80005b4:	f043 0304 	orr.w	r3, r3, #4
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, TIMEOUT);
 80005bc:	f107 020f 	add.w	r2, r7, #15
 80005c0:	2364      	movs	r3, #100	; 0x64
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2301      	movs	r3, #1
 80005c6:	214e      	movs	r1, #78	; 0x4e
 80005c8:	480c      	ldr	r0, [pc, #48]	; (80005fc <lcd_write_nibble+0x80>)
 80005ca:	f001 ffb1 	bl	8002530 <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 80005ce:	2001      	movs	r0, #1
 80005d0:	f001 fb6c 	bl	8001cac <HAL_Delay>
	data &= ~(1 << EN_BIT);
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
 80005d6:	f023 0304 	bic.w	r3, r3, #4
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, TIMEOUT);
 80005de:	f107 020f 	add.w	r2, r7, #15
 80005e2:	2364      	movs	r3, #100	; 0x64
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2301      	movs	r3, #1
 80005e8:	214e      	movs	r1, #78	; 0x4e
 80005ea:	4804      	ldr	r0, [pc, #16]	; (80005fc <lcd_write_nibble+0x80>)
 80005ec:	f001 ffa0 	bl	8002530 <HAL_I2C_Master_Transmit>
}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20000000 	.word	0x20000000
 80005fc:	200000b8 	.word	0x200000b8

08000600 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = cmd >> 4;
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = cmd & 0x0F;
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	f003 030f 	and.w	r3, r3, #15
 8000616:	73bb      	strb	r3, [r7, #14]
	lcd_write_nibble(upper_nibble, 0);
 8000618:	7bfb      	ldrb	r3, [r7, #15]
 800061a:	2100      	movs	r1, #0
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff ffad 	bl	800057c <lcd_write_nibble>
	lcd_write_nibble(lower_nibble, 0);
 8000622:	7bbb      	ldrb	r3, [r7, #14]
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffa8 	bl	800057c <lcd_write_nibble>
	if(cmd == 0x01 || cmd == 0x02)
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	2b01      	cmp	r3, #1
 8000630:	d002      	beq.n	8000638 <lcd_send_cmd+0x38>
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b02      	cmp	r3, #2
 8000636:	d102      	bne.n	800063e <lcd_send_cmd+0x3e>
	{
		HAL_Delay(2);
 8000638:	2002      	movs	r0, #2
 800063a:	f001 fb37 	bl	8001cac <HAL_Delay>
	}
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b084      	sub	sp, #16
 800064a:	af00      	add	r7, sp, #0
 800064c:	4603      	mov	r3, r0
 800064e:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = data >> 4;
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	091b      	lsrs	r3, r3, #4
 8000654:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = data & 0x0F;
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f003 030f 	and.w	r3, r3, #15
 800065c:	73bb      	strb	r3, [r7, #14]
	lcd_write_nibble(upper_nibble, 1);
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	2101      	movs	r1, #1
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff ff8a 	bl	800057c <lcd_write_nibble>
	lcd_write_nibble(lower_nibble, 1);
 8000668:	7bbb      	ldrb	r3, [r7, #14]
 800066a:	2101      	movs	r1, #1
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ff85 	bl	800057c <lcd_write_nibble>
}
 8000672:	bf00      	nop
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <lcd_init>:

void lcd_init()
{
 800067a:	b580      	push	{r7, lr}
 800067c:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800067e:	2032      	movs	r0, #50	; 0x32
 8000680:	f001 fb14 	bl	8001cac <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 8000684:	2100      	movs	r1, #0
 8000686:	2003      	movs	r0, #3
 8000688:	f7ff ff78 	bl	800057c <lcd_write_nibble>
	HAL_Delay(5);
 800068c:	2005      	movs	r0, #5
 800068e:	f001 fb0d 	bl	8001cac <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 8000692:	2100      	movs	r1, #0
 8000694:	2003      	movs	r0, #3
 8000696:	f7ff ff71 	bl	800057c <lcd_write_nibble>
	HAL_Delay(1);
 800069a:	2001      	movs	r0, #1
 800069c:	f001 fb06 	bl	8001cac <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 80006a0:	2100      	movs	r1, #0
 80006a2:	2003      	movs	r0, #3
 80006a4:	f7ff ff6a 	bl	800057c <lcd_write_nibble>
	HAL_Delay(1);
 80006a8:	2001      	movs	r0, #1
 80006aa:	f001 faff 	bl	8001cac <HAL_Delay>
	lcd_write_nibble(0x02, 0);
 80006ae:	2100      	movs	r1, #0
 80006b0:	2002      	movs	r0, #2
 80006b2:	f7ff ff63 	bl	800057c <lcd_write_nibble>
	lcd_send_cmd(0x28);
 80006b6:	2028      	movs	r0, #40	; 0x28
 80006b8:	f7ff ffa2 	bl	8000600 <lcd_send_cmd>
	lcd_send_cmd(0x0C);
 80006bc:	200c      	movs	r0, #12
 80006be:	f7ff ff9f 	bl	8000600 <lcd_send_cmd>
	lcd_send_cmd(0x06);
 80006c2:	2006      	movs	r0, #6
 80006c4:	f7ff ff9c 	bl	8000600 <lcd_send_cmd>
	lcd_send_cmd(0x01);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f7ff ff99 	bl	8000600 <lcd_send_cmd>
	HAL_Delay(2);
 80006ce:	2002      	movs	r0, #2
 80006d0:	f001 faec 	bl	8001cac <HAL_Delay>
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <lcd_write_string>:

void lcd_write_string(char *str)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	while(*str)
 80006e0:	e006      	b.n	80006f0 <lcd_write_string+0x18>
	{
		lcd_send_data(*str++);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	1c5a      	adds	r2, r3, #1
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffab 	bl	8000646 <lcd_send_data>
	while(*str)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d1f4      	bne.n	80006e2 <lcd_write_string+0xa>
	}
}
 80006f8:	bf00      	nop
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	4603      	mov	r3, r0
 800070a:	460a      	mov	r2, r1
 800070c:	71fb      	strb	r3, [r7, #7]
 800070e:	4613      	mov	r3, r2
 8000710:	71bb      	strb	r3, [r7, #6]
	uint8_t address;
	switch (row)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d002      	beq.n	800071e <lcd_set_cursor+0x1c>
 8000718:	2b01      	cmp	r3, #1
 800071a:	d003      	beq.n	8000724 <lcd_set_cursor+0x22>
 800071c:	e005      	b.n	800072a <lcd_set_cursor+0x28>
	{
		case 0:
			address = 0x00;
 800071e:	2300      	movs	r3, #0
 8000720:	73fb      	strb	r3, [r7, #15]
			break;
 8000722:	e004      	b.n	800072e <lcd_set_cursor+0x2c>
		case 1:
			address = 0x40;
 8000724:	2340      	movs	r3, #64	; 0x40
 8000726:	73fb      	strb	r3, [r7, #15]
			break;
 8000728:	e001      	b.n	800072e <lcd_set_cursor+0x2c>
		default:
			address = 0x00;
 800072a:	2300      	movs	r3, #0
 800072c:	73fb      	strb	r3, [r7, #15]
	}
	address += column;
 800072e:	7bfa      	ldrb	r2, [r7, #15]
 8000730:	79bb      	ldrb	r3, [r7, #6]
 8000732:	4413      	add	r3, r2
 8000734:	73fb      	strb	r3, [r7, #15]
	lcd_send_cmd(0x80 | address);
 8000736:	7bfb      	ldrb	r3, [r7, #15]
 8000738:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800073c:	b2db      	uxtb	r3, r3
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff ff5e 	bl	8000600 <lcd_send_cmd>
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <lcd_clear>:

void lcd_clear(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000750:	2001      	movs	r0, #1
 8000752:	f7ff ff55 	bl	8000600 <lcd_send_cmd>
	HAL_Delay(2);
 8000756:	2002      	movs	r0, #2
 8000758:	f001 faa8 	bl	8001cac <HAL_Delay>
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}

08000760 <lcd_backlight>:

void lcd_backlight(uint8_t state)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	71fb      	strb	r3, [r7, #7]
	if(state)
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d003      	beq.n	8000778 <lcd_backlight+0x18>
	{
		backlight_state = 1;
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <lcd_backlight+0x2c>)
 8000772:	2201      	movs	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
	} else
	{
		backlight_state = 0;
	}
}
 8000776:	e002      	b.n	800077e <lcd_backlight+0x1e>
		backlight_state = 0;
 8000778:	4b04      	ldr	r3, [pc, #16]	; (800078c <lcd_backlight+0x2c>)
 800077a:	2200      	movs	r2, #0
 800077c:	701a      	strb	r2, [r3, #0]
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000000 	.word	0x20000000

08000790 <init_lcd_check_door>:

void init_lcd_check_door(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
	GPIO_PinState current_state = HAL_GPIO_ReadPin(MAG_SWITCH_GPIO_Port, MAG_SWITCH_Pin);
 8000796:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800079a:	4809      	ldr	r0, [pc, #36]	; (80007c0 <init_lcd_check_door+0x30>)
 800079c:	f001 fde4 	bl	8002368 <HAL_GPIO_ReadPin>
 80007a0:	4603      	mov	r3, r0
 80007a2:	71fb      	strb	r3, [r7, #7]
	if(current_state == GPIO_PIN_SET)
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d103      	bne.n	80007b2 <init_lcd_check_door+0x22>
	{
		previous_state = GPIO_PIN_RESET;
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <init_lcd_check_door+0x34>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
	} else
	{
		previous_state = GPIO_PIN_SET;
	}
}
 80007b0:	e002      	b.n	80007b8 <init_lcd_check_door+0x28>
		previous_state = GPIO_PIN_SET;
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <init_lcd_check_door+0x34>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	701a      	strb	r2, [r3, #0]
}
 80007b8:	bf00      	nop
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	48000400 	.word	0x48000400
 80007c4:	200000b4 	.word	0x200000b4

080007c8 <lcd_check_door>:

void lcd_check_door(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
	static char *door_open = "Dzwi otwarte";
	static char *door_close = "Dzwi zamkniete";
	static char *clear = "                ";

	GPIO_PinState current_state = HAL_GPIO_ReadPin(MAG_SWITCH_GPIO_Port, MAG_SWITCH_Pin);
 80007ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007d2:	481c      	ldr	r0, [pc, #112]	; (8000844 <lcd_check_door+0x7c>)
 80007d4:	f001 fdc8 	bl	8002368 <HAL_GPIO_ReadPin>
 80007d8:	4603      	mov	r3, r0
 80007da:	71fb      	strb	r3, [r7, #7]

	if(current_state != previous_state)
 80007dc:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <lcd_check_door+0x80>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d02a      	beq.n	800083c <lcd_check_door+0x74>
	{
		if(current_state == GPIO_PIN_RESET)
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d112      	bne.n	8000812 <lcd_check_door+0x4a>
		{
			lcd_set_cursor(0, 0);
 80007ec:	2100      	movs	r1, #0
 80007ee:	2000      	movs	r0, #0
 80007f0:	f7ff ff87 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(clear);
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <lcd_check_door+0x84>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff6d 	bl	80006d8 <lcd_write_string>
			lcd_set_cursor(0, 0);
 80007fe:	2100      	movs	r1, #0
 8000800:	2000      	movs	r0, #0
 8000802:	f7ff ff7e 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(door_close);
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <lcd_check_door+0x88>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff ff64 	bl	80006d8 <lcd_write_string>
 8000810:	e011      	b.n	8000836 <lcd_check_door+0x6e>
		} else
		{
			lcd_set_cursor(0, 0);
 8000812:	2100      	movs	r1, #0
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff ff74 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(clear);
 800081a:	4b0c      	ldr	r3, [pc, #48]	; (800084c <lcd_check_door+0x84>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff ff5a 	bl	80006d8 <lcd_write_string>
			lcd_set_cursor(0, 0);
 8000824:	2100      	movs	r1, #0
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff ff6b 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(door_open);
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <lcd_check_door+0x8c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff51 	bl	80006d8 <lcd_write_string>
		}
		previous_state = current_state;
 8000836:	4a04      	ldr	r2, [pc, #16]	; (8000848 <lcd_check_door+0x80>)
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	7013      	strb	r3, [r2, #0]
	}
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	48000400 	.word	0x48000400
 8000848:	200000b4 	.word	0x200000b4
 800084c:	20000004 	.word	0x20000004
 8000850:	20000008 	.word	0x20000008
 8000854:	2000000c 	.word	0x2000000c

08000858 <lcd_check_telephone>:

void lcd_check_telephone(bool current_state_telephone)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	71fb      	strb	r3, [r7, #7]
	static char *telephone_not_set = "Wyslij nr. tel.";
	static char *telephone_set = "Wpisz kod: ";
	static char *clear = "                ";

	if(current_state_telephone != previous_state_telephone)
 8000862:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <lcd_check_telephone+0x78>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	79fa      	ldrb	r2, [r7, #7]
 8000868:	429a      	cmp	r2, r3
 800086a:	d02d      	beq.n	80008c8 <lcd_check_telephone+0x70>
	{
		if(current_state_telephone == false)
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	f083 0301 	eor.w	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d012      	beq.n	800089e <lcd_check_telephone+0x46>
		{
			lcd_set_cursor(1, 0);
 8000878:	2100      	movs	r1, #0
 800087a:	2001      	movs	r0, #1
 800087c:	f7ff ff41 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(clear);
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <lcd_check_telephone+0x7c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff27 	bl	80006d8 <lcd_write_string>
			lcd_set_cursor(1, 0);
 800088a:	2100      	movs	r1, #0
 800088c:	2001      	movs	r0, #1
 800088e:	f7ff ff38 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(telephone_not_set);
 8000892:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <lcd_check_telephone+0x80>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff1e 	bl	80006d8 <lcd_write_string>
 800089c:	e011      	b.n	80008c2 <lcd_check_telephone+0x6a>
		} else
		{
			lcd_set_cursor(1, 0);
 800089e:	2100      	movs	r1, #0
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ff2e 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(clear);
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <lcd_check_telephone+0x7c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ff14 	bl	80006d8 <lcd_write_string>
			lcd_set_cursor(1, 0);
 80008b0:	2100      	movs	r1, #0
 80008b2:	2001      	movs	r0, #1
 80008b4:	f7ff ff25 	bl	8000702 <lcd_set_cursor>
			lcd_write_string(telephone_set);
 80008b8:	4b08      	ldr	r3, [pc, #32]	; (80008dc <lcd_check_telephone+0x84>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff0b 	bl	80006d8 <lcd_write_string>
		}
		previous_state_telephone = current_state_telephone;
 80008c2:	4a03      	ldr	r2, [pc, #12]	; (80008d0 <lcd_check_telephone+0x78>)
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	7013      	strb	r3, [r2, #0]
	}
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000001 	.word	0x20000001
 80008d4:	20000010 	.word	0x20000010
 80008d8:	20000014 	.word	0x20000014
 80008dc:	20000018 	.word	0x20000018

080008e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b088      	sub	sp, #32
 80008e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e6:	f107 030c 	add.w	r3, r7, #12
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
 80008f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f6:	4b36      	ldr	r3, [pc, #216]	; (80009d0 <MX_GPIO_Init+0xf0>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a35      	ldr	r2, [pc, #212]	; (80009d0 <MX_GPIO_Init+0xf0>)
 80008fc:	f043 0304 	orr.w	r3, r3, #4
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b33      	ldr	r3, [pc, #204]	; (80009d0 <MX_GPIO_Init+0xf0>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0304 	and.w	r3, r3, #4
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	4b30      	ldr	r3, [pc, #192]	; (80009d0 <MX_GPIO_Init+0xf0>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a2f      	ldr	r2, [pc, #188]	; (80009d0 <MX_GPIO_Init+0xf0>)
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <MX_GPIO_Init+0xf0>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0301 	and.w	r3, r3, #1
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b2a      	ldr	r3, [pc, #168]	; (80009d0 <MX_GPIO_Init+0xf0>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	4a29      	ldr	r2, [pc, #164]	; (80009d0 <MX_GPIO_Init+0xf0>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000932:	4b27      	ldr	r3, [pc, #156]	; (80009d0 <MX_GPIO_Init+0xf0>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROW_1_Pin|ROW_2_Pin|ROW_3_Pin|ROW_4_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000944:	4823      	ldr	r0, [pc, #140]	; (80009d4 <MX_GPIO_Init+0xf4>)
 8000946:	f001 fd27 	bl	8002398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800094a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800094e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	481d      	ldr	r0, [pc, #116]	; (80009d4 <MX_GPIO_Init+0xf4>)
 8000960:	f001 fb58 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAG_SWITCH_Pin;
 8000964:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096a:	2300      	movs	r3, #0
 800096c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800096e:	2301      	movs	r3, #1
 8000970:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MAG_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	4619      	mov	r1, r3
 8000978:	4817      	ldr	r0, [pc, #92]	; (80009d8 <MX_GPIO_Init+0xf8>)
 800097a:	f001 fb4b 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = COL_1_Pin|COL_2_Pin|COL_3_Pin|COL_4_Pin;
 800097e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000982:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000984:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000988:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098e:	f107 030c 	add.w	r3, r7, #12
 8000992:	4619      	mov	r1, r3
 8000994:	4810      	ldr	r0, [pc, #64]	; (80009d8 <MX_GPIO_Init+0xf8>)
 8000996:	f001 fb3d 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = ROW_1_Pin|ROW_2_Pin|ROW_3_Pin|ROW_4_Pin;
 800099a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800099e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ac:	f107 030c 	add.w	r3, r7, #12
 80009b0:	4619      	mov	r1, r3
 80009b2:	4808      	ldr	r0, [pc, #32]	; (80009d4 <MX_GPIO_Init+0xf4>)
 80009b4:	f001 fb2e 	bl	8002014 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 12, 0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	210c      	movs	r1, #12
 80009bc:	2028      	movs	r0, #40	; 0x28
 80009be:	f001 fa74 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009c2:	2028      	movs	r0, #40	; 0x28
 80009c4:	f001 fa8d 	bl	8001ee2 <HAL_NVIC_EnableIRQ>

}
 80009c8:	bf00      	nop
 80009ca:	3720      	adds	r7, #32
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40021000 	.word	0x40021000
 80009d4:	48000800 	.word	0x48000800
 80009d8:	48000400 	.word	0x48000400

080009dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009e0:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <MX_I2C1_Init+0x74>)
 80009e2:	4a1c      	ldr	r2, [pc, #112]	; (8000a54 <MX_I2C1_Init+0x78>)
 80009e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80009e6:	4b1a      	ldr	r3, [pc, #104]	; (8000a50 <MX_I2C1_Init+0x74>)
 80009e8:	4a1b      	ldr	r2, [pc, #108]	; (8000a58 <MX_I2C1_Init+0x7c>)
 80009ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <MX_I2C1_Init+0x74>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f2:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_I2C1_Init+0x74>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <MX_I2C1_Init+0x74>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a16:	480e      	ldr	r0, [pc, #56]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a18:	f001 fcee 	bl	80023f8 <HAL_I2C_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a22:	f000 fd85 	bl	8001530 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a26:	2100      	movs	r1, #0
 8000a28:	4809      	ldr	r0, [pc, #36]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a2a:	f002 f8a9 	bl	8002b80 <HAL_I2CEx_ConfigAnalogFilter>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a34:	f000 fd7c 	bl	8001530 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4805      	ldr	r0, [pc, #20]	; (8000a50 <MX_I2C1_Init+0x74>)
 8000a3c:	f002 f8eb 	bl	8002c16 <HAL_I2CEx_ConfigDigitalFilter>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a46:	f000 fd73 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000b8 	.word	0x200000b8
 8000a54:	40005400 	.word	0x40005400
 8000a58:	10909cec 	.word	0x10909cec

08000a5c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b0ac      	sub	sp, #176	; 0xb0
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	2288      	movs	r2, #136	; 0x88
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f005 fb0f 	bl	80060a0 <memset>
  if(i2cHandle->Instance==I2C1)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a21      	ldr	r2, [pc, #132]	; (8000b0c <HAL_I2C_MspInit+0xb0>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d13a      	bne.n	8000b02 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a8c:	2340      	movs	r3, #64	; 0x40
 8000a8e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f002 ff7d 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000aa4:	f000 fd44 	bl	8001530 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aac:	4a18      	ldr	r2, [pc, #96]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab4:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab8:	f003 0302 	and.w	r3, r3, #2
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ac0:	23c0      	movs	r3, #192	; 0xc0
 8000ac2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac6:	2312      	movs	r3, #18
 8000ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ad8:	2304      	movs	r3, #4
 8000ada:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ade:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480b      	ldr	r0, [pc, #44]	; (8000b14 <HAL_I2C_MspInit+0xb8>)
 8000ae6:	f001 fa95 	bl	8002014 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aee:	4a08      	ldr	r2, [pc, #32]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000af0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000af4:	6593      	str	r3, [r2, #88]	; 0x58
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_I2C_MspInit+0xb4>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b02:	bf00      	nop
 8000b04:	37b0      	adds	r7, #176	; 0xb0
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40005400 	.word	0x40005400
 8000b10:	40021000 	.word	0x40021000
 8000b14:	48000400 	.word	0x48000400

08000b18 <line_append_debug>:

void send_SMS(void);
void delay(uint32_t iterations);

void line_append_debug(uint8_t value)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	if(value == '\r' || value == '\n')
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	2b0d      	cmp	r3, #13
 8000b26:	d002      	beq.n	8000b2e <line_append_debug+0x16>
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b0a      	cmp	r3, #10
 8000b2c:	d16c      	bne.n	8000c08 <line_append_debug+0xf0>
	{
		if(line_lenght_debug >= 0)
		{
			if(strncmp(line_buffer_debug, "B ", 2) == 0)
 8000b2e:	2202      	movs	r2, #2
 8000b30:	493f      	ldr	r1, [pc, #252]	; (8000c30 <line_append_debug+0x118>)
 8000b32:	4840      	ldr	r0, [pc, #256]	; (8000c34 <line_append_debug+0x11c>)
 8000b34:	f005 fabc 	bl	80060b0 <strncmp>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d127      	bne.n	8000b8e <line_append_debug+0x76>
			{
				strncpy(line_buffer_debug_BLE, &line_buffer_debug[2], (LINE_MAX_LENGTH - 2));
 8000b3e:	224e      	movs	r2, #78	; 0x4e
 8000b40:	493d      	ldr	r1, [pc, #244]	; (8000c38 <line_append_debug+0x120>)
 8000b42:	483e      	ldr	r0, [pc, #248]	; (8000c3c <line_append_debug+0x124>)
 8000b44:	f005 fac6 	bl	80060d4 <strncpy>
				line_lenght_debug_BLE = line_lenght_debug - 2;
 8000b48:	4b3d      	ldr	r3, [pc, #244]	; (8000c40 <line_append_debug+0x128>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	3b02      	subs	r3, #2
 8000b4e:	4a3d      	ldr	r2, [pc, #244]	; (8000c44 <line_append_debug+0x12c>)
 8000b50:	6013      	str	r3, [r2, #0]
				line_buffer_debug_BLE[line_lenght_debug_BLE++] = '\r';
 8000b52:	4b3c      	ldr	r3, [pc, #240]	; (8000c44 <line_append_debug+0x12c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	493a      	ldr	r1, [pc, #232]	; (8000c44 <line_append_debug+0x12c>)
 8000b5a:	600a      	str	r2, [r1, #0]
 8000b5c:	4a37      	ldr	r2, [pc, #220]	; (8000c3c <line_append_debug+0x124>)
 8000b5e:	210d      	movs	r1, #13
 8000b60:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_BLE[line_lenght_debug_BLE++] = '\n';
 8000b62:	4b38      	ldr	r3, [pc, #224]	; (8000c44 <line_append_debug+0x12c>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	4936      	ldr	r1, [pc, #216]	; (8000c44 <line_append_debug+0x12c>)
 8000b6a:	600a      	str	r2, [r1, #0]
 8000b6c:	4a33      	ldr	r2, [pc, #204]	; (8000c3c <line_append_debug+0x124>)
 8000b6e:	210a      	movs	r1, #10
 8000b70:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_BLE[line_lenght_debug_BLE] = '\0';
 8000b72:	4b34      	ldr	r3, [pc, #208]	; (8000c44 <line_append_debug+0x12c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a31      	ldr	r2, [pc, #196]	; (8000c3c <line_append_debug+0x124>)
 8000b78:	2100      	movs	r1, #0
 8000b7a:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit_IT(&huart3, (uint8_t*)line_buffer_debug_BLE, line_lenght_debug_BLE);
 8000b7c:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <line_append_debug+0x12c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	461a      	mov	r2, r3
 8000b84:	492d      	ldr	r1, [pc, #180]	; (8000c3c <line_append_debug+0x124>)
 8000b86:	4830      	ldr	r0, [pc, #192]	; (8000c48 <line_append_debug+0x130>)
 8000b88:	f003 fe6a 	bl	8004860 <HAL_UART_Transmit_IT>
 8000b8c:	e026      	b.n	8000bdc <line_append_debug+0xc4>
			} else if (strncmp(line_buffer_debug, "G ", 2) == 0)
 8000b8e:	2202      	movs	r2, #2
 8000b90:	492e      	ldr	r1, [pc, #184]	; (8000c4c <line_append_debug+0x134>)
 8000b92:	4828      	ldr	r0, [pc, #160]	; (8000c34 <line_append_debug+0x11c>)
 8000b94:	f005 fa8c 	bl	80060b0 <strncmp>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d11e      	bne.n	8000bdc <line_append_debug+0xc4>
			{
				strncpy(line_buffer_debug_GSM, &line_buffer_debug[2], (LINE_MAX_LENGTH - 2));
 8000b9e:	224e      	movs	r2, #78	; 0x4e
 8000ba0:	4925      	ldr	r1, [pc, #148]	; (8000c38 <line_append_debug+0x120>)
 8000ba2:	482b      	ldr	r0, [pc, #172]	; (8000c50 <line_append_debug+0x138>)
 8000ba4:	f005 fa96 	bl	80060d4 <strncpy>
				line_lenght_debug_GSM = line_lenght_debug - 2;
 8000ba8:	4b25      	ldr	r3, [pc, #148]	; (8000c40 <line_append_debug+0x128>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	3b02      	subs	r3, #2
 8000bae:	4a29      	ldr	r2, [pc, #164]	; (8000c54 <line_append_debug+0x13c>)
 8000bb0:	6013      	str	r3, [r2, #0]
				line_buffer_debug_GSM[line_lenght_debug_GSM++] = '\n';
 8000bb2:	4b28      	ldr	r3, [pc, #160]	; (8000c54 <line_append_debug+0x13c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	4926      	ldr	r1, [pc, #152]	; (8000c54 <line_append_debug+0x13c>)
 8000bba:	600a      	str	r2, [r1, #0]
 8000bbc:	4a24      	ldr	r2, [pc, #144]	; (8000c50 <line_append_debug+0x138>)
 8000bbe:	210a      	movs	r1, #10
 8000bc0:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_GSM[line_lenght_debug_GSM] = '\0';
 8000bc2:	4b24      	ldr	r3, [pc, #144]	; (8000c54 <line_append_debug+0x13c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a22      	ldr	r2, [pc, #136]	; (8000c50 <line_append_debug+0x138>)
 8000bc8:	2100      	movs	r1, #0
 8000bca:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit_IT(&huart1, (uint8_t*)line_buffer_debug_GSM, line_lenght_debug_GSM);
 8000bcc:	4b21      	ldr	r3, [pc, #132]	; (8000c54 <line_append_debug+0x13c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	491e      	ldr	r1, [pc, #120]	; (8000c50 <line_append_debug+0x138>)
 8000bd6:	4820      	ldr	r0, [pc, #128]	; (8000c58 <line_append_debug+0x140>)
 8000bd8:	f003 fe42 	bl	8004860 <HAL_UART_Transmit_IT>
			}
			line_buffer_debug[line_lenght_debug] = '\0';
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <line_append_debug+0x128>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a14      	ldr	r2, [pc, #80]	; (8000c34 <line_append_debug+0x11c>)
 8000be2:	2100      	movs	r1, #0
 8000be4:	54d1      	strb	r1, [r2, r3]
			if_send_end_line = true;
 8000be6:	4b1d      	ldr	r3, [pc, #116]	; (8000c5c <line_append_debug+0x144>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_debug, strlen(line_buffer_debug));
 8000bec:	4811      	ldr	r0, [pc, #68]	; (8000c34 <line_append_debug+0x11c>)
 8000bee:	f7ff faef 	bl	80001d0 <strlen>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	490e      	ldr	r1, [pc, #56]	; (8000c34 <line_append_debug+0x11c>)
 8000bfa:	4819      	ldr	r0, [pc, #100]	; (8000c60 <line_append_debug+0x148>)
 8000bfc:	f003 fe30 	bl	8004860 <HAL_UART_Transmit_IT>
			line_lenght_debug = 0;
 8000c00:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <line_append_debug+0x128>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
		if(line_lenght_debug >= 0)
 8000c06:	e00f      	b.n	8000c28 <line_append_debug+0x110>
		}
	} else
	{
		if(line_lenght_debug >= LINE_MAX_LENGTH)
 8000c08:	4b0d      	ldr	r3, [pc, #52]	; (8000c40 <line_append_debug+0x128>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b4f      	cmp	r3, #79	; 0x4f
 8000c0e:	d902      	bls.n	8000c16 <line_append_debug+0xfe>
		{
			line_lenght_debug = 0;
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <line_append_debug+0x128>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
		}
		line_buffer_debug[line_lenght_debug++] = value;
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <line_append_debug+0x128>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	1c5a      	adds	r2, r3, #1
 8000c1c:	4908      	ldr	r1, [pc, #32]	; (8000c40 <line_append_debug+0x128>)
 8000c1e:	600a      	str	r2, [r1, #0]
 8000c20:	4904      	ldr	r1, [pc, #16]	; (8000c34 <line_append_debug+0x11c>)
 8000c22:	79fa      	ldrb	r2, [r7, #7]
 8000c24:	54ca      	strb	r2, [r1, r3]
	}
}
 8000c26:	bf00      	nop
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	08006a5c 	.word	0x08006a5c
 8000c34:	2000010c 	.word	0x2000010c
 8000c38:	2000010e 	.word	0x2000010e
 8000c3c:	200001b4 	.word	0x200001b4
 8000c40:	200002b0 	.word	0x200002b0
 8000c44:	200002b4 	.word	0x200002b4
 8000c48:	20000478 	.word	0x20000478
 8000c4c:	08006a60 	.word	0x08006a60
 8000c50:	20000160 	.word	0x20000160
 8000c54:	200002b8 	.word	0x200002b8
 8000c58:	20000368 	.word	0x20000368
 8000c5c:	200002c4 	.word	0x200002c4
 8000c60:	200003f0 	.word	0x200003f0

08000c64 <line_append_bluetooth>:

void line_append_bluetooth(uint8_t value)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]

	if(value == '\r' || value == '\n')
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	2b0d      	cmp	r3, #13
 8000c72:	d002      	beq.n	8000c7a <line_append_bluetooth+0x16>
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	2b0a      	cmp	r3, #10
 8000c78:	d119      	bne.n	8000cae <line_append_bluetooth+0x4a>
	{
		if(line_lenght_bluetooth > 0)
 8000c7a:	4b2b      	ldr	r3, [pc, #172]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d04d      	beq.n	8000d1e <line_append_bluetooth+0xba>
		{
			line_buffer_bluetooth[line_lenght_bluetooth] = '\0';
 8000c82:	4b29      	ldr	r3, [pc, #164]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a29      	ldr	r2, [pc, #164]	; (8000d2c <line_append_bluetooth+0xc8>)
 8000c88:	2100      	movs	r1, #0
 8000c8a:	54d1      	strb	r1, [r2, r3]
			if_send_end_line = true;
 8000c8c:	4b28      	ldr	r3, [pc, #160]	; (8000d30 <line_append_bluetooth+0xcc>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_bluetooth, strlen(line_buffer_bluetooth));
 8000c92:	4826      	ldr	r0, [pc, #152]	; (8000d2c <line_append_bluetooth+0xc8>)
 8000c94:	f7ff fa9c 	bl	80001d0 <strlen>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4923      	ldr	r1, [pc, #140]	; (8000d2c <line_append_bluetooth+0xc8>)
 8000ca0:	4824      	ldr	r0, [pc, #144]	; (8000d34 <line_append_bluetooth+0xd0>)
 8000ca2:	f003 fddd 	bl	8004860 <HAL_UART_Transmit_IT>
			line_lenght_bluetooth = 0;
 8000ca6:	4b20      	ldr	r3, [pc, #128]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
		if(line_lenght_bluetooth > 0)
 8000cac:	e037      	b.n	8000d1e <line_append_bluetooth+0xba>
		}
	} else if(value == '#')
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	2b23      	cmp	r3, #35	; 0x23
 8000cb2:	d124      	bne.n	8000cfe <line_append_bluetooth+0x9a>
	{
		if(line_lenght_bluetooth > 0)
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d030      	beq.n	8000d1e <line_append_bluetooth+0xba>
		{
			strncpy(phone_number, line_buffer_bluetooth, 9);
 8000cbc:	2209      	movs	r2, #9
 8000cbe:	491b      	ldr	r1, [pc, #108]	; (8000d2c <line_append_bluetooth+0xc8>)
 8000cc0:	481d      	ldr	r0, [pc, #116]	; (8000d38 <line_append_bluetooth+0xd4>)
 8000cc2:	f005 fa07 	bl	80060d4 <strncpy>
			phone_number[9] = '\0';
 8000cc6:	4b1c      	ldr	r3, [pc, #112]	; (8000d38 <line_append_bluetooth+0xd4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	725a      	strb	r2, [r3, #9]
			if_send_end_line = true;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <line_append_bluetooth+0xcc>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
			if_phone_number_set = true;
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <line_append_bluetooth+0xd8>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	701a      	strb	r2, [r3, #0]
			if_phone_number_set_latch = true;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <line_append_bluetooth+0xdc>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)phone_number, strlen(phone_number));
 8000cde:	4816      	ldr	r0, [pc, #88]	; (8000d38 <line_append_bluetooth+0xd4>)
 8000ce0:	f7ff fa76 	bl	80001d0 <strlen>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4913      	ldr	r1, [pc, #76]	; (8000d38 <line_append_bluetooth+0xd4>)
 8000cec:	4811      	ldr	r0, [pc, #68]	; (8000d34 <line_append_bluetooth+0xd0>)
 8000cee:	f003 fdb7 	bl	8004860 <HAL_UART_Transmit_IT>
			line_lenght_bluetooth = 0;
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]

			send_SMS();
 8000cf8:	f000 f8fa 	bl	8000ef0 <send_SMS>
		{
			line_lenght_bluetooth = 0;
		}
		line_buffer_bluetooth[line_lenght_bluetooth++] = value;
	}
}
 8000cfc:	e00f      	b.n	8000d1e <line_append_bluetooth+0xba>
		if(line_lenght_bluetooth >= LINE_MAX_LENGTH)
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2b4f      	cmp	r3, #79	; 0x4f
 8000d04:	d902      	bls.n	8000d0c <line_append_bluetooth+0xa8>
			line_lenght_bluetooth = 0;
 8000d06:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
		line_buffer_bluetooth[line_lenght_bluetooth++] = value;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	1c5a      	adds	r2, r3, #1
 8000d12:	4905      	ldr	r1, [pc, #20]	; (8000d28 <line_append_bluetooth+0xc4>)
 8000d14:	600a      	str	r2, [r1, #0]
 8000d16:	4905      	ldr	r1, [pc, #20]	; (8000d2c <line_append_bluetooth+0xc8>)
 8000d18:	79fa      	ldrb	r2, [r7, #7]
 8000d1a:	54ca      	strb	r2, [r1, r3]
}
 8000d1c:	e7ff      	b.n	8000d1e <line_append_bluetooth+0xba>
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200002bc 	.word	0x200002bc
 8000d2c:	20000208 	.word	0x20000208
 8000d30:	200002c4 	.word	0x200002c4
 8000d34:	200003f0 	.word	0x200003f0
 8000d38:	200002cc 	.word	0x200002cc
 8000d3c:	200002c5 	.word	0x200002c5
 8000d40:	200002c6 	.word	0x200002c6

08000d44 <line_append_gsm>:

void line_append_gsm(uint8_t value)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	if(line_lenght_gsm < LINE_MAX_LENGTH)
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <line_append_gsm+0x3c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2b4f      	cmp	r3, #79	; 0x4f
 8000d54:	d80d      	bhi.n	8000d72 <line_append_gsm+0x2e>
	{
		line_buffer_gsm[line_lenght_gsm++] = value;
 8000d56:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <line_append_gsm+0x3c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	4908      	ldr	r1, [pc, #32]	; (8000d80 <line_append_gsm+0x3c>)
 8000d5e:	600a      	str	r2, [r1, #0]
 8000d60:	4908      	ldr	r1, [pc, #32]	; (8000d84 <line_append_gsm+0x40>)
 8000d62:	79fa      	ldrb	r2, [r7, #7]
 8000d64:	54ca      	strb	r2, [r1, r3]
		last_byte_time = HAL_GetTick();
 8000d66:	f000 ff95 	bl	8001c94 <HAL_GetTick>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4a06      	ldr	r2, [pc, #24]	; (8000d88 <line_append_gsm+0x44>)
 8000d6e:	6013      	str	r3, [r2, #0]
	} else
	{
		line_lenght_gsm = 0;
	}
}
 8000d70:	e002      	b.n	8000d78 <line_append_gsm+0x34>
		line_lenght_gsm = 0;
 8000d72:	4b03      	ldr	r3, [pc, #12]	; (8000d80 <line_append_gsm+0x3c>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200002c0 	.word	0x200002c0
 8000d84:	2000025c 	.word	0x2000025c
 8000d88:	200002c8 	.word	0x200002c8

08000d8c <check_timeout_gsm>:

void check_timeout_gsm(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	if(line_lenght_gsm > 0 && (HAL_GetTick() - last_byte_time > TIMEOUT_MS))
 8000d90:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <check_timeout_gsm+0x44>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d019      	beq.n	8000dcc <check_timeout_gsm+0x40>
 8000d98:	f000 ff7c 	bl	8001c94 <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <check_timeout_gsm+0x48>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	2b32      	cmp	r3, #50	; 0x32
 8000da6:	d911      	bls.n	8000dcc <check_timeout_gsm+0x40>
	{
		line_buffer_gsm[line_lenght_gsm] = '\0';
 8000da8:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <check_timeout_gsm+0x44>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a0a      	ldr	r2, [pc, #40]	; (8000dd8 <check_timeout_gsm+0x4c>)
 8000dae:	2100      	movs	r1, #0
 8000db0:	54d1      	strb	r1, [r2, r3]
//		if_send_end_line = true;
		HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_gsm, strlen(line_buffer_gsm));
 8000db2:	4809      	ldr	r0, [pc, #36]	; (8000dd8 <check_timeout_gsm+0x4c>)
 8000db4:	f7ff fa0c 	bl	80001d0 <strlen>
 8000db8:	4603      	mov	r3, r0
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4906      	ldr	r1, [pc, #24]	; (8000dd8 <check_timeout_gsm+0x4c>)
 8000dc0:	4806      	ldr	r0, [pc, #24]	; (8000ddc <check_timeout_gsm+0x50>)
 8000dc2:	f003 fd4d 	bl	8004860 <HAL_UART_Transmit_IT>
		line_lenght_gsm = 0;
 8000dc6:	4b02      	ldr	r3, [pc, #8]	; (8000dd0 <check_timeout_gsm+0x44>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
	}
}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	200002c0 	.word	0x200002c0
 8000dd4:	200002c8 	.word	0x200002c8
 8000dd8:	2000025c 	.word	0x2000025c
 8000ddc:	200003f0 	.word	0x200003f0

08000de0 <send_end_line>:

void send_end_line(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	static char end_signs[3] = "\r\n\0";

	if(if_send_end_line == true)
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <send_end_line+0x20>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d007      	beq.n	8000dfc <send_end_line+0x1c>
	{
		HAL_UART_Transmit_IT(&huart2, (uint8_t*)end_signs, 3);
 8000dec:	2203      	movs	r2, #3
 8000dee:	4905      	ldr	r1, [pc, #20]	; (8000e04 <send_end_line+0x24>)
 8000df0:	4805      	ldr	r0, [pc, #20]	; (8000e08 <send_end_line+0x28>)
 8000df2:	f003 fd35 	bl	8004860 <HAL_UART_Transmit_IT>
		if_send_end_line = false;
 8000df6:	4b02      	ldr	r3, [pc, #8]	; (8000e00 <send_end_line+0x20>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
	}
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	200002c4 	.word	0x200002c4
 8000e04:	2000001c 	.word	0x2000001c
 8000e08:	200003f0 	.word	0x200003f0

08000e0c <HAL_UART_RxCpltCallback>:

uint8_t uart2_rx_buffer, uart1_rx_buffer, uart3_rx_buffer;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a17      	ldr	r2, [pc, #92]	; (8000e74 <HAL_UART_RxCpltCallback+0x68>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d10a      	bne.n	8000e32 <HAL_UART_RxCpltCallback+0x26>
	{
		line_append_debug(uart2_rx_buffer);
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <HAL_UART_RxCpltCallback+0x6c>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fe79 	bl	8000b18 <line_append_debug>
		HAL_UART_Receive_IT(&huart2, &uart2_rx_buffer, 1);
 8000e26:	2201      	movs	r2, #1
 8000e28:	4913      	ldr	r1, [pc, #76]	; (8000e78 <HAL_UART_RxCpltCallback+0x6c>)
 8000e2a:	4812      	ldr	r0, [pc, #72]	; (8000e74 <HAL_UART_RxCpltCallback+0x68>)
 8000e2c:	f003 fd76 	bl	800491c <HAL_UART_Receive_IT>
	else if(huart == &huart3)
	{
		line_append_bluetooth(uart3_rx_buffer);
		HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
	}
}
 8000e30:	e01c      	b.n	8000e6c <HAL_UART_RxCpltCallback+0x60>
	else if(huart == &huart1)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a11      	ldr	r2, [pc, #68]	; (8000e7c <HAL_UART_RxCpltCallback+0x70>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d10a      	bne.n	8000e50 <HAL_UART_RxCpltCallback+0x44>
		line_append_gsm(uart1_rx_buffer);
 8000e3a:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <HAL_UART_RxCpltCallback+0x74>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff80 	bl	8000d44 <line_append_gsm>
		HAL_UART_Receive_IT(&huart1, &uart1_rx_buffer, 1);
 8000e44:	2201      	movs	r2, #1
 8000e46:	490e      	ldr	r1, [pc, #56]	; (8000e80 <HAL_UART_RxCpltCallback+0x74>)
 8000e48:	480c      	ldr	r0, [pc, #48]	; (8000e7c <HAL_UART_RxCpltCallback+0x70>)
 8000e4a:	f003 fd67 	bl	800491c <HAL_UART_Receive_IT>
}
 8000e4e:	e00d      	b.n	8000e6c <HAL_UART_RxCpltCallback+0x60>
	else if(huart == &huart3)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	4a0c      	ldr	r2, [pc, #48]	; (8000e84 <HAL_UART_RxCpltCallback+0x78>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d109      	bne.n	8000e6c <HAL_UART_RxCpltCallback+0x60>
		line_append_bluetooth(uart3_rx_buffer);
 8000e58:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <HAL_UART_RxCpltCallback+0x7c>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff01 	bl	8000c64 <line_append_bluetooth>
		HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
 8000e62:	2201      	movs	r2, #1
 8000e64:	4908      	ldr	r1, [pc, #32]	; (8000e88 <HAL_UART_RxCpltCallback+0x7c>)
 8000e66:	4807      	ldr	r0, [pc, #28]	; (8000e84 <HAL_UART_RxCpltCallback+0x78>)
 8000e68:	f003 fd58 	bl	800491c <HAL_UART_Receive_IT>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200003f0 	.word	0x200003f0
 8000e78:	200002dd 	.word	0x200002dd
 8000e7c:	20000368 	.word	0x20000368
 8000e80:	200002de 	.word	0x200002de
 8000e84:	20000478 	.word	0x20000478
 8000e88:	200002df 	.word	0x200002df

08000e8c <access_key_draw>:

void access_key_draw(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	static uint32_t random_number;
	static uint16_t access_code;

	if(if_phone_number_set == true)
 8000e90:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <access_key_draw+0x48>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d01b      	beq.n	8000ed0 <access_key_draw+0x44>
	{
		HAL_RNG_GenerateRandomNumber(&hrng, &random_number);
 8000e98:	490f      	ldr	r1, [pc, #60]	; (8000ed8 <access_key_draw+0x4c>)
 8000e9a:	4810      	ldr	r0, [pc, #64]	; (8000edc <access_key_draw+0x50>)
 8000e9c:	f003 fa9f 	bl	80043de <HAL_RNG_GenerateRandomNumber>
		access_code = random_number % 10000;
 8000ea0:	4b0d      	ldr	r3, [pc, #52]	; (8000ed8 <access_key_draw+0x4c>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <access_key_draw+0x54>)
 8000ea6:	fba3 1302 	umull	r1, r3, r3, r2
 8000eaa:	0b5b      	lsrs	r3, r3, #13
 8000eac:	f242 7110 	movw	r1, #10000	; 0x2710
 8000eb0:	fb01 f303 	mul.w	r3, r1, r3
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <access_key_draw+0x58>)
 8000eba:	801a      	strh	r2, [r3, #0]
		sprintf(access_key, "%04u", access_code);
 8000ebc:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <access_key_draw+0x58>)
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4909      	ldr	r1, [pc, #36]	; (8000ee8 <access_key_draw+0x5c>)
 8000ec4:	4809      	ldr	r0, [pc, #36]	; (8000eec <access_key_draw+0x60>)
 8000ec6:	f005 f8cb 	bl	8006060 <siprintf>
		if_phone_number_set = false;
 8000eca:	4b02      	ldr	r3, [pc, #8]	; (8000ed4 <access_key_draw+0x48>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	200002c5 	.word	0x200002c5
 8000ed8:	20000304 	.word	0x20000304
 8000edc:	20000330 	.word	0x20000330
 8000ee0:	d1b71759 	.word	0xd1b71759
 8000ee4:	20000308 	.word	0x20000308
 8000ee8:	08006a64 	.word	0x08006a64
 8000eec:	200002d8 	.word	0x200002d8

08000ef0 <send_SMS>:
}sender_state;

int message_number = MESSAGE_1;

void send_SMS(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
	static char message_cmgf[] = "AT+CMGF=1\r";
	static char message_cscs[] = "AT+CSCS=\"GSM\"\r";
	char message_cmgs[31];
	sprintf(message_cmgs, "AT+CMGS=\"+48%s\"\r", phone_number);
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	4a33      	ldr	r2, [pc, #204]	; (8000fc8 <send_SMS+0xd8>)
 8000efa:	4934      	ldr	r1, [pc, #208]	; (8000fcc <send_SMS+0xdc>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f005 f8af 	bl	8006060 <siprintf>
	access_key_draw();
 8000f02:	f7ff ffc3 	bl	8000e8c <access_key_draw>
	static char message_message[34];
	sprintf(message_message, "Kod dostepu do skrytki: %s", access_key);
 8000f06:	4a32      	ldr	r2, [pc, #200]	; (8000fd0 <send_SMS+0xe0>)
 8000f08:	4932      	ldr	r1, [pc, #200]	; (8000fd4 <send_SMS+0xe4>)
 8000f0a:	4833      	ldr	r0, [pc, #204]	; (8000fd8 <send_SMS+0xe8>)
 8000f0c:	f005 f8a8 	bl	8006060 <siprintf>
	static char message_ctrlz = 0x1A;

	delay(100);
 8000f10:	2064      	movs	r0, #100	; 0x64
 8000f12:	f000 fa3d 	bl	8001390 <delay>

	switch(message_number)
 8000f16:	4b31      	ldr	r3, [pc, #196]	; (8000fdc <send_SMS+0xec>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	d84e      	bhi.n	8000fbc <send_SMS+0xcc>
 8000f1e:	a201      	add	r2, pc, #4	; (adr r2, 8000f24 <send_SMS+0x34>)
 8000f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f24:	08000f39 	.word	0x08000f39
 8000f28:	08000f55 	.word	0x08000f55
 8000f2c:	08000f71 	.word	0x08000f71
 8000f30:	08000f8f 	.word	0x08000f8f
 8000f34:	08000fab 	.word	0x08000fab
	{
	case MESSAGE_1:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cmgf, strlen(message_cmgf));
 8000f38:	4829      	ldr	r0, [pc, #164]	; (8000fe0 <send_SMS+0xf0>)
 8000f3a:	f7ff f949 	bl	80001d0 <strlen>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	461a      	mov	r2, r3
 8000f44:	4926      	ldr	r1, [pc, #152]	; (8000fe0 <send_SMS+0xf0>)
 8000f46:	4827      	ldr	r0, [pc, #156]	; (8000fe4 <send_SMS+0xf4>)
 8000f48:	f003 fc8a 	bl	8004860 <HAL_UART_Transmit_IT>
		message_number = MESSAGE_2;
 8000f4c:	4b23      	ldr	r3, [pc, #140]	; (8000fdc <send_SMS+0xec>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	601a      	str	r2, [r3, #0]
		break;
 8000f52:	e034      	b.n	8000fbe <send_SMS+0xce>
	case MESSAGE_2:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cscs, strlen(message_cscs));
 8000f54:	4824      	ldr	r0, [pc, #144]	; (8000fe8 <send_SMS+0xf8>)
 8000f56:	f7ff f93b 	bl	80001d0 <strlen>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4921      	ldr	r1, [pc, #132]	; (8000fe8 <send_SMS+0xf8>)
 8000f62:	4820      	ldr	r0, [pc, #128]	; (8000fe4 <send_SMS+0xf4>)
 8000f64:	f003 fc7c 	bl	8004860 <HAL_UART_Transmit_IT>
		message_number = MESSAGE_3;
 8000f68:	4b1c      	ldr	r3, [pc, #112]	; (8000fdc <send_SMS+0xec>)
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	601a      	str	r2, [r3, #0]
		break;
 8000f6e:	e026      	b.n	8000fbe <send_SMS+0xce>
	case MESSAGE_3:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cmgs, strlen(message_cmgs));
 8000f70:	463b      	mov	r3, r7
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff f92c 	bl	80001d0 <strlen>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4818      	ldr	r0, [pc, #96]	; (8000fe4 <send_SMS+0xf4>)
 8000f82:	f003 fc6d 	bl	8004860 <HAL_UART_Transmit_IT>
		message_number = MESSAGE_4;
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <send_SMS+0xec>)
 8000f88:	2203      	movs	r2, #3
 8000f8a:	601a      	str	r2, [r3, #0]
		break;
 8000f8c:	e017      	b.n	8000fbe <send_SMS+0xce>
	case MESSAGE_4:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_message, strlen(message_message));
 8000f8e:	4812      	ldr	r0, [pc, #72]	; (8000fd8 <send_SMS+0xe8>)
 8000f90:	f7ff f91e 	bl	80001d0 <strlen>
 8000f94:	4603      	mov	r3, r0
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	490f      	ldr	r1, [pc, #60]	; (8000fd8 <send_SMS+0xe8>)
 8000f9c:	4811      	ldr	r0, [pc, #68]	; (8000fe4 <send_SMS+0xf4>)
 8000f9e:	f003 fc5f 	bl	8004860 <HAL_UART_Transmit_IT>
		message_number = MESSAGE_5;
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	; (8000fdc <send_SMS+0xec>)
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	601a      	str	r2, [r3, #0]
		break;
 8000fa8:	e009      	b.n	8000fbe <send_SMS+0xce>
	case MESSAGE_5:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&message_ctrlz, 1);
 8000faa:	2201      	movs	r2, #1
 8000fac:	490f      	ldr	r1, [pc, #60]	; (8000fec <send_SMS+0xfc>)
 8000fae:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <send_SMS+0xf4>)
 8000fb0:	f003 fc56 	bl	8004860 <HAL_UART_Transmit_IT>
		message_number = DONE;
 8000fb4:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <send_SMS+0xec>)
 8000fb6:	2205      	movs	r2, #5
 8000fb8:	601a      	str	r2, [r3, #0]
		break;
 8000fba:	e000      	b.n	8000fbe <send_SMS+0xce>
	default:
		break;
 8000fbc:	bf00      	nop
	}
}
 8000fbe:	bf00      	nop
 8000fc0:	3720      	adds	r7, #32
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200002cc 	.word	0x200002cc
 8000fcc:	08006a6c 	.word	0x08006a6c
 8000fd0:	200002d8 	.word	0x200002d8
 8000fd4:	08006a80 	.word	0x08006a80
 8000fd8:	2000030c 	.word	0x2000030c
 8000fdc:	200002e0 	.word	0x200002e0
 8000fe0:	20000020 	.word	0x20000020
 8000fe4:	20000368 	.word	0x20000368
 8000fe8:	2000002c 	.word	0x2000002c
 8000fec:	2000003b 	.word	0x2000003b

08000ff0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a07      	ldr	r2, [pc, #28]	; (8001018 <HAL_UART_TxCpltCallback+0x28>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d101      	bne.n	8001004 <HAL_UART_TxCpltCallback+0x14>
	{
		send_SMS();
 8001000:	f7ff ff76 	bl	8000ef0 <send_SMS>
	}
	if(huart == &huart2)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a05      	ldr	r2, [pc, #20]	; (800101c <HAL_UART_TxCpltCallback+0x2c>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d101      	bne.n	8001010 <HAL_UART_TxCpltCallback+0x20>
	{
		send_end_line();
 800100c:	f7ff fee8 	bl	8000de0 <send_end_line>
	}
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000368 	.word	0x20000368
 800101c:	200003f0 	.word	0x200003f0

08001020 <HAL_GPIO_EXTI_Callback>:
uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
volatile uint8_t pressed_key = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 800102a:	f000 fe33 	bl	8001c94 <HAL_GetTick>
 800102e:	4603      	mov	r3, r0
 8001030:	4aaf      	ldr	r2, [pc, #700]	; (80012f0 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001032:	6013      	str	r3, [r2, #0]
	if(currentMillis - previousMillis > 10)
 8001034:	4bae      	ldr	r3, [pc, #696]	; (80012f0 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	4bae      	ldr	r3, [pc, #696]	; (80012f4 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	2b0a      	cmp	r3, #10
 8001040:	f240 8196 	bls.w	8001370 <HAL_GPIO_EXTI_Callback+0x350>
	{
		GPIO_InitStructPrivate.Pin = COL_1_Pin|COL_2_Pin|COL_3_Pin|COL_4_Pin;
 8001044:	4bac      	ldr	r3, [pc, #688]	; (80012f8 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001046:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 800104a:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800104c:	4baa      	ldr	r3, [pc, #680]	; (80012f8 <HAL_GPIO_EXTI_Callback+0x2d8>)
 800104e:	2200      	movs	r2, #0
 8001050:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001052:	4ba9      	ldr	r3, [pc, #676]	; (80012f8 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001058:	4ba7      	ldr	r3, [pc, #668]	; (80012f8 <HAL_GPIO_EXTI_Callback+0x2d8>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(COL_1_GPIO_Port, &GPIO_InitStructPrivate);
 800105e:	49a6      	ldr	r1, [pc, #664]	; (80012f8 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001060:	48a6      	ldr	r0, [pc, #664]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001062:	f000 ffd7 	bl	8002014 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 8001066:	2201      	movs	r2, #1
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	48a5      	ldr	r0, [pc, #660]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800106c:	f001 f994 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 8001070:	2200      	movs	r2, #0
 8001072:	2180      	movs	r1, #128	; 0x80
 8001074:	48a2      	ldr	r0, [pc, #648]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001076:	f001 f98f 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001080:	489f      	ldr	r0, [pc, #636]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001082:	f001 f989 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108c:	489c      	ldr	r0, [pc, #624]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800108e:	f001 f983 	bl	8002398 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001098:	d10b      	bne.n	80010b2 <HAL_GPIO_EXTI_Callback+0x92>
 800109a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800109e:	4897      	ldr	r0, [pc, #604]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80010a0:	f001 f962 	bl	8002368 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_EXTI_Callback+0x92>
		{
			pressed_key = '1';
 80010aa:	4b96      	ldr	r3, [pc, #600]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80010ac:	2231      	movs	r2, #49	; 0x31
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e02e      	b.n	8001110 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010b8:	d10b      	bne.n	80010d2 <HAL_GPIO_EXTI_Callback+0xb2>
 80010ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010be:	488f      	ldr	r0, [pc, #572]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80010c0:	f001 f952 	bl	8002368 <HAL_GPIO_ReadPin>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_EXTI_Callback+0xb2>
		{
			pressed_key = '2';
 80010ca:	4b8e      	ldr	r3, [pc, #568]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80010cc:	2232      	movs	r2, #50	; 0x32
 80010ce:	701a      	strb	r2, [r3, #0]
 80010d0:	e01e      	b.n	8001110 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80010d8:	d10b      	bne.n	80010f2 <HAL_GPIO_EXTI_Callback+0xd2>
 80010da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010de:	4887      	ldr	r0, [pc, #540]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80010e0:	f001 f942 	bl	8002368 <HAL_GPIO_ReadPin>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_EXTI_Callback+0xd2>
		{
			pressed_key = '3';
 80010ea:	4b86      	ldr	r3, [pc, #536]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80010ec:	2233      	movs	r2, #51	; 0x33
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	e00e      	b.n	8001110 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010f8:	d10a      	bne.n	8001110 <HAL_GPIO_EXTI_Callback+0xf0>
 80010fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010fe:	487f      	ldr	r0, [pc, #508]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001100:	f001 f932 	bl	8002368 <HAL_GPIO_ReadPin>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d002      	beq.n	8001110 <HAL_GPIO_EXTI_Callback+0xf0>
		{
			pressed_key = 'A';
 800110a:	4b7e      	ldr	r3, [pc, #504]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800110c:	2241      	movs	r2, #65	; 0x41
 800110e:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2140      	movs	r1, #64	; 0x40
 8001114:	487a      	ldr	r0, [pc, #488]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001116:	f001 f93f 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 800111a:	2201      	movs	r2, #1
 800111c:	2180      	movs	r1, #128	; 0x80
 800111e:	4878      	ldr	r0, [pc, #480]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001120:	f001 f93a 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112a:	4875      	ldr	r0, [pc, #468]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800112c:	f001 f934 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001136:	4872      	ldr	r0, [pc, #456]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001138:	f001 f92e 	bl	8002398 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001142:	d10b      	bne.n	800115c <HAL_GPIO_EXTI_Callback+0x13c>
 8001144:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001148:	486c      	ldr	r0, [pc, #432]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 800114a:	f001 f90d 	bl	8002368 <HAL_GPIO_ReadPin>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_EXTI_Callback+0x13c>
		{
			pressed_key = '4';
 8001154:	4b6b      	ldr	r3, [pc, #428]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001156:	2234      	movs	r2, #52	; 0x34
 8001158:	701a      	strb	r2, [r3, #0]
 800115a:	e02e      	b.n	80011ba <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001162:	d10b      	bne.n	800117c <HAL_GPIO_EXTI_Callback+0x15c>
 8001164:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001168:	4864      	ldr	r0, [pc, #400]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 800116a:	f001 f8fd 	bl	8002368 <HAL_GPIO_ReadPin>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <HAL_GPIO_EXTI_Callback+0x15c>
		{
			pressed_key = '5';
 8001174:	4b63      	ldr	r3, [pc, #396]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001176:	2235      	movs	r2, #53	; 0x35
 8001178:	701a      	strb	r2, [r3, #0]
 800117a:	e01e      	b.n	80011ba <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001182:	d10b      	bne.n	800119c <HAL_GPIO_EXTI_Callback+0x17c>
 8001184:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001188:	485c      	ldr	r0, [pc, #368]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 800118a:	f001 f8ed 	bl	8002368 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <HAL_GPIO_EXTI_Callback+0x17c>
		{
			pressed_key = '6';
 8001194:	4b5b      	ldr	r3, [pc, #364]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001196:	2236      	movs	r2, #54	; 0x36
 8001198:	701a      	strb	r2, [r3, #0]
 800119a:	e00e      	b.n	80011ba <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011a2:	d10a      	bne.n	80011ba <HAL_GPIO_EXTI_Callback+0x19a>
 80011a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011a8:	4854      	ldr	r0, [pc, #336]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80011aa:	f001 f8dd 	bl	8002368 <HAL_GPIO_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <HAL_GPIO_EXTI_Callback+0x19a>
		{
			pressed_key = 'B';
 80011b4:	4b53      	ldr	r3, [pc, #332]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80011b6:	2242      	movs	r2, #66	; 0x42
 80011b8:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2140      	movs	r1, #64	; 0x40
 80011be:	4850      	ldr	r0, [pc, #320]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011c0:	f001 f8ea 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2180      	movs	r1, #128	; 0x80
 80011c8:	484d      	ldr	r0, [pc, #308]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011ca:	f001 f8e5 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d4:	484a      	ldr	r0, [pc, #296]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011d6:	f001 f8df 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e0:	4847      	ldr	r0, [pc, #284]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011e2:	f001 f8d9 	bl	8002398 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011ec:	d10b      	bne.n	8001206 <HAL_GPIO_EXTI_Callback+0x1e6>
 80011ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011f2:	4842      	ldr	r0, [pc, #264]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80011f4:	f001 f8b8 	bl	8002368 <HAL_GPIO_ReadPin>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_EXTI_Callback+0x1e6>
		{
			pressed_key = '7';
 80011fe:	4b41      	ldr	r3, [pc, #260]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001200:	2237      	movs	r2, #55	; 0x37
 8001202:	701a      	strb	r2, [r3, #0]
 8001204:	e02e      	b.n	8001264 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800120c:	d10b      	bne.n	8001226 <HAL_GPIO_EXTI_Callback+0x206>
 800120e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001212:	483a      	ldr	r0, [pc, #232]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001214:	f001 f8a8 	bl	8002368 <HAL_GPIO_ReadPin>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_EXTI_Callback+0x206>
		{
			pressed_key = '8';
 800121e:	4b39      	ldr	r3, [pc, #228]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001220:	2238      	movs	r2, #56	; 0x38
 8001222:	701a      	strb	r2, [r3, #0]
 8001224:	e01e      	b.n	8001264 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800122c:	d10b      	bne.n	8001246 <HAL_GPIO_EXTI_Callback+0x226>
 800122e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001232:	4832      	ldr	r0, [pc, #200]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001234:	f001 f898 	bl	8002368 <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_EXTI_Callback+0x226>
		{
			pressed_key = '9';
 800123e:	4b31      	ldr	r3, [pc, #196]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001240:	2239      	movs	r2, #57	; 0x39
 8001242:	701a      	strb	r2, [r3, #0]
 8001244:	e00e      	b.n	8001264 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800124c:	d10a      	bne.n	8001264 <HAL_GPIO_EXTI_Callback+0x244>
 800124e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001252:	482a      	ldr	r0, [pc, #168]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001254:	f001 f888 	bl	8002368 <HAL_GPIO_ReadPin>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <HAL_GPIO_EXTI_Callback+0x244>
		{
			pressed_key = 'C';
 800125e:	4b29      	ldr	r3, [pc, #164]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001260:	2243      	movs	r2, #67	; 0x43
 8001262:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2140      	movs	r1, #64	; 0x40
 8001268:	4825      	ldr	r0, [pc, #148]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800126a:	f001 f895 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2180      	movs	r1, #128	; 0x80
 8001272:	4823      	ldr	r0, [pc, #140]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001274:	f001 f890 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127e:	4820      	ldr	r0, [pc, #128]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001280:	f001 f88a 	bl	8002398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 8001284:	2201      	movs	r2, #1
 8001286:	f44f 7100 	mov.w	r1, #512	; 0x200
 800128a:	481d      	ldr	r0, [pc, #116]	; (8001300 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800128c:	f001 f884 	bl	8002398 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 8001290:	88fb      	ldrh	r3, [r7, #6]
 8001292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001296:	d10b      	bne.n	80012b0 <HAL_GPIO_EXTI_Callback+0x290>
 8001298:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800129c:	4817      	ldr	r0, [pc, #92]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 800129e:	f001 f863 	bl	8002368 <HAL_GPIO_ReadPin>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_EXTI_Callback+0x290>
		{
			pressed_key = '*';
 80012a8:	4b16      	ldr	r3, [pc, #88]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012aa:	222a      	movs	r2, #42	; 0x2a
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e03a      	b.n	8001326 <HAL_GPIO_EXTI_Callback+0x306>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012b6:	d10b      	bne.n	80012d0 <HAL_GPIO_EXTI_Callback+0x2b0>
 80012b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012bc:	480f      	ldr	r0, [pc, #60]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012be:	f001 f853 	bl	8002368 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_EXTI_Callback+0x2b0>
		{
			pressed_key = '0';
 80012c8:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012ca:	2230      	movs	r2, #48	; 0x30
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	e02a      	b.n	8001326 <HAL_GPIO_EXTI_Callback+0x306>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012d6:	d117      	bne.n	8001308 <HAL_GPIO_EXTI_Callback+0x2e8>
 80012d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012dc:	4807      	ldr	r0, [pc, #28]	; (80012fc <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012de:	f001 f843 	bl	8002368 <HAL_GPIO_ReadPin>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d00f      	beq.n	8001308 <HAL_GPIO_EXTI_Callback+0x2e8>
		{
			pressed_key = '#';
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012ea:	2223      	movs	r2, #35	; 0x23
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e01a      	b.n	8001326 <HAL_GPIO_EXTI_Callback+0x306>
 80012f0:	200002fc 	.word	0x200002fc
 80012f4:	200002f8 	.word	0x200002f8
 80012f8:	200002e4 	.word	0x200002e4
 80012fc:	48000400 	.word	0x48000400
 8001300:	48000800 	.word	0x48000800
 8001304:	20000300 	.word	0x20000300
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800130e:	d10a      	bne.n	8001326 <HAL_GPIO_EXTI_Callback+0x306>
 8001310:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001314:	4818      	ldr	r0, [pc, #96]	; (8001378 <HAL_GPIO_EXTI_Callback+0x358>)
 8001316:	f001 f827 	bl	8002368 <HAL_GPIO_ReadPin>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <HAL_GPIO_EXTI_Callback+0x306>
		{
			pressed_key = 'D';
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <HAL_GPIO_EXTI_Callback+0x35c>)
 8001322:	2244      	movs	r2, #68	; 0x44
 8001324:	701a      	strb	r2, [r3, #0]
		}

		  HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 8001326:	2201      	movs	r2, #1
 8001328:	2140      	movs	r1, #64	; 0x40
 800132a:	4815      	ldr	r0, [pc, #84]	; (8001380 <HAL_GPIO_EXTI_Callback+0x360>)
 800132c:	f001 f834 	bl	8002398 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 8001330:	2201      	movs	r2, #1
 8001332:	2180      	movs	r1, #128	; 0x80
 8001334:	4812      	ldr	r0, [pc, #72]	; (8001380 <HAL_GPIO_EXTI_Callback+0x360>)
 8001336:	f001 f82f 	bl	8002398 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 800133a:	2201      	movs	r2, #1
 800133c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001340:	480f      	ldr	r0, [pc, #60]	; (8001380 <HAL_GPIO_EXTI_Callback+0x360>)
 8001342:	f001 f829 	bl	8002398 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 8001346:	2201      	movs	r2, #1
 8001348:	f44f 7100 	mov.w	r1, #512	; 0x200
 800134c:	480c      	ldr	r0, [pc, #48]	; (8001380 <HAL_GPIO_EXTI_Callback+0x360>)
 800134e:	f001 f823 	bl	8002398 <HAL_GPIO_WritePin>
		  GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 8001352:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <HAL_GPIO_EXTI_Callback+0x364>)
 8001354:	f44f 1288 	mov.w	r2, #1114112	; 0x110000
 8001358:	605a      	str	r2, [r3, #4]
		  GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_GPIO_EXTI_Callback+0x364>)
 800135c:	2202      	movs	r2, #2
 800135e:	609a      	str	r2, [r3, #8]
		  HAL_GPIO_Init(COL_1_GPIO_Port, &GPIO_InitStructPrivate);
 8001360:	4908      	ldr	r1, [pc, #32]	; (8001384 <HAL_GPIO_EXTI_Callback+0x364>)
 8001362:	4805      	ldr	r0, [pc, #20]	; (8001378 <HAL_GPIO_EXTI_Callback+0x358>)
 8001364:	f000 fe56 	bl	8002014 <HAL_GPIO_Init>
		  previousMillis = currentMillis;
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <HAL_GPIO_EXTI_Callback+0x368>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_GPIO_EXTI_Callback+0x36c>)
 800136e:	6013      	str	r3, [r2, #0]
	}
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	48000400 	.word	0x48000400
 800137c:	20000300 	.word	0x20000300
 8001380:	48000800 	.word	0x48000800
 8001384:	200002e4 	.word	0x200002e4
 8001388:	200002fc 	.word	0x200002fc
 800138c:	200002f8 	.word	0x200002f8

08001390 <delay>:

void delay(uint32_t iterations)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	while(iterations-- > 0)
 8001398:	e000      	b.n	800139c <delay+0xc>
	{
		__NOP();
 800139a:	bf00      	nop
	while(iterations-- > 0)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	1e5a      	subs	r2, r3, #1
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f9      	bne.n	800139a <delay+0xa>
	}
}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b8:	f000 fc03 	bl	8001bc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013bc:	f000 f856 	bl	800146c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c0:	f7ff fa8e 	bl	80008e0 <MX_GPIO_Init>
  MX_RNG_Init();
 80013c4:	f000 f8ba 	bl	800153c <MX_RNG_Init>
  MX_RTC_Init();
 80013c8:	f000 f918 	bl	80015fc <MX_RTC_Init>
  MX_USART1_UART_Init();
 80013cc:	f000 fa42 	bl	8001854 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80013d0:	f000 fa70 	bl	80018b4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80013d4:	f000 fa9e 	bl	8001914 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80013d8:	f7ff fb00 	bl	80009dc <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init();
 80013dc:	f7ff f94d 	bl	800067a <lcd_init>
  lcd_backlight(1);
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff f9bd 	bl	8000760 <lcd_backlight>
  lcd_clear();
 80013e6:	f7ff f9b1 	bl	800074c <lcd_clear>

  init_lcd_check_door();
 80013ea:	f7ff f9d1 	bl	8000790 <init_lcd_check_door>

  HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 80013ee:	2201      	movs	r2, #1
 80013f0:	2140      	movs	r1, #64	; 0x40
 80013f2:	4816      	ldr	r0, [pc, #88]	; (800144c <main+0x98>)
 80013f4:	f000 ffd0 	bl	8002398 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 80013f8:	2201      	movs	r2, #1
 80013fa:	2180      	movs	r1, #128	; 0x80
 80013fc:	4813      	ldr	r0, [pc, #76]	; (800144c <main+0x98>)
 80013fe:	f000 ffcb 	bl	8002398 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001408:	4810      	ldr	r0, [pc, #64]	; (800144c <main+0x98>)
 800140a:	f000 ffc5 	bl	8002398 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 800140e:	2201      	movs	r2, #1
 8001410:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001414:	480d      	ldr	r0, [pc, #52]	; (800144c <main+0x98>)
 8001416:	f000 ffbf 	bl	8002398 <HAL_GPIO_WritePin>

  HAL_UART_Receive_IT(&huart2, &uart2_rx_buffer, 1);
 800141a:	2201      	movs	r2, #1
 800141c:	490c      	ldr	r1, [pc, #48]	; (8001450 <main+0x9c>)
 800141e:	480d      	ldr	r0, [pc, #52]	; (8001454 <main+0xa0>)
 8001420:	f003 fa7c 	bl	800491c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, &uart1_rx_buffer, 1);
 8001424:	2201      	movs	r2, #1
 8001426:	490c      	ldr	r1, [pc, #48]	; (8001458 <main+0xa4>)
 8001428:	480c      	ldr	r0, [pc, #48]	; (800145c <main+0xa8>)
 800142a:	f003 fa77 	bl	800491c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
 800142e:	2201      	movs	r2, #1
 8001430:	490b      	ldr	r1, [pc, #44]	; (8001460 <main+0xac>)
 8001432:	480c      	ldr	r0, [pc, #48]	; (8001464 <main+0xb0>)
 8001434:	f003 fa72 	bl	800491c <HAL_UART_Receive_IT>
  while (1)
  {
	  check_timeout_gsm();
 8001438:	f7ff fca8 	bl	8000d8c <check_timeout_gsm>
	  lcd_check_door();
 800143c:	f7ff f9c4 	bl	80007c8 <lcd_check_door>
	  lcd_check_telephone(if_phone_number_set_latch);
 8001440:	4b09      	ldr	r3, [pc, #36]	; (8001468 <main+0xb4>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fa07 	bl	8000858 <lcd_check_telephone>
	  check_timeout_gsm();
 800144a:	e7f5      	b.n	8001438 <main+0x84>
 800144c:	48000800 	.word	0x48000800
 8001450:	200002dd 	.word	0x200002dd
 8001454:	200003f0 	.word	0x200003f0
 8001458:	200002de 	.word	0x200002de
 800145c:	20000368 	.word	0x20000368
 8001460:	200002df 	.word	0x200002df
 8001464:	20000478 	.word	0x20000478
 8001468:	200002c6 	.word	0x200002c6

0800146c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b096      	sub	sp, #88	; 0x58
 8001470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	2244      	movs	r2, #68	; 0x44
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f004 fe10 	bl	80060a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001480:	463b      	mov	r3, r7
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800148e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001492:	f001 fc2b 	bl	8002cec <HAL_PWREx_ControlVoltageScaling>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800149c:	f000 f848 	bl	8001530 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014a0:	f001 fc06 	bl	8002cb0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014a4:	4b21      	ldr	r3, [pc, #132]	; (800152c <SystemClock_Config+0xc0>)
 80014a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014aa:	4a20      	ldr	r2, [pc, #128]	; (800152c <SystemClock_Config+0xc0>)
 80014ac:	f023 0318 	bic.w	r3, r3, #24
 80014b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80014b4:	2314      	movs	r3, #20
 80014b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014b8:	2301      	movs	r3, #1
 80014ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014bc:	2301      	movs	r3, #1
 80014be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014c4:	2360      	movs	r3, #96	; 0x60
 80014c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c8:	2302      	movs	r3, #2
 80014ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014cc:	2301      	movs	r3, #1
 80014ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80014d4:	2328      	movs	r3, #40	; 0x28
 80014d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014d8:	2307      	movs	r3, #7
 80014da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014dc:	2302      	movs	r3, #2
 80014de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e0:	2302      	movs	r3, #2
 80014e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fc55 	bl	8002d98 <HAL_RCC_OscConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80014f4:	f000 f81c 	bl	8001530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f8:	230f      	movs	r3, #15
 80014fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014fc:	2303      	movs	r3, #3
 80014fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	2104      	movs	r1, #4
 8001510:	4618      	mov	r0, r3
 8001512:	f002 f81d 	bl	8003550 <HAL_RCC_ClockConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800151c:	f000 f808 	bl	8001530 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001520:	f002 fd24 	bl	8003f6c <HAL_RCCEx_EnableMSIPLLMode>
}
 8001524:	bf00      	nop
 8001526:	3758      	adds	r7, #88	; 0x58
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40021000 	.word	0x40021000

08001530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001538:	e7fe      	b.n	8001538 <Error_Handler+0x8>
	...

0800153c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <MX_RNG_Init+0x20>)
 8001542:	4a07      	ldr	r2, [pc, #28]	; (8001560 <MX_RNG_Init+0x24>)
 8001544:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <MX_RNG_Init+0x20>)
 8001548:	f002 fef2 	bl	8004330 <HAL_RNG_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001552:	f7ff ffed 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000330 	.word	0x20000330
 8001560:	50060800 	.word	0x50060800

08001564 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b0a6      	sub	sp, #152	; 0x98
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	2288      	movs	r2, #136	; 0x88
 8001572:	2100      	movs	r1, #0
 8001574:	4618      	mov	r0, r3
 8001576:	f004 fd93 	bl	80060a0 <memset>
  if(rngHandle->Instance==RNG)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a1d      	ldr	r2, [pc, #116]	; (80015f4 <HAL_RNG_MspInit+0x90>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d133      	bne.n	80015ec <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001584:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001588:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 800158a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800158e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001592:	2301      	movs	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800159a:	2310      	movs	r3, #16
 800159c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800159e:	2307      	movs	r3, #7
 80015a0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80015a2:	2302      	movs	r3, #2
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80015a6:	2302      	movs	r3, #2
 80015a8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80015aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	4618      	mov	r0, r3
 80015b6:	f002 f9ef 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 80015c0:	f7ff ffb6 	bl	8001530 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <HAL_RNG_MspInit+0x94>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a0b      	ldr	r2, [pc, #44]	; (80015f8 <HAL_RNG_MspInit+0x94>)
 80015ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_RNG_MspInit+0x94>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 2, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2102      	movs	r1, #2
 80015e0:	2050      	movs	r0, #80	; 0x50
 80015e2:	f000 fc62 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 80015e6:	2050      	movs	r0, #80	; 0x50
 80015e8:	f000 fc7b 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80015ec:	bf00      	nop
 80015ee:	3798      	adds	r7, #152	; 0x98
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	50060800 	.word	0x50060800
 80015f8:	40021000 	.word	0x40021000

080015fc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001600:	4b10      	ldr	r3, [pc, #64]	; (8001644 <MX_RTC_Init+0x48>)
 8001602:	4a11      	ldr	r2, [pc, #68]	; (8001648 <MX_RTC_Init+0x4c>)
 8001604:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_RTC_Init+0x48>)
 8001608:	2200      	movs	r2, #0
 800160a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800160c:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <MX_RTC_Init+0x48>)
 800160e:	227f      	movs	r2, #127	; 0x7f
 8001610:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_RTC_Init+0x48>)
 8001614:	22ff      	movs	r2, #255	; 0xff
 8001616:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <MX_RTC_Init+0x48>)
 800161a:	2200      	movs	r2, #0
 800161c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_RTC_Init+0x48>)
 8001620:	2200      	movs	r2, #0
 8001622:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <MX_RTC_Init+0x48>)
 8001626:	2200      	movs	r2, #0
 8001628:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_RTC_Init+0x48>)
 800162c:	2200      	movs	r2, #0
 800162e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <MX_RTC_Init+0x48>)
 8001632:	f002 ffa9 	bl	8004588 <HAL_RTC_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800163c:	f7ff ff78 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000340 	.word	0x20000340
 8001648:	40002800 	.word	0x40002800

0800164c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b0a4      	sub	sp, #144	; 0x90
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001654:	f107 0308 	add.w	r3, r7, #8
 8001658:	2288      	movs	r2, #136	; 0x88
 800165a:	2100      	movs	r1, #0
 800165c:	4618      	mov	r0, r3
 800165e:	f004 fd1f 	bl	80060a0 <memset>
  if(rtcHandle->Instance==RTC)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a10      	ldr	r2, [pc, #64]	; (80016a8 <HAL_RTC_MspInit+0x5c>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d118      	bne.n	800169e <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800166c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001670:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001672:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001676:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800167a:	f107 0308 	add.w	r3, r7, #8
 800167e:	4618      	mov	r0, r3
 8001680:	f002 f98a 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800168a:	f7ff ff51 	bl	8001530 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800168e:	4b07      	ldr	r3, [pc, #28]	; (80016ac <HAL_RTC_MspInit+0x60>)
 8001690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001694:	4a05      	ldr	r2, [pc, #20]	; (80016ac <HAL_RTC_MspInit+0x60>)
 8001696:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800169a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800169e:	bf00      	nop
 80016a0:	3790      	adds	r7, #144	; 0x90
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40002800 	.word	0x40002800
 80016ac:	40021000 	.word	0x40021000

080016b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_MspInit+0x44>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ba:	4a0e      	ldr	r2, [pc, #56]	; (80016f4 <HAL_MspInit+0x44>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6613      	str	r3, [r2, #96]	; 0x60
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_MspInit+0x44>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d2:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <HAL_MspInit+0x44>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d8:	6593      	str	r3, [r2, #88]	; 0x58
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40021000 	.word	0x40021000

080016f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016fc:	e7fe      	b.n	80016fc <NMI_Handler+0x4>

080016fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001702:	e7fe      	b.n	8001702 <HardFault_Handler+0x4>

08001704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001708:	e7fe      	b.n	8001708 <MemManage_Handler+0x4>

0800170a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170e:	e7fe      	b.n	800170e <BusFault_Handler+0x4>

08001710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001714:	e7fe      	b.n	8001714 <UsageFault_Handler+0x4>

08001716 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001744:	f000 fa92 	bl	8001c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}

0800174c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <USART1_IRQHandler+0x10>)
 8001752:	f003 f92f 	bl	80049b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000368 	.word	0x20000368

08001760 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <USART2_IRQHandler+0x10>)
 8001766:	f003 f925 	bl	80049b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200003f0 	.word	0x200003f0

08001774 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001778:	4802      	ldr	r0, [pc, #8]	; (8001784 <USART3_IRQHandler+0x10>)
 800177a:	f003 f91b 	bl	80049b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000478 	.word	0x20000478

08001788 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(COL_1_Pin);
 800178c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001790:	f000 fe1a 	bl	80023c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_2_Pin);
 8001794:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001798:	f000 fe16 	bl	80023c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_3_Pin);
 800179c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017a0:	f000 fe12 	bl	80023c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_4_Pin);
 80017a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80017a8:	f000 fe0e 	bl	80023c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 80017b4:	4802      	ldr	r0, [pc, #8]	; (80017c0 <RNG_IRQHandler+0x10>)
 80017b6:	f002 fe68 	bl	800448a <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000330 	.word	0x20000330

080017c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017cc:	4a14      	ldr	r2, [pc, #80]	; (8001820 <_sbrk+0x5c>)
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <_sbrk+0x60>)
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017d8:	4b13      	ldr	r3, [pc, #76]	; (8001828 <_sbrk+0x64>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d102      	bne.n	80017e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e0:	4b11      	ldr	r3, [pc, #68]	; (8001828 <_sbrk+0x64>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	; (800182c <_sbrk+0x68>)
 80017e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d207      	bcs.n	8001804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f4:	f004 fc82 	bl	80060fc <__errno>
 80017f8:	4603      	mov	r3, r0
 80017fa:	220c      	movs	r2, #12
 80017fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001802:	e009      	b.n	8001818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001804:	4b08      	ldr	r3, [pc, #32]	; (8001828 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180a:	4b07      	ldr	r3, [pc, #28]	; (8001828 <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	4a05      	ldr	r2, [pc, #20]	; (8001828 <_sbrk+0x64>)
 8001814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001816:	68fb      	ldr	r3, [r7, #12]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20018000 	.word	0x20018000
 8001824:	00000400 	.word	0x00000400
 8001828:	20000364 	.word	0x20000364
 800182c:	20000650 	.word	0x20000650

08001830 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <SystemInit+0x20>)
 8001836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800183a:	4a05      	ldr	r2, [pc, #20]	; (8001850 <SystemInit+0x20>)
 800183c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001858:	4b14      	ldr	r3, [pc, #80]	; (80018ac <MX_USART1_UART_Init+0x58>)
 800185a:	4a15      	ldr	r2, [pc, #84]	; (80018b0 <MX_USART1_UART_Init+0x5c>)
 800185c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800185e:	4b13      	ldr	r3, [pc, #76]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001860:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001864:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <MX_USART1_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_USART1_UART_Init+0x58>)
 800187a:	220c      	movs	r2, #12
 800187c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001880:	2200      	movs	r2, #0
 8001882:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001886:	2200      	movs	r2, #0
 8001888:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <MX_USART1_UART_Init+0x58>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	; (80018ac <MX_USART1_UART_Init+0x58>)
 8001898:	f002 ff94 	bl	80047c4 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80018a2:	f7ff fe45 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000368 	.word	0x20000368
 80018b0:	40013800 	.word	0x40013800

080018b4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018b8:	4b14      	ldr	r3, [pc, #80]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018ba:	4a15      	ldr	r2, [pc, #84]	; (8001910 <MX_USART2_UART_Init+0x5c>)
 80018bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_USART2_UART_Init+0x58>)
 80018f8:	f002 ff64 	bl	80047c4 <HAL_UART_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001902:	f7ff fe15 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	200003f0 	.word	0x200003f0
 8001910:	40004400 	.word	0x40004400

08001914 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001918:	4b14      	ldr	r3, [pc, #80]	; (800196c <MX_USART3_UART_Init+0x58>)
 800191a:	4a15      	ldr	r2, [pc, #84]	; (8001970 <MX_USART3_UART_Init+0x5c>)
 800191c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800191e:	4b13      	ldr	r3, [pc, #76]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001920:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001924:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001926:	4b11      	ldr	r3, [pc, #68]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800192c:	4b0f      	ldr	r3, [pc, #60]	; (800196c <MX_USART3_UART_Init+0x58>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001932:	4b0e      	ldr	r3, [pc, #56]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <MX_USART3_UART_Init+0x58>)
 800193a:	220c      	movs	r2, #12
 800193c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193e:	4b0b      	ldr	r3, [pc, #44]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001944:	4b09      	ldr	r3, [pc, #36]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <MX_USART3_UART_Init+0x58>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001956:	4805      	ldr	r0, [pc, #20]	; (800196c <MX_USART3_UART_Init+0x58>)
 8001958:	f002 ff34 	bl	80047c4 <HAL_UART_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001962:	f7ff fde5 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000478 	.word	0x20000478
 8001970:	40004800 	.word	0x40004800

08001974 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b0b0      	sub	sp, #192	; 0xc0
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800198c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001990:	2288      	movs	r2, #136	; 0x88
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f004 fb83 	bl	80060a0 <memset>
  if(uartHandle->Instance==USART1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a6f      	ldr	r2, [pc, #444]	; (8001b5c <HAL_UART_MspInit+0x1e8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d145      	bne.n	8001a30 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019a4:	2301      	movs	r3, #1
 80019a6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019a8:	2300      	movs	r3, #0
 80019aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b0:	4618      	mov	r0, r3
 80019b2:	f001 fff1 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019bc:	f7ff fdb8 	bl	8001530 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019c0:	4b67      	ldr	r3, [pc, #412]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c4:	4a66      	ldr	r2, [pc, #408]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ca:	6613      	str	r3, [r2, #96]	; 0x60
 80019cc:	4b64      	ldr	r3, [pc, #400]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d4:	623b      	str	r3, [r7, #32]
 80019d6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d8:	4b61      	ldr	r3, [pc, #388]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019dc:	4a60      	ldr	r2, [pc, #384]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019e4:	4b5e      	ldr	r3, [pc, #376]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 80019e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	61fb      	str	r3, [r7, #28]
 80019ee:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019f0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a0a:	2307      	movs	r3, #7
 8001a0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a14:	4619      	mov	r1, r3
 8001a16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a1a:	f000 fafb 	bl	8002014 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2108      	movs	r1, #8
 8001a22:	2025      	movs	r0, #37	; 0x25
 8001a24:	f000 fa41 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a28:	2025      	movs	r0, #37	; 0x25
 8001a2a:	f000 fa5a 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a2e:	e091      	b.n	8001b54 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a4b      	ldr	r2, [pc, #300]	; (8001b64 <HAL_UART_MspInit+0x1f0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d144      	bne.n	8001ac4 <HAL_UART_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a46:	4618      	mov	r0, r3
 8001a48:	f001 ffa6 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001a52:	f7ff fd6d 	bl	8001530 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a56:	4b42      	ldr	r3, [pc, #264]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5a:	4a41      	ldr	r2, [pc, #260]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a60:	6593      	str	r3, [r2, #88]	; 0x58
 8001a62:	4b3f      	ldr	r3, [pc, #252]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	61bb      	str	r3, [r7, #24]
 8001a6c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	4b3c      	ldr	r3, [pc, #240]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a72:	4a3b      	ldr	r2, [pc, #236]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7a:	4b39      	ldr	r3, [pc, #228]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a86:	230c      	movs	r3, #12
 8001a88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a9e:	2307      	movs	r3, #7
 8001aa0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aae:	f000 fab1 	bl	8002014 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	210a      	movs	r1, #10
 8001ab6:	2026      	movs	r0, #38	; 0x26
 8001ab8:	f000 f9f7 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001abc:	2026      	movs	r0, #38	; 0x26
 8001abe:	f000 fa10 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
}
 8001ac2:	e047      	b.n	8001b54 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART3)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a27      	ldr	r2, [pc, #156]	; (8001b68 <HAL_UART_MspInit+0x1f4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d142      	bne.n	8001b54 <HAL_UART_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ace:	2304      	movs	r3, #4
 8001ad0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ada:	4618      	mov	r0, r3
 8001adc:	f001 ff5c 	bl	8003998 <HAL_RCCEx_PeriphCLKConfig>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <HAL_UART_MspInit+0x176>
      Error_Handler();
 8001ae6:	f7ff fd23 	bl	8001530 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001aea:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aee:	4a1c      	ldr	r2, [pc, #112]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001af0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001af4:	6593      	str	r3, [r2, #88]	; 0x58
 8001af6:	4b1a      	ldr	r3, [pc, #104]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b06:	4a16      	ldr	r2, [pc, #88]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001b08:	f043 0304 	orr.w	r3, r3, #4
 8001b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <HAL_UART_MspInit+0x1ec>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001b1a:	2330      	movs	r3, #48	; 0x30
 8001b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b32:	2307      	movs	r3, #7
 8001b34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b38:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480b      	ldr	r0, [pc, #44]	; (8001b6c <HAL_UART_MspInit+0x1f8>)
 8001b40:	f000 fa68 	bl	8002014 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2108      	movs	r1, #8
 8001b48:	2027      	movs	r0, #39	; 0x27
 8001b4a:	f000 f9ae 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b4e:	2027      	movs	r0, #39	; 0x27
 8001b50:	f000 f9c7 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
}
 8001b54:	bf00      	nop
 8001b56:	37c0      	adds	r7, #192	; 0xc0
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40013800 	.word	0x40013800
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40004400 	.word	0x40004400
 8001b68:	40004800 	.word	0x40004800
 8001b6c:	48000800 	.word	0x48000800

08001b70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b74:	f7ff fe5c 	bl	8001830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b78:	480c      	ldr	r0, [pc, #48]	; (8001bac <LoopForever+0x6>)
  ldr r1, =_edata
 8001b7a:	490d      	ldr	r1, [pc, #52]	; (8001bb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <LoopForever+0xe>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b80:	e002      	b.n	8001b88 <LoopCopyDataInit>

08001b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b86:	3304      	adds	r3, #4

08001b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b8c:	d3f9      	bcc.n	8001b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b8e:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b90:	4c0a      	ldr	r4, [pc, #40]	; (8001bbc <LoopForever+0x16>)
  movs r3, #0
 8001b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b94:	e001      	b.n	8001b9a <LoopFillZerobss>

08001b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b98:	3204      	adds	r2, #4

08001b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b9c:	d3fb      	bcc.n	8001b96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b9e:	f004 fab3 	bl	8006108 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ba2:	f7ff fc07 	bl	80013b4 <main>

08001ba6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ba6:	e7fe      	b.n	8001ba6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ba8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb0:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001bb4:	08006b28 	.word	0x08006b28
  ldr r2, =_sbss
 8001bb8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001bbc:	2000064c 	.word	0x2000064c

08001bc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bc0:	e7fe      	b.n	8001bc0 <ADC1_2_IRQHandler>

08001bc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bcc:	2003      	movs	r0, #3
 8001bce:	f000 f961 	bl	8001e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f000 f80e 	bl	8001bf4 <HAL_InitTick>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d002      	beq.n	8001be4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	71fb      	strb	r3, [r7, #7]
 8001be2:	e001      	b.n	8001be8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001be4:	f7ff fd64 	bl	80016b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001be8:	79fb      	ldrb	r3, [r7, #7]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c00:	4b17      	ldr	r3, [pc, #92]	; (8001c60 <HAL_InitTick+0x6c>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d023      	beq.n	8001c50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <HAL_InitTick+0x70>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <HAL_InitTick+0x6c>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 f96d 	bl	8001efe <HAL_SYSTICK_Config>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10f      	bne.n	8001c4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b0f      	cmp	r3, #15
 8001c2e:	d809      	bhi.n	8001c44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c30:	2200      	movs	r2, #0
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	f04f 30ff 	mov.w	r0, #4294967295
 8001c38:	f000 f937 	bl	8001eaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c3c:	4a0a      	ldr	r2, [pc, #40]	; (8001c68 <HAL_InitTick+0x74>)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	e007      	b.n	8001c54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
 8001c48:	e004      	b.n	8001c54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	73fb      	strb	r3, [r7, #15]
 8001c4e:	e001      	b.n	8001c54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000044 	.word	0x20000044
 8001c64:	2000003c 	.word	0x2000003c
 8001c68:	20000040 	.word	0x20000040

08001c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c70:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <HAL_IncTick+0x20>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_IncTick+0x24>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <HAL_IncTick+0x24>)
 8001c7e:	6013      	str	r3, [r2, #0]
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	20000044 	.word	0x20000044
 8001c90:	20000500 	.word	0x20000500

08001c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return uwTick;
 8001c98:	4b03      	ldr	r3, [pc, #12]	; (8001ca8 <HAL_GetTick+0x14>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	20000500 	.word	0x20000500

08001cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb4:	f7ff ffee 	bl	8001c94 <HAL_GetTick>
 8001cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc4:	d005      	beq.n	8001cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <HAL_Delay+0x44>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4413      	add	r3, r2
 8001cd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cd2:	bf00      	nop
 8001cd4:	f7ff ffde 	bl	8001c94 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d8f7      	bhi.n	8001cd4 <HAL_Delay+0x28>
  {
  }
}
 8001ce4:	bf00      	nop
 8001ce6:	bf00      	nop
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000044 	.word	0x20000044

08001cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d10:	4013      	ands	r3, r2
 8001d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d26:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	60d3      	str	r3, [r2, #12]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d40:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <__NVIC_GetPriorityGrouping+0x18>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	0a1b      	lsrs	r3, r3, #8
 8001d46:	f003 0307 	and.w	r3, r3, #7
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	db0b      	blt.n	8001d82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	f003 021f 	and.w	r2, r3, #31
 8001d70:	4907      	ldr	r1, [pc, #28]	; (8001d90 <__NVIC_EnableIRQ+0x38>)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	2001      	movs	r0, #1
 8001d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000e100 	.word	0xe000e100

08001d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	6039      	str	r1, [r7, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	db0a      	blt.n	8001dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	490c      	ldr	r1, [pc, #48]	; (8001de0 <__NVIC_SetPriority+0x4c>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	0112      	lsls	r2, r2, #4
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	440b      	add	r3, r1
 8001db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dbc:	e00a      	b.n	8001dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4908      	ldr	r1, [pc, #32]	; (8001de4 <__NVIC_SetPriority+0x50>)
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	3b04      	subs	r3, #4
 8001dcc:	0112      	lsls	r2, r2, #4
 8001dce:	b2d2      	uxtb	r2, r2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	761a      	strb	r2, [r3, #24]
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	e000e100 	.word	0xe000e100
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b089      	sub	sp, #36	; 0x24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f1c3 0307 	rsb	r3, r3, #7
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	bf28      	it	cs
 8001e06:	2304      	movcs	r3, #4
 8001e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	2b06      	cmp	r3, #6
 8001e10:	d902      	bls.n	8001e18 <NVIC_EncodePriority+0x30>
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3b03      	subs	r3, #3
 8001e16:	e000      	b.n	8001e1a <NVIC_EncodePriority+0x32>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43da      	mvns	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	401a      	ands	r2, r3
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e30:	f04f 31ff 	mov.w	r1, #4294967295
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3a:	43d9      	mvns	r1, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	4313      	orrs	r3, r2
         );
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3724      	adds	r7, #36	; 0x24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e60:	d301      	bcc.n	8001e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00f      	b.n	8001e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <SysTick_Config+0x40>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6e:	210f      	movs	r1, #15
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295
 8001e74:	f7ff ff8e 	bl	8001d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <SysTick_Config+0x40>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <SysTick_Config+0x40>)
 8001e80:	2207      	movs	r2, #7
 8001e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	e000e010 	.word	0xe000e010

08001e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ff29 	bl	8001cf4 <__NVIC_SetPriorityGrouping>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ebc:	f7ff ff3e 	bl	8001d3c <__NVIC_GetPriorityGrouping>
 8001ec0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	6978      	ldr	r0, [r7, #20]
 8001ec8:	f7ff ff8e 	bl	8001de8 <NVIC_EncodePriority>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff5d 	bl	8001d94 <__NVIC_SetPriority>
}
 8001eda:	bf00      	nop
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff ff31 	bl	8001d58 <__NVIC_EnableIRQ>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff ffa2 	bl	8001e50 <SysTick_Config>
 8001f0c:	4603      	mov	r3, r0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b085      	sub	sp, #20
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d008      	beq.n	8001f40 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2204      	movs	r2, #4
 8001f32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e022      	b.n	8001f86 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 020e 	bic.w	r2, r2, #14
 8001f4e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f022 0201 	bic.w	r2, r2, #1
 8001f5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f64:	f003 021c 	and.w	r2, r3, #28
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f72:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d005      	beq.n	8001fb6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2204      	movs	r2, #4
 8001fae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
 8001fb4:	e029      	b.n	800200a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 020e 	bic.w	r2, r2, #14
 8001fc4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 0201 	bic.w	r2, r2, #1
 8001fd4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	f003 021c 	and.w	r2, r3, #28
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	4798      	blx	r3
    }
  }
  return status;
 800200a:	7bfb      	ldrb	r3, [r7, #15]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002022:	e17f      	b.n	8002324 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8171 	beq.w	800231e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f003 0303 	and.w	r3, r3, #3
 8002044:	2b01      	cmp	r3, #1
 8002046:	d005      	beq.n	8002054 <HAL_GPIO_Init+0x40>
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f003 0303 	and.w	r3, r3, #3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d130      	bne.n	80020b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	2203      	movs	r2, #3
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	43db      	mvns	r3, r3
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4013      	ands	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800208a:	2201      	movs	r2, #1
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	f003 0201 	and.w	r2, r3, #1
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d118      	bne.n	80020f4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020c8:	2201      	movs	r2, #1
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4013      	ands	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	08db      	lsrs	r3, r3, #3
 80020de:	f003 0201 	and.w	r2, r3, #1
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 0303 	and.w	r3, r3, #3
 80020fc:	2b03      	cmp	r3, #3
 80020fe:	d017      	beq.n	8002130 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	2203      	movs	r2, #3
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	4313      	orrs	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d123      	bne.n	8002184 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	08da      	lsrs	r2, r3, #3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3208      	adds	r2, #8
 8002144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002148:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	220f      	movs	r2, #15
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	691a      	ldr	r2, [r3, #16]
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	08da      	lsrs	r2, r3, #3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3208      	adds	r2, #8
 800217e:	6939      	ldr	r1, [r7, #16]
 8002180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	2203      	movs	r2, #3
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0203 	and.w	r2, r3, #3
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80ac 	beq.w	800231e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c6:	4b5f      	ldr	r3, [pc, #380]	; (8002344 <HAL_GPIO_Init+0x330>)
 80021c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ca:	4a5e      	ldr	r2, [pc, #376]	; (8002344 <HAL_GPIO_Init+0x330>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6613      	str	r3, [r2, #96]	; 0x60
 80021d2:	4b5c      	ldr	r3, [pc, #368]	; (8002344 <HAL_GPIO_Init+0x330>)
 80021d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021de:	4a5a      	ldr	r2, [pc, #360]	; (8002348 <HAL_GPIO_Init+0x334>)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3302      	adds	r3, #2
 80021e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	220f      	movs	r2, #15
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002208:	d025      	beq.n	8002256 <HAL_GPIO_Init+0x242>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4f      	ldr	r2, [pc, #316]	; (800234c <HAL_GPIO_Init+0x338>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d01f      	beq.n	8002252 <HAL_GPIO_Init+0x23e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4e      	ldr	r2, [pc, #312]	; (8002350 <HAL_GPIO_Init+0x33c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d019      	beq.n	800224e <HAL_GPIO_Init+0x23a>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4d      	ldr	r2, [pc, #308]	; (8002354 <HAL_GPIO_Init+0x340>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d013      	beq.n	800224a <HAL_GPIO_Init+0x236>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4c      	ldr	r2, [pc, #304]	; (8002358 <HAL_GPIO_Init+0x344>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00d      	beq.n	8002246 <HAL_GPIO_Init+0x232>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a4b      	ldr	r2, [pc, #300]	; (800235c <HAL_GPIO_Init+0x348>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d007      	beq.n	8002242 <HAL_GPIO_Init+0x22e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a4a      	ldr	r2, [pc, #296]	; (8002360 <HAL_GPIO_Init+0x34c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d101      	bne.n	800223e <HAL_GPIO_Init+0x22a>
 800223a:	2306      	movs	r3, #6
 800223c:	e00c      	b.n	8002258 <HAL_GPIO_Init+0x244>
 800223e:	2307      	movs	r3, #7
 8002240:	e00a      	b.n	8002258 <HAL_GPIO_Init+0x244>
 8002242:	2305      	movs	r3, #5
 8002244:	e008      	b.n	8002258 <HAL_GPIO_Init+0x244>
 8002246:	2304      	movs	r3, #4
 8002248:	e006      	b.n	8002258 <HAL_GPIO_Init+0x244>
 800224a:	2303      	movs	r3, #3
 800224c:	e004      	b.n	8002258 <HAL_GPIO_Init+0x244>
 800224e:	2302      	movs	r3, #2
 8002250:	e002      	b.n	8002258 <HAL_GPIO_Init+0x244>
 8002252:	2301      	movs	r3, #1
 8002254:	e000      	b.n	8002258 <HAL_GPIO_Init+0x244>
 8002256:	2300      	movs	r3, #0
 8002258:	697a      	ldr	r2, [r7, #20]
 800225a:	f002 0203 	and.w	r2, r2, #3
 800225e:	0092      	lsls	r2, r2, #2
 8002260:	4093      	lsls	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002268:	4937      	ldr	r1, [pc, #220]	; (8002348 <HAL_GPIO_Init+0x334>)
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	089b      	lsrs	r3, r3, #2
 800226e:	3302      	adds	r3, #2
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002276:	4b3b      	ldr	r3, [pc, #236]	; (8002364 <HAL_GPIO_Init+0x350>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	43db      	mvns	r3, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800229a:	4a32      	ldr	r2, [pc, #200]	; (8002364 <HAL_GPIO_Init+0x350>)
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022a0:	4b30      	ldr	r3, [pc, #192]	; (8002364 <HAL_GPIO_Init+0x350>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022c4:	4a27      	ldr	r2, [pc, #156]	; (8002364 <HAL_GPIO_Init+0x350>)
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022ca:	4b26      	ldr	r3, [pc, #152]	; (8002364 <HAL_GPIO_Init+0x350>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022ee:	4a1d      	ldr	r2, [pc, #116]	; (8002364 <HAL_GPIO_Init+0x350>)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022f4:	4b1b      	ldr	r3, [pc, #108]	; (8002364 <HAL_GPIO_Init+0x350>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	43db      	mvns	r3, r3
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d003      	beq.n	8002318 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <HAL_GPIO_Init+0x350>)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	3301      	adds	r3, #1
 8002322:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	fa22 f303 	lsr.w	r3, r2, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	f47f ae78 	bne.w	8002024 <HAL_GPIO_Init+0x10>
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	371c      	adds	r7, #28
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40021000 	.word	0x40021000
 8002348:	40010000 	.word	0x40010000
 800234c:	48000400 	.word	0x48000400
 8002350:	48000800 	.word	0x48000800
 8002354:	48000c00 	.word	0x48000c00
 8002358:	48001000 	.word	0x48001000
 800235c:	48001400 	.word	0x48001400
 8002360:	48001800 	.word	0x48001800
 8002364:	40010400 	.word	0x40010400

08002368 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	887b      	ldrh	r3, [r7, #2]
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002380:	2301      	movs	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
 8002384:	e001      	b.n	800238a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800238a:	7bfb      	ldrb	r3, [r7, #15]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
 80023a4:	4613      	mov	r3, r2
 80023a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023a8:	787b      	ldrb	r3, [r7, #1]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023b4:	e002      	b.n	80023bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	4013      	ands	r3, r2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d006      	beq.n	80023ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023e0:	88fb      	ldrh	r3, [r7, #6]
 80023e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe fe1a 	bl	8001020 <HAL_GPIO_EXTI_Callback>
  }
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40010400 	.word	0x40010400

080023f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e08d      	b.n	8002526 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d106      	bne.n	8002424 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7fe fb1c 	bl	8000a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2224      	movs	r2, #36	; 0x24
 8002428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002448:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002458:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d107      	bne.n	8002472 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	e006      	b.n	8002480 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800247e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b02      	cmp	r3, #2
 8002486:	d108      	bne.n	800249a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	e007      	b.n	80024aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691a      	ldr	r2, [r3, #16]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	430a      	orrs	r2, r1
 80024e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69d9      	ldr	r1, [r3, #28]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a1a      	ldr	r2, [r3, #32]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 0201 	orr.w	r2, r2, #1
 8002506:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2220      	movs	r2, #32
 8002512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	607a      	str	r2, [r7, #4]
 800253a:	461a      	mov	r2, r3
 800253c:	460b      	mov	r3, r1
 800253e:	817b      	strh	r3, [r7, #10]
 8002540:	4613      	mov	r3, r2
 8002542:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b20      	cmp	r3, #32
 800254e:	f040 80fd 	bne.w	800274c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002558:	2b01      	cmp	r3, #1
 800255a:	d101      	bne.n	8002560 <HAL_I2C_Master_Transmit+0x30>
 800255c:	2302      	movs	r3, #2
 800255e:	e0f6      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002568:	f7ff fb94 	bl	8001c94 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2319      	movs	r3, #25
 8002574:	2201      	movs	r2, #1
 8002576:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 f914 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e0e1      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2221      	movs	r2, #33	; 0x21
 800258e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2210      	movs	r2, #16
 8002596:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	893a      	ldrh	r2, [r7, #8]
 80025aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	2bff      	cmp	r3, #255	; 0xff
 80025ba:	d906      	bls.n	80025ca <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	22ff      	movs	r2, #255	; 0xff
 80025c0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80025c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e007      	b.n	80025da <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80025d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025d8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d024      	beq.n	800262c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e6:	781a      	ldrb	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	1c5a      	adds	r2, r3, #1
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800260a:	3b01      	subs	r3, #1
 800260c:	b29a      	uxth	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002616:	b2db      	uxtb	r3, r3
 8002618:	3301      	adds	r3, #1
 800261a:	b2da      	uxtb	r2, r3
 800261c:	8979      	ldrh	r1, [r7, #10]
 800261e:	4b4e      	ldr	r3, [pc, #312]	; (8002758 <HAL_I2C_Master_Transmit+0x228>)
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fa79 	bl	8002b1c <I2C_TransferConfig>
 800262a:	e066      	b.n	80026fa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002630:	b2da      	uxtb	r2, r3
 8002632:	8979      	ldrh	r1, [r7, #10]
 8002634:	4b48      	ldr	r3, [pc, #288]	; (8002758 <HAL_I2C_Master_Transmit+0x228>)
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 fa6e 	bl	8002b1c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002640:	e05b      	b.n	80026fa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	6a39      	ldr	r1, [r7, #32]
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f8fd 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e07b      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	781a      	ldrb	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267e:	3b01      	subs	r3, #1
 8002680:	b29a      	uxth	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	d034      	beq.n	80026fa <HAL_I2C_Master_Transmit+0x1ca>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	d130      	bne.n	80026fa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	2200      	movs	r2, #0
 80026a0:	2180      	movs	r1, #128	; 0x80
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f880 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e04d      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	2bff      	cmp	r3, #255	; 0xff
 80026ba:	d90e      	bls.n	80026da <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	22ff      	movs	r2, #255	; 0xff
 80026c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	2300      	movs	r3, #0
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f000 fa22 	bl	8002b1c <I2C_TransferConfig>
 80026d8:	e00f      	b.n	80026fa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026de:	b29a      	uxth	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	8979      	ldrh	r1, [r7, #10]
 80026ec:	2300      	movs	r3, #0
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 fa11 	bl	8002b1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d19e      	bne.n	8002642 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	6a39      	ldr	r1, [r7, #32]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f8e3 	bl	80028d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e01a      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2220      	movs	r2, #32
 800271e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <HAL_I2C_Master_Transmit+0x22c>)
 800272c:	400b      	ands	r3, r1
 800272e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2220      	movs	r2, #32
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002748:	2300      	movs	r3, #0
 800274a:	e000      	b.n	800274e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800274c:	2302      	movs	r3, #2
  }
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	80002000 	.word	0x80002000
 800275c:	fe00e800 	.word	0xfe00e800

08002760 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b02      	cmp	r3, #2
 8002774:	d103      	bne.n	800277e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2200      	movs	r2, #0
 800277c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d007      	beq.n	800279c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	699a      	ldr	r2, [r3, #24]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0201 	orr.w	r2, r2, #1
 800279a:	619a      	str	r2, [r3, #24]
  }
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	603b      	str	r3, [r7, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b8:	e031      	b.n	800281e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c0:	d02d      	beq.n	800281e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c2:	f7ff fa67 	bl	8001c94 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d302      	bcc.n	80027d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d122      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	699a      	ldr	r2, [r3, #24]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	4013      	ands	r3, r2
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	bf0c      	ite	eq
 80027e8:	2301      	moveq	r3, #1
 80027ea:	2300      	movne	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d113      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fa:	f043 0220 	orr.w	r2, r3, #32
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2220      	movs	r2, #32
 8002806:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e00f      	b.n	800283e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699a      	ldr	r2, [r3, #24]
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	4013      	ands	r3, r2
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	429a      	cmp	r2, r3
 800282c:	bf0c      	ite	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	2300      	movne	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	461a      	mov	r2, r3
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	429a      	cmp	r2, r3
 800283a:	d0be      	beq.n	80027ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b084      	sub	sp, #16
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002852:	e033      	b.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f87f 	bl	800295c <I2C_IsErrorOccurred>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e031      	b.n	80028cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d025      	beq.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002870:	f7ff fa10 	bl	8001c94 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	429a      	cmp	r2, r3
 800287e:	d302      	bcc.n	8002886 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d11a      	bne.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b02      	cmp	r3, #2
 8002892:	d013      	beq.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002898:	f043 0220 	orr.w	r2, r3, #32
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e007      	b.n	80028cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d1c4      	bne.n	8002854 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e0:	e02f      	b.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 f838 	bl	800295c <I2C_IsErrorOccurred>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e02d      	b.n	8002952 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f6:	f7ff f9cd 	bl	8001c94 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	429a      	cmp	r2, r3
 8002904:	d302      	bcc.n	800290c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d11a      	bne.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b20      	cmp	r3, #32
 8002918:	d013      	beq.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291e:	f043 0220 	orr.w	r2, r3, #32
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2220      	movs	r2, #32
 800292a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e007      	b.n	8002952 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0320 	and.w	r3, r3, #32
 800294c:	2b20      	cmp	r3, #32
 800294e:	d1c8      	bne.n	80028e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08a      	sub	sp, #40	; 0x28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d068      	beq.n	8002a5a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2210      	movs	r2, #16
 800298e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002990:	e049      	b.n	8002a26 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d045      	beq.n	8002a26 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800299a:	f7ff f97b 	bl	8001c94 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d302      	bcc.n	80029b0 <I2C_IsErrorOccurred+0x54>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d13a      	bne.n	8002a26 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d2:	d121      	bne.n	8002a18 <I2C_IsErrorOccurred+0xbc>
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029da:	d01d      	beq.n	8002a18 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80029dc:	7cfb      	ldrb	r3, [r7, #19]
 80029de:	2b20      	cmp	r3, #32
 80029e0:	d01a      	beq.n	8002a18 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029f2:	f7ff f94f 	bl	8001c94 <HAL_GetTick>
 80029f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029f8:	e00e      	b.n	8002a18 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029fa:	f7ff f94b 	bl	8001c94 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b19      	cmp	r3, #25
 8002a06:	d907      	bls.n	8002a18 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	f043 0320 	orr.w	r3, r3, #32
 8002a0e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002a16:	e006      	b.n	8002a26 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d1e9      	bne.n	80029fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b20      	cmp	r3, #32
 8002a32:	d003      	beq.n	8002a3c <I2C_IsErrorOccurred+0xe0>
 8002a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0aa      	beq.n	8002992 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2220      	movs	r2, #32
 8002a4a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	f043 0304 	orr.w	r3, r3, #4
 8002a52:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00b      	beq.n	8002a84 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00b      	beq.n	8002aa6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	f043 0308 	orr.w	r3, r3, #8
 8002a94:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a9e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00b      	beq.n	8002ac8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ac0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01c      	beq.n	8002b0a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f7ff fe45 	bl	8002760 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <I2C_IsErrorOccurred+0x1bc>)
 8002ae2:	400b      	ands	r3, r1
 8002ae4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002aea:	6a3b      	ldr	r3, [r7, #32]
 8002aec:	431a      	orrs	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2220      	movs	r2, #32
 8002af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3728      	adds	r7, #40	; 0x28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	fe00e800 	.word	0xfe00e800

08002b1c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	817b      	strh	r3, [r7, #10]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b34:	7a7b      	ldrb	r3, [r7, #9]
 8002b36:	041b      	lsls	r3, r3, #16
 8002b38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b3c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b4a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	0d5b      	lsrs	r3, r3, #21
 8002b56:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <I2C_TransferConfig+0x60>)
 8002b5c:	430b      	orrs	r3, r1
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	ea02 0103 	and.w	r1, r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b6e:	bf00      	nop
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	03ff63ff 	.word	0x03ff63ff

08002b80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d138      	bne.n	8002c08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e032      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2224      	movs	r2, #36	; 0x24
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6819      	ldr	r1, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	e000      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
  }
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b20      	cmp	r3, #32
 8002c2a:	d139      	bne.n	8002ca0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c36:	2302      	movs	r3, #2
 8002c38:	e033      	b.n	8002ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2224      	movs	r2, #36	; 0x24
 8002c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 0201 	bic.w	r2, r2, #1
 8002c58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e000      	b.n	8002ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ca0:	2302      	movs	r3, #2
  }
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
	...

08002cb0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a04      	ldr	r2, [pc, #16]	; (8002ccc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002cba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cbe:	6013      	str	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40007000 	.word	0x40007000

08002cd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <HAL_PWREx_GetVoltageRange+0x18>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40007000 	.word	0x40007000

08002cec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cfa:	d130      	bne.n	8002d5e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cfc:	4b23      	ldr	r3, [pc, #140]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d08:	d038      	beq.n	8002d7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d0a:	4b20      	ldr	r3, [pc, #128]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d12:	4a1e      	ldr	r2, [pc, #120]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d14:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d18:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d1a:	4b1d      	ldr	r3, [pc, #116]	; (8002d90 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2232      	movs	r2, #50	; 0x32
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	4a1b      	ldr	r2, [pc, #108]	; (8002d94 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	0c9b      	lsrs	r3, r3, #18
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d30:	e002      	b.n	8002d38 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	3b01      	subs	r3, #1
 8002d36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d38:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d44:	d102      	bne.n	8002d4c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f2      	bne.n	8002d32 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d4c:	4b0f      	ldr	r3, [pc, #60]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d58:	d110      	bne.n	8002d7c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e00f      	b.n	8002d7e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d5e:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d6a:	d007      	beq.n	8002d7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d74:	4a05      	ldr	r2, [pc, #20]	; (8002d8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d7a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	40007000 	.word	0x40007000
 8002d90:	2000003c 	.word	0x2000003c
 8002d94:	431bde83 	.word	0x431bde83

08002d98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e3ca      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002daa:	4b97      	ldr	r3, [pc, #604]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002db4:	4b94      	ldr	r3, [pc, #592]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0310 	and.w	r3, r3, #16
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 80e4 	beq.w	8002f94 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d007      	beq.n	8002de2 <HAL_RCC_OscConfig+0x4a>
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2b0c      	cmp	r3, #12
 8002dd6:	f040 808b 	bne.w	8002ef0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	f040 8087 	bne.w	8002ef0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002de2:	4b89      	ldr	r3, [pc, #548]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d005      	beq.n	8002dfa <HAL_RCC_OscConfig+0x62>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e3a2      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1a      	ldr	r2, [r3, #32]
 8002dfe:	4b82      	ldr	r3, [pc, #520]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d004      	beq.n	8002e14 <HAL_RCC_OscConfig+0x7c>
 8002e0a:	4b7f      	ldr	r3, [pc, #508]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e12:	e005      	b.n	8002e20 <HAL_RCC_OscConfig+0x88>
 8002e14:	4b7c      	ldr	r3, [pc, #496]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e1a:	091b      	lsrs	r3, r3, #4
 8002e1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d223      	bcs.n	8002e6c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 fd55 	bl	80038d8 <RCC_SetFlashLatencyFromMSIRange>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e383      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e38:	4b73      	ldr	r3, [pc, #460]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a72      	ldr	r2, [pc, #456]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e3e:	f043 0308 	orr.w	r3, r3, #8
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	4b70      	ldr	r3, [pc, #448]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	496d      	ldr	r1, [pc, #436]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e56:	4b6c      	ldr	r3, [pc, #432]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	4968      	ldr	r1, [pc, #416]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	604b      	str	r3, [r1, #4]
 8002e6a:	e025      	b.n	8002eb8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e6c:	4b66      	ldr	r3, [pc, #408]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a65      	ldr	r2, [pc, #404]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e72:	f043 0308 	orr.w	r3, r3, #8
 8002e76:	6013      	str	r3, [r2, #0]
 8002e78:	4b63      	ldr	r3, [pc, #396]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	4960      	ldr	r1, [pc, #384]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e8a:	4b5f      	ldr	r3, [pc, #380]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	021b      	lsls	r3, r3, #8
 8002e98:	495b      	ldr	r1, [pc, #364]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d109      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 fd15 	bl	80038d8 <RCC_SetFlashLatencyFromMSIRange>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e343      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002eb8:	f000 fc4a 	bl	8003750 <HAL_RCC_GetSysClockFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b52      	ldr	r3, [pc, #328]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	091b      	lsrs	r3, r3, #4
 8002ec4:	f003 030f 	and.w	r3, r3, #15
 8002ec8:	4950      	ldr	r1, [pc, #320]	; (800300c <HAL_RCC_OscConfig+0x274>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	f003 031f 	and.w	r3, r3, #31
 8002ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed4:	4a4e      	ldr	r2, [pc, #312]	; (8003010 <HAL_RCC_OscConfig+0x278>)
 8002ed6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ed8:	4b4e      	ldr	r3, [pc, #312]	; (8003014 <HAL_RCC_OscConfig+0x27c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fe fe89 	bl	8001bf4 <HAL_InitTick>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d052      	beq.n	8002f92 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002eec:	7bfb      	ldrb	r3, [r7, #15]
 8002eee:	e327      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d032      	beq.n	8002f5e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ef8:	4b43      	ldr	r3, [pc, #268]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a42      	ldr	r2, [pc, #264]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f04:	f7fe fec6 	bl	8001c94 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f0c:	f7fe fec2 	bl	8001c94 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e310      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f1e:	4b3a      	ldr	r3, [pc, #232]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0f0      	beq.n	8002f0c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f2a:	4b37      	ldr	r3, [pc, #220]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a36      	ldr	r2, [pc, #216]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f30:	f043 0308 	orr.w	r3, r3, #8
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	4b34      	ldr	r3, [pc, #208]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	4931      	ldr	r1, [pc, #196]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f48:	4b2f      	ldr	r3, [pc, #188]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	021b      	lsls	r3, r3, #8
 8002f56:	492c      	ldr	r1, [pc, #176]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	604b      	str	r3, [r1, #4]
 8002f5c:	e01a      	b.n	8002f94 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f5e:	4b2a      	ldr	r3, [pc, #168]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a29      	ldr	r2, [pc, #164]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f64:	f023 0301 	bic.w	r3, r3, #1
 8002f68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f6a:	f7fe fe93 	bl	8001c94 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f72:	f7fe fe8f 	bl	8001c94 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e2dd      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f84:	4b20      	ldr	r3, [pc, #128]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1f0      	bne.n	8002f72 <HAL_RCC_OscConfig+0x1da>
 8002f90:	e000      	b.n	8002f94 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f92:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d074      	beq.n	800308a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	2b08      	cmp	r3, #8
 8002fa4:	d005      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x21a>
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	2b0c      	cmp	r3, #12
 8002faa:	d10e      	bne.n	8002fca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d10b      	bne.n	8002fca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fb2:	4b15      	ldr	r3, [pc, #84]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d064      	beq.n	8003088 <HAL_RCC_OscConfig+0x2f0>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d160      	bne.n	8003088 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e2ba      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd2:	d106      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x24a>
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a0b      	ldr	r2, [pc, #44]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	e026      	b.n	8003030 <HAL_RCC_OscConfig+0x298>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fea:	d115      	bne.n	8003018 <HAL_RCC_OscConfig+0x280>
 8002fec:	4b06      	ldr	r3, [pc, #24]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a05      	ldr	r2, [pc, #20]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002ff2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ff6:	6013      	str	r3, [r2, #0]
 8002ff8:	4b03      	ldr	r3, [pc, #12]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a02      	ldr	r2, [pc, #8]	; (8003008 <HAL_RCC_OscConfig+0x270>)
 8002ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	e014      	b.n	8003030 <HAL_RCC_OscConfig+0x298>
 8003006:	bf00      	nop
 8003008:	40021000 	.word	0x40021000
 800300c:	08006a9c 	.word	0x08006a9c
 8003010:	2000003c 	.word	0x2000003c
 8003014:	20000040 	.word	0x20000040
 8003018:	4ba0      	ldr	r3, [pc, #640]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a9f      	ldr	r2, [pc, #636]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800301e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	4b9d      	ldr	r3, [pc, #628]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a9c      	ldr	r2, [pc, #624]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800302a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800302e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d013      	beq.n	8003060 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003038:	f7fe fe2c 	bl	8001c94 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003040:	f7fe fe28 	bl	8001c94 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b64      	cmp	r3, #100	; 0x64
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e276      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003052:	4b92      	ldr	r3, [pc, #584]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0x2a8>
 800305e:	e014      	b.n	800308a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe fe18 	bl	8001c94 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003068:	f7fe fe14 	bl	8001c94 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b64      	cmp	r3, #100	; 0x64
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e262      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800307a:	4b88      	ldr	r3, [pc, #544]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0x2d0>
 8003086:	e000      	b.n	800308a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d060      	beq.n	8003158 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	2b04      	cmp	r3, #4
 800309a:	d005      	beq.n	80030a8 <HAL_RCC_OscConfig+0x310>
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b0c      	cmp	r3, #12
 80030a0:	d119      	bne.n	80030d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d116      	bne.n	80030d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030a8:	4b7c      	ldr	r3, [pc, #496]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_OscConfig+0x328>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e23f      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c0:	4b76      	ldr	r3, [pc, #472]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	061b      	lsls	r3, r3, #24
 80030ce:	4973      	ldr	r1, [pc, #460]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030d4:	e040      	b.n	8003158 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d023      	beq.n	8003126 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030de:	4b6f      	ldr	r3, [pc, #444]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6e      	ldr	r2, [pc, #440]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80030e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ea:	f7fe fdd3 	bl	8001c94 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f2:	f7fe fdcf 	bl	8001c94 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e21d      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003104:	4b65      	ldr	r3, [pc, #404]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f0      	beq.n	80030f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003110:	4b62      	ldr	r3, [pc, #392]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	061b      	lsls	r3, r3, #24
 800311e:	495f      	ldr	r1, [pc, #380]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003120:	4313      	orrs	r3, r2
 8003122:	604b      	str	r3, [r1, #4]
 8003124:	e018      	b.n	8003158 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003126:	4b5d      	ldr	r3, [pc, #372]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a5c      	ldr	r2, [pc, #368]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800312c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003132:	f7fe fdaf 	bl	8001c94 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313a:	f7fe fdab 	bl	8001c94 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e1f9      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800314c:	4b53      	ldr	r3, [pc, #332]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1f0      	bne.n	800313a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0308 	and.w	r3, r3, #8
 8003160:	2b00      	cmp	r3, #0
 8003162:	d03c      	beq.n	80031de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d01c      	beq.n	80031a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800316c:	4b4b      	ldr	r3, [pc, #300]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800316e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003172:	4a4a      	ldr	r2, [pc, #296]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800317c:	f7fe fd8a 	bl	8001c94 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003184:	f7fe fd86 	bl	8001c94 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e1d4      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003196:	4b41      	ldr	r3, [pc, #260]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0ef      	beq.n	8003184 <HAL_RCC_OscConfig+0x3ec>
 80031a4:	e01b      	b.n	80031de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a6:	4b3d      	ldr	r3, [pc, #244]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80031a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ac:	4a3b      	ldr	r2, [pc, #236]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80031ae:	f023 0301 	bic.w	r3, r3, #1
 80031b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b6:	f7fe fd6d 	bl	8001c94 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031be:	f7fe fd69 	bl	8001c94 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e1b7      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031d0:	4b32      	ldr	r3, [pc, #200]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80031d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1ef      	bne.n	80031be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0304 	and.w	r3, r3, #4
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 80a6 	beq.w	8003338 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ec:	2300      	movs	r3, #0
 80031ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80031f0:	4b2a      	ldr	r3, [pc, #168]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80031f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10d      	bne.n	8003218 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fc:	4b27      	ldr	r3, [pc, #156]	; (800329c <HAL_RCC_OscConfig+0x504>)
 80031fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003200:	4a26      	ldr	r2, [pc, #152]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003206:	6593      	str	r3, [r2, #88]	; 0x58
 8003208:	4b24      	ldr	r3, [pc, #144]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800320a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003210:	60bb      	str	r3, [r7, #8]
 8003212:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003214:	2301      	movs	r3, #1
 8003216:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003218:	4b21      	ldr	r3, [pc, #132]	; (80032a0 <HAL_RCC_OscConfig+0x508>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d118      	bne.n	8003256 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003224:	4b1e      	ldr	r3, [pc, #120]	; (80032a0 <HAL_RCC_OscConfig+0x508>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1d      	ldr	r2, [pc, #116]	; (80032a0 <HAL_RCC_OscConfig+0x508>)
 800322a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003230:	f7fe fd30 	bl	8001c94 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003238:	f7fe fd2c 	bl	8001c94 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e17a      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800324a:	4b15      	ldr	r3, [pc, #84]	; (80032a0 <HAL_RCC_OscConfig+0x508>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d108      	bne.n	8003270 <HAL_RCC_OscConfig+0x4d8>
 800325e:	4b0f      	ldr	r3, [pc, #60]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003264:	4a0d      	ldr	r2, [pc, #52]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003266:	f043 0301 	orr.w	r3, r3, #1
 800326a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800326e:	e029      	b.n	80032c4 <HAL_RCC_OscConfig+0x52c>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2b05      	cmp	r3, #5
 8003276:	d115      	bne.n	80032a4 <HAL_RCC_OscConfig+0x50c>
 8003278:	4b08      	ldr	r3, [pc, #32]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800327a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327e:	4a07      	ldr	r2, [pc, #28]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003280:	f043 0304 	orr.w	r3, r3, #4
 8003284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <HAL_RCC_OscConfig+0x504>)
 800328a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328e:	4a03      	ldr	r2, [pc, #12]	; (800329c <HAL_RCC_OscConfig+0x504>)
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003298:	e014      	b.n	80032c4 <HAL_RCC_OscConfig+0x52c>
 800329a:	bf00      	nop
 800329c:	40021000 	.word	0x40021000
 80032a0:	40007000 	.word	0x40007000
 80032a4:	4b9c      	ldr	r3, [pc, #624]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032aa:	4a9b      	ldr	r2, [pc, #620]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80032ac:	f023 0301 	bic.w	r3, r3, #1
 80032b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032b4:	4b98      	ldr	r3, [pc, #608]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ba:	4a97      	ldr	r2, [pc, #604]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80032bc:	f023 0304 	bic.w	r3, r3, #4
 80032c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d016      	beq.n	80032fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032cc:	f7fe fce2 	bl	8001c94 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032d2:	e00a      	b.n	80032ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d4:	f7fe fcde 	bl	8001c94 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e12a      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ea:	4b8b      	ldr	r3, [pc, #556]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80032ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0ed      	beq.n	80032d4 <HAL_RCC_OscConfig+0x53c>
 80032f8:	e015      	b.n	8003326 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fa:	f7fe fccb 	bl	8001c94 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003300:	e00a      	b.n	8003318 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003302:	f7fe fcc7 	bl	8001c94 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003310:	4293      	cmp	r3, r2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e113      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003318:	4b7f      	ldr	r3, [pc, #508]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1ed      	bne.n	8003302 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003326:	7ffb      	ldrb	r3, [r7, #31]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d105      	bne.n	8003338 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332c:	4b7a      	ldr	r3, [pc, #488]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800332e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003330:	4a79      	ldr	r2, [pc, #484]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 8003332:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003336:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80fe 	beq.w	800353e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003346:	2b02      	cmp	r3, #2
 8003348:	f040 80d0 	bne.w	80034ec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800334c:	4b72      	ldr	r3, [pc, #456]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f003 0203 	and.w	r2, r3, #3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335c:	429a      	cmp	r2, r3
 800335e:	d130      	bne.n	80033c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	3b01      	subs	r3, #1
 800336c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	429a      	cmp	r2, r3
 8003370:	d127      	bne.n	80033c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800337c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800337e:	429a      	cmp	r2, r3
 8003380:	d11f      	bne.n	80033c2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800338c:	2a07      	cmp	r2, #7
 800338e:	bf14      	ite	ne
 8003390:	2201      	movne	r2, #1
 8003392:	2200      	moveq	r2, #0
 8003394:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003396:	4293      	cmp	r3, r2
 8003398:	d113      	bne.n	80033c2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	3b01      	subs	r3, #1
 80033a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d109      	bne.n	80033c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	3b01      	subs	r3, #1
 80033bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d06e      	beq.n	80034a0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	2b0c      	cmp	r3, #12
 80033c6:	d069      	beq.n	800349c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033c8:	4b53      	ldr	r3, [pc, #332]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80033d4:	4b50      	ldr	r3, [pc, #320]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e0ad      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033e4:	4b4c      	ldr	r3, [pc, #304]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a4b      	ldr	r2, [pc, #300]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80033ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033f0:	f7fe fc50 	bl	8001c94 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f8:	f7fe fc4c 	bl	8001c94 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e09a      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800340a:	4b43      	ldr	r3, [pc, #268]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f0      	bne.n	80033f8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003416:	4b40      	ldr	r3, [pc, #256]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	4b40      	ldr	r3, [pc, #256]	; (800351c <HAL_RCC_OscConfig+0x784>)
 800341c:	4013      	ands	r3, r2
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003426:	3a01      	subs	r2, #1
 8003428:	0112      	lsls	r2, r2, #4
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003430:	0212      	lsls	r2, r2, #8
 8003432:	4311      	orrs	r1, r2
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003438:	0852      	lsrs	r2, r2, #1
 800343a:	3a01      	subs	r2, #1
 800343c:	0552      	lsls	r2, r2, #21
 800343e:	4311      	orrs	r1, r2
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003444:	0852      	lsrs	r2, r2, #1
 8003446:	3a01      	subs	r2, #1
 8003448:	0652      	lsls	r2, r2, #25
 800344a:	4311      	orrs	r1, r2
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003450:	0912      	lsrs	r2, r2, #4
 8003452:	0452      	lsls	r2, r2, #17
 8003454:	430a      	orrs	r2, r1
 8003456:	4930      	ldr	r1, [pc, #192]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 8003458:	4313      	orrs	r3, r2
 800345a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800345c:	4b2e      	ldr	r3, [pc, #184]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a2d      	ldr	r2, [pc, #180]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 8003462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003466:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003468:	4b2b      	ldr	r3, [pc, #172]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a2a      	ldr	r2, [pc, #168]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 800346e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003472:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003474:	f7fe fc0e 	bl	8001c94 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800347c:	f7fe fc0a 	bl	8001c94 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e058      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800348e:	4b22      	ldr	r3, [pc, #136]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800349a:	e050      	b.n	800353e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e04f      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034a0:	4b1d      	ldr	r3, [pc, #116]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d148      	bne.n	800353e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80034ac:	4b1a      	ldr	r3, [pc, #104]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a19      	ldr	r2, [pc, #100]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034b8:	4b17      	ldr	r3, [pc, #92]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a16      	ldr	r2, [pc, #88]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034c4:	f7fe fbe6 	bl	8001c94 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034cc:	f7fe fbe2 	bl	8001c94 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e030      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034de:	4b0e      	ldr	r3, [pc, #56]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0f0      	beq.n	80034cc <HAL_RCC_OscConfig+0x734>
 80034ea:	e028      	b.n	800353e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2b0c      	cmp	r3, #12
 80034f0:	d023      	beq.n	800353a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f2:	4b09      	ldr	r3, [pc, #36]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a08      	ldr	r2, [pc, #32]	; (8003518 <HAL_RCC_OscConfig+0x780>)
 80034f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fe:	f7fe fbc9 	bl	8001c94 <HAL_GetTick>
 8003502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003504:	e00c      	b.n	8003520 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003506:	f7fe fbc5 	bl	8001c94 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d905      	bls.n	8003520 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e013      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
 8003518:	40021000 	.word	0x40021000
 800351c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003520:	4b09      	ldr	r3, [pc, #36]	; (8003548 <HAL_RCC_OscConfig+0x7b0>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1ec      	bne.n	8003506 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <HAL_RCC_OscConfig+0x7b0>)
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	4905      	ldr	r1, [pc, #20]	; (8003548 <HAL_RCC_OscConfig+0x7b0>)
 8003532:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_RCC_OscConfig+0x7b4>)
 8003534:	4013      	ands	r3, r2
 8003536:	60cb      	str	r3, [r1, #12]
 8003538:	e001      	b.n	800353e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3720      	adds	r7, #32
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40021000 	.word	0x40021000
 800354c:	feeefffc 	.word	0xfeeefffc

08003550 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e0e7      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003564:	4b75      	ldr	r3, [pc, #468]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	429a      	cmp	r2, r3
 8003570:	d910      	bls.n	8003594 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003572:	4b72      	ldr	r3, [pc, #456]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f023 0207 	bic.w	r2, r3, #7
 800357a:	4970      	ldr	r1, [pc, #448]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	4313      	orrs	r3, r2
 8003580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003582:	4b6e      	ldr	r3, [pc, #440]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d001      	beq.n	8003594 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0cf      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d010      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	4b66      	ldr	r3, [pc, #408]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d908      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b0:	4b63      	ldr	r3, [pc, #396]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	4960      	ldr	r1, [pc, #384]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d04c      	beq.n	8003668 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d107      	bne.n	80035e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d6:	4b5a      	ldr	r3, [pc, #360]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d121      	bne.n	8003626 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e0a6      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d107      	bne.n	80035fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ee:	4b54      	ldr	r3, [pc, #336]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d115      	bne.n	8003626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e09a      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d107      	bne.n	8003616 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003606:	4b4e      	ldr	r3, [pc, #312]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d109      	bne.n	8003626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e08e      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003616:	4b4a      	ldr	r3, [pc, #296]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e086      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003626:	4b46      	ldr	r3, [pc, #280]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f023 0203 	bic.w	r2, r3, #3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	4943      	ldr	r1, [pc, #268]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003634:	4313      	orrs	r3, r2
 8003636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003638:	f7fe fb2c 	bl	8001c94 <HAL_GetTick>
 800363c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363e:	e00a      	b.n	8003656 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003640:	f7fe fb28 	bl	8001c94 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	f241 3288 	movw	r2, #5000	; 0x1388
 800364e:	4293      	cmp	r3, r2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e06e      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003656:	4b3a      	ldr	r3, [pc, #232]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 020c 	and.w	r2, r3, #12
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	429a      	cmp	r2, r3
 8003666:	d1eb      	bne.n	8003640 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d010      	beq.n	8003696 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	4b31      	ldr	r3, [pc, #196]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003680:	429a      	cmp	r2, r3
 8003682:	d208      	bcs.n	8003696 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003684:	4b2e      	ldr	r3, [pc, #184]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	492b      	ldr	r1, [pc, #172]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003692:	4313      	orrs	r3, r2
 8003694:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003696:	4b29      	ldr	r3, [pc, #164]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d210      	bcs.n	80036c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a4:	4b25      	ldr	r3, [pc, #148]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f023 0207 	bic.w	r2, r3, #7
 80036ac:	4923      	ldr	r1, [pc, #140]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b4:	4b21      	ldr	r3, [pc, #132]	; (800373c <HAL_RCC_ClockConfig+0x1ec>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d001      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e036      	b.n	8003734 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0304 	and.w	r3, r3, #4
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d008      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d2:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	4918      	ldr	r1, [pc, #96]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d009      	beq.n	8003704 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036f0:	4b13      	ldr	r3, [pc, #76]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	4910      	ldr	r1, [pc, #64]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 8003700:	4313      	orrs	r3, r2
 8003702:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003704:	f000 f824 	bl	8003750 <HAL_RCC_GetSysClockFreq>
 8003708:	4602      	mov	r2, r0
 800370a:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <HAL_RCC_ClockConfig+0x1f0>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	091b      	lsrs	r3, r3, #4
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	490b      	ldr	r1, [pc, #44]	; (8003744 <HAL_RCC_ClockConfig+0x1f4>)
 8003716:	5ccb      	ldrb	r3, [r1, r3]
 8003718:	f003 031f 	and.w	r3, r3, #31
 800371c:	fa22 f303 	lsr.w	r3, r2, r3
 8003720:	4a09      	ldr	r2, [pc, #36]	; (8003748 <HAL_RCC_ClockConfig+0x1f8>)
 8003722:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003724:	4b09      	ldr	r3, [pc, #36]	; (800374c <HAL_RCC_ClockConfig+0x1fc>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f7fe fa63 	bl	8001bf4 <HAL_InitTick>
 800372e:	4603      	mov	r3, r0
 8003730:	72fb      	strb	r3, [r7, #11]

  return status;
 8003732:	7afb      	ldrb	r3, [r7, #11]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40022000 	.word	0x40022000
 8003740:	40021000 	.word	0x40021000
 8003744:	08006a9c 	.word	0x08006a9c
 8003748:	2000003c 	.word	0x2000003c
 800374c:	20000040 	.word	0x20000040

08003750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	; 0x24
 8003754:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	2300      	movs	r3, #0
 800375c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800375e:	4b3e      	ldr	r3, [pc, #248]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 030c 	and.w	r3, r3, #12
 8003766:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003768:	4b3b      	ldr	r3, [pc, #236]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d005      	beq.n	8003784 <HAL_RCC_GetSysClockFreq+0x34>
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	2b0c      	cmp	r3, #12
 800377c:	d121      	bne.n	80037c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d11e      	bne.n	80037c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003784:	4b34      	ldr	r3, [pc, #208]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d107      	bne.n	80037a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003790:	4b31      	ldr	r3, [pc, #196]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 8003792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	f003 030f 	and.w	r3, r3, #15
 800379c:	61fb      	str	r3, [r7, #28]
 800379e:	e005      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037a0:	4b2d      	ldr	r3, [pc, #180]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	091b      	lsrs	r3, r3, #4
 80037a6:	f003 030f 	and.w	r3, r3, #15
 80037aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037ac:	4a2b      	ldr	r2, [pc, #172]	; (800385c <HAL_RCC_GetSysClockFreq+0x10c>)
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10d      	bne.n	80037d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037c0:	e00a      	b.n	80037d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d102      	bne.n	80037ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037c8:	4b25      	ldr	r3, [pc, #148]	; (8003860 <HAL_RCC_GetSysClockFreq+0x110>)
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	e004      	b.n	80037d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037d4:	4b23      	ldr	r3, [pc, #140]	; (8003864 <HAL_RCC_GetSysClockFreq+0x114>)
 80037d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	2b0c      	cmp	r3, #12
 80037dc:	d134      	bne.n	8003848 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037de:	4b1e      	ldr	r3, [pc, #120]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f003 0303 	and.w	r3, r3, #3
 80037e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d003      	beq.n	80037f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d003      	beq.n	80037fc <HAL_RCC_GetSysClockFreq+0xac>
 80037f4:	e005      	b.n	8003802 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037f6:	4b1a      	ldr	r3, [pc, #104]	; (8003860 <HAL_RCC_GetSysClockFreq+0x110>)
 80037f8:	617b      	str	r3, [r7, #20]
      break;
 80037fa:	e005      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037fc:	4b19      	ldr	r3, [pc, #100]	; (8003864 <HAL_RCC_GetSysClockFreq+0x114>)
 80037fe:	617b      	str	r3, [r7, #20]
      break;
 8003800:	e002      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	617b      	str	r3, [r7, #20]
      break;
 8003806:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003808:	4b13      	ldr	r3, [pc, #76]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	091b      	lsrs	r3, r3, #4
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	3301      	adds	r3, #1
 8003814:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003816:	4b10      	ldr	r3, [pc, #64]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	0a1b      	lsrs	r3, r3, #8
 800381c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	fb03 f202 	mul.w	r2, r3, r2
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	fbb2 f3f3 	udiv	r3, r2, r3
 800382c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800382e:	4b0a      	ldr	r3, [pc, #40]	; (8003858 <HAL_RCC_GetSysClockFreq+0x108>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	0e5b      	lsrs	r3, r3, #25
 8003834:	f003 0303 	and.w	r3, r3, #3
 8003838:	3301      	adds	r3, #1
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	fbb2 f3f3 	udiv	r3, r2, r3
 8003846:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003848:	69bb      	ldr	r3, [r7, #24]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3724      	adds	r7, #36	; 0x24
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40021000 	.word	0x40021000
 800385c:	08006ab4 	.word	0x08006ab4
 8003860:	00f42400 	.word	0x00f42400
 8003864:	007a1200 	.word	0x007a1200

08003868 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <HAL_RCC_GetHCLKFreq+0x14>)
 800386e:	681b      	ldr	r3, [r3, #0]
}
 8003870:	4618      	mov	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	2000003c 	.word	0x2000003c

08003880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003884:	f7ff fff0 	bl	8003868 <HAL_RCC_GetHCLKFreq>
 8003888:	4602      	mov	r2, r0
 800388a:	4b06      	ldr	r3, [pc, #24]	; (80038a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	0a1b      	lsrs	r3, r3, #8
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	4904      	ldr	r1, [pc, #16]	; (80038a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003896:	5ccb      	ldrb	r3, [r1, r3]
 8003898:	f003 031f 	and.w	r3, r3, #31
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40021000 	.word	0x40021000
 80038a8:	08006aac 	.word	0x08006aac

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80038b0:	f7ff ffda 	bl	8003868 <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4904      	ldr	r1, [pc, #16]	; (80038d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	f003 031f 	and.w	r3, r3, #31
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40021000 	.word	0x40021000
 80038d4:	08006aac 	.word	0x08006aac

080038d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038e4:	4b2a      	ldr	r3, [pc, #168]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038f0:	f7ff f9ee 	bl	8002cd0 <HAL_PWREx_GetVoltageRange>
 80038f4:	6178      	str	r0, [r7, #20]
 80038f6:	e014      	b.n	8003922 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038f8:	4b25      	ldr	r3, [pc, #148]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fc:	4a24      	ldr	r2, [pc, #144]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003902:	6593      	str	r3, [r2, #88]	; 0x58
 8003904:	4b22      	ldr	r3, [pc, #136]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390c:	60fb      	str	r3, [r7, #12]
 800390e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003910:	f7ff f9de 	bl	8002cd0 <HAL_PWREx_GetVoltageRange>
 8003914:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003916:	4b1e      	ldr	r3, [pc, #120]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800391a:	4a1d      	ldr	r2, [pc, #116]	; (8003990 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800391c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003920:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003928:	d10b      	bne.n	8003942 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b80      	cmp	r3, #128	; 0x80
 800392e:	d919      	bls.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2ba0      	cmp	r3, #160	; 0xa0
 8003934:	d902      	bls.n	800393c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003936:	2302      	movs	r3, #2
 8003938:	613b      	str	r3, [r7, #16]
 800393a:	e013      	b.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800393c:	2301      	movs	r3, #1
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	e010      	b.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b80      	cmp	r3, #128	; 0x80
 8003946:	d902      	bls.n	800394e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003948:	2303      	movs	r3, #3
 800394a:	613b      	str	r3, [r7, #16]
 800394c:	e00a      	b.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b80      	cmp	r3, #128	; 0x80
 8003952:	d102      	bne.n	800395a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003954:	2302      	movs	r3, #2
 8003956:	613b      	str	r3, [r7, #16]
 8003958:	e004      	b.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b70      	cmp	r3, #112	; 0x70
 800395e:	d101      	bne.n	8003964 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003960:	2301      	movs	r3, #1
 8003962:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003964:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f023 0207 	bic.w	r2, r3, #7
 800396c:	4909      	ldr	r1, [pc, #36]	; (8003994 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	4313      	orrs	r3, r2
 8003972:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003974:	4b07      	ldr	r3, [pc, #28]	; (8003994 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0307 	and.w	r3, r3, #7
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	429a      	cmp	r2, r3
 8003980:	d001      	beq.n	8003986 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e000      	b.n	8003988 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	40021000 	.word	0x40021000
 8003994:	40022000 	.word	0x40022000

08003998 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b086      	sub	sp, #24
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039a0:	2300      	movs	r3, #0
 80039a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039a4:	2300      	movs	r3, #0
 80039a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d041      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039b8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039bc:	d02a      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80039be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039c2:	d824      	bhi.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039c8:	d008      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039ce:	d81e      	bhi.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00a      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x52>
 80039d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039d8:	d010      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039da:	e018      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039dc:	4b86      	ldr	r3, [pc, #536]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	4a85      	ldr	r2, [pc, #532]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039e8:	e015      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3304      	adds	r3, #4
 80039ee:	2100      	movs	r1, #0
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 facb 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039fa:	e00c      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3320      	adds	r3, #32
 8003a00:	2100      	movs	r1, #0
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fbb6 	bl	8004174 <RCCEx_PLLSAI2_Config>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a0c:	e003      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	74fb      	strb	r3, [r7, #19]
      break;
 8003a12:	e000      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a16:	7cfb      	ldrb	r3, [r7, #19]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10b      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a1c:	4b76      	ldr	r3, [pc, #472]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a2a:	4973      	ldr	r1, [pc, #460]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003a32:	e001      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a34:	7cfb      	ldrb	r3, [r7, #19]
 8003a36:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d041      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a48:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a4c:	d02a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003a4e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a52:	d824      	bhi.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a58:	d008      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a5e:	d81e      	bhi.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00a      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a68:	d010      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a6a:	e018      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a6c:	4b62      	ldr	r3, [pc, #392]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	4a61      	ldr	r2, [pc, #388]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a76:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a78:	e015      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	2100      	movs	r1, #0
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fa83 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 8003a86:	4603      	mov	r3, r0
 8003a88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a8a:	e00c      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3320      	adds	r3, #32
 8003a90:	2100      	movs	r1, #0
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 fb6e 	bl	8004174 <RCCEx_PLLSAI2_Config>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a9c:	e003      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	74fb      	strb	r3, [r7, #19]
      break;
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003aa4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aa6:	7cfb      	ldrb	r3, [r7, #19]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aac:	4b52      	ldr	r3, [pc, #328]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003aba:	494f      	ldr	r1, [pc, #316]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003ac2:	e001      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 80a0 	beq.w	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ada:	4b47      	ldr	r3, [pc, #284]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003aea:	2300      	movs	r3, #0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00d      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003af0:	4b41      	ldr	r3, [pc, #260]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003af2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af4:	4a40      	ldr	r2, [pc, #256]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003af6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003afa:	6593      	str	r3, [r2, #88]	; 0x58
 8003afc:	4b3e      	ldr	r3, [pc, #248]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b0c:	4b3b      	ldr	r3, [pc, #236]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a3a      	ldr	r2, [pc, #232]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b18:	f7fe f8bc 	bl	8001c94 <HAL_GetTick>
 8003b1c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b1e:	e009      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b20:	f7fe f8b8 	bl	8001c94 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d902      	bls.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	74fb      	strb	r3, [r7, #19]
        break;
 8003b32:	e005      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b34:	4b31      	ldr	r3, [pc, #196]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0ef      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003b40:	7cfb      	ldrb	r3, [r7, #19]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d15c      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b46:	4b2c      	ldr	r3, [pc, #176]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b50:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01f      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d019      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b64:	4b24      	ldr	r3, [pc, #144]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b70:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b76:	4a20      	ldr	r2, [pc, #128]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b80:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b86:	4a1c      	ldr	r2, [pc, #112]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b90:	4a19      	ldr	r2, [pc, #100]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d016      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba2:	f7fe f877 	bl	8001c94 <HAL_GetTick>
 8003ba6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ba8:	e00b      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003baa:	f7fe f873 	bl	8001c94 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d902      	bls.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	74fb      	strb	r3, [r7, #19]
            break;
 8003bc0:	e006      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ec      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003bd0:	7cfb      	ldrb	r3, [r7, #19]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10c      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bd6:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003be6:	4904      	ldr	r1, [pc, #16]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bee:	e009      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bf0:	7cfb      	ldrb	r3, [r7, #19]
 8003bf2:	74bb      	strb	r3, [r7, #18]
 8003bf4:	e006      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003bf6:	bf00      	nop
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c00:	7cfb      	ldrb	r3, [r7, #19]
 8003c02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c04:	7c7b      	ldrb	r3, [r7, #17]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d105      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0a:	4b9e      	ldr	r3, [pc, #632]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0e:	4a9d      	ldr	r2, [pc, #628]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c22:	4b98      	ldr	r3, [pc, #608]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c28:	f023 0203 	bic.w	r2, r3, #3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c30:	4994      	ldr	r1, [pc, #592]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c44:	4b8f      	ldr	r3, [pc, #572]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4a:	f023 020c 	bic.w	r2, r3, #12
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c52:	498c      	ldr	r1, [pc, #560]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00a      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c66:	4b87      	ldr	r3, [pc, #540]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	4983      	ldr	r1, [pc, #524]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0308 	and.w	r3, r3, #8
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c88:	4b7e      	ldr	r3, [pc, #504]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	497b      	ldr	r1, [pc, #492]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0310 	and.w	r3, r3, #16
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003caa:	4b76      	ldr	r3, [pc, #472]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cb8:	4972      	ldr	r1, [pc, #456]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0320 	and.w	r3, r3, #32
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ccc:	4b6d      	ldr	r3, [pc, #436]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cda:	496a      	ldr	r1, [pc, #424]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00a      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cee:	4b65      	ldr	r3, [pc, #404]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfc:	4961      	ldr	r1, [pc, #388]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d10:	4b5c      	ldr	r3, [pc, #368]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d16:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d1e:	4959      	ldr	r1, [pc, #356]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d32:	4b54      	ldr	r3, [pc, #336]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d38:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d40:	4950      	ldr	r1, [pc, #320]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00a      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d54:	4b4b      	ldr	r3, [pc, #300]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d5a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d62:	4948      	ldr	r1, [pc, #288]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d76:	4b43      	ldr	r3, [pc, #268]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d84:	493f      	ldr	r1, [pc, #252]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d028      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d98:	4b3a      	ldr	r3, [pc, #232]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003da6:	4937      	ldr	r1, [pc, #220]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003db6:	d106      	bne.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003db8:	4b32      	ldr	r3, [pc, #200]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a31      	ldr	r2, [pc, #196]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dc2:	60d3      	str	r3, [r2, #12]
 8003dc4:	e011      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dce:	d10c      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3304      	adds	r3, #4
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f8d8 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003de0:	7cfb      	ldrb	r3, [r7, #19]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003de6:	7cfb      	ldrb	r3, [r7, #19]
 8003de8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d028      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003df6:	4b23      	ldr	r3, [pc, #140]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e04:	491f      	ldr	r1, [pc, #124]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e14:	d106      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e16:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	4a1a      	ldr	r2, [pc, #104]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e20:	60d3      	str	r3, [r2, #12]
 8003e22:	e011      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e2c:	d10c      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3304      	adds	r3, #4
 8003e32:	2101      	movs	r1, #1
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 f8a9 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e3e:	7cfb      	ldrb	r3, [r7, #19]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003e44:	7cfb      	ldrb	r3, [r7, #19]
 8003e46:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d02b      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e54:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e62:	4908      	ldr	r1, [pc, #32]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e72:	d109      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e74:	4b03      	ldr	r3, [pc, #12]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a02      	ldr	r2, [pc, #8]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e7e:	60d3      	str	r3, [r2, #12]
 8003e80:	e014      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003e82:	bf00      	nop
 8003e84:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e90:	d10c      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	3304      	adds	r3, #4
 8003e96:	2101      	movs	r1, #1
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 f877 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ea2:	7cfb      	ldrb	r3, [r7, #19]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d001      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003ea8:	7cfb      	ldrb	r3, [r7, #19]
 8003eaa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d02f      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003eb8:	4b2b      	ldr	r3, [pc, #172]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ebe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ec6:	4928      	ldr	r1, [pc, #160]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ed2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ed6:	d10d      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3304      	adds	r3, #4
 8003edc:	2102      	movs	r1, #2
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 f854 	bl	8003f8c <RCCEx_PLLSAI1_Config>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ee8:	7cfb      	ldrb	r3, [r7, #19]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d014      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003eee:	7cfb      	ldrb	r3, [r7, #19]
 8003ef0:	74bb      	strb	r3, [r7, #18]
 8003ef2:	e011      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003efc:	d10c      	bne.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	3320      	adds	r3, #32
 8003f02:	2102      	movs	r1, #2
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 f935 	bl	8004174 <RCCEx_PLLSAI2_Config>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f0e:	7cfb      	ldrb	r3, [r7, #19]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f14:	7cfb      	ldrb	r3, [r7, #19]
 8003f16:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f24:	4b10      	ldr	r3, [pc, #64]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f32:	490d      	ldr	r1, [pc, #52]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00b      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f46:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f56:	4904      	ldr	r1, [pc, #16]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f5e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40021000 	.word	0x40021000

08003f6c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003f70:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a04      	ldr	r2, [pc, #16]	; (8003f88 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003f76:	f043 0304 	orr.w	r3, r3, #4
 8003f7a:	6013      	str	r3, [r2, #0]
}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40021000 	.word	0x40021000

08003f8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f96:	2300      	movs	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f9a:	4b75      	ldr	r3, [pc, #468]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d018      	beq.n	8003fd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003fa6:	4b72      	ldr	r3, [pc, #456]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f003 0203 	and.w	r2, r3, #3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d10d      	bne.n	8003fd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
       ||
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003fbe:	4b6c      	ldr	r3, [pc, #432]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	1c5a      	adds	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
       ||
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d047      	beq.n	8004062 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
 8003fd6:	e044      	b.n	8004062 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	d018      	beq.n	8004012 <RCCEx_PLLSAI1_Config+0x86>
 8003fe0:	2b03      	cmp	r3, #3
 8003fe2:	d825      	bhi.n	8004030 <RCCEx_PLLSAI1_Config+0xa4>
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d002      	beq.n	8003fee <RCCEx_PLLSAI1_Config+0x62>
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d009      	beq.n	8004000 <RCCEx_PLLSAI1_Config+0x74>
 8003fec:	e020      	b.n	8004030 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fee:	4b60      	ldr	r3, [pc, #384]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d11d      	bne.n	8004036 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ffe:	e01a      	b.n	8004036 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004000:	4b5b      	ldr	r3, [pc, #364]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004008:	2b00      	cmp	r3, #0
 800400a:	d116      	bne.n	800403a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004010:	e013      	b.n	800403a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004012:	4b57      	ldr	r3, [pc, #348]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10f      	bne.n	800403e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800401e:	4b54      	ldr	r3, [pc, #336]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d109      	bne.n	800403e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800402e:	e006      	b.n	800403e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	73fb      	strb	r3, [r7, #15]
      break;
 8004034:	e004      	b.n	8004040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004036:	bf00      	nop
 8004038:	e002      	b.n	8004040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800403a:	bf00      	nop
 800403c:	e000      	b.n	8004040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800403e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004040:	7bfb      	ldrb	r3, [r7, #15]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10d      	bne.n	8004062 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004046:	4b4a      	ldr	r3, [pc, #296]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6819      	ldr	r1, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	3b01      	subs	r3, #1
 8004058:	011b      	lsls	r3, r3, #4
 800405a:	430b      	orrs	r3, r1
 800405c:	4944      	ldr	r1, [pc, #272]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800405e:	4313      	orrs	r3, r2
 8004060:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d17d      	bne.n	8004164 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004068:	4b41      	ldr	r3, [pc, #260]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a40      	ldr	r2, [pc, #256]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800406e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004072:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004074:	f7fd fe0e 	bl	8001c94 <HAL_GetTick>
 8004078:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800407a:	e009      	b.n	8004090 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800407c:	f7fd fe0a 	bl	8001c94 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d902      	bls.n	8004090 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	73fb      	strb	r3, [r7, #15]
        break;
 800408e:	e005      	b.n	800409c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004090:	4b37      	ldr	r3, [pc, #220]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1ef      	bne.n	800407c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d160      	bne.n	8004164 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d111      	bne.n	80040cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040a8:	4b31      	ldr	r3, [pc, #196]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80040b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6892      	ldr	r2, [r2, #8]
 80040b8:	0211      	lsls	r1, r2, #8
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	68d2      	ldr	r2, [r2, #12]
 80040be:	0912      	lsrs	r2, r2, #4
 80040c0:	0452      	lsls	r2, r2, #17
 80040c2:	430a      	orrs	r2, r1
 80040c4:	492a      	ldr	r1, [pc, #168]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	610b      	str	r3, [r1, #16]
 80040ca:	e027      	b.n	800411c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d112      	bne.n	80040f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040d2:	4b27      	ldr	r3, [pc, #156]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80040da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6892      	ldr	r2, [r2, #8]
 80040e2:	0211      	lsls	r1, r2, #8
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6912      	ldr	r2, [r2, #16]
 80040e8:	0852      	lsrs	r2, r2, #1
 80040ea:	3a01      	subs	r2, #1
 80040ec:	0552      	lsls	r2, r2, #21
 80040ee:	430a      	orrs	r2, r1
 80040f0:	491f      	ldr	r1, [pc, #124]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	610b      	str	r3, [r1, #16]
 80040f6:	e011      	b.n	800411c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040f8:	4b1d      	ldr	r3, [pc, #116]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004100:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6892      	ldr	r2, [r2, #8]
 8004108:	0211      	lsls	r1, r2, #8
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6952      	ldr	r2, [r2, #20]
 800410e:	0852      	lsrs	r2, r2, #1
 8004110:	3a01      	subs	r2, #1
 8004112:	0652      	lsls	r2, r2, #25
 8004114:	430a      	orrs	r2, r1
 8004116:	4916      	ldr	r1, [pc, #88]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004118:	4313      	orrs	r3, r2
 800411a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800411c:	4b14      	ldr	r3, [pc, #80]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a13      	ldr	r2, [pc, #76]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004122:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004126:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004128:	f7fd fdb4 	bl	8001c94 <HAL_GetTick>
 800412c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800412e:	e009      	b.n	8004144 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004130:	f7fd fdb0 	bl	8001c94 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d902      	bls.n	8004144 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	73fb      	strb	r3, [r7, #15]
          break;
 8004142:	e005      	b.n	8004150 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004144:	4b0a      	ldr	r3, [pc, #40]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0ef      	beq.n	8004130 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004150:	7bfb      	ldrb	r3, [r7, #15]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004156:	4b06      	ldr	r3, [pc, #24]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	4904      	ldr	r1, [pc, #16]	; (8004170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004160:	4313      	orrs	r3, r2
 8004162:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004164:	7bfb      	ldrb	r3, [r7, #15]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40021000 	.word	0x40021000

08004174 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800417e:	2300      	movs	r3, #0
 8004180:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004182:	4b6a      	ldr	r3, [pc, #424]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d018      	beq.n	80041c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800418e:	4b67      	ldr	r3, [pc, #412]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f003 0203 	and.w	r2, r3, #3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d10d      	bne.n	80041ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
       ||
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80041a6:	4b61      	ldr	r3, [pc, #388]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	091b      	lsrs	r3, r3, #4
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
       ||
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d047      	beq.n	800424a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	73fb      	strb	r3, [r7, #15]
 80041be:	e044      	b.n	800424a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d018      	beq.n	80041fa <RCCEx_PLLSAI2_Config+0x86>
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d825      	bhi.n	8004218 <RCCEx_PLLSAI2_Config+0xa4>
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d002      	beq.n	80041d6 <RCCEx_PLLSAI2_Config+0x62>
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d009      	beq.n	80041e8 <RCCEx_PLLSAI2_Config+0x74>
 80041d4:	e020      	b.n	8004218 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041d6:	4b55      	ldr	r3, [pc, #340]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d11d      	bne.n	800421e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041e6:	e01a      	b.n	800421e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041e8:	4b50      	ldr	r3, [pc, #320]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d116      	bne.n	8004222 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041f8:	e013      	b.n	8004222 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041fa:	4b4c      	ldr	r3, [pc, #304]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10f      	bne.n	8004226 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004206:	4b49      	ldr	r3, [pc, #292]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004216:	e006      	b.n	8004226 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	73fb      	strb	r3, [r7, #15]
      break;
 800421c:	e004      	b.n	8004228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800421e:	bf00      	nop
 8004220:	e002      	b.n	8004228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004222:	bf00      	nop
 8004224:	e000      	b.n	8004228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004226:	bf00      	nop
    }

    if(status == HAL_OK)
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10d      	bne.n	800424a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800422e:	4b3f      	ldr	r3, [pc, #252]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6819      	ldr	r1, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	3b01      	subs	r3, #1
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	430b      	orrs	r3, r1
 8004244:	4939      	ldr	r1, [pc, #228]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004246:	4313      	orrs	r3, r2
 8004248:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d167      	bne.n	8004320 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004250:	4b36      	ldr	r3, [pc, #216]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a35      	ldr	r2, [pc, #212]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004256:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800425a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800425c:	f7fd fd1a 	bl	8001c94 <HAL_GetTick>
 8004260:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004262:	e009      	b.n	8004278 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004264:	f7fd fd16 	bl	8001c94 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d902      	bls.n	8004278 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	73fb      	strb	r3, [r7, #15]
        break;
 8004276:	e005      	b.n	8004284 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004278:	4b2c      	ldr	r3, [pc, #176]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1ef      	bne.n	8004264 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d14a      	bne.n	8004320 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d111      	bne.n	80042b4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004290:	4b26      	ldr	r3, [pc, #152]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6892      	ldr	r2, [r2, #8]
 80042a0:	0211      	lsls	r1, r2, #8
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	68d2      	ldr	r2, [r2, #12]
 80042a6:	0912      	lsrs	r2, r2, #4
 80042a8:	0452      	lsls	r2, r2, #17
 80042aa:	430a      	orrs	r2, r1
 80042ac:	491f      	ldr	r1, [pc, #124]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	614b      	str	r3, [r1, #20]
 80042b2:	e011      	b.n	80042d8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042b4:	4b1d      	ldr	r3, [pc, #116]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80042bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	6892      	ldr	r2, [r2, #8]
 80042c4:	0211      	lsls	r1, r2, #8
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6912      	ldr	r2, [r2, #16]
 80042ca:	0852      	lsrs	r2, r2, #1
 80042cc:	3a01      	subs	r2, #1
 80042ce:	0652      	lsls	r2, r2, #25
 80042d0:	430a      	orrs	r2, r1
 80042d2:	4916      	ldr	r1, [pc, #88]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042d8:	4b14      	ldr	r3, [pc, #80]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a13      	ldr	r2, [pc, #76]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e4:	f7fd fcd6 	bl	8001c94 <HAL_GetTick>
 80042e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042ea:	e009      	b.n	8004300 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042ec:	f7fd fcd2 	bl	8001c94 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d902      	bls.n	8004300 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	73fb      	strb	r3, [r7, #15]
          break;
 80042fe:	e005      	b.n	800430c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004300:	4b0a      	ldr	r3, [pc, #40]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0ef      	beq.n	80042ec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800430c:	7bfb      	ldrb	r3, [r7, #15]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004312:	4b06      	ldr	r3, [pc, #24]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004314:	695a      	ldr	r2, [r3, #20]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	4904      	ldr	r1, [pc, #16]	; (800432c <RCCEx_PLLSAI2_Config+0x1b8>)
 800431c:	4313      	orrs	r3, r2
 800431e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004320:	7bfb      	ldrb	r3, [r7, #15]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000

08004330 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e049      	b.n	80043d6 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	795b      	ldrb	r3, [r3, #5]
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d105      	bne.n	8004358 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7fd f906 	bl	8001564 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f042 0204 	orr.w	r2, r2, #4
 800436c:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d104      	bne.n	8004386 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2204      	movs	r2, #4
 8004380:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e027      	b.n	80043d6 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8004386:	f7fd fc85 	bl	8001c94 <HAL_GetTick>
 800438a:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800438c:	e015      	b.n	80043ba <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800438e:	f7fd fc81 	bl	8001c94 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d90e      	bls.n	80043ba <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d107      	bne.n	80043ba <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2204      	movs	r2, #4
 80043ae:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e00d      	b.n	80043d6 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 0304 	and.w	r3, r3, #4
 80043c4:	2b04      	cmp	r3, #4
 80043c6:	d0e2      	beq.n	800438e <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b084      	sub	sp, #16
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043e8:	2300      	movs	r3, #0
 80043ea:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	791b      	ldrb	r3, [r3, #4]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d101      	bne.n	80043f8 <HAL_RNG_GenerateRandomNumber+0x1a>
 80043f4:	2302      	movs	r3, #2
 80043f6:	e044      	b.n	8004482 <HAL_RNG_GenerateRandomNumber+0xa4>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	795b      	ldrb	r3, [r3, #5]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b01      	cmp	r3, #1
 8004406:	d133      	bne.n	8004470 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 800440e:	f7fd fc41 	bl	8001c94 <HAL_GetTick>
 8004412:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004414:	e018      	b.n	8004448 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004416:	f7fd fc3d 	bl	8001c94 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d911      	bls.n	8004448 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b01      	cmp	r3, #1
 8004430:	d00a      	beq.n	8004448 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e01c      	b.n	8004482 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b01      	cmp	r3, #1
 8004454:	d1df      	bne.n	8004416 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68da      	ldr	r2, [r3, #12]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	715a      	strb	r2, [r3, #5]
 800446e:	e004      	b.n	800447a <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2204      	movs	r2, #4
 8004474:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	711a      	strb	r2, [r3, #4]

  return status;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b084      	sub	sp, #16
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8004492:	2300      	movs	r3, #0
 8004494:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2210      	movs	r2, #16
 80044ac:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80044ae:	2301      	movs	r3, #1
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	e01f      	b.n	80044f4 <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d01a      	beq.n	80044f4 <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d108      	bne.n	80044da <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044d6:	605a      	str	r2, [r3, #4]
 80044d8:	e00c      	b.n	80044f4 <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2208      	movs	r2, #8
 80044de:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 80044e0:	2301      	movs	r3, #1
 80044e2:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0208 	bic.w	r2, r2, #8
 80044f2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d10b      	bne.n	8004512 <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2204      	movs	r2, #4
 80044fe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f837 	bl	8004574 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f06f 0260 	mvn.w	r2, #96	; 0x60
 800450e:	605a      	str	r2, [r3, #4]

    return;
 8004510:	e022      	b.n	8004558 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01d      	beq.n	8004558 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0208 	bic.w	r2, r2, #8
 800452a:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	795b      	ldrb	r3, [r3, #5]
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b04      	cmp	r3, #4
 800453e:	d00b      	beq.n	8004558 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f803 	bl	800455e <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
 8004566:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d079      	beq.n	800468e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fd f84c 	bl	800164c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2202      	movs	r2, #2
 80045b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	2b10      	cmp	r3, #16
 80045c8:	d058      	beq.n	800467c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	22ca      	movs	r2, #202	; 0xca
 80045d0:	625a      	str	r2, [r3, #36]	; 0x24
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2253      	movs	r2, #83	; 0x53
 80045d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f880 	bl	80046e0 <RTC_EnterInitMode>
 80045e0:	4603      	mov	r3, r0
 80045e2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d127      	bne.n	800463a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80045f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045fc:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6899      	ldr	r1, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	68d2      	ldr	r2, [r2, #12]
 8004624:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	6919      	ldr	r1, [r3, #16]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	041a      	lsls	r2, r3, #16
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f884 	bl	8004748 <RTC_ExitInitMode>
 8004640:	4603      	mov	r3, r0
 8004642:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d113      	bne.n	8004672 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0203 	bic.w	r2, r2, #3
 8004658:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	69da      	ldr	r2, [r3, #28]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	22ff      	movs	r2, #255	; 0xff
 8004678:	625a      	str	r2, [r3, #36]	; 0x24
 800467a:	e001      	b.n	8004680 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d103      	bne.n	800468e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 800468e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a0d      	ldr	r2, [pc, #52]	; (80046dc <HAL_RTC_WaitForSynchro+0x44>)
 80046a6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80046a8:	f7fd faf4 	bl	8001c94 <HAL_GetTick>
 80046ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80046ae:	e009      	b.n	80046c4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046b0:	f7fd faf0 	bl	8001c94 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046be:	d901      	bls.n	80046c4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e007      	b.n	80046d4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0ee      	beq.n	80046b0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	0003ff5f 	.word	0x0003ff5f

080046e0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d120      	bne.n	800473c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004702:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004704:	f7fd fac6 	bl	8001c94 <HAL_GetTick>
 8004708:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800470a:	e00d      	b.n	8004728 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800470c:	f7fd fac2 	bl	8001c94 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800471a:	d905      	bls.n	8004728 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2203      	movs	r2, #3
 8004724:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004732:	2b00      	cmp	r3, #0
 8004734:	d102      	bne.n	800473c <RTC_EnterInitMode+0x5c>
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d1e7      	bne.n	800470c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800473c:	7bfb      	ldrb	r3, [r7, #15]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004754:	4b1a      	ldr	r3, [pc, #104]	; (80047c0 <RTC_ExitInitMode+0x78>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	4a19      	ldr	r2, [pc, #100]	; (80047c0 <RTC_ExitInitMode+0x78>)
 800475a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800475e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004760:	4b17      	ldr	r3, [pc, #92]	; (80047c0 <RTC_ExitInitMode+0x78>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 0320 	and.w	r3, r3, #32
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10c      	bne.n	8004786 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f7ff ff93 	bl	8004698 <HAL_RTC_WaitForSynchro>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d01e      	beq.n	80047b6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2203      	movs	r2, #3
 800477c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	73fb      	strb	r3, [r7, #15]
 8004784:	e017      	b.n	80047b6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004786:	4b0e      	ldr	r3, [pc, #56]	; (80047c0 <RTC_ExitInitMode+0x78>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	4a0d      	ldr	r2, [pc, #52]	; (80047c0 <RTC_ExitInitMode+0x78>)
 800478c:	f023 0320 	bic.w	r3, r3, #32
 8004790:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7ff ff80 	bl	8004698 <HAL_RTC_WaitForSynchro>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d005      	beq.n	80047aa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2203      	movs	r2, #3
 80047a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <RTC_ExitInitMode+0x78>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <RTC_ExitInitMode+0x78>)
 80047b0:	f043 0320 	orr.w	r3, r3, #32
 80047b4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80047b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40002800 	.word	0x40002800

080047c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e040      	b.n	8004858 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d106      	bne.n	80047ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7fd f8c4 	bl	8001974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2224      	movs	r2, #36	; 0x24
 80047f0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0201 	bic.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 fe8a 	bl	8005524 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fbcf 	bl	8004fb4 <UART_SetConfig>
 8004816:	4603      	mov	r3, r0
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e01b      	b.n	8004858 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800482e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800483e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 ff09 	bl	8005668 <UART_CheckIdleState>
 8004856:	4603      	mov	r3, r0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3708      	adds	r7, #8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004860:	b480      	push	{r7}
 8004862:	b08b      	sub	sp, #44	; 0x2c
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004872:	2b20      	cmp	r3, #32
 8004874:	d147      	bne.n	8004906 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d002      	beq.n	8004882 <HAL_UART_Transmit_IT+0x22>
 800487c:	88fb      	ldrh	r3, [r7, #6]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e040      	b.n	8004908 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	88fa      	ldrh	r2, [r7, #6]
 8004890:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	88fa      	ldrh	r2, [r7, #6]
 8004898:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2221      	movs	r2, #33	; 0x21
 80048ae:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b8:	d107      	bne.n	80048ca <HAL_UART_Transmit_IT+0x6a>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d103      	bne.n	80048ca <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4a13      	ldr	r2, [pc, #76]	; (8004914 <HAL_UART_Transmit_IT+0xb4>)
 80048c6:	66da      	str	r2, [r3, #108]	; 0x6c
 80048c8:	e002      	b.n	80048d0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4a12      	ldr	r2, [pc, #72]	; (8004918 <HAL_UART_Transmit_IT+0xb8>)
 80048ce:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	e853 3f00 	ldrex	r3, [r3]
 80048dc:	613b      	str	r3, [r7, #16]
   return(result);
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048e4:	627b      	str	r3, [r7, #36]	; 0x24
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	461a      	mov	r2, r3
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	623b      	str	r3, [r7, #32]
 80048f0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	69f9      	ldr	r1, [r7, #28]
 80048f4:	6a3a      	ldr	r2, [r7, #32]
 80048f6:	e841 2300 	strex	r3, r2, [r1]
 80048fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1e6      	bne.n	80048d0 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004902:	2300      	movs	r3, #0
 8004904:	e000      	b.n	8004908 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004906:	2302      	movs	r3, #2
  }
}
 8004908:	4618      	mov	r0, r3
 800490a:	372c      	adds	r7, #44	; 0x2c
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	08005bc1 	.word	0x08005bc1
 8004918:	08005b09 	.word	0x08005b09

0800491c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	; 0x28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	4613      	mov	r3, r2
 8004928:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004930:	2b20      	cmp	r3, #32
 8004932:	d137      	bne.n	80049a4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <HAL_UART_Receive_IT+0x24>
 800493a:	88fb      	ldrh	r3, [r7, #6]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e030      	b.n	80049a6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a18      	ldr	r2, [pc, #96]	; (80049b0 <HAL_UART_Receive_IT+0x94>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d01f      	beq.n	8004994 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d018      	beq.n	8004994 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	e853 3f00 	ldrex	r3, [r3]
 800496e:	613b      	str	r3, [r7, #16]
   return(result);
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004976:	627b      	str	r3, [r7, #36]	; 0x24
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	461a      	mov	r2, r3
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	623b      	str	r3, [r7, #32]
 8004982:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004984:	69f9      	ldr	r1, [r7, #28]
 8004986:	6a3a      	ldr	r2, [r7, #32]
 8004988:	e841 2300 	strex	r3, r2, [r1]
 800498c:	61bb      	str	r3, [r7, #24]
   return(result);
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e6      	bne.n	8004962 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004994:	88fb      	ldrh	r3, [r7, #6]
 8004996:	461a      	mov	r2, r3
 8004998:	68b9      	ldr	r1, [r7, #8]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 ff74 	bl	8005888 <UART_Start_Receive_IT>
 80049a0:	4603      	mov	r3, r0
 80049a2:	e000      	b.n	80049a6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049a4:	2302      	movs	r3, #2
  }
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3728      	adds	r7, #40	; 0x28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40008000 	.word	0x40008000

080049b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b0ba      	sub	sp, #232	; 0xe8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80049da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80049de:	f640 030f 	movw	r3, #2063	; 0x80f
 80049e2:	4013      	ands	r3, r2
 80049e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80049e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d115      	bne.n	8004a1c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80049f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049f4:	f003 0320 	and.w	r3, r3, #32
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00f      	beq.n	8004a1c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d009      	beq.n	8004a1c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 82ae 	beq.w	8004f6e <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	4798      	blx	r3
      }
      return;
 8004a1a:	e2a8      	b.n	8004f6e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004a1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 8117 	beq.w	8004c54 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d106      	bne.n	8004a40 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004a36:	4b85      	ldr	r3, [pc, #532]	; (8004c4c <HAL_UART_IRQHandler+0x298>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 810a 	beq.w	8004c54 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d011      	beq.n	8004a70 <HAL_UART_IRQHandler+0xbc>
 8004a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a66:	f043 0201 	orr.w	r2, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d011      	beq.n	8004aa0 <HAL_UART_IRQHandler+0xec>
 8004a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2202      	movs	r2, #2
 8004a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a96:	f043 0204 	orr.w	r2, r3, #4
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d011      	beq.n	8004ad0 <HAL_UART_IRQHandler+0x11c>
 8004aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00b      	beq.n	8004ad0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2204      	movs	r2, #4
 8004abe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ac6:	f043 0202 	orr.w	r2, r3, #2
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d017      	beq.n	8004b0c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ae0:	f003 0320 	and.w	r3, r3, #32
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d105      	bne.n	8004af4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00b      	beq.n	8004b0c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2208      	movs	r2, #8
 8004afa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b02:	f043 0208 	orr.w	r2, r3, #8
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d012      	beq.n	8004b3e <HAL_UART_IRQHandler+0x18a>
 8004b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00c      	beq.n	8004b3e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b34:	f043 0220 	orr.w	r2, r3, #32
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 8214 	beq.w	8004f72 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b4e:	f003 0320 	and.w	r3, r3, #32
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00d      	beq.n	8004b72 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d007      	beq.n	8004b72 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d005      	beq.n	8004b96 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004b8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d04f      	beq.n	8004c36 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 ff3c 	bl	8005a14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba6:	2b40      	cmp	r3, #64	; 0x40
 8004ba8:	d141      	bne.n	8004c2e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3308      	adds	r3, #8
 8004bb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004bc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004bc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004bd6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004be2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004bee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1d9      	bne.n	8004baa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d013      	beq.n	8004c26 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c02:	4a13      	ldr	r2, [pc, #76]	; (8004c50 <HAL_UART_IRQHandler+0x29c>)
 8004c04:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fd f9c1 	bl	8001f92 <HAL_DMA_Abort_IT>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d017      	beq.n	8004c46 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004c20:	4610      	mov	r0, r2
 8004c22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c24:	e00f      	b.n	8004c46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f9ae 	bl	8004f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c2c:	e00b      	b.n	8004c46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f9aa 	bl	8004f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c34:	e007      	b.n	8004c46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f9a6 	bl	8004f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004c44:	e195      	b.n	8004f72 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c46:	bf00      	nop
    return;
 8004c48:	e193      	b.n	8004f72 <HAL_UART_IRQHandler+0x5be>
 8004c4a:	bf00      	nop
 8004c4c:	04000120 	.word	0x04000120
 8004c50:	08005add 	.word	0x08005add

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	f040 814e 	bne.w	8004efa <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c62:	f003 0310 	and.w	r3, r3, #16
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 8147 	beq.w	8004efa <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 8140 	beq.w	8004efa <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2210      	movs	r2, #16
 8004c80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8c:	2b40      	cmp	r3, #64	; 0x40
 8004c8e:	f040 80b8 	bne.w	8004e02 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c9e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 8167 	beq.w	8004f76 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004cae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	f080 815f 	bcs.w	8004f76 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cbe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f040 8086 	bne.w	8004de0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ce0:	e853 3f00 	ldrex	r3, [r3]
 8004ce4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004ce8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004cec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cf0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004cfe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004d02:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d06:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004d0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004d0e:	e841 2300 	strex	r3, r2, [r1]
 8004d12:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1da      	bne.n	8004cd4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3308      	adds	r3, #8
 8004d24:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d30:	f023 0301 	bic.w	r3, r3, #1
 8004d34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3308      	adds	r3, #8
 8004d3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d42:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d46:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d48:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004d4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004d4e:	e841 2300 	strex	r3, r2, [r1]
 8004d52:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004d54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1e1      	bne.n	8004d1e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	3308      	adds	r3, #8
 8004d60:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d64:	e853 3f00 	ldrex	r3, [r3]
 8004d68:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004d6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	3308      	adds	r3, #8
 8004d7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004d7e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004d80:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d82:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004d84:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004d8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e3      	bne.n	8004d5a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004da8:	e853 3f00 	ldrex	r3, [r3]
 8004dac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004dae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004db0:	f023 0310 	bic.w	r3, r3, #16
 8004db4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004dc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8004dc4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004dc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e4      	bne.n	8004da0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fd f89b 	bl	8001f16 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	4619      	mov	r1, r3
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f8ce 	bl	8004f9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e00:	e0b9      	b.n	8004f76 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 80ab 	beq.w	8004f7a <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8004e24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 80a6 	beq.w	8004f7a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e50:	647b      	str	r3, [r7, #68]	; 0x44
 8004e52:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e54:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e58:	e841 2300 	strex	r3, r2, [r1]
 8004e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1e4      	bne.n	8004e2e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	3308      	adds	r3, #8
 8004e6a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	e853 3f00 	ldrex	r3, [r3]
 8004e72:	623b      	str	r3, [r7, #32]
   return(result);
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3308      	adds	r3, #8
 8004e84:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004e88:	633a      	str	r2, [r7, #48]	; 0x30
 8004e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e90:	e841 2300 	strex	r3, r2, [r1]
 8004e94:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1e3      	bne.n	8004e64 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	e853 3f00 	ldrex	r3, [r3]
 8004ebc:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f023 0310 	bic.w	r3, r3, #16
 8004ec4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ed2:	61fb      	str	r3, [r7, #28]
 8004ed4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	69b9      	ldr	r1, [r7, #24]
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	617b      	str	r3, [r7, #20]
   return(result);
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e4      	bne.n	8004eb0 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004eec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f852 	bl	8004f9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ef8:	e03f      	b.n	8004f7a <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004efe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00e      	beq.n	8004f24 <HAL_UART_IRQHandler+0x570>
 8004f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d008      	beq.n	8004f24 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f1a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f001 f895 	bl	800604c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f22:	e02d      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00e      	beq.n	8004f4e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d008      	beq.n	8004f4e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01c      	beq.n	8004f7e <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	4798      	blx	r3
    }
    return;
 8004f4c:	e017      	b.n	8004f7e <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d012      	beq.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
 8004f5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00c      	beq.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fe8a 	bl	8005c80 <UART_EndTransmit_IT>
    return;
 8004f6c:	e008      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004f6e:	bf00      	nop
 8004f70:	e006      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004f72:	bf00      	nop
 8004f74:	e004      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004f76:	bf00      	nop
 8004f78:	e002      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004f7a:	bf00      	nop
 8004f7c:	e000      	b.n	8004f80 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004f7e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004f80:	37e8      	adds	r7, #232	; 0xe8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop

08004f88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb8:	b08a      	sub	sp, #40	; 0x28
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	4ba4      	ldr	r3, [pc, #656]	; (8005274 <UART_SetConfig+0x2c0>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a99      	ldr	r2, [pc, #612]	; (8005278 <UART_SetConfig+0x2c4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d004      	beq.n	8005020 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800501c:	4313      	orrs	r3, r2
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005030:	430a      	orrs	r2, r1
 8005032:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a90      	ldr	r2, [pc, #576]	; (800527c <UART_SetConfig+0x2c8>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d126      	bne.n	800508c <UART_SetConfig+0xd8>
 800503e:	4b90      	ldr	r3, [pc, #576]	; (8005280 <UART_SetConfig+0x2cc>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b03      	cmp	r3, #3
 800504a:	d81b      	bhi.n	8005084 <UART_SetConfig+0xd0>
 800504c:	a201      	add	r2, pc, #4	; (adr r2, 8005054 <UART_SetConfig+0xa0>)
 800504e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005052:	bf00      	nop
 8005054:	08005065 	.word	0x08005065
 8005058:	08005075 	.word	0x08005075
 800505c:	0800506d 	.word	0x0800506d
 8005060:	0800507d 	.word	0x0800507d
 8005064:	2301      	movs	r3, #1
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800506a:	e116      	b.n	800529a <UART_SetConfig+0x2e6>
 800506c:	2302      	movs	r3, #2
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005072:	e112      	b.n	800529a <UART_SetConfig+0x2e6>
 8005074:	2304      	movs	r3, #4
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800507a:	e10e      	b.n	800529a <UART_SetConfig+0x2e6>
 800507c:	2308      	movs	r3, #8
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005082:	e10a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005084:	2310      	movs	r3, #16
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508a:	e106      	b.n	800529a <UART_SetConfig+0x2e6>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a7c      	ldr	r2, [pc, #496]	; (8005284 <UART_SetConfig+0x2d0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d138      	bne.n	8005108 <UART_SetConfig+0x154>
 8005096:	4b7a      	ldr	r3, [pc, #488]	; (8005280 <UART_SetConfig+0x2cc>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	d82d      	bhi.n	8005100 <UART_SetConfig+0x14c>
 80050a4:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <UART_SetConfig+0xf8>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050e1 	.word	0x080050e1
 80050b0:	08005101 	.word	0x08005101
 80050b4:	08005101 	.word	0x08005101
 80050b8:	08005101 	.word	0x08005101
 80050bc:	080050f1 	.word	0x080050f1
 80050c0:	08005101 	.word	0x08005101
 80050c4:	08005101 	.word	0x08005101
 80050c8:	08005101 	.word	0x08005101
 80050cc:	080050e9 	.word	0x080050e9
 80050d0:	08005101 	.word	0x08005101
 80050d4:	08005101 	.word	0x08005101
 80050d8:	08005101 	.word	0x08005101
 80050dc:	080050f9 	.word	0x080050f9
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e6:	e0d8      	b.n	800529a <UART_SetConfig+0x2e6>
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ee:	e0d4      	b.n	800529a <UART_SetConfig+0x2e6>
 80050f0:	2304      	movs	r3, #4
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f6:	e0d0      	b.n	800529a <UART_SetConfig+0x2e6>
 80050f8:	2308      	movs	r3, #8
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fe:	e0cc      	b.n	800529a <UART_SetConfig+0x2e6>
 8005100:	2310      	movs	r3, #16
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005106:	e0c8      	b.n	800529a <UART_SetConfig+0x2e6>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a5e      	ldr	r2, [pc, #376]	; (8005288 <UART_SetConfig+0x2d4>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d125      	bne.n	800515e <UART_SetConfig+0x1aa>
 8005112:	4b5b      	ldr	r3, [pc, #364]	; (8005280 <UART_SetConfig+0x2cc>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005118:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800511c:	2b30      	cmp	r3, #48	; 0x30
 800511e:	d016      	beq.n	800514e <UART_SetConfig+0x19a>
 8005120:	2b30      	cmp	r3, #48	; 0x30
 8005122:	d818      	bhi.n	8005156 <UART_SetConfig+0x1a2>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d00a      	beq.n	800513e <UART_SetConfig+0x18a>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d814      	bhi.n	8005156 <UART_SetConfig+0x1a2>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <UART_SetConfig+0x182>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d008      	beq.n	8005146 <UART_SetConfig+0x192>
 8005134:	e00f      	b.n	8005156 <UART_SetConfig+0x1a2>
 8005136:	2300      	movs	r3, #0
 8005138:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800513c:	e0ad      	b.n	800529a <UART_SetConfig+0x2e6>
 800513e:	2302      	movs	r3, #2
 8005140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005144:	e0a9      	b.n	800529a <UART_SetConfig+0x2e6>
 8005146:	2304      	movs	r3, #4
 8005148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514c:	e0a5      	b.n	800529a <UART_SetConfig+0x2e6>
 800514e:	2308      	movs	r3, #8
 8005150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005154:	e0a1      	b.n	800529a <UART_SetConfig+0x2e6>
 8005156:	2310      	movs	r3, #16
 8005158:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800515c:	e09d      	b.n	800529a <UART_SetConfig+0x2e6>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a4a      	ldr	r2, [pc, #296]	; (800528c <UART_SetConfig+0x2d8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d125      	bne.n	80051b4 <UART_SetConfig+0x200>
 8005168:	4b45      	ldr	r3, [pc, #276]	; (8005280 <UART_SetConfig+0x2cc>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800516e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005172:	2bc0      	cmp	r3, #192	; 0xc0
 8005174:	d016      	beq.n	80051a4 <UART_SetConfig+0x1f0>
 8005176:	2bc0      	cmp	r3, #192	; 0xc0
 8005178:	d818      	bhi.n	80051ac <UART_SetConfig+0x1f8>
 800517a:	2b80      	cmp	r3, #128	; 0x80
 800517c:	d00a      	beq.n	8005194 <UART_SetConfig+0x1e0>
 800517e:	2b80      	cmp	r3, #128	; 0x80
 8005180:	d814      	bhi.n	80051ac <UART_SetConfig+0x1f8>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <UART_SetConfig+0x1d8>
 8005186:	2b40      	cmp	r3, #64	; 0x40
 8005188:	d008      	beq.n	800519c <UART_SetConfig+0x1e8>
 800518a:	e00f      	b.n	80051ac <UART_SetConfig+0x1f8>
 800518c:	2300      	movs	r3, #0
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005192:	e082      	b.n	800529a <UART_SetConfig+0x2e6>
 8005194:	2302      	movs	r3, #2
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800519a:	e07e      	b.n	800529a <UART_SetConfig+0x2e6>
 800519c:	2304      	movs	r3, #4
 800519e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051a2:	e07a      	b.n	800529a <UART_SetConfig+0x2e6>
 80051a4:	2308      	movs	r3, #8
 80051a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051aa:	e076      	b.n	800529a <UART_SetConfig+0x2e6>
 80051ac:	2310      	movs	r3, #16
 80051ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051b2:	e072      	b.n	800529a <UART_SetConfig+0x2e6>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a35      	ldr	r2, [pc, #212]	; (8005290 <UART_SetConfig+0x2dc>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d12a      	bne.n	8005214 <UART_SetConfig+0x260>
 80051be:	4b30      	ldr	r3, [pc, #192]	; (8005280 <UART_SetConfig+0x2cc>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051cc:	d01a      	beq.n	8005204 <UART_SetConfig+0x250>
 80051ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051d2:	d81b      	bhi.n	800520c <UART_SetConfig+0x258>
 80051d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051d8:	d00c      	beq.n	80051f4 <UART_SetConfig+0x240>
 80051da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051de:	d815      	bhi.n	800520c <UART_SetConfig+0x258>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <UART_SetConfig+0x238>
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051e8:	d008      	beq.n	80051fc <UART_SetConfig+0x248>
 80051ea:	e00f      	b.n	800520c <UART_SetConfig+0x258>
 80051ec:	2300      	movs	r3, #0
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051f2:	e052      	b.n	800529a <UART_SetConfig+0x2e6>
 80051f4:	2302      	movs	r3, #2
 80051f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051fa:	e04e      	b.n	800529a <UART_SetConfig+0x2e6>
 80051fc:	2304      	movs	r3, #4
 80051fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005202:	e04a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005204:	2308      	movs	r3, #8
 8005206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800520a:	e046      	b.n	800529a <UART_SetConfig+0x2e6>
 800520c:	2310      	movs	r3, #16
 800520e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005212:	e042      	b.n	800529a <UART_SetConfig+0x2e6>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a17      	ldr	r2, [pc, #92]	; (8005278 <UART_SetConfig+0x2c4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d13a      	bne.n	8005294 <UART_SetConfig+0x2e0>
 800521e:	4b18      	ldr	r3, [pc, #96]	; (8005280 <UART_SetConfig+0x2cc>)
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005224:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005228:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800522c:	d01a      	beq.n	8005264 <UART_SetConfig+0x2b0>
 800522e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005232:	d81b      	bhi.n	800526c <UART_SetConfig+0x2b8>
 8005234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005238:	d00c      	beq.n	8005254 <UART_SetConfig+0x2a0>
 800523a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800523e:	d815      	bhi.n	800526c <UART_SetConfig+0x2b8>
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <UART_SetConfig+0x298>
 8005244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005248:	d008      	beq.n	800525c <UART_SetConfig+0x2a8>
 800524a:	e00f      	b.n	800526c <UART_SetConfig+0x2b8>
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005252:	e022      	b.n	800529a <UART_SetConfig+0x2e6>
 8005254:	2302      	movs	r3, #2
 8005256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800525a:	e01e      	b.n	800529a <UART_SetConfig+0x2e6>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005262:	e01a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800526a:	e016      	b.n	800529a <UART_SetConfig+0x2e6>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005272:	e012      	b.n	800529a <UART_SetConfig+0x2e6>
 8005274:	efff69f3 	.word	0xefff69f3
 8005278:	40008000 	.word	0x40008000
 800527c:	40013800 	.word	0x40013800
 8005280:	40021000 	.word	0x40021000
 8005284:	40004400 	.word	0x40004400
 8005288:	40004800 	.word	0x40004800
 800528c:	40004c00 	.word	0x40004c00
 8005290:	40005000 	.word	0x40005000
 8005294:	2310      	movs	r3, #16
 8005296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a9f      	ldr	r2, [pc, #636]	; (800551c <UART_SetConfig+0x568>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d17a      	bne.n	800539a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d824      	bhi.n	80052f6 <UART_SetConfig+0x342>
 80052ac:	a201      	add	r2, pc, #4	; (adr r2, 80052b4 <UART_SetConfig+0x300>)
 80052ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b2:	bf00      	nop
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052f7 	.word	0x080052f7
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052f7 	.word	0x080052f7
 80052c4:	080052e7 	.word	0x080052e7
 80052c8:	080052f7 	.word	0x080052f7
 80052cc:	080052f7 	.word	0x080052f7
 80052d0:	080052f7 	.word	0x080052f7
 80052d4:	080052ef 	.word	0x080052ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052d8:	f7fe fad2 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 80052dc:	61f8      	str	r0, [r7, #28]
        break;
 80052de:	e010      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e0:	4b8f      	ldr	r3, [pc, #572]	; (8005520 <UART_SetConfig+0x56c>)
 80052e2:	61fb      	str	r3, [r7, #28]
        break;
 80052e4:	e00d      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052e6:	f7fe fa33 	bl	8003750 <HAL_RCC_GetSysClockFreq>
 80052ea:	61f8      	str	r0, [r7, #28]
        break;
 80052ec:	e009      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052f2:	61fb      	str	r3, [r7, #28]
        break;
 80052f4:	e005      	b.n	8005302 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80052f6:	2300      	movs	r3, #0
 80052f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005300:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 80fb 	beq.w	8005500 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	4413      	add	r3, r2
 8005314:	69fa      	ldr	r2, [r7, #28]
 8005316:	429a      	cmp	r2, r3
 8005318:	d305      	bcc.n	8005326 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	429a      	cmp	r2, r3
 8005324:	d903      	bls.n	800532e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800532c:	e0e8      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	2200      	movs	r2, #0
 8005332:	461c      	mov	r4, r3
 8005334:	4615      	mov	r5, r2
 8005336:	f04f 0200 	mov.w	r2, #0
 800533a:	f04f 0300 	mov.w	r3, #0
 800533e:	022b      	lsls	r3, r5, #8
 8005340:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005344:	0222      	lsls	r2, r4, #8
 8005346:	68f9      	ldr	r1, [r7, #12]
 8005348:	6849      	ldr	r1, [r1, #4]
 800534a:	0849      	lsrs	r1, r1, #1
 800534c:	2000      	movs	r0, #0
 800534e:	4688      	mov	r8, r1
 8005350:	4681      	mov	r9, r0
 8005352:	eb12 0a08 	adds.w	sl, r2, r8
 8005356:	eb43 0b09 	adc.w	fp, r3, r9
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	603b      	str	r3, [r7, #0]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005368:	4650      	mov	r0, sl
 800536a:	4659      	mov	r1, fp
 800536c:	f7fa ff88 	bl	8000280 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800537e:	d308      	bcc.n	8005392 <UART_SetConfig+0x3de>
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005386:	d204      	bcs.n	8005392 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	60da      	str	r2, [r3, #12]
 8005390:	e0b6      	b.n	8005500 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005398:	e0b2      	b.n	8005500 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053a2:	d15e      	bne.n	8005462 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80053a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d828      	bhi.n	80053fe <UART_SetConfig+0x44a>
 80053ac:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <UART_SetConfig+0x400>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053d9 	.word	0x080053d9
 80053b8:	080053e1 	.word	0x080053e1
 80053bc:	080053e9 	.word	0x080053e9
 80053c0:	080053ff 	.word	0x080053ff
 80053c4:	080053ef 	.word	0x080053ef
 80053c8:	080053ff 	.word	0x080053ff
 80053cc:	080053ff 	.word	0x080053ff
 80053d0:	080053ff 	.word	0x080053ff
 80053d4:	080053f7 	.word	0x080053f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d8:	f7fe fa52 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 80053dc:	61f8      	str	r0, [r7, #28]
        break;
 80053de:	e014      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e0:	f7fe fa64 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 80053e4:	61f8      	str	r0, [r7, #28]
        break;
 80053e6:	e010      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e8:	4b4d      	ldr	r3, [pc, #308]	; (8005520 <UART_SetConfig+0x56c>)
 80053ea:	61fb      	str	r3, [r7, #28]
        break;
 80053ec:	e00d      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ee:	f7fe f9af 	bl	8003750 <HAL_RCC_GetSysClockFreq>
 80053f2:	61f8      	str	r0, [r7, #28]
        break;
 80053f4:	e009      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053fa:	61fb      	str	r3, [r7, #28]
        break;
 80053fc:	e005      	b.n	800540a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005408:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d077      	beq.n	8005500 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	005a      	lsls	r2, r3, #1
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	085b      	lsrs	r3, r3, #1
 800541a:	441a      	add	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	fbb2 f3f3 	udiv	r3, r2, r3
 8005424:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b0f      	cmp	r3, #15
 800542a:	d916      	bls.n	800545a <UART_SetConfig+0x4a6>
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005432:	d212      	bcs.n	800545a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	b29b      	uxth	r3, r3
 8005438:	f023 030f 	bic.w	r3, r3, #15
 800543c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	085b      	lsrs	r3, r3, #1
 8005442:	b29b      	uxth	r3, r3
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	b29a      	uxth	r2, r3
 800544a:	8afb      	ldrh	r3, [r7, #22]
 800544c:	4313      	orrs	r3, r2
 800544e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	8afa      	ldrh	r2, [r7, #22]
 8005456:	60da      	str	r2, [r3, #12]
 8005458:	e052      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005460:	e04e      	b.n	8005500 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005462:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005466:	2b08      	cmp	r3, #8
 8005468:	d827      	bhi.n	80054ba <UART_SetConfig+0x506>
 800546a:	a201      	add	r2, pc, #4	; (adr r2, 8005470 <UART_SetConfig+0x4bc>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005495 	.word	0x08005495
 8005474:	0800549d 	.word	0x0800549d
 8005478:	080054a5 	.word	0x080054a5
 800547c:	080054bb 	.word	0x080054bb
 8005480:	080054ab 	.word	0x080054ab
 8005484:	080054bb 	.word	0x080054bb
 8005488:	080054bb 	.word	0x080054bb
 800548c:	080054bb 	.word	0x080054bb
 8005490:	080054b3 	.word	0x080054b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005494:	f7fe f9f4 	bl	8003880 <HAL_RCC_GetPCLK1Freq>
 8005498:	61f8      	str	r0, [r7, #28]
        break;
 800549a:	e014      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800549c:	f7fe fa06 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 80054a0:	61f8      	str	r0, [r7, #28]
        break;
 80054a2:	e010      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054a4:	4b1e      	ldr	r3, [pc, #120]	; (8005520 <UART_SetConfig+0x56c>)
 80054a6:	61fb      	str	r3, [r7, #28]
        break;
 80054a8:	e00d      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054aa:	f7fe f951 	bl	8003750 <HAL_RCC_GetSysClockFreq>
 80054ae:	61f8      	str	r0, [r7, #28]
        break;
 80054b0:	e009      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054b6:	61fb      	str	r3, [r7, #28]
        break;
 80054b8:	e005      	b.n	80054c6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80054c4:	bf00      	nop
    }

    if (pclk != 0U)
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d019      	beq.n	8005500 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	085a      	lsrs	r2, r3, #1
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	441a      	add	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	fbb2 f3f3 	udiv	r3, r2, r3
 80054de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2b0f      	cmp	r3, #15
 80054e4:	d909      	bls.n	80054fa <UART_SetConfig+0x546>
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054ec:	d205      	bcs.n	80054fa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	b29a      	uxth	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	60da      	str	r2, [r3, #12]
 80054f8:	e002      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800550c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005510:	4618      	mov	r0, r3
 8005512:	3728      	adds	r7, #40	; 0x28
 8005514:	46bd      	mov	sp, r7
 8005516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800551a:	bf00      	nop
 800551c:	40008000 	.word	0x40008000
 8005520:	00f42400 	.word	0x00f42400

08005524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01a      	beq.n	800563a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005622:	d10a      	bne.n	800563a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	605a      	str	r2, [r3, #4]
  }
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b098      	sub	sp, #96	; 0x60
 800566c:	af02      	add	r7, sp, #8
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005678:	f7fc fb0c 	bl	8001c94 <HAL_GetTick>
 800567c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b08      	cmp	r3, #8
 800568a:	d12e      	bne.n	80056ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800568c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005694:	2200      	movs	r2, #0
 8005696:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f88c 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d021      	beq.n	80056ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ae:	e853 3f00 	ldrex	r3, [r3]
 80056b2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ba:	653b      	str	r3, [r7, #80]	; 0x50
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	461a      	mov	r2, r3
 80056c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056c4:	647b      	str	r3, [r7, #68]	; 0x44
 80056c6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80056ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056cc:	e841 2300 	strex	r3, r2, [r1]
 80056d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e6      	bne.n	80056a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e062      	b.n	80057b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0304 	and.w	r3, r3, #4
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d149      	bne.n	800578c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005700:	2200      	movs	r2, #0
 8005702:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f856 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d03c      	beq.n	800578c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	623b      	str	r3, [r7, #32]
   return(result);
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005726:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005730:	633b      	str	r3, [r7, #48]	; 0x30
 8005732:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005736:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e6      	bne.n	8005712 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3308      	adds	r3, #8
 800574a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	60fb      	str	r3, [r7, #12]
   return(result);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0301 	bic.w	r3, r3, #1
 800575a:	64bb      	str	r3, [r7, #72]	; 0x48
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3308      	adds	r3, #8
 8005762:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005764:	61fa      	str	r2, [r7, #28]
 8005766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	69b9      	ldr	r1, [r7, #24]
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	617b      	str	r3, [r7, #20]
   return(result);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e5      	bne.n	8005744 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2220      	movs	r2, #32
 800577c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e011      	b.n	80057b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2220      	movs	r2, #32
 8005790:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3758      	adds	r7, #88	; 0x58
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	4613      	mov	r3, r2
 80057c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c8:	e049      	b.n	800585e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d0:	d045      	beq.n	800585e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d2:	f7fc fa5f 	bl	8001c94 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d302      	bcc.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e048      	b.n	800587e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d031      	beq.n	800585e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69db      	ldr	r3, [r3, #28]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b08      	cmp	r3, #8
 8005806:	d110      	bne.n	800582a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2208      	movs	r2, #8
 800580e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f8ff 	bl	8005a14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2208      	movs	r2, #8
 800581a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e029      	b.n	800587e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	69db      	ldr	r3, [r3, #28]
 8005830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005834:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005838:	d111      	bne.n	800585e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005842:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 f8e5 	bl	8005a14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2220      	movs	r2, #32
 800584e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e00f      	b.n	800587e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69da      	ldr	r2, [r3, #28]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	4013      	ands	r3, r2
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	429a      	cmp	r2, r3
 800586c:	bf0c      	ite	eq
 800586e:	2301      	moveq	r3, #1
 8005870:	2300      	movne	r3, #0
 8005872:	b2db      	uxtb	r3, r3
 8005874:	461a      	mov	r2, r3
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	429a      	cmp	r2, r3
 800587a:	d0a6      	beq.n	80057ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005888:	b480      	push	{r7}
 800588a:	b097      	sub	sp, #92	; 0x5c
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	4613      	mov	r3, r2
 8005894:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	88fa      	ldrh	r2, [r7, #6]
 80058a0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	88fa      	ldrh	r2, [r7, #6]
 80058a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ba:	d10e      	bne.n	80058da <UART_Start_Receive_IT+0x52>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d105      	bne.n	80058d0 <UART_Start_Receive_IT+0x48>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80058ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058ce:	e02d      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	22ff      	movs	r2, #255	; 0xff
 80058d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058d8:	e028      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10d      	bne.n	80058fe <UART_Start_Receive_IT+0x76>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d104      	bne.n	80058f4 <UART_Start_Receive_IT+0x6c>
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	22ff      	movs	r2, #255	; 0xff
 80058ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058f2:	e01b      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	227f      	movs	r2, #127	; 0x7f
 80058f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058fc:	e016      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005906:	d10d      	bne.n	8005924 <UART_Start_Receive_IT+0x9c>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d104      	bne.n	800591a <UART_Start_Receive_IT+0x92>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	227f      	movs	r2, #127	; 0x7f
 8005914:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005918:	e008      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	223f      	movs	r2, #63	; 0x3f
 800591e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005922:	e003      	b.n	800592c <UART_Start_Receive_IT+0xa4>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2222      	movs	r2, #34	; 0x22
 8005938:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3308      	adds	r3, #8
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005946:	e853 3f00 	ldrex	r3, [r3]
 800594a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800594c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	657b      	str	r3, [r7, #84]	; 0x54
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	3308      	adds	r3, #8
 800595a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800595c:	64ba      	str	r2, [r7, #72]	; 0x48
 800595e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005960:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005962:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005964:	e841 2300 	strex	r3, r2, [r1]
 8005968:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800596a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1e5      	bne.n	800593c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005978:	d107      	bne.n	800598a <UART_Start_Receive_IT+0x102>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d103      	bne.n	800598a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	4a21      	ldr	r2, [pc, #132]	; (8005a0c <UART_Start_Receive_IT+0x184>)
 8005986:	669a      	str	r2, [r3, #104]	; 0x68
 8005988:	e002      	b.n	8005990 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	4a20      	ldr	r2, [pc, #128]	; (8005a10 <UART_Start_Receive_IT+0x188>)
 800598e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d019      	beq.n	80059cc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80059ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059b6:	637b      	str	r3, [r7, #52]	; 0x34
 80059b8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e6      	bne.n	8005998 <UART_Start_Receive_IT+0x110>
 80059ca:	e018      	b.n	80059fe <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	613b      	str	r3, [r7, #16]
   return(result);
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f043 0320 	orr.w	r3, r3, #32
 80059e0:	653b      	str	r3, [r7, #80]	; 0x50
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	461a      	mov	r2, r3
 80059e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059ea:	623b      	str	r3, [r7, #32]
 80059ec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	69f9      	ldr	r1, [r7, #28]
 80059f0:	6a3a      	ldr	r2, [r7, #32]
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e6      	bne.n	80059cc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	375c      	adds	r7, #92	; 0x5c
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	08005e91 	.word	0x08005e91
 8005a10:	08005cd5 	.word	0x08005cd5

08005a14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b095      	sub	sp, #84	; 0x54
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a3a:	643b      	str	r3, [r7, #64]	; 0x40
 8005a3c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e6      	bne.n	8005a1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3308      	adds	r3, #8
 8005a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	e853 3f00 	ldrex	r3, [r3]
 8005a5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f023 0301 	bic.w	r3, r3, #1
 8005a64:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3308      	adds	r3, #8
 8005a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a70:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a76:	e841 2300 	strex	r3, r2, [r1]
 8005a7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1e5      	bne.n	8005a4e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d118      	bne.n	8005abc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f023 0310 	bic.w	r3, r3, #16
 8005a9e:	647b      	str	r3, [r7, #68]	; 0x44
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aa8:	61bb      	str	r3, [r7, #24]
 8005aaa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6979      	ldr	r1, [r7, #20]
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e6      	bne.n	8005a8a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005ad0:	bf00      	nop
 8005ad2:	3754      	adds	r7, #84	; 0x54
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f7ff fa44 	bl	8004f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b00:	bf00      	nop
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b08f      	sub	sp, #60	; 0x3c
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b14:	2b21      	cmp	r3, #33	; 0x21
 8005b16:	d14d      	bne.n	8005bb4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d132      	bne.n	8005b8a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b38:	637b      	str	r3, [r7, #52]	; 0x34
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b44:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e6      	bne.n	8005b24 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b6a:	633b      	str	r3, [r7, #48]	; 0x30
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	461a      	mov	r2, r3
 8005b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b78:	6979      	ldr	r1, [r7, #20]
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	e841 2300 	strex	r3, r2, [r1]
 8005b80:	613b      	str	r3, [r7, #16]
   return(result);
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1e6      	bne.n	8005b56 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005b88:	e014      	b.n	8005bb4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b8e:	781a      	ldrb	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	b292      	uxth	r2, r2
 8005b96:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b9c:	1c5a      	adds	r2, r3, #1
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	3b01      	subs	r3, #1
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005bb4:	bf00      	nop
 8005bb6:	373c      	adds	r7, #60	; 0x3c
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b091      	sub	sp, #68	; 0x44
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bcc:	2b21      	cmp	r3, #33	; 0x21
 8005bce:	d151      	bne.n	8005c74 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d132      	bne.n	8005c42 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bf0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bfa:	633b      	str	r3, [r7, #48]	; 0x30
 8005bfc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c02:	e841 2300 	strex	r3, r2, [r1]
 8005c06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1e6      	bne.n	8005bdc <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	e853 3f00 	ldrex	r3, [r3]
 8005c1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c22:	637b      	str	r3, [r7, #52]	; 0x34
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	461a      	mov	r2, r3
 8005c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c30:	69b9      	ldr	r1, [r7, #24]
 8005c32:	69fa      	ldr	r2, [r7, #28]
 8005c34:	e841 2300 	strex	r3, r2, [r1]
 8005c38:	617b      	str	r3, [r7, #20]
   return(result);
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1e6      	bne.n	8005c0e <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005c40:	e018      	b.n	8005c74 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c46:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c4a:	881a      	ldrh	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c54:	b292      	uxth	r2, r2
 8005c56:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5c:	1c9a      	adds	r2, r3, #2
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005c74:	bf00      	nop
 8005c76:	3744      	adds	r7, #68	; 0x44
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c9c:	61fb      	str	r3, [r7, #28]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	61bb      	str	r3, [r7, #24]
 8005ca8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005caa:	6979      	ldr	r1, [r7, #20]
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	e841 2300 	strex	r3, r2, [r1]
 8005cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1e6      	bne.n	8005c88 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fb f992 	bl	8000ff0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ccc:	bf00      	nop
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b09c      	sub	sp, #112	; 0x70
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005ce2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cec:	2b22      	cmp	r3, #34	; 0x22
 8005cee:	f040 80be 	bne.w	8005e6e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005cf8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005cfc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005d00:	b2d9      	uxtb	r1, r3
 8005d02:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005d06:	b2da      	uxtb	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d0c:	400a      	ands	r2, r1
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f040 80a3 	bne.w	8005e82 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d50:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	461a      	mov	r2, r3
 8005d58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d5a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d5c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1e6      	bne.n	8005d3c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3308      	adds	r3, #8
 8005d74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d78:	e853 3f00 	ldrex	r3, [r3]
 8005d7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d80:	f023 0301 	bic.w	r3, r3, #1
 8005d84:	667b      	str	r3, [r7, #100]	; 0x64
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3308      	adds	r3, #8
 8005d8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005d8e:	647a      	str	r2, [r7, #68]	; 0x44
 8005d90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e5      	bne.n	8005d6e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a34      	ldr	r2, [pc, #208]	; (8005e8c <UART_RxISR_8BIT+0x1b8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d01f      	beq.n	8005e00 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d018      	beq.n	8005e00 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd6:	e853 3f00 	ldrex	r3, [r3]
 8005dda:	623b      	str	r3, [r7, #32]
   return(result);
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005de2:	663b      	str	r3, [r7, #96]	; 0x60
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	461a      	mov	r2, r3
 8005dea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005dec:	633b      	str	r3, [r7, #48]	; 0x30
 8005dee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005df4:	e841 2300 	strex	r3, r2, [r1]
 8005df8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1e6      	bne.n	8005dce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d12e      	bne.n	8005e66 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	e853 3f00 	ldrex	r3, [r3]
 8005e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 0310 	bic.w	r3, r3, #16
 8005e22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	461a      	mov	r2, r3
 8005e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e2c:	61fb      	str	r3, [r7, #28]
 8005e2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	69b9      	ldr	r1, [r7, #24]
 8005e32:	69fa      	ldr	r2, [r7, #28]
 8005e34:	e841 2300 	strex	r3, r2, [r1]
 8005e38:	617b      	str	r3, [r7, #20]
   return(result);
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e6      	bne.n	8005e0e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	f003 0310 	and.w	r3, r3, #16
 8005e4a:	2b10      	cmp	r3, #16
 8005e4c:	d103      	bne.n	8005e56 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2210      	movs	r2, #16
 8005e54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff f89c 	bl	8004f9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e64:	e00d      	b.n	8005e82 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fa ffd0 	bl	8000e0c <HAL_UART_RxCpltCallback>
}
 8005e6c:	e009      	b.n	8005e82 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	8b1b      	ldrh	r3, [r3, #24]
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0208 	orr.w	r2, r2, #8
 8005e7e:	b292      	uxth	r2, r2
 8005e80:	831a      	strh	r2, [r3, #24]
}
 8005e82:	bf00      	nop
 8005e84:	3770      	adds	r7, #112	; 0x70
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	40008000 	.word	0x40008000

08005e90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b09c      	sub	sp, #112	; 0x70
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005e9e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ea8:	2b22      	cmp	r3, #34	; 0x22
 8005eaa:	f040 80be 	bne.w	800602a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005eb4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005ebe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005ec2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	b29a      	uxth	r2, r3
 8005eca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ecc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed2:	1c9a      	adds	r2, r3, #2
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f040 80a3 	bne.w	800603e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f00:	e853 3f00 	ldrex	r3, [r3]
 8005f04:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005f06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f0c:	667b      	str	r3, [r7, #100]	; 0x64
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f16:	657b      	str	r3, [r7, #84]	; 0x54
 8005f18:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005f1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f1e:	e841 2300 	strex	r3, r2, [r1]
 8005f22:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005f24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1e6      	bne.n	8005ef8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	3308      	adds	r3, #8
 8005f30:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f34:	e853 3f00 	ldrex	r3, [r3]
 8005f38:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3c:	f023 0301 	bic.w	r3, r3, #1
 8005f40:	663b      	str	r3, [r7, #96]	; 0x60
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3308      	adds	r3, #8
 8005f48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f4a:	643a      	str	r2, [r7, #64]	; 0x40
 8005f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f50:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f52:	e841 2300 	strex	r3, r2, [r1]
 8005f56:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1e5      	bne.n	8005f2a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2220      	movs	r2, #32
 8005f62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a34      	ldr	r2, [pc, #208]	; (8006048 <UART_RxISR_16BIT+0x1b8>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d01f      	beq.n	8005fbc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d018      	beq.n	8005fbc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005faa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fb0:	e841 2300 	strex	r3, r2, [r1]
 8005fb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e6      	bne.n	8005f8a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d12e      	bne.n	8006022 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	65bb      	str	r3, [r7, #88]	; 0x58
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	6979      	ldr	r1, [r7, #20]
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e6      	bne.n	8005fca <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f003 0310 	and.w	r3, r3, #16
 8006006:	2b10      	cmp	r3, #16
 8006008:	d103      	bne.n	8006012 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2210      	movs	r2, #16
 8006010:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006018:	4619      	mov	r1, r3
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fe ffbe 	bl	8004f9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006020:	e00d      	b.n	800603e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7fa fef2 	bl	8000e0c <HAL_UART_RxCpltCallback>
}
 8006028:	e009      	b.n	800603e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	8b1b      	ldrh	r3, [r3, #24]
 8006030:	b29a      	uxth	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f042 0208 	orr.w	r2, r2, #8
 800603a:	b292      	uxth	r2, r2
 800603c:	831a      	strh	r2, [r3, #24]
}
 800603e:	bf00      	nop
 8006040:	3770      	adds	r7, #112	; 0x70
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	40008000 	.word	0x40008000

0800604c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <siprintf>:
 8006060:	b40e      	push	{r1, r2, r3}
 8006062:	b500      	push	{lr}
 8006064:	b09c      	sub	sp, #112	; 0x70
 8006066:	ab1d      	add	r3, sp, #116	; 0x74
 8006068:	9002      	str	r0, [sp, #8]
 800606a:	9006      	str	r0, [sp, #24]
 800606c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006070:	4809      	ldr	r0, [pc, #36]	; (8006098 <siprintf+0x38>)
 8006072:	9107      	str	r1, [sp, #28]
 8006074:	9104      	str	r1, [sp, #16]
 8006076:	4909      	ldr	r1, [pc, #36]	; (800609c <siprintf+0x3c>)
 8006078:	f853 2b04 	ldr.w	r2, [r3], #4
 800607c:	9105      	str	r1, [sp, #20]
 800607e:	6800      	ldr	r0, [r0, #0]
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	a902      	add	r1, sp, #8
 8006084:	f000 f9b8 	bl	80063f8 <_svfiprintf_r>
 8006088:	9b02      	ldr	r3, [sp, #8]
 800608a:	2200      	movs	r2, #0
 800608c:	701a      	strb	r2, [r3, #0]
 800608e:	b01c      	add	sp, #112	; 0x70
 8006090:	f85d eb04 	ldr.w	lr, [sp], #4
 8006094:	b003      	add	sp, #12
 8006096:	4770      	bx	lr
 8006098:	20000094 	.word	0x20000094
 800609c:	ffff0208 	.word	0xffff0208

080060a0 <memset>:
 80060a0:	4402      	add	r2, r0
 80060a2:	4603      	mov	r3, r0
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d100      	bne.n	80060aa <memset+0xa>
 80060a8:	4770      	bx	lr
 80060aa:	f803 1b01 	strb.w	r1, [r3], #1
 80060ae:	e7f9      	b.n	80060a4 <memset+0x4>

080060b0 <strncmp>:
 80060b0:	b510      	push	{r4, lr}
 80060b2:	b16a      	cbz	r2, 80060d0 <strncmp+0x20>
 80060b4:	3901      	subs	r1, #1
 80060b6:	1884      	adds	r4, r0, r2
 80060b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d103      	bne.n	80060cc <strncmp+0x1c>
 80060c4:	42a0      	cmp	r0, r4
 80060c6:	d001      	beq.n	80060cc <strncmp+0x1c>
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d1f5      	bne.n	80060b8 <strncmp+0x8>
 80060cc:	1ad0      	subs	r0, r2, r3
 80060ce:	bd10      	pop	{r4, pc}
 80060d0:	4610      	mov	r0, r2
 80060d2:	e7fc      	b.n	80060ce <strncmp+0x1e>

080060d4 <strncpy>:
 80060d4:	b510      	push	{r4, lr}
 80060d6:	3901      	subs	r1, #1
 80060d8:	4603      	mov	r3, r0
 80060da:	b132      	cbz	r2, 80060ea <strncpy+0x16>
 80060dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80060e0:	f803 4b01 	strb.w	r4, [r3], #1
 80060e4:	3a01      	subs	r2, #1
 80060e6:	2c00      	cmp	r4, #0
 80060e8:	d1f7      	bne.n	80060da <strncpy+0x6>
 80060ea:	441a      	add	r2, r3
 80060ec:	2100      	movs	r1, #0
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d100      	bne.n	80060f4 <strncpy+0x20>
 80060f2:	bd10      	pop	{r4, pc}
 80060f4:	f803 1b01 	strb.w	r1, [r3], #1
 80060f8:	e7f9      	b.n	80060ee <strncpy+0x1a>
	...

080060fc <__errno>:
 80060fc:	4b01      	ldr	r3, [pc, #4]	; (8006104 <__errno+0x8>)
 80060fe:	6818      	ldr	r0, [r3, #0]
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000094 	.word	0x20000094

08006108 <__libc_init_array>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	4d0d      	ldr	r5, [pc, #52]	; (8006140 <__libc_init_array+0x38>)
 800610c:	4c0d      	ldr	r4, [pc, #52]	; (8006144 <__libc_init_array+0x3c>)
 800610e:	1b64      	subs	r4, r4, r5
 8006110:	10a4      	asrs	r4, r4, #2
 8006112:	2600      	movs	r6, #0
 8006114:	42a6      	cmp	r6, r4
 8006116:	d109      	bne.n	800612c <__libc_init_array+0x24>
 8006118:	4d0b      	ldr	r5, [pc, #44]	; (8006148 <__libc_init_array+0x40>)
 800611a:	4c0c      	ldr	r4, [pc, #48]	; (800614c <__libc_init_array+0x44>)
 800611c:	f000 fc6a 	bl	80069f4 <_init>
 8006120:	1b64      	subs	r4, r4, r5
 8006122:	10a4      	asrs	r4, r4, #2
 8006124:	2600      	movs	r6, #0
 8006126:	42a6      	cmp	r6, r4
 8006128:	d105      	bne.n	8006136 <__libc_init_array+0x2e>
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006130:	4798      	blx	r3
 8006132:	3601      	adds	r6, #1
 8006134:	e7ee      	b.n	8006114 <__libc_init_array+0xc>
 8006136:	f855 3b04 	ldr.w	r3, [r5], #4
 800613a:	4798      	blx	r3
 800613c:	3601      	adds	r6, #1
 800613e:	e7f2      	b.n	8006126 <__libc_init_array+0x1e>
 8006140:	08006b20 	.word	0x08006b20
 8006144:	08006b20 	.word	0x08006b20
 8006148:	08006b20 	.word	0x08006b20
 800614c:	08006b24 	.word	0x08006b24

08006150 <__retarget_lock_acquire_recursive>:
 8006150:	4770      	bx	lr

08006152 <__retarget_lock_release_recursive>:
 8006152:	4770      	bx	lr

08006154 <_free_r>:
 8006154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006156:	2900      	cmp	r1, #0
 8006158:	d044      	beq.n	80061e4 <_free_r+0x90>
 800615a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800615e:	9001      	str	r0, [sp, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f1a1 0404 	sub.w	r4, r1, #4
 8006166:	bfb8      	it	lt
 8006168:	18e4      	addlt	r4, r4, r3
 800616a:	f000 f8df 	bl	800632c <__malloc_lock>
 800616e:	4a1e      	ldr	r2, [pc, #120]	; (80061e8 <_free_r+0x94>)
 8006170:	9801      	ldr	r0, [sp, #4]
 8006172:	6813      	ldr	r3, [r2, #0]
 8006174:	b933      	cbnz	r3, 8006184 <_free_r+0x30>
 8006176:	6063      	str	r3, [r4, #4]
 8006178:	6014      	str	r4, [r2, #0]
 800617a:	b003      	add	sp, #12
 800617c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006180:	f000 b8da 	b.w	8006338 <__malloc_unlock>
 8006184:	42a3      	cmp	r3, r4
 8006186:	d908      	bls.n	800619a <_free_r+0x46>
 8006188:	6825      	ldr	r5, [r4, #0]
 800618a:	1961      	adds	r1, r4, r5
 800618c:	428b      	cmp	r3, r1
 800618e:	bf01      	itttt	eq
 8006190:	6819      	ldreq	r1, [r3, #0]
 8006192:	685b      	ldreq	r3, [r3, #4]
 8006194:	1949      	addeq	r1, r1, r5
 8006196:	6021      	streq	r1, [r4, #0]
 8006198:	e7ed      	b.n	8006176 <_free_r+0x22>
 800619a:	461a      	mov	r2, r3
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	b10b      	cbz	r3, 80061a4 <_free_r+0x50>
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	d9fa      	bls.n	800619a <_free_r+0x46>
 80061a4:	6811      	ldr	r1, [r2, #0]
 80061a6:	1855      	adds	r5, r2, r1
 80061a8:	42a5      	cmp	r5, r4
 80061aa:	d10b      	bne.n	80061c4 <_free_r+0x70>
 80061ac:	6824      	ldr	r4, [r4, #0]
 80061ae:	4421      	add	r1, r4
 80061b0:	1854      	adds	r4, r2, r1
 80061b2:	42a3      	cmp	r3, r4
 80061b4:	6011      	str	r1, [r2, #0]
 80061b6:	d1e0      	bne.n	800617a <_free_r+0x26>
 80061b8:	681c      	ldr	r4, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	6053      	str	r3, [r2, #4]
 80061be:	440c      	add	r4, r1
 80061c0:	6014      	str	r4, [r2, #0]
 80061c2:	e7da      	b.n	800617a <_free_r+0x26>
 80061c4:	d902      	bls.n	80061cc <_free_r+0x78>
 80061c6:	230c      	movs	r3, #12
 80061c8:	6003      	str	r3, [r0, #0]
 80061ca:	e7d6      	b.n	800617a <_free_r+0x26>
 80061cc:	6825      	ldr	r5, [r4, #0]
 80061ce:	1961      	adds	r1, r4, r5
 80061d0:	428b      	cmp	r3, r1
 80061d2:	bf04      	itt	eq
 80061d4:	6819      	ldreq	r1, [r3, #0]
 80061d6:	685b      	ldreq	r3, [r3, #4]
 80061d8:	6063      	str	r3, [r4, #4]
 80061da:	bf04      	itt	eq
 80061dc:	1949      	addeq	r1, r1, r5
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	6054      	str	r4, [r2, #4]
 80061e2:	e7ca      	b.n	800617a <_free_r+0x26>
 80061e4:	b003      	add	sp, #12
 80061e6:	bd30      	pop	{r4, r5, pc}
 80061e8:	20000644 	.word	0x20000644

080061ec <sbrk_aligned>:
 80061ec:	b570      	push	{r4, r5, r6, lr}
 80061ee:	4e0e      	ldr	r6, [pc, #56]	; (8006228 <sbrk_aligned+0x3c>)
 80061f0:	460c      	mov	r4, r1
 80061f2:	6831      	ldr	r1, [r6, #0]
 80061f4:	4605      	mov	r5, r0
 80061f6:	b911      	cbnz	r1, 80061fe <sbrk_aligned+0x12>
 80061f8:	f000 fba6 	bl	8006948 <_sbrk_r>
 80061fc:	6030      	str	r0, [r6, #0]
 80061fe:	4621      	mov	r1, r4
 8006200:	4628      	mov	r0, r5
 8006202:	f000 fba1 	bl	8006948 <_sbrk_r>
 8006206:	1c43      	adds	r3, r0, #1
 8006208:	d00a      	beq.n	8006220 <sbrk_aligned+0x34>
 800620a:	1cc4      	adds	r4, r0, #3
 800620c:	f024 0403 	bic.w	r4, r4, #3
 8006210:	42a0      	cmp	r0, r4
 8006212:	d007      	beq.n	8006224 <sbrk_aligned+0x38>
 8006214:	1a21      	subs	r1, r4, r0
 8006216:	4628      	mov	r0, r5
 8006218:	f000 fb96 	bl	8006948 <_sbrk_r>
 800621c:	3001      	adds	r0, #1
 800621e:	d101      	bne.n	8006224 <sbrk_aligned+0x38>
 8006220:	f04f 34ff 	mov.w	r4, #4294967295
 8006224:	4620      	mov	r0, r4
 8006226:	bd70      	pop	{r4, r5, r6, pc}
 8006228:	20000648 	.word	0x20000648

0800622c <_malloc_r>:
 800622c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006230:	1ccd      	adds	r5, r1, #3
 8006232:	f025 0503 	bic.w	r5, r5, #3
 8006236:	3508      	adds	r5, #8
 8006238:	2d0c      	cmp	r5, #12
 800623a:	bf38      	it	cc
 800623c:	250c      	movcc	r5, #12
 800623e:	2d00      	cmp	r5, #0
 8006240:	4607      	mov	r7, r0
 8006242:	db01      	blt.n	8006248 <_malloc_r+0x1c>
 8006244:	42a9      	cmp	r1, r5
 8006246:	d905      	bls.n	8006254 <_malloc_r+0x28>
 8006248:	230c      	movs	r3, #12
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	2600      	movs	r6, #0
 800624e:	4630      	mov	r0, r6
 8006250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006254:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006328 <_malloc_r+0xfc>
 8006258:	f000 f868 	bl	800632c <__malloc_lock>
 800625c:	f8d8 3000 	ldr.w	r3, [r8]
 8006260:	461c      	mov	r4, r3
 8006262:	bb5c      	cbnz	r4, 80062bc <_malloc_r+0x90>
 8006264:	4629      	mov	r1, r5
 8006266:	4638      	mov	r0, r7
 8006268:	f7ff ffc0 	bl	80061ec <sbrk_aligned>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	4604      	mov	r4, r0
 8006270:	d155      	bne.n	800631e <_malloc_r+0xf2>
 8006272:	f8d8 4000 	ldr.w	r4, [r8]
 8006276:	4626      	mov	r6, r4
 8006278:	2e00      	cmp	r6, #0
 800627a:	d145      	bne.n	8006308 <_malloc_r+0xdc>
 800627c:	2c00      	cmp	r4, #0
 800627e:	d048      	beq.n	8006312 <_malloc_r+0xe6>
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	4631      	mov	r1, r6
 8006284:	4638      	mov	r0, r7
 8006286:	eb04 0903 	add.w	r9, r4, r3
 800628a:	f000 fb5d 	bl	8006948 <_sbrk_r>
 800628e:	4581      	cmp	r9, r0
 8006290:	d13f      	bne.n	8006312 <_malloc_r+0xe6>
 8006292:	6821      	ldr	r1, [r4, #0]
 8006294:	1a6d      	subs	r5, r5, r1
 8006296:	4629      	mov	r1, r5
 8006298:	4638      	mov	r0, r7
 800629a:	f7ff ffa7 	bl	80061ec <sbrk_aligned>
 800629e:	3001      	adds	r0, #1
 80062a0:	d037      	beq.n	8006312 <_malloc_r+0xe6>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	442b      	add	r3, r5
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	f8d8 3000 	ldr.w	r3, [r8]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d038      	beq.n	8006322 <_malloc_r+0xf6>
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	42a2      	cmp	r2, r4
 80062b4:	d12b      	bne.n	800630e <_malloc_r+0xe2>
 80062b6:	2200      	movs	r2, #0
 80062b8:	605a      	str	r2, [r3, #4]
 80062ba:	e00f      	b.n	80062dc <_malloc_r+0xb0>
 80062bc:	6822      	ldr	r2, [r4, #0]
 80062be:	1b52      	subs	r2, r2, r5
 80062c0:	d41f      	bmi.n	8006302 <_malloc_r+0xd6>
 80062c2:	2a0b      	cmp	r2, #11
 80062c4:	d917      	bls.n	80062f6 <_malloc_r+0xca>
 80062c6:	1961      	adds	r1, r4, r5
 80062c8:	42a3      	cmp	r3, r4
 80062ca:	6025      	str	r5, [r4, #0]
 80062cc:	bf18      	it	ne
 80062ce:	6059      	strne	r1, [r3, #4]
 80062d0:	6863      	ldr	r3, [r4, #4]
 80062d2:	bf08      	it	eq
 80062d4:	f8c8 1000 	streq.w	r1, [r8]
 80062d8:	5162      	str	r2, [r4, r5]
 80062da:	604b      	str	r3, [r1, #4]
 80062dc:	4638      	mov	r0, r7
 80062de:	f104 060b 	add.w	r6, r4, #11
 80062e2:	f000 f829 	bl	8006338 <__malloc_unlock>
 80062e6:	f026 0607 	bic.w	r6, r6, #7
 80062ea:	1d23      	adds	r3, r4, #4
 80062ec:	1af2      	subs	r2, r6, r3
 80062ee:	d0ae      	beq.n	800624e <_malloc_r+0x22>
 80062f0:	1b9b      	subs	r3, r3, r6
 80062f2:	50a3      	str	r3, [r4, r2]
 80062f4:	e7ab      	b.n	800624e <_malloc_r+0x22>
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	6862      	ldr	r2, [r4, #4]
 80062fa:	d1dd      	bne.n	80062b8 <_malloc_r+0x8c>
 80062fc:	f8c8 2000 	str.w	r2, [r8]
 8006300:	e7ec      	b.n	80062dc <_malloc_r+0xb0>
 8006302:	4623      	mov	r3, r4
 8006304:	6864      	ldr	r4, [r4, #4]
 8006306:	e7ac      	b.n	8006262 <_malloc_r+0x36>
 8006308:	4634      	mov	r4, r6
 800630a:	6876      	ldr	r6, [r6, #4]
 800630c:	e7b4      	b.n	8006278 <_malloc_r+0x4c>
 800630e:	4613      	mov	r3, r2
 8006310:	e7cc      	b.n	80062ac <_malloc_r+0x80>
 8006312:	230c      	movs	r3, #12
 8006314:	603b      	str	r3, [r7, #0]
 8006316:	4638      	mov	r0, r7
 8006318:	f000 f80e 	bl	8006338 <__malloc_unlock>
 800631c:	e797      	b.n	800624e <_malloc_r+0x22>
 800631e:	6025      	str	r5, [r4, #0]
 8006320:	e7dc      	b.n	80062dc <_malloc_r+0xb0>
 8006322:	605b      	str	r3, [r3, #4]
 8006324:	deff      	udf	#255	; 0xff
 8006326:	bf00      	nop
 8006328:	20000644 	.word	0x20000644

0800632c <__malloc_lock>:
 800632c:	4801      	ldr	r0, [pc, #4]	; (8006334 <__malloc_lock+0x8>)
 800632e:	f7ff bf0f 	b.w	8006150 <__retarget_lock_acquire_recursive>
 8006332:	bf00      	nop
 8006334:	20000640 	.word	0x20000640

08006338 <__malloc_unlock>:
 8006338:	4801      	ldr	r0, [pc, #4]	; (8006340 <__malloc_unlock+0x8>)
 800633a:	f7ff bf0a 	b.w	8006152 <__retarget_lock_release_recursive>
 800633e:	bf00      	nop
 8006340:	20000640 	.word	0x20000640

08006344 <__ssputs_r>:
 8006344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006348:	688e      	ldr	r6, [r1, #8]
 800634a:	461f      	mov	r7, r3
 800634c:	42be      	cmp	r6, r7
 800634e:	680b      	ldr	r3, [r1, #0]
 8006350:	4682      	mov	sl, r0
 8006352:	460c      	mov	r4, r1
 8006354:	4690      	mov	r8, r2
 8006356:	d82c      	bhi.n	80063b2 <__ssputs_r+0x6e>
 8006358:	898a      	ldrh	r2, [r1, #12]
 800635a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800635e:	d026      	beq.n	80063ae <__ssputs_r+0x6a>
 8006360:	6965      	ldr	r5, [r4, #20]
 8006362:	6909      	ldr	r1, [r1, #16]
 8006364:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006368:	eba3 0901 	sub.w	r9, r3, r1
 800636c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006370:	1c7b      	adds	r3, r7, #1
 8006372:	444b      	add	r3, r9
 8006374:	106d      	asrs	r5, r5, #1
 8006376:	429d      	cmp	r5, r3
 8006378:	bf38      	it	cc
 800637a:	461d      	movcc	r5, r3
 800637c:	0553      	lsls	r3, r2, #21
 800637e:	d527      	bpl.n	80063d0 <__ssputs_r+0x8c>
 8006380:	4629      	mov	r1, r5
 8006382:	f7ff ff53 	bl	800622c <_malloc_r>
 8006386:	4606      	mov	r6, r0
 8006388:	b360      	cbz	r0, 80063e4 <__ssputs_r+0xa0>
 800638a:	6921      	ldr	r1, [r4, #16]
 800638c:	464a      	mov	r2, r9
 800638e:	f000 faeb 	bl	8006968 <memcpy>
 8006392:	89a3      	ldrh	r3, [r4, #12]
 8006394:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800639c:	81a3      	strh	r3, [r4, #12]
 800639e:	6126      	str	r6, [r4, #16]
 80063a0:	6165      	str	r5, [r4, #20]
 80063a2:	444e      	add	r6, r9
 80063a4:	eba5 0509 	sub.w	r5, r5, r9
 80063a8:	6026      	str	r6, [r4, #0]
 80063aa:	60a5      	str	r5, [r4, #8]
 80063ac:	463e      	mov	r6, r7
 80063ae:	42be      	cmp	r6, r7
 80063b0:	d900      	bls.n	80063b4 <__ssputs_r+0x70>
 80063b2:	463e      	mov	r6, r7
 80063b4:	6820      	ldr	r0, [r4, #0]
 80063b6:	4632      	mov	r2, r6
 80063b8:	4641      	mov	r1, r8
 80063ba:	f000 faab 	bl	8006914 <memmove>
 80063be:	68a3      	ldr	r3, [r4, #8]
 80063c0:	1b9b      	subs	r3, r3, r6
 80063c2:	60a3      	str	r3, [r4, #8]
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	4433      	add	r3, r6
 80063c8:	6023      	str	r3, [r4, #0]
 80063ca:	2000      	movs	r0, #0
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	462a      	mov	r2, r5
 80063d2:	f000 fad7 	bl	8006984 <_realloc_r>
 80063d6:	4606      	mov	r6, r0
 80063d8:	2800      	cmp	r0, #0
 80063da:	d1e0      	bne.n	800639e <__ssputs_r+0x5a>
 80063dc:	6921      	ldr	r1, [r4, #16]
 80063de:	4650      	mov	r0, sl
 80063e0:	f7ff feb8 	bl	8006154 <_free_r>
 80063e4:	230c      	movs	r3, #12
 80063e6:	f8ca 3000 	str.w	r3, [sl]
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f0:	81a3      	strh	r3, [r4, #12]
 80063f2:	f04f 30ff 	mov.w	r0, #4294967295
 80063f6:	e7e9      	b.n	80063cc <__ssputs_r+0x88>

080063f8 <_svfiprintf_r>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	4698      	mov	r8, r3
 80063fe:	898b      	ldrh	r3, [r1, #12]
 8006400:	061b      	lsls	r3, r3, #24
 8006402:	b09d      	sub	sp, #116	; 0x74
 8006404:	4607      	mov	r7, r0
 8006406:	460d      	mov	r5, r1
 8006408:	4614      	mov	r4, r2
 800640a:	d50e      	bpl.n	800642a <_svfiprintf_r+0x32>
 800640c:	690b      	ldr	r3, [r1, #16]
 800640e:	b963      	cbnz	r3, 800642a <_svfiprintf_r+0x32>
 8006410:	2140      	movs	r1, #64	; 0x40
 8006412:	f7ff ff0b 	bl	800622c <_malloc_r>
 8006416:	6028      	str	r0, [r5, #0]
 8006418:	6128      	str	r0, [r5, #16]
 800641a:	b920      	cbnz	r0, 8006426 <_svfiprintf_r+0x2e>
 800641c:	230c      	movs	r3, #12
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	f04f 30ff 	mov.w	r0, #4294967295
 8006424:	e0d0      	b.n	80065c8 <_svfiprintf_r+0x1d0>
 8006426:	2340      	movs	r3, #64	; 0x40
 8006428:	616b      	str	r3, [r5, #20]
 800642a:	2300      	movs	r3, #0
 800642c:	9309      	str	r3, [sp, #36]	; 0x24
 800642e:	2320      	movs	r3, #32
 8006430:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006434:	f8cd 800c 	str.w	r8, [sp, #12]
 8006438:	2330      	movs	r3, #48	; 0x30
 800643a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80065e0 <_svfiprintf_r+0x1e8>
 800643e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006442:	f04f 0901 	mov.w	r9, #1
 8006446:	4623      	mov	r3, r4
 8006448:	469a      	mov	sl, r3
 800644a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800644e:	b10a      	cbz	r2, 8006454 <_svfiprintf_r+0x5c>
 8006450:	2a25      	cmp	r2, #37	; 0x25
 8006452:	d1f9      	bne.n	8006448 <_svfiprintf_r+0x50>
 8006454:	ebba 0b04 	subs.w	fp, sl, r4
 8006458:	d00b      	beq.n	8006472 <_svfiprintf_r+0x7a>
 800645a:	465b      	mov	r3, fp
 800645c:	4622      	mov	r2, r4
 800645e:	4629      	mov	r1, r5
 8006460:	4638      	mov	r0, r7
 8006462:	f7ff ff6f 	bl	8006344 <__ssputs_r>
 8006466:	3001      	adds	r0, #1
 8006468:	f000 80a9 	beq.w	80065be <_svfiprintf_r+0x1c6>
 800646c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800646e:	445a      	add	r2, fp
 8006470:	9209      	str	r2, [sp, #36]	; 0x24
 8006472:	f89a 3000 	ldrb.w	r3, [sl]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80a1 	beq.w	80065be <_svfiprintf_r+0x1c6>
 800647c:	2300      	movs	r3, #0
 800647e:	f04f 32ff 	mov.w	r2, #4294967295
 8006482:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006486:	f10a 0a01 	add.w	sl, sl, #1
 800648a:	9304      	str	r3, [sp, #16]
 800648c:	9307      	str	r3, [sp, #28]
 800648e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006492:	931a      	str	r3, [sp, #104]	; 0x68
 8006494:	4654      	mov	r4, sl
 8006496:	2205      	movs	r2, #5
 8006498:	f814 1b01 	ldrb.w	r1, [r4], #1
 800649c:	4850      	ldr	r0, [pc, #320]	; (80065e0 <_svfiprintf_r+0x1e8>)
 800649e:	f7f9 fe9f 	bl	80001e0 <memchr>
 80064a2:	9a04      	ldr	r2, [sp, #16]
 80064a4:	b9d8      	cbnz	r0, 80064de <_svfiprintf_r+0xe6>
 80064a6:	06d0      	lsls	r0, r2, #27
 80064a8:	bf44      	itt	mi
 80064aa:	2320      	movmi	r3, #32
 80064ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064b0:	0711      	lsls	r1, r2, #28
 80064b2:	bf44      	itt	mi
 80064b4:	232b      	movmi	r3, #43	; 0x2b
 80064b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064ba:	f89a 3000 	ldrb.w	r3, [sl]
 80064be:	2b2a      	cmp	r3, #42	; 0x2a
 80064c0:	d015      	beq.n	80064ee <_svfiprintf_r+0xf6>
 80064c2:	9a07      	ldr	r2, [sp, #28]
 80064c4:	4654      	mov	r4, sl
 80064c6:	2000      	movs	r0, #0
 80064c8:	f04f 0c0a 	mov.w	ip, #10
 80064cc:	4621      	mov	r1, r4
 80064ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064d2:	3b30      	subs	r3, #48	; 0x30
 80064d4:	2b09      	cmp	r3, #9
 80064d6:	d94d      	bls.n	8006574 <_svfiprintf_r+0x17c>
 80064d8:	b1b0      	cbz	r0, 8006508 <_svfiprintf_r+0x110>
 80064da:	9207      	str	r2, [sp, #28]
 80064dc:	e014      	b.n	8006508 <_svfiprintf_r+0x110>
 80064de:	eba0 0308 	sub.w	r3, r0, r8
 80064e2:	fa09 f303 	lsl.w	r3, r9, r3
 80064e6:	4313      	orrs	r3, r2
 80064e8:	9304      	str	r3, [sp, #16]
 80064ea:	46a2      	mov	sl, r4
 80064ec:	e7d2      	b.n	8006494 <_svfiprintf_r+0x9c>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	1d19      	adds	r1, r3, #4
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	9103      	str	r1, [sp, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	bfbb      	ittet	lt
 80064fa:	425b      	neglt	r3, r3
 80064fc:	f042 0202 	orrlt.w	r2, r2, #2
 8006500:	9307      	strge	r3, [sp, #28]
 8006502:	9307      	strlt	r3, [sp, #28]
 8006504:	bfb8      	it	lt
 8006506:	9204      	strlt	r2, [sp, #16]
 8006508:	7823      	ldrb	r3, [r4, #0]
 800650a:	2b2e      	cmp	r3, #46	; 0x2e
 800650c:	d10c      	bne.n	8006528 <_svfiprintf_r+0x130>
 800650e:	7863      	ldrb	r3, [r4, #1]
 8006510:	2b2a      	cmp	r3, #42	; 0x2a
 8006512:	d134      	bne.n	800657e <_svfiprintf_r+0x186>
 8006514:	9b03      	ldr	r3, [sp, #12]
 8006516:	1d1a      	adds	r2, r3, #4
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	9203      	str	r2, [sp, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	bfb8      	it	lt
 8006520:	f04f 33ff 	movlt.w	r3, #4294967295
 8006524:	3402      	adds	r4, #2
 8006526:	9305      	str	r3, [sp, #20]
 8006528:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80065f0 <_svfiprintf_r+0x1f8>
 800652c:	7821      	ldrb	r1, [r4, #0]
 800652e:	2203      	movs	r2, #3
 8006530:	4650      	mov	r0, sl
 8006532:	f7f9 fe55 	bl	80001e0 <memchr>
 8006536:	b138      	cbz	r0, 8006548 <_svfiprintf_r+0x150>
 8006538:	9b04      	ldr	r3, [sp, #16]
 800653a:	eba0 000a 	sub.w	r0, r0, sl
 800653e:	2240      	movs	r2, #64	; 0x40
 8006540:	4082      	lsls	r2, r0
 8006542:	4313      	orrs	r3, r2
 8006544:	3401      	adds	r4, #1
 8006546:	9304      	str	r3, [sp, #16]
 8006548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800654c:	4825      	ldr	r0, [pc, #148]	; (80065e4 <_svfiprintf_r+0x1ec>)
 800654e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006552:	2206      	movs	r2, #6
 8006554:	f7f9 fe44 	bl	80001e0 <memchr>
 8006558:	2800      	cmp	r0, #0
 800655a:	d038      	beq.n	80065ce <_svfiprintf_r+0x1d6>
 800655c:	4b22      	ldr	r3, [pc, #136]	; (80065e8 <_svfiprintf_r+0x1f0>)
 800655e:	bb1b      	cbnz	r3, 80065a8 <_svfiprintf_r+0x1b0>
 8006560:	9b03      	ldr	r3, [sp, #12]
 8006562:	3307      	adds	r3, #7
 8006564:	f023 0307 	bic.w	r3, r3, #7
 8006568:	3308      	adds	r3, #8
 800656a:	9303      	str	r3, [sp, #12]
 800656c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800656e:	4433      	add	r3, r6
 8006570:	9309      	str	r3, [sp, #36]	; 0x24
 8006572:	e768      	b.n	8006446 <_svfiprintf_r+0x4e>
 8006574:	fb0c 3202 	mla	r2, ip, r2, r3
 8006578:	460c      	mov	r4, r1
 800657a:	2001      	movs	r0, #1
 800657c:	e7a6      	b.n	80064cc <_svfiprintf_r+0xd4>
 800657e:	2300      	movs	r3, #0
 8006580:	3401      	adds	r4, #1
 8006582:	9305      	str	r3, [sp, #20]
 8006584:	4619      	mov	r1, r3
 8006586:	f04f 0c0a 	mov.w	ip, #10
 800658a:	4620      	mov	r0, r4
 800658c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006590:	3a30      	subs	r2, #48	; 0x30
 8006592:	2a09      	cmp	r2, #9
 8006594:	d903      	bls.n	800659e <_svfiprintf_r+0x1a6>
 8006596:	2b00      	cmp	r3, #0
 8006598:	d0c6      	beq.n	8006528 <_svfiprintf_r+0x130>
 800659a:	9105      	str	r1, [sp, #20]
 800659c:	e7c4      	b.n	8006528 <_svfiprintf_r+0x130>
 800659e:	fb0c 2101 	mla	r1, ip, r1, r2
 80065a2:	4604      	mov	r4, r0
 80065a4:	2301      	movs	r3, #1
 80065a6:	e7f0      	b.n	800658a <_svfiprintf_r+0x192>
 80065a8:	ab03      	add	r3, sp, #12
 80065aa:	9300      	str	r3, [sp, #0]
 80065ac:	462a      	mov	r2, r5
 80065ae:	4b0f      	ldr	r3, [pc, #60]	; (80065ec <_svfiprintf_r+0x1f4>)
 80065b0:	a904      	add	r1, sp, #16
 80065b2:	4638      	mov	r0, r7
 80065b4:	f3af 8000 	nop.w
 80065b8:	1c42      	adds	r2, r0, #1
 80065ba:	4606      	mov	r6, r0
 80065bc:	d1d6      	bne.n	800656c <_svfiprintf_r+0x174>
 80065be:	89ab      	ldrh	r3, [r5, #12]
 80065c0:	065b      	lsls	r3, r3, #25
 80065c2:	f53f af2d 	bmi.w	8006420 <_svfiprintf_r+0x28>
 80065c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065c8:	b01d      	add	sp, #116	; 0x74
 80065ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ce:	ab03      	add	r3, sp, #12
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	462a      	mov	r2, r5
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <_svfiprintf_r+0x1f4>)
 80065d6:	a904      	add	r1, sp, #16
 80065d8:	4638      	mov	r0, r7
 80065da:	f000 f879 	bl	80066d0 <_printf_i>
 80065de:	e7eb      	b.n	80065b8 <_svfiprintf_r+0x1c0>
 80065e0:	08006ae4 	.word	0x08006ae4
 80065e4:	08006aee 	.word	0x08006aee
 80065e8:	00000000 	.word	0x00000000
 80065ec:	08006345 	.word	0x08006345
 80065f0:	08006aea 	.word	0x08006aea

080065f4 <_printf_common>:
 80065f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f8:	4616      	mov	r6, r2
 80065fa:	4699      	mov	r9, r3
 80065fc:	688a      	ldr	r2, [r1, #8]
 80065fe:	690b      	ldr	r3, [r1, #16]
 8006600:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006604:	4293      	cmp	r3, r2
 8006606:	bfb8      	it	lt
 8006608:	4613      	movlt	r3, r2
 800660a:	6033      	str	r3, [r6, #0]
 800660c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006610:	4607      	mov	r7, r0
 8006612:	460c      	mov	r4, r1
 8006614:	b10a      	cbz	r2, 800661a <_printf_common+0x26>
 8006616:	3301      	adds	r3, #1
 8006618:	6033      	str	r3, [r6, #0]
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	0699      	lsls	r1, r3, #26
 800661e:	bf42      	ittt	mi
 8006620:	6833      	ldrmi	r3, [r6, #0]
 8006622:	3302      	addmi	r3, #2
 8006624:	6033      	strmi	r3, [r6, #0]
 8006626:	6825      	ldr	r5, [r4, #0]
 8006628:	f015 0506 	ands.w	r5, r5, #6
 800662c:	d106      	bne.n	800663c <_printf_common+0x48>
 800662e:	f104 0a19 	add.w	sl, r4, #25
 8006632:	68e3      	ldr	r3, [r4, #12]
 8006634:	6832      	ldr	r2, [r6, #0]
 8006636:	1a9b      	subs	r3, r3, r2
 8006638:	42ab      	cmp	r3, r5
 800663a:	dc26      	bgt.n	800668a <_printf_common+0x96>
 800663c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006640:	1e13      	subs	r3, r2, #0
 8006642:	6822      	ldr	r2, [r4, #0]
 8006644:	bf18      	it	ne
 8006646:	2301      	movne	r3, #1
 8006648:	0692      	lsls	r2, r2, #26
 800664a:	d42b      	bmi.n	80066a4 <_printf_common+0xb0>
 800664c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006650:	4649      	mov	r1, r9
 8006652:	4638      	mov	r0, r7
 8006654:	47c0      	blx	r8
 8006656:	3001      	adds	r0, #1
 8006658:	d01e      	beq.n	8006698 <_printf_common+0xa4>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	6922      	ldr	r2, [r4, #16]
 800665e:	f003 0306 	and.w	r3, r3, #6
 8006662:	2b04      	cmp	r3, #4
 8006664:	bf02      	ittt	eq
 8006666:	68e5      	ldreq	r5, [r4, #12]
 8006668:	6833      	ldreq	r3, [r6, #0]
 800666a:	1aed      	subeq	r5, r5, r3
 800666c:	68a3      	ldr	r3, [r4, #8]
 800666e:	bf0c      	ite	eq
 8006670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006674:	2500      	movne	r5, #0
 8006676:	4293      	cmp	r3, r2
 8006678:	bfc4      	itt	gt
 800667a:	1a9b      	subgt	r3, r3, r2
 800667c:	18ed      	addgt	r5, r5, r3
 800667e:	2600      	movs	r6, #0
 8006680:	341a      	adds	r4, #26
 8006682:	42b5      	cmp	r5, r6
 8006684:	d11a      	bne.n	80066bc <_printf_common+0xc8>
 8006686:	2000      	movs	r0, #0
 8006688:	e008      	b.n	800669c <_printf_common+0xa8>
 800668a:	2301      	movs	r3, #1
 800668c:	4652      	mov	r2, sl
 800668e:	4649      	mov	r1, r9
 8006690:	4638      	mov	r0, r7
 8006692:	47c0      	blx	r8
 8006694:	3001      	adds	r0, #1
 8006696:	d103      	bne.n	80066a0 <_printf_common+0xac>
 8006698:	f04f 30ff 	mov.w	r0, #4294967295
 800669c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a0:	3501      	adds	r5, #1
 80066a2:	e7c6      	b.n	8006632 <_printf_common+0x3e>
 80066a4:	18e1      	adds	r1, r4, r3
 80066a6:	1c5a      	adds	r2, r3, #1
 80066a8:	2030      	movs	r0, #48	; 0x30
 80066aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066ae:	4422      	add	r2, r4
 80066b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066b8:	3302      	adds	r3, #2
 80066ba:	e7c7      	b.n	800664c <_printf_common+0x58>
 80066bc:	2301      	movs	r3, #1
 80066be:	4622      	mov	r2, r4
 80066c0:	4649      	mov	r1, r9
 80066c2:	4638      	mov	r0, r7
 80066c4:	47c0      	blx	r8
 80066c6:	3001      	adds	r0, #1
 80066c8:	d0e6      	beq.n	8006698 <_printf_common+0xa4>
 80066ca:	3601      	adds	r6, #1
 80066cc:	e7d9      	b.n	8006682 <_printf_common+0x8e>
	...

080066d0 <_printf_i>:
 80066d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066d4:	7e0f      	ldrb	r7, [r1, #24]
 80066d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066d8:	2f78      	cmp	r7, #120	; 0x78
 80066da:	4691      	mov	r9, r2
 80066dc:	4680      	mov	r8, r0
 80066de:	460c      	mov	r4, r1
 80066e0:	469a      	mov	sl, r3
 80066e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066e6:	d807      	bhi.n	80066f8 <_printf_i+0x28>
 80066e8:	2f62      	cmp	r7, #98	; 0x62
 80066ea:	d80a      	bhi.n	8006702 <_printf_i+0x32>
 80066ec:	2f00      	cmp	r7, #0
 80066ee:	f000 80d4 	beq.w	800689a <_printf_i+0x1ca>
 80066f2:	2f58      	cmp	r7, #88	; 0x58
 80066f4:	f000 80c0 	beq.w	8006878 <_printf_i+0x1a8>
 80066f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006700:	e03a      	b.n	8006778 <_printf_i+0xa8>
 8006702:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006706:	2b15      	cmp	r3, #21
 8006708:	d8f6      	bhi.n	80066f8 <_printf_i+0x28>
 800670a:	a101      	add	r1, pc, #4	; (adr r1, 8006710 <_printf_i+0x40>)
 800670c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006710:	08006769 	.word	0x08006769
 8006714:	0800677d 	.word	0x0800677d
 8006718:	080066f9 	.word	0x080066f9
 800671c:	080066f9 	.word	0x080066f9
 8006720:	080066f9 	.word	0x080066f9
 8006724:	080066f9 	.word	0x080066f9
 8006728:	0800677d 	.word	0x0800677d
 800672c:	080066f9 	.word	0x080066f9
 8006730:	080066f9 	.word	0x080066f9
 8006734:	080066f9 	.word	0x080066f9
 8006738:	080066f9 	.word	0x080066f9
 800673c:	08006881 	.word	0x08006881
 8006740:	080067a9 	.word	0x080067a9
 8006744:	0800683b 	.word	0x0800683b
 8006748:	080066f9 	.word	0x080066f9
 800674c:	080066f9 	.word	0x080066f9
 8006750:	080068a3 	.word	0x080068a3
 8006754:	080066f9 	.word	0x080066f9
 8006758:	080067a9 	.word	0x080067a9
 800675c:	080066f9 	.word	0x080066f9
 8006760:	080066f9 	.word	0x080066f9
 8006764:	08006843 	.word	0x08006843
 8006768:	682b      	ldr	r3, [r5, #0]
 800676a:	1d1a      	adds	r2, r3, #4
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	602a      	str	r2, [r5, #0]
 8006770:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006774:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006778:	2301      	movs	r3, #1
 800677a:	e09f      	b.n	80068bc <_printf_i+0x1ec>
 800677c:	6820      	ldr	r0, [r4, #0]
 800677e:	682b      	ldr	r3, [r5, #0]
 8006780:	0607      	lsls	r7, r0, #24
 8006782:	f103 0104 	add.w	r1, r3, #4
 8006786:	6029      	str	r1, [r5, #0]
 8006788:	d501      	bpl.n	800678e <_printf_i+0xbe>
 800678a:	681e      	ldr	r6, [r3, #0]
 800678c:	e003      	b.n	8006796 <_printf_i+0xc6>
 800678e:	0646      	lsls	r6, r0, #25
 8006790:	d5fb      	bpl.n	800678a <_printf_i+0xba>
 8006792:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006796:	2e00      	cmp	r6, #0
 8006798:	da03      	bge.n	80067a2 <_printf_i+0xd2>
 800679a:	232d      	movs	r3, #45	; 0x2d
 800679c:	4276      	negs	r6, r6
 800679e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067a2:	485a      	ldr	r0, [pc, #360]	; (800690c <_printf_i+0x23c>)
 80067a4:	230a      	movs	r3, #10
 80067a6:	e012      	b.n	80067ce <_printf_i+0xfe>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	6820      	ldr	r0, [r4, #0]
 80067ac:	1d19      	adds	r1, r3, #4
 80067ae:	6029      	str	r1, [r5, #0]
 80067b0:	0605      	lsls	r5, r0, #24
 80067b2:	d501      	bpl.n	80067b8 <_printf_i+0xe8>
 80067b4:	681e      	ldr	r6, [r3, #0]
 80067b6:	e002      	b.n	80067be <_printf_i+0xee>
 80067b8:	0641      	lsls	r1, r0, #25
 80067ba:	d5fb      	bpl.n	80067b4 <_printf_i+0xe4>
 80067bc:	881e      	ldrh	r6, [r3, #0]
 80067be:	4853      	ldr	r0, [pc, #332]	; (800690c <_printf_i+0x23c>)
 80067c0:	2f6f      	cmp	r7, #111	; 0x6f
 80067c2:	bf0c      	ite	eq
 80067c4:	2308      	moveq	r3, #8
 80067c6:	230a      	movne	r3, #10
 80067c8:	2100      	movs	r1, #0
 80067ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067ce:	6865      	ldr	r5, [r4, #4]
 80067d0:	60a5      	str	r5, [r4, #8]
 80067d2:	2d00      	cmp	r5, #0
 80067d4:	bfa2      	ittt	ge
 80067d6:	6821      	ldrge	r1, [r4, #0]
 80067d8:	f021 0104 	bicge.w	r1, r1, #4
 80067dc:	6021      	strge	r1, [r4, #0]
 80067de:	b90e      	cbnz	r6, 80067e4 <_printf_i+0x114>
 80067e0:	2d00      	cmp	r5, #0
 80067e2:	d04b      	beq.n	800687c <_printf_i+0x1ac>
 80067e4:	4615      	mov	r5, r2
 80067e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80067ea:	fb03 6711 	mls	r7, r3, r1, r6
 80067ee:	5dc7      	ldrb	r7, [r0, r7]
 80067f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067f4:	4637      	mov	r7, r6
 80067f6:	42bb      	cmp	r3, r7
 80067f8:	460e      	mov	r6, r1
 80067fa:	d9f4      	bls.n	80067e6 <_printf_i+0x116>
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d10b      	bne.n	8006818 <_printf_i+0x148>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	07de      	lsls	r6, r3, #31
 8006804:	d508      	bpl.n	8006818 <_printf_i+0x148>
 8006806:	6923      	ldr	r3, [r4, #16]
 8006808:	6861      	ldr	r1, [r4, #4]
 800680a:	4299      	cmp	r1, r3
 800680c:	bfde      	ittt	le
 800680e:	2330      	movle	r3, #48	; 0x30
 8006810:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006814:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006818:	1b52      	subs	r2, r2, r5
 800681a:	6122      	str	r2, [r4, #16]
 800681c:	f8cd a000 	str.w	sl, [sp]
 8006820:	464b      	mov	r3, r9
 8006822:	aa03      	add	r2, sp, #12
 8006824:	4621      	mov	r1, r4
 8006826:	4640      	mov	r0, r8
 8006828:	f7ff fee4 	bl	80065f4 <_printf_common>
 800682c:	3001      	adds	r0, #1
 800682e:	d14a      	bne.n	80068c6 <_printf_i+0x1f6>
 8006830:	f04f 30ff 	mov.w	r0, #4294967295
 8006834:	b004      	add	sp, #16
 8006836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	f043 0320 	orr.w	r3, r3, #32
 8006840:	6023      	str	r3, [r4, #0]
 8006842:	4833      	ldr	r0, [pc, #204]	; (8006910 <_printf_i+0x240>)
 8006844:	2778      	movs	r7, #120	; 0x78
 8006846:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	6829      	ldr	r1, [r5, #0]
 800684e:	061f      	lsls	r7, r3, #24
 8006850:	f851 6b04 	ldr.w	r6, [r1], #4
 8006854:	d402      	bmi.n	800685c <_printf_i+0x18c>
 8006856:	065f      	lsls	r7, r3, #25
 8006858:	bf48      	it	mi
 800685a:	b2b6      	uxthmi	r6, r6
 800685c:	07df      	lsls	r7, r3, #31
 800685e:	bf48      	it	mi
 8006860:	f043 0320 	orrmi.w	r3, r3, #32
 8006864:	6029      	str	r1, [r5, #0]
 8006866:	bf48      	it	mi
 8006868:	6023      	strmi	r3, [r4, #0]
 800686a:	b91e      	cbnz	r6, 8006874 <_printf_i+0x1a4>
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	f023 0320 	bic.w	r3, r3, #32
 8006872:	6023      	str	r3, [r4, #0]
 8006874:	2310      	movs	r3, #16
 8006876:	e7a7      	b.n	80067c8 <_printf_i+0xf8>
 8006878:	4824      	ldr	r0, [pc, #144]	; (800690c <_printf_i+0x23c>)
 800687a:	e7e4      	b.n	8006846 <_printf_i+0x176>
 800687c:	4615      	mov	r5, r2
 800687e:	e7bd      	b.n	80067fc <_printf_i+0x12c>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	6826      	ldr	r6, [r4, #0]
 8006884:	6961      	ldr	r1, [r4, #20]
 8006886:	1d18      	adds	r0, r3, #4
 8006888:	6028      	str	r0, [r5, #0]
 800688a:	0635      	lsls	r5, r6, #24
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	d501      	bpl.n	8006894 <_printf_i+0x1c4>
 8006890:	6019      	str	r1, [r3, #0]
 8006892:	e002      	b.n	800689a <_printf_i+0x1ca>
 8006894:	0670      	lsls	r0, r6, #25
 8006896:	d5fb      	bpl.n	8006890 <_printf_i+0x1c0>
 8006898:	8019      	strh	r1, [r3, #0]
 800689a:	2300      	movs	r3, #0
 800689c:	6123      	str	r3, [r4, #16]
 800689e:	4615      	mov	r5, r2
 80068a0:	e7bc      	b.n	800681c <_printf_i+0x14c>
 80068a2:	682b      	ldr	r3, [r5, #0]
 80068a4:	1d1a      	adds	r2, r3, #4
 80068a6:	602a      	str	r2, [r5, #0]
 80068a8:	681d      	ldr	r5, [r3, #0]
 80068aa:	6862      	ldr	r2, [r4, #4]
 80068ac:	2100      	movs	r1, #0
 80068ae:	4628      	mov	r0, r5
 80068b0:	f7f9 fc96 	bl	80001e0 <memchr>
 80068b4:	b108      	cbz	r0, 80068ba <_printf_i+0x1ea>
 80068b6:	1b40      	subs	r0, r0, r5
 80068b8:	6060      	str	r0, [r4, #4]
 80068ba:	6863      	ldr	r3, [r4, #4]
 80068bc:	6123      	str	r3, [r4, #16]
 80068be:	2300      	movs	r3, #0
 80068c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068c4:	e7aa      	b.n	800681c <_printf_i+0x14c>
 80068c6:	6923      	ldr	r3, [r4, #16]
 80068c8:	462a      	mov	r2, r5
 80068ca:	4649      	mov	r1, r9
 80068cc:	4640      	mov	r0, r8
 80068ce:	47d0      	blx	sl
 80068d0:	3001      	adds	r0, #1
 80068d2:	d0ad      	beq.n	8006830 <_printf_i+0x160>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	079b      	lsls	r3, r3, #30
 80068d8:	d413      	bmi.n	8006902 <_printf_i+0x232>
 80068da:	68e0      	ldr	r0, [r4, #12]
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	4298      	cmp	r0, r3
 80068e0:	bfb8      	it	lt
 80068e2:	4618      	movlt	r0, r3
 80068e4:	e7a6      	b.n	8006834 <_printf_i+0x164>
 80068e6:	2301      	movs	r3, #1
 80068e8:	4632      	mov	r2, r6
 80068ea:	4649      	mov	r1, r9
 80068ec:	4640      	mov	r0, r8
 80068ee:	47d0      	blx	sl
 80068f0:	3001      	adds	r0, #1
 80068f2:	d09d      	beq.n	8006830 <_printf_i+0x160>
 80068f4:	3501      	adds	r5, #1
 80068f6:	68e3      	ldr	r3, [r4, #12]
 80068f8:	9903      	ldr	r1, [sp, #12]
 80068fa:	1a5b      	subs	r3, r3, r1
 80068fc:	42ab      	cmp	r3, r5
 80068fe:	dcf2      	bgt.n	80068e6 <_printf_i+0x216>
 8006900:	e7eb      	b.n	80068da <_printf_i+0x20a>
 8006902:	2500      	movs	r5, #0
 8006904:	f104 0619 	add.w	r6, r4, #25
 8006908:	e7f5      	b.n	80068f6 <_printf_i+0x226>
 800690a:	bf00      	nop
 800690c:	08006af5 	.word	0x08006af5
 8006910:	08006b06 	.word	0x08006b06

08006914 <memmove>:
 8006914:	4288      	cmp	r0, r1
 8006916:	b510      	push	{r4, lr}
 8006918:	eb01 0402 	add.w	r4, r1, r2
 800691c:	d902      	bls.n	8006924 <memmove+0x10>
 800691e:	4284      	cmp	r4, r0
 8006920:	4623      	mov	r3, r4
 8006922:	d807      	bhi.n	8006934 <memmove+0x20>
 8006924:	1e43      	subs	r3, r0, #1
 8006926:	42a1      	cmp	r1, r4
 8006928:	d008      	beq.n	800693c <memmove+0x28>
 800692a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800692e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006932:	e7f8      	b.n	8006926 <memmove+0x12>
 8006934:	4402      	add	r2, r0
 8006936:	4601      	mov	r1, r0
 8006938:	428a      	cmp	r2, r1
 800693a:	d100      	bne.n	800693e <memmove+0x2a>
 800693c:	bd10      	pop	{r4, pc}
 800693e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006942:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006946:	e7f7      	b.n	8006938 <memmove+0x24>

08006948 <_sbrk_r>:
 8006948:	b538      	push	{r3, r4, r5, lr}
 800694a:	4d06      	ldr	r5, [pc, #24]	; (8006964 <_sbrk_r+0x1c>)
 800694c:	2300      	movs	r3, #0
 800694e:	4604      	mov	r4, r0
 8006950:	4608      	mov	r0, r1
 8006952:	602b      	str	r3, [r5, #0]
 8006954:	f7fa ff36 	bl	80017c4 <_sbrk>
 8006958:	1c43      	adds	r3, r0, #1
 800695a:	d102      	bne.n	8006962 <_sbrk_r+0x1a>
 800695c:	682b      	ldr	r3, [r5, #0]
 800695e:	b103      	cbz	r3, 8006962 <_sbrk_r+0x1a>
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	bd38      	pop	{r3, r4, r5, pc}
 8006964:	2000063c 	.word	0x2000063c

08006968 <memcpy>:
 8006968:	440a      	add	r2, r1
 800696a:	4291      	cmp	r1, r2
 800696c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006970:	d100      	bne.n	8006974 <memcpy+0xc>
 8006972:	4770      	bx	lr
 8006974:	b510      	push	{r4, lr}
 8006976:	f811 4b01 	ldrb.w	r4, [r1], #1
 800697a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800697e:	4291      	cmp	r1, r2
 8006980:	d1f9      	bne.n	8006976 <memcpy+0xe>
 8006982:	bd10      	pop	{r4, pc}

08006984 <_realloc_r>:
 8006984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006988:	4680      	mov	r8, r0
 800698a:	4614      	mov	r4, r2
 800698c:	460e      	mov	r6, r1
 800698e:	b921      	cbnz	r1, 800699a <_realloc_r+0x16>
 8006990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006994:	4611      	mov	r1, r2
 8006996:	f7ff bc49 	b.w	800622c <_malloc_r>
 800699a:	b92a      	cbnz	r2, 80069a8 <_realloc_r+0x24>
 800699c:	f7ff fbda 	bl	8006154 <_free_r>
 80069a0:	4625      	mov	r5, r4
 80069a2:	4628      	mov	r0, r5
 80069a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069a8:	f000 f81b 	bl	80069e2 <_malloc_usable_size_r>
 80069ac:	4284      	cmp	r4, r0
 80069ae:	4607      	mov	r7, r0
 80069b0:	d802      	bhi.n	80069b8 <_realloc_r+0x34>
 80069b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069b6:	d812      	bhi.n	80069de <_realloc_r+0x5a>
 80069b8:	4621      	mov	r1, r4
 80069ba:	4640      	mov	r0, r8
 80069bc:	f7ff fc36 	bl	800622c <_malloc_r>
 80069c0:	4605      	mov	r5, r0
 80069c2:	2800      	cmp	r0, #0
 80069c4:	d0ed      	beq.n	80069a2 <_realloc_r+0x1e>
 80069c6:	42bc      	cmp	r4, r7
 80069c8:	4622      	mov	r2, r4
 80069ca:	4631      	mov	r1, r6
 80069cc:	bf28      	it	cs
 80069ce:	463a      	movcs	r2, r7
 80069d0:	f7ff ffca 	bl	8006968 <memcpy>
 80069d4:	4631      	mov	r1, r6
 80069d6:	4640      	mov	r0, r8
 80069d8:	f7ff fbbc 	bl	8006154 <_free_r>
 80069dc:	e7e1      	b.n	80069a2 <_realloc_r+0x1e>
 80069de:	4635      	mov	r5, r6
 80069e0:	e7df      	b.n	80069a2 <_realloc_r+0x1e>

080069e2 <_malloc_usable_size_r>:
 80069e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069e6:	1f18      	subs	r0, r3, #4
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	bfbc      	itt	lt
 80069ec:	580b      	ldrlt	r3, [r1, r0]
 80069ee:	18c0      	addlt	r0, r0, r3
 80069f0:	4770      	bx	lr
	...

080069f4 <_init>:
 80069f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f6:	bf00      	nop
 80069f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069fa:	bc08      	pop	{r3}
 80069fc:	469e      	mov	lr, r3
 80069fe:	4770      	bx	lr

08006a00 <_fini>:
 8006a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a02:	bf00      	nop
 8006a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a06:	bc08      	pop	{r3}
 8006a08:	469e      	mov	lr, r3
 8006a0a:	4770      	bx	lr
