Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 13:45:48 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.565        0.000                      0                 3284        0.122        0.000                      0                 3284        2.633        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_cpu_clk          {0.000 25.000}       50.000          20.000          
  cpu_clk_cpu_clk           {0.000 25.000}       50.000          20.000          
  upg_clk_cpu_clk           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpu_clk                                                                                                                                                            2.633        0.000                       0                     3  
  cpu_clk_cpu_clk                 2.565        0.000                      0                 2853        0.204        0.000                      0                 2853       24.500        0.000                       0                  1245  
  upg_clk_cpu_clk                93.998        0.000                      0                  301        0.122        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_cpu_clk  cpu_clk_cpu_clk       15.952        0.000                      0                  656        1.072        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  upg_clk_cpu_clk    cpu_clk_cpu_clk         41.326        0.000                      0                    2        2.558        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.745ns  (logic 5.371ns (24.700%)  route 16.374ns (75.300%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.122    14.951    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.153    15.104 r  ProgramROM_inst/RAM_inst_i_79/O
                         net (fo=1, routed)           1.022    16.126    ProgramROM_inst/RAM_inst_i_79_n_0
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.353    16.479 r  ProgramROM_inst/RAM_inst_i_62/O
                         net (fo=1, routed)           0.433    16.913    ProgramROM_inst/write_data[19]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.355    17.268 r  ProgramROM_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           2.655    19.923    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.630    
                         clock uncertainty           -0.202    23.428    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    22.488    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -19.923    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.523ns  (logic 5.371ns (24.954%)  route 16.152ns (75.046%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.122    14.951    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.153    15.104 r  ProgramROM_inst/RAM_inst_i_79/O
                         net (fo=1, routed)           1.022    16.126    ProgramROM_inst/RAM_inst_i_79_n_0
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.353    16.479 r  ProgramROM_inst/RAM_inst_i_62/O
                         net (fo=1, routed)           0.433    16.913    ProgramROM_inst/write_data[19]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.355    17.268 r  ProgramROM_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           2.433    19.701    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.510    
                         clock uncertainty           -0.202    23.308    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.940    22.368    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.523ns  (logic 4.882ns (22.682%)  route 16.641ns (77.318%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    15.069 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=48, routed)          1.210    16.279    decoder/register_reg[27][0]_1
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.403 r  decoder/led[15]_i_2/O
                         net (fo=2, routed)           0.905    17.308    decoder/led_reg[15][15]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.124    17.432 r  decoder/RAM_inst_i_33/O
                         net (fo=4, routed)           2.270    19.701    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.510    
                         clock uncertainty           -0.202    23.308    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    22.571    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.571    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.863ns  (logic 5.369ns (25.735%)  route 15.494ns (74.265%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.742 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.149    15.094 r  ProgramROM_inst/RAM_inst_i_67/O
                         net (fo=1, routed)           0.876    15.969    ProgramROM_inst/RAM_inst_i_67_n_0
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.358    16.327 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=1, routed)           0.665    16.992    ProgramROM_inst/write_data[31]
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.352    17.344 r  ProgramROM_inst/RAM_inst_i_17/O
                         net (fo=4, routed)           1.697    19.041    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.560    23.742    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.166    
                         clock uncertainty           -0.202    22.964    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.941    22.023    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.023    
                         arrival time                         -19.041    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 5.344ns (25.086%)  route 15.959ns (74.914%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.012    14.842    ProgramROM_inst/mWrite
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.119    14.961 r  ProgramROM_inst/RAM_inst_i_81/O
                         net (fo=1, routed)           0.669    15.629    ProgramROM_inst/RAM_inst_i_81_n_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.360    15.989 r  ProgramROM_inst/RAM_inst_i_64/O
                         net (fo=1, routed)           0.584    16.573    ProgramROM_inst/write_data[17]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.355    16.928 r  ProgramROM_inst/RAM_inst_i_31/O
                         net (fo=4, routed)           2.552    19.481    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.630    
                         clock uncertainty           -0.202    23.428    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.940    22.488    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -19.481    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.147ns  (logic 4.908ns (23.209%)  route 16.239ns (76.791%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    15.069 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=48, routed)          0.643    15.712    ProgramROM_inst/led_reg[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.836 r  ProgramROM_inst/RAM_inst_i_59/O
                         net (fo=1, routed)           0.674    16.509    ProgramROM_inst/write_data[22]
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.150    16.659 r  ProgramROM_inst/RAM_inst_i_26/O
                         net (fo=4, routed)           2.666    19.325    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.510    
                         clock uncertainty           -0.202    23.308    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.961    22.347    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.261ns  (logic 5.105ns (24.011%)  route 16.156ns (75.989%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    15.069 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=48, routed)          0.760    15.828    ProgramROM_inst/led_reg[0]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.152    15.980 r  ProgramROM_inst/RAM_inst_i_60/O
                         net (fo=1, routed)           0.709    16.689    ProgramROM_inst/write_data[21]
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.319    17.008 r  ProgramROM_inst/RAM_inst_i_27/O
                         net (fo=4, routed)           2.430    19.439    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.630    
                         clock uncertainty           -0.202    23.428    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.961    22.467    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                         -19.439    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.450ns  (logic 4.882ns (22.760%)  route 16.568ns (77.240%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    15.069 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=48, routed)          1.210    16.279    decoder/register_reg[27][0]_1
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.403 r  decoder/led[15]_i_2/O
                         net (fo=2, routed)           0.905    17.308    decoder/led_reg[15][15]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.124    17.432 r  decoder/RAM_inst_i_33/O
                         net (fo=4, routed)           2.196    19.628    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.630    
                         clock uncertainty           -0.202    23.428    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    22.691    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.691    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 4.882ns (22.641%)  route 16.680ns (77.359%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 24.347 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    15.069 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=48, routed)          1.210    16.279    decoder/register_reg[27][0]_1
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.403 r  decoder/led[15]_i_2/O
                         net (fo=2, routed)           0.905    17.308    decoder/led_reg[15][15]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.124    17.432 r  decoder/RAM_inst_i_33/O
                         net (fo=4, routed)           2.309    19.740    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.165    24.347    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.771    
                         clock uncertainty           -0.202    23.568    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    22.831    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                         -19.740    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.598ns  (logic 5.369ns (26.066%)  route 15.229ns (73.934%))
  Logic Levels:           15  (LUT2=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.822ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.849    -3.627    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.117    -3.510 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.688    -1.822    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.678     0.856 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.648     2.504    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.630     4.258    decoder/douta[9]
    SLICE_X29Y21         MUXF7 (Prop_muxf7_S_O)       0.296     4.554 f  decoder/PC_reg[26]_i_7/O
                         net (fo=2, routed)           0.000     4.554    decoder/PC_reg[26]_i_7_n_0
    SLICE_X29Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     4.658 f  decoder/register_reg[0][29]_i_56/O
                         net (fo=1, routed)           1.055     5.713    decoder/register_reg[0][29]_i_56_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.316     6.029 f  decoder/register[0][29]_i_46/O
                         net (fo=2, routed)           0.814     6.843    decoder/register[0][29]_i_46_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.967 r  decoder/register[0][28]_i_30/O
                         net (fo=11, routed)          1.367     8.335    decoder/register[0][28]_i_30_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.459 f  decoder/register[0][15]_i_46/O
                         net (fo=1, routed)           0.455     8.913    decoder/register[0][15]_i_46_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.037 f  decoder/register[0][15]_i_33/O
                         net (fo=4, routed)           0.633     9.670    decoder/register_reg[0][12]_4
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.794 f  decoder/register[0][11]_i_15/O
                         net (fo=3, routed)           0.834    10.628    decoder/register[0][11]_i_15_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.752 f  decoder/register[0][10]_i_15/O
                         net (fo=1, routed)           0.802    11.554    ProgramROM_inst/register_reg[27][0]_8
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.678 f  ProgramROM_inst/register[0][10]_i_6/O
                         net (fo=2, routed)           0.888    12.565    ProgramROM_inst/register[0][10]_i_6_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  ProgramROM_inst/register[0][31]_i_8/O
                         net (fo=35, routed)          1.016    13.705    ProgramROM_inst/register[0][31]_i_8_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.829 r  ProgramROM_inst/RAM_inst_i_49/O
                         net (fo=18, routed)          1.115    14.945    ProgramROM_inst/mWrite
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.149    15.094 r  ProgramROM_inst/RAM_inst_i_67/O
                         net (fo=1, routed)           0.876    15.969    ProgramROM_inst/RAM_inst_i_67_n_0
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.358    16.327 r  ProgramROM_inst/RAM_inst_i_50/O
                         net (fo=1, routed)           0.665    16.992    ProgramROM_inst/write_data[31]
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.352    17.344 r  ProgramROM_inst/RAM_inst_i_17/O
                         net (fo=4, routed)           1.432    18.776    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.424    23.606    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    23.029    
                         clock uncertainty           -0.202    22.827    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.941    21.886    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.886    
                         arrival time                         -18.776    
  -------------------------------------------------------------------
                         slack                                  3.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.352ns  (logic 0.255ns (72.408%)  route 0.097ns (27.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 24.240 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.554    24.198    ifetch/cpu_clk
    SLICE_X41Y20         FDRE                                         r  ifetch/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.146    24.344 r  ifetch/PC_reg[24]/Q
                         net (fo=1, routed)           0.097    24.441    ifetch/PC[24]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.550 r  ifetch/branch_base_addr_carry__4/O[3]
                         net (fo=4, routed)           0.000    24.550    ifetch/D[24]
    SLICE_X42Y20         FDRE                                         r  ifetch/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.822    24.240    ifetch/cpu_clk
    SLICE_X42Y20         FDRE                                         r  ifetch/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.212    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134    24.346    ifetch/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -24.346    
                         arrival time                          24.550    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 24.245 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X46Y16         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.167    24.370 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.127    24.497    ifetch/D[0]
    SLICE_X47Y16         FDRE                                         r  ifetch/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.827    24.245    ifetch/cpu_clk
    SLICE_X47Y16         FDRE                                         r  ifetch/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029    24.216    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.077    24.293    ifetch/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -24.293    
                         arrival time                          24.497    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.372ns  (logic 0.257ns (69.169%)  route 0.115ns (30.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 24.239 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.554    24.198    ifetch/cpu_clk
    SLICE_X45Y21         FDRE                                         r  ifetch/PC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.146    24.344 r  ifetch/PC_reg[26]/Q
                         net (fo=1, routed)           0.115    24.459    ifetch/PC[26]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.570 r  ifetch/branch_base_addr_carry__5/O[1]
                         net (fo=4, routed)           0.000    24.570    ifetch/D[26]
    SLICE_X42Y21         FDRE                                         r  ifetch/link_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.821    24.239    ifetch/cpu_clk
    SLICE_X42Y21         FDRE                                         r  ifetch/link_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.231    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134    24.365    ifetch/link_addr_reg[26]
  -------------------------------------------------------------------
                         required time                        -24.365    
                         arrival time                          24.570    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.353ns  (logic 0.255ns (72.202%)  route 0.098ns (27.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 24.241 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 24.199 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.555    24.199    ifetch/cpu_clk
    SLICE_X41Y19         FDRE                                         r  ifetch/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.146    24.345 r  ifetch/PC_reg[20]/Q
                         net (fo=1, routed)           0.098    24.443    ifetch/PC[20]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.552 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    24.552    ifetch/D[20]
    SLICE_X42Y19         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.823    24.241    ifetch/cpu_clk
    SLICE_X42Y19         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.213    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134    24.347    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -24.347    
                         arrival time                          24.552    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.373ns  (logic 0.257ns (68.830%)  route 0.116ns (31.170%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 24.241 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.556    24.200    ifetch/cpu_clk
    SLICE_X44Y19         FDRE                                         r  ifetch/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.146    24.346 r  ifetch/PC_reg[18]/Q
                         net (fo=1, routed)           0.116    24.463    ifetch/PC[18]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.574 r  ifetch/branch_base_addr_carry__3/O[1]
                         net (fo=4, routed)           0.000    24.574    ifetch/D[18]
    SLICE_X42Y19         FDRE                                         r  ifetch/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.823    24.241    ifetch/cpu_clk
    SLICE_X42Y19         FDRE                                         r  ifetch/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.233    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134    24.367    ifetch/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -24.367    
                         arrival time                          24.574    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.374ns  (logic 0.256ns (68.436%)  route 0.118ns (31.564%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 24.238 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.554    24.198    ifetch/cpu_clk
    SLICE_X44Y21         FDRE                                         r  ifetch/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.146    24.344 r  ifetch/PC_reg[31]/Q
                         net (fo=1, routed)           0.118    24.462    ifetch/PC[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    24.572 r  ifetch/branch_base_addr_carry__6/O[2]
                         net (fo=3, routed)           0.000    24.572    ifetch/D[28]
    SLICE_X42Y22         FDRE                                         r  ifetch/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.820    24.238    ifetch/cpu_clk
    SLICE_X42Y22         FDRE                                         r  ifetch/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.230    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134    24.364    ifetch/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -24.364    
                         arrival time                          24.572    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.382ns  (logic 0.255ns (66.767%)  route 0.127ns (33.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 24.245 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 24.204 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.560    24.204    ifetch/cpu_clk
    SLICE_X45Y15         FDRE                                         r  ifetch/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.146    24.350 r  ifetch/PC_reg[4]/Q
                         net (fo=2, routed)           0.127    24.477    ifetch/fetch_addr[2]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    24.586 r  ifetch/branch_base_addr_carry/O[3]
                         net (fo=4, routed)           0.000    24.586    ifetch/D[4]
    SLICE_X42Y15         FDRE                                         r  ifetch/link_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.827    24.245    ifetch/cpu_clk
    SLICE_X42Y15         FDRE                                         r  ifetch/link_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.237    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.134    24.371    ifetch/link_addr_reg[4]
  -------------------------------------------------------------------
                         required time                        -24.371    
                         arrival time                          24.586    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.363ns  (logic 0.261ns (71.867%)  route 0.102ns (28.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 24.240 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.554    24.198    ifetch/cpu_clk
    SLICE_X41Y20         FDRE                                         r  ifetch/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.146    24.344 r  ifetch/PC_reg[21]/Q
                         net (fo=1, routed)           0.102    24.446    ifetch/PC[21]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    24.561 r  ifetch/branch_base_addr_carry__4/O[0]
                         net (fo=4, routed)           0.000    24.561    ifetch/D[21]
    SLICE_X42Y20         FDRE                                         r  ifetch/link_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.822    24.240    ifetch/cpu_clk
    SLICE_X42Y20         FDRE                                         r  ifetch/link_addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.212    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134    24.346    ifetch/link_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        -24.346    
                         arrival time                          24.561    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.386ns  (logic 0.257ns (66.594%)  route 0.129ns (33.406%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.559    24.203    ifetch/cpu_clk
    SLICE_X45Y16         FDRE                                         r  ifetch/PC_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.146    24.349 r  ifetch/PC_reg[6]/Q
                         net (fo=2, routed)           0.129    24.478    ifetch/fetch_addr[4]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.589 r  ifetch/branch_base_addr_carry__0/O[1]
                         net (fo=4, routed)           0.000    24.589    ifetch/D[6]
    SLICE_X42Y16         FDRE                                         r  ifetch/link_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
    SLICE_X42Y16         FDRE                                         r  ifetch/link_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.236    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.134    24.370    ifetch/link_addr_reg[6]
  -------------------------------------------------------------------
                         required time                        -24.370    
                         arrival time                          24.589    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.368ns  (logic 0.257ns (69.767%)  route 0.111ns (30.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 24.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.557    24.201    ifetch/cpu_clk
    SLICE_X41Y17         FDRE                                         r  ifetch/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.146    24.347 r  ifetch/PC_reg[10]/Q
                         net (fo=2, routed)           0.111    24.459    ifetch/fetch_addr[8]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    24.570 r  ifetch/branch_base_addr_carry__1/O[1]
                         net (fo=4, routed)           0.000    24.570    ifetch/D[10]
    SLICE_X42Y17         FDRE                                         r  ifetch/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X42Y17         FDRE                                         r  ifetch/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.215    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.134    24.349    ifetch/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -24.349    
                         arrival time                          24.570    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y19    decoder/register_reg[30][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y22    decoder/register_reg[30][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y23    decoder/register_reg[31][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y23    decoder/register_reg[31][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y23    decoder/register_reg[31][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y23    decoder/register_reg[31][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    decoder/register_reg[31][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y28    decoder/register_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y27    decoder/register_reg[3][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y27    decoder/register_reg[3][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    ifetch/PC_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    ifetch/PC_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    ifetch/PC_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    ifetch/PC_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    ifetch/PC_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    ifetch/PC_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    ifetch/PC_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  upg_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       93.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.998ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.293ns (23.677%)  route 4.168ns (76.323%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.446     0.308    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.432 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.104     1.536    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.226    95.739    
    SLICE_X37Y28         FDCE (Setup_fdce_C_CE)      -0.205    95.534    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.534    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 93.998    

Slack (MET) :             94.297ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.293ns (25.057%)  route 3.867ns (74.943%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.446     0.308    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.432 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.803     1.235    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    96.532    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.569    95.963    
                         clock uncertainty           -0.226    95.737    
    SLICE_X36Y27         FDCE (Setup_fdce_C_CE)      -0.205    95.532    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.532    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 94.297    

Slack (MET) :             94.505ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.293ns (25.668%)  route 3.744ns (74.332%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.446     0.308    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.432 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.681     1.113    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.482    96.049    
                         clock uncertainty           -0.226    95.823    
    SLICE_X33Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.618    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.618    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 94.505    

Slack (MET) :             94.505ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.293ns (25.668%)  route 3.744ns (74.332%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.446     0.308    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.432 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.681     1.113    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.482    96.049    
                         clock uncertainty           -0.226    95.823    
    SLICE_X33Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.618    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.618    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 94.505    

Slack (MET) :             94.505ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.293ns (25.668%)  route 3.744ns (74.332%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.446     0.308    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.432 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.681     1.113    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.482    96.049    
                         clock uncertainty           -0.226    95.823    
    SLICE_X33Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.618    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.618    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 94.505    

Slack (MET) :             94.631ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.293ns (26.304%)  route 3.623ns (73.696%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.467     0.329    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.453 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.538     0.991    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.481    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    95.622    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.622    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 94.631    

Slack (MET) :             94.631ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.293ns (26.304%)  route 3.623ns (73.696%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.467     0.329    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.453 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.538     0.991    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.481    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    95.622    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.622    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 94.631    

Slack (MET) :             94.631ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.293ns (26.304%)  route 3.623ns (73.696%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.467     0.329    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.453 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.538     0.991    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.481    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    95.622    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.622    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 94.631    

Slack (MET) :             94.757ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.952ns (18.951%)  route 4.072ns (81.049%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.456    -3.469 r  uart_inst/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.361    -2.108    uart_inst/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124    -1.984 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6/O
                         net (fo=1, routed)           0.807    -1.176    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    -1.052 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5/O
                         net (fo=1, routed)           0.951    -0.101    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     0.023 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.952     0.975    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.099 r  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.099    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.481    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.029    95.856    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.856    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 94.757    

Slack (MET) :             94.762ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.293ns (27.117%)  route 3.475ns (72.883%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    -3.925    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.419    -3.506 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.829    -2.677    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.294    -2.383 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.820    -1.562    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.332    -1.230 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    -0.262    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    -0.138 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.467     0.329    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.453 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.391     0.843    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.497    96.036    
                         clock uncertainty           -0.226    95.810    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205    95.605    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 94.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.609    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X31Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.075    -0.731    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.129    -0.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.665    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.737%)  route 0.121ns (46.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.542    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.027    -0.793    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.678    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.539    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.027    -0.793    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.676    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.493%)  route 0.128ns (47.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.128    -0.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.680    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.901%)  route 0.166ns (54.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.166    -0.499    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y24         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.008    -0.774    
    SLICE_X30Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.666    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.551    uart_inst/inst/upg_inst/s_axi_rdata[5]
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[5]/C
                         clock pessimism             -0.027    -0.792    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.071    -0.721    uart_inst/inst/upg_inst/uart_rdat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.543    uart_inst/inst/upg_inst/s_axi_rdata[4]
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.027    -0.792    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.075    -0.717    uart_inst/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.203%)  route 0.185ns (56.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.476    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.008    -0.775    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/wwait_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.071%)  route 0.331ns (58.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/wwait_cnt_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.536    uart_inst/inst/upg_inst/wwait_cnt_reg_n_0_[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.491 f  uart_inst/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           0.210    -0.281    uart_inst/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.236 r  uart_inst/inst/upg_inst/WCS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    uart_inst/inst/upg_inst/WCS[2]_i_1_n_0
    SLICE_X34Y29         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism              0.221    -0.541    
    SLICE_X34Y29         FDCE (Hold_fdce_C_D)         0.121    -0.420    uart_inst/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.580ns (5.468%)  route 10.026ns (94.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.638     2.170    ProgramROM_inst/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.294 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          4.388     6.683    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.547    
                         clock uncertainty           -0.346    23.200    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.634    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             16.170ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 0.580ns (5.648%)  route 9.688ns (94.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.638     2.170    ProgramROM_inst/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.294 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          4.050     6.345    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.427    
                         clock uncertainty           -0.346    23.081    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.515    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 16.170    

Slack (MET) :             16.316ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 0.580ns (5.729%)  route 9.543ns (94.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.636     2.168    ProgramROM_inst/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.292 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.907     6.199    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.427    
                         clock uncertainty           -0.346    23.081    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.515    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 16.316    

Slack (MET) :             16.343ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.216ns  (logic 0.580ns (5.678%)  route 9.636ns (94.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.867     2.399    ProgramROM_inst/upg_done_o
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.124     2.523 r  ProgramROM_inst/RAM_inst_i_5/O
                         net (fo=15, routed)          3.769     6.292    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.547    
                         clock uncertainty           -0.346    23.200    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.634    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 16.343    

Slack (MET) :             16.425ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 0.580ns (5.724%)  route 9.554ns (94.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.636     2.168    ProgramROM_inst/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.292 r  ProgramROM_inst/RAM_inst_i_9/O
                         net (fo=15, routed)          3.917     6.210    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.547    
                         clock uncertainty           -0.346    23.200    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.634    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 16.425    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 0.704ns (6.978%)  route 9.385ns (93.022%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.787     2.319    ProgramROM_inst/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.443 r  ProgramROM_inst/RAM_inst_i_4/O
                         net (fo=8, routed)           1.465     3.909    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.033 r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.132     6.165    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.427    
                         clock uncertainty           -0.346    23.081    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.638    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 16.473    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 0.580ns (5.872%)  route 9.298ns (94.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.867     2.399    ProgramROM_inst/upg_done_o
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.124     2.523 r  ProgramROM_inst/RAM_inst_i_5/O
                         net (fo=15, routed)          3.431     5.954    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.427    
                         clock uncertainty           -0.346    23.081    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.515    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.583ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 0.580ns (5.815%)  route 9.395ns (94.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.677     2.209    decoder/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.333 r  decoder/RAM_inst_i_10/O
                         net (fo=15, routed)          3.718     6.051    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.547    
                         clock uncertainty           -0.346    23.200    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.634    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 16.583    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 0.580ns (5.829%)  route 9.371ns (94.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 24.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.006     2.538    ProgramROM_inst/upg_done_o
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.124     2.662 r  ProgramROM_inst/RAM_inst_i_2/O
                         net (fo=15, routed)          3.365     6.027    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          2.024    24.207    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.547    
                         clock uncertainty           -0.346    23.200    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.668    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.668    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.713ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 0.580ns (5.943%)  route 9.180ns (94.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 24.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.006     2.538    ProgramROM_inst/upg_done_o
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.124     2.662 r  ProgramROM_inst/RAM_inst_i_2/O
                         net (fo=15, routed)          3.174     5.836    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.982    22.082    dmemory/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.100    22.182 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.905    24.087    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    23.427    
                         clock uncertainty           -0.346    23.081    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.549    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 16.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.186ns (6.165%)  route 2.831ns (93.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.249ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          0.700     2.215    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.823     0.249    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.523    
                         clock uncertainty            0.346     0.870    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.274     1.144    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.186ns (5.955%)  route 2.937ns (94.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          0.806     2.321    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.859     0.284    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.559    
                         clock uncertainty            0.346     0.905    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.274     1.179    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.186ns (5.760%)  route 3.043ns (94.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.293ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          0.912     2.427    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.867     0.293    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.567    
                         clock uncertainty            0.346     0.914    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.274     1.188    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.186ns (5.736%)  route 3.056ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.249ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.233     1.572    ifetch/upg_done_o
    SLICE_X38Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.617 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.824     2.441    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.823     0.249    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.523    
                         clock uncertainty            0.346     0.870    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.274     1.144    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.186ns (5.930%)  route 2.950ns (94.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.081ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.233     1.572    ifetch/upg_done_o
    SLICE_X38Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.617 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.718     2.335    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.655     0.081    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.355    
                         clock uncertainty            0.346     0.702    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.274     0.976    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.186ns (5.555%)  route 3.162ns (94.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.233     1.572    ifetch/upg_done_o
    SLICE_X38Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.617 r  ifetch/rom_i_15/O
                         net (fo=15, routed)          0.930     2.547    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.859     0.284    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.559    
                         clock uncertainty            0.346     0.905    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.274     1.179    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.186ns (5.405%)  route 3.255ns (94.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          1.124     2.639    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.946     0.372    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.647    
                         clock uncertainty            0.346     0.993    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.274     1.267    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.186ns (6.170%)  route 2.829ns (93.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.062ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.169     1.508    ifetch/upg_done_o
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.553 r  ifetch/rom_i_3/O
                         net (fo=8, routed)           0.660     2.213    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X29Y15         FDRE                                         r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.636     0.062    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y15         FDRE                                         r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.275     0.336    
                         clock uncertainty            0.346     0.683    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.157     0.840    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.186ns (5.577%)  route 3.149ns (94.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.251ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          1.018     2.533    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.825     0.251    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.526    
                         clock uncertainty            0.346     0.872    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.274     1.146    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.186ns (5.509%)  route 3.190ns (94.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.262ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.131     1.470    ifetch/upg_done_o
    SLICE_X44Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  ifetch/rom_i_7/O
                         net (fo=15, routed)          1.059     2.574    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.947    -0.634    ProgramROM_inst/cpu_clk
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.060    -0.574 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.836     0.262    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.537    
                         clock uncertainty            0.346     0.883    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.274     1.157    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       41.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.326ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 0.580ns (7.504%)  route 7.150ns (92.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 46.543 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.490     3.022    segs_inst/upg_done_o
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.124     3.146 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.660     3.806    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X47Y34         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.442    46.543    segs_inst/cpu_clk
    SLICE_X47Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660    45.883    
                         clock uncertainty           -0.346    45.537    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    45.132    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                         45.132    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 41.326    

Slack (MET) :             41.372ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 0.580ns (7.504%)  route 7.150ns (92.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 46.543 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552    -3.924    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.468 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.490     3.022    segs_inst/upg_done_o
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.124     3.146 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.660     3.806    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X47Y34         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.442    46.543    segs_inst/cpu_clk
    SLICE_X47Y34         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660    45.883    
                         clock uncertainty           -0.346    45.537    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    45.178    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                         45.178    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 41.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.186ns (5.934%)  route 2.949ns (94.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.691     2.030    segs_inst/upg_done_o
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.045     2.075 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.258     2.333    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X47Y34         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.828    -0.754    segs_inst/cpu_clk
    SLICE_X47Y34         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.479    
                         clock uncertainty            0.346    -0.133    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.225    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.561ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.186ns (5.934%)  route 2.949ns (94.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.691     2.030    segs_inst/upg_done_o
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.045     2.075 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.258     2.333    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X47Y34         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.828    -0.754    segs_inst/cpu_clk
    SLICE_X47Y34         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.479    
                         clock uncertainty            0.346    -0.133    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.228    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  2.561    





