LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY AND_GATE_SWORNIM IS
PORT (
A : IN STD_LOGIC;
B : IN STD_LOGIC;
Y : OUT STD_LOGIC
);
END AND_GATE_SWORNIM;

ARCHITECTURE behavour OF AND_GATE_SWORNIM IS

BEGIN

Y <= A AND B;

END Behavour;
