Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.110166    0.175525    0.290929    0.291439 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.175527    0.000894    0.292333 v sign (out)
                                              0.292333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.292333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.142333   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006715    0.030883    0.159701    0.160118 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030883    0.000006    0.160124 v fanout74/A (sg13g2_buf_4)
     8    0.037185    0.041889    0.093394    0.253518 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041889    0.000174    0.253692 v _192_/A (sg13g2_xnor2_1)
     1    0.001461    0.026174    0.059029    0.312721 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026174    0.000000    0.312721 v _294_/D (sg13g2_dfrbpq_1)
                                              0.312721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150424   clock uncertainty
                                  0.000000    0.150424   clock reconvergence pessimism
                                 -0.040333    0.110090   library hold time
                                              0.110090   data required time
---------------------------------------------------------------------------------------------
                                              0.110090   data required time
                                             -0.312721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202631   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006715    0.030883    0.159701    0.160118 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030883    0.000006    0.160124 v fanout74/A (sg13g2_buf_4)
     8    0.037185    0.041889    0.093394    0.253518 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041889    0.000157    0.253675 v _128_/A (sg13g2_inv_2)
     5    0.021180    0.052472    0.055312    0.308987 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052472    0.000003    0.308990 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.308990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150416   clock uncertainty
                                  0.000000    0.150416   clock reconvergence pessimism
                                 -0.069832    0.080585   library hold time
                                              0.080585   data required time
---------------------------------------------------------------------------------------------
                                              0.080585   data required time
                                             -0.308990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228406   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.110166    0.175525    0.290929    0.291439 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.175525    0.000511    0.291949 v _127_/A (sg13g2_inv_8)
     1    0.085592    0.078111    0.091868    0.383818 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.078176    0.001659    0.385477 ^ signB (out)
                                              0.385477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.385477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235477   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042163    0.000427    0.258428 ^ _275_/A (sg13g2_nor2_2)
     1    0.082729    0.132789    0.131335    0.389763 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.132795    0.000798    0.390560 v sine_out[3] (out)
                                              0.390560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.390560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000034    0.236945 v _210_/B (sg13g2_xnor2_1)
     1    0.005154    0.045572    0.067247    0.304192 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045572    0.000002    0.304194 v _211_/B (sg13g2_xnor2_1)
     1    0.001514    0.025526    0.052915    0.357109 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025526    0.000000    0.357109 v _299_/D (sg13g2_dfrbpq_1)
                                              0.357109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150342   clock uncertainty
                                  0.000000    0.150342   clock reconvergence pessimism
                                 -0.040162    0.110180   library hold time
                                              0.110180   data required time
---------------------------------------------------------------------------------------------
                                              0.110180   data required time
                                             -0.357109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246930   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042162    0.000424    0.258425 ^ _212_/A (sg13g2_nor2_2)
     2    0.089153    0.142453    0.138492    0.396917 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.142461    0.000908    0.397825 v sine_out[2] (out)
                                              0.397825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.397825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247825   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039605    0.000266    0.254181 v _213_/A (sg13g2_nand3_1)
     2    0.009584    0.053429    0.058412    0.312593 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053429    0.000029    0.312622 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001627    0.027471    0.056046    0.368668 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027471    0.000001    0.368669 v _300_/D (sg13g2_dfrbpq_2)
                                              0.368669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150510   clock uncertainty
                                  0.000000    0.150510   clock reconvergence pessimism
                                 -0.040754    0.109756   library hold time
                                              0.109756   data required time
---------------------------------------------------------------------------------------------
                                              0.109756   data required time
                                             -0.368669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258913   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039605    0.000244    0.254160 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003961    0.046267    0.095380    0.349540 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046267    0.000013    0.349554 ^ _219_/A (sg13g2_inv_1)
     1    0.002261    0.018888    0.030366    0.379920 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018888    0.000006    0.379926 v _301_/D (sg13g2_dfrbpq_1)
                                              0.379926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150490   clock uncertainty
                                  0.000000    0.150490   clock reconvergence pessimism
                                 -0.038001    0.112490   library hold time
                                              0.112490   data required time
---------------------------------------------------------------------------------------------
                                              0.112490   data required time
                                             -0.379926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267436   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043511    0.000079    0.243516 v _195_/A (sg13g2_xor2_1)
     2    0.008405    0.043396    0.085721    0.329237 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043396    0.000002    0.329239 v _196_/B (sg13g2_xor2_1)
     1    0.001927    0.025109    0.052483    0.381722 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025109    0.000003    0.381725 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150502   clock uncertainty
                                  0.000000    0.150502   clock reconvergence pessimism
                                 -0.039964    0.110538   library hold time
                                              0.110538   data required time
---------------------------------------------------------------------------------------------
                                              0.110538   data required time
                                             -0.381725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271187   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout52/A (sg13g2_buf_4)
     5    0.024105    0.032422    0.085227    0.247066 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.032422    0.000080    0.247146 v _199_/B (sg13g2_xnor2_1)
     2    0.008893    0.065314    0.080552    0.327698 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065314    0.000016    0.327714 v _200_/B (sg13g2_xor2_1)
     1    0.001851    0.024588    0.060533    0.388247 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024588    0.000003    0.388249 v _296_/D (sg13g2_dfrbpq_1)
                                              0.388249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    0.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150463   clock uncertainty
                                  0.000000    0.150463   clock reconvergence pessimism
                                 -0.039815    0.110648   library hold time
                                              0.110648   data required time
---------------------------------------------------------------------------------------------
                                              0.110648   data required time
                                             -0.388249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277601   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout51/A (sg13g2_buf_4)
     8    0.034040    0.039604    0.092077    0.253916 v fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.039604    0.000060    0.253976 v _202_/B (sg13g2_xor2_1)
     2    0.009006    0.045052    0.082159    0.336135 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045052    0.000003    0.336138 v _204_/A (sg13g2_xor2_1)
     1    0.001571    0.023849    0.056592    0.392729 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023849    0.000000    0.392730 v _297_/D (sg13g2_dfrbpq_1)
                                              0.392730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150400   clock uncertainty
                                  0.000000    0.150400   clock reconvergence pessimism
                                 -0.039608    0.110793   library hold time
                                              0.110793   data required time
---------------------------------------------------------------------------------------------
                                              0.110793   data required time
                                             -0.392730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281938   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007357    0.032721    0.161342    0.161832 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032721    0.000007    0.161839 v fanout52/A (sg13g2_buf_4)
     5    0.024105    0.032422    0.085227    0.247066 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.032422    0.000139    0.247205 v _206_/B (sg13g2_xnor2_1)
     2    0.009228    0.067136    0.082004    0.329209 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067136    0.000008    0.329217 v _208_/A (sg13g2_xor2_1)
     1    0.001542    0.023820    0.064748    0.393965 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023820    0.000000    0.393966 v _298_/D (sg13g2_dfrbpq_1)
                                              0.393966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150338   clock uncertainty
                                  0.000000    0.150338   clock reconvergence pessimism
                                 -0.039624    0.110714   library hold time
                                              0.110714   data required time
---------------------------------------------------------------------------------------------
                                              0.110714   data required time
                                             -0.393966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283252   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000192    0.247803 ^ _177_/A (sg13g2_nand2_2)
     3    0.012508    0.050403    0.065428    0.313231 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.050403    0.000015    0.313246 v _179_/A (sg13g2_nand2_2)
     2    0.012301    0.039141    0.046763    0.360009 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.039141    0.000020    0.360029 ^ _281_/B (sg13g2_nor2_2)
     1    0.086723    0.138934    0.129508    0.489538 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.138977    0.002060    0.491597 v sine_out[8] (out)
                                              0.491597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341597   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000231    0.363524 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.083254    0.134548    0.137351    0.500875 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.134558    0.000962    0.501837 v sine_out[16] (out)
                                              0.501837   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.501837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351837   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000183    0.363476 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.083494    0.134924    0.137564    0.501040 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.134935    0.001038    0.502078 v sine_out[20] (out)
                                              0.502078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000124    0.363417 ^ _157_/B1 (sg13g2_a21oi_2)
     1    0.084020    0.135745    0.138037    0.501455 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.135760    0.001195    0.502650 v sine_out[18] (out)
                                              0.502650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352650   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000186    0.241723 v _177_/A (sg13g2_nand2_2)
     3    0.012987    0.039428    0.046167    0.287890 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.039428    0.000016    0.287906 ^ _179_/A (sg13g2_nand2_2)
     2    0.011529    0.047744    0.057746    0.345652 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.047744    0.000022    0.345673 v _180_/B (sg13g2_nand2_2)
     1    0.083098    0.174732    0.156910    0.502583 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.174739    0.000891    0.503474 ^ sine_out[28] (out)
                                              0.503474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353474   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000262    0.363555 ^ _167_/A (sg13g2_nor2_2)
     1    0.082752    0.136061    0.140773    0.504328 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.136101    0.000801    0.505129 v sine_out[23] (out)
                                              0.505129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355129   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000278    0.363571 ^ _160_/A (sg13g2_nor2_2)
     1    0.083050    0.135132    0.141053    0.504624 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.135173    0.000880    0.505504 v sine_out[19] (out)
                                              0.505504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355504   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043512    0.000330    0.243768 v _215_/C (sg13g2_nand3_1)
     2    0.006350    0.042216    0.057508    0.301276 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042216    0.000006    0.301282 ^ _284_/B (sg13g2_and2_2)
     1    0.085275    0.181680    0.227752    0.529034 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.181757    0.001569    0.530604 ^ sine_out[12] (out)
                                              0.530604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380603   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    0.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006637    0.029566    0.159546    0.160009 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029566    0.000018    0.160027 v fanout68/A (sg13g2_buf_1)
     4    0.016403    0.059035    0.095366    0.255393 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.059035    0.000076    0.255469 v _173_/B1 (sg13g2_o21ai_1)
     2    0.007508    0.052880    0.064044    0.319513 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.052880    0.000025    0.319538 ^ _174_/B (sg13g2_nand2_1)
     1    0.005923    0.048754    0.067534    0.387072 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048754    0.000009    0.387081 v _175_/B (sg13g2_nand2_2)
     1    0.083558    0.175670    0.158030    0.545112 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.175679    0.001038    0.546149 ^ sine_out[26] (out)
                                              0.546149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396149   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007117    0.040635    0.165535    0.165951 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040635    0.000007    0.165958 ^ fanout74/A (sg13g2_buf_4)
     8    0.038416    0.053570    0.113241    0.279199 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053570    0.000163    0.279362 ^ _128_/A (sg13g2_inv_2)
     5    0.020978    0.043303    0.054148    0.333510 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043303    0.000120    0.333629 v _138_/A (sg13g2_nor2_2)
     2    0.012718    0.069081    0.082934    0.416563 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.069081    0.000034    0.416598 ^ _279_/B (sg13g2_nor2_2)
     1    0.082232    0.134669    0.144261    0.560858 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.134706    0.000639    0.561497 v sine_out[7] (out)
                                              0.561497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411497   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000180    0.337610 v fanout54/A (sg13g2_buf_4)
     8    0.041437    0.045359    0.103130    0.440740 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.045359    0.000060    0.440800 v _170_/A (sg13g2_nand2_2)
     1    0.082602    0.173725    0.151092    0.591893 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.173729    0.000760    0.592653 ^ sine_out[24] (out)
                                              0.592653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442653   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000180    0.337610 v fanout54/A (sg13g2_buf_4)
     8    0.041437    0.045359    0.103130    0.440740 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.045359    0.000061    0.440801 v _172_/A (sg13g2_nand2_2)
     1    0.082816    0.174162    0.151345    0.592146 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.174168    0.000828    0.592974 ^ sine_out[25] (out)
                                              0.592974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000265    0.363558 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.082855    0.260321    0.232393    0.595951 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.260325    0.000833    0.596785 v sine_out[17] (out)
                                              0.596785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446785   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000241    0.266053 ^ _140_/B (sg13g2_nor2_2)
     5    0.023682    0.048790    0.066789    0.332842 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.048790    0.000173    0.333015 v _144_/A (sg13g2_nand2_2)
     2    0.013406    0.040906    0.048057    0.381072 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.040906    0.000069    0.381141 ^ _145_/B (sg13g2_nand2_2)
     1    0.083469    0.250616    0.221290    0.602431 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.250622    0.001034    0.603465 v sine_out[14] (out)
                                              0.603465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.603465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453465   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000079    0.475291 ^ _277_/A (sg13g2_nor2_2)
     1    0.082500    0.137363    0.143145    0.618436 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.137368    0.000726    0.619161 v sine_out[5] (out)
                                              0.619161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469161   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000076    0.475288 ^ _276_/A (sg13g2_nor2_2)
     1    0.082738    0.137734    0.143362    0.618650 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.137741    0.000799    0.619449 v sine_out[4] (out)
                                              0.619449   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469449   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000035    0.242299 ^ fanout53/A (sg13g2_buf_4)
     8    0.034342    0.050031    0.114748    0.357047 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.050032    0.000380    0.357427 ^ _130_/B (sg13g2_nor2_1)
     2    0.009562    0.042104    0.054122    0.411549 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042104    0.000012    0.411561 v _136_/B (sg13g2_nand2b_2)
     4    0.024593    0.061253    0.063651    0.475212 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061253    0.000093    0.475305 ^ _278_/A (sg13g2_nor2_2)
     1    0.082882    0.137958    0.143490    0.618795 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.137965    0.000847    0.619642 v sine_out[6] (out)
                                              0.619642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469642   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000186    0.363479 ^ fanout54/A (sg13g2_buf_4)
     8    0.043040    0.058351    0.126022    0.489501 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.058351    0.000003    0.489504 ^ _165_/B1 (sg13g2_a21oi_2)
     1    0.083081    0.134389    0.137973    0.627478 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.134397    0.000909    0.628387 v sine_out[22] (out)
                                              0.628387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478387   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000186    0.363479 ^ fanout54/A (sg13g2_buf_4)
     8    0.043040    0.058351    0.126022    0.489501 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.058351    0.000005    0.489506 ^ _164_/B1 (sg13g2_a21oi_2)
     1    0.083337    0.134791    0.138201    0.627707 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.134801    0.000990    0.628697 v sine_out[21] (out)
                                              0.628697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478697   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000157    0.363450 ^ _181_/B (sg13g2_and2_2)
     4    0.019687    0.057991    0.134876    0.498327 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.057991    0.000019    0.498345 ^ _184_/B1 (sg13g2_a21oi_2)
     1    0.082389    0.133263    0.137132    0.635478 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.133274    0.000690    0.636168 v sine_out[29] (out)
                                              0.636168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486168   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000045    0.242308 ^ fanout55/A (sg13g2_buf_4)
     8    0.041894    0.057118    0.120985    0.363293 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.057118    0.000157    0.363450 ^ _181_/B (sg13g2_and2_2)
     4    0.019687    0.057991    0.134876    0.498327 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.057991    0.000015    0.498342 ^ _186_/B1 (sg13g2_a21oi_2)
     1    0.082736    0.133816    0.137441    0.635782 v _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.133822    0.000800    0.636582 v sine_out[30] (out)
                                              0.636582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486582   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007117    0.040635    0.165535    0.165951 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040635    0.000007    0.165958 ^ fanout74/A (sg13g2_buf_4)
     8    0.038416    0.053570    0.113241    0.279199 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053570    0.000163    0.279362 ^ _128_/A (sg13g2_inv_2)
     5    0.020978    0.043303    0.054148    0.333510 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043303    0.000120    0.333629 v _138_/A (sg13g2_nor2_2)
     2    0.012718    0.069081    0.082934    0.416563 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.069081    0.000036    0.416599 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.083251    0.150650    0.236649    0.653248 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.150653    0.000960    0.654208 v sine_out[13] (out)
                                              0.654208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504208   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043511    0.000233    0.243670 v fanout69/A (sg13g2_buf_4)
     8    0.030865    0.037530    0.095143    0.338814 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.037530    0.000099    0.338912 v _146_/B1 (sg13g2_o21ai_1)
     4    0.019618    0.107083    0.100478    0.439391 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.107083    0.000040    0.439431 ^ _147_/B (sg13g2_nand2_2)
     2    0.012405    0.055218    0.087836    0.527266 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.055218    0.000062    0.527329 v _149_/B (sg13g2_nand2_2)
     1    0.083503    0.179430    0.161640    0.688969 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.179439    0.001046    0.690015 ^ sine_out[15] (out)
                                              0.690015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540015   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046500    0.000104    0.362561 ^ fanout63/A (sg13g2_buf_4)
     5    0.027888    0.043981    0.107818    0.470379 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.043981    0.000130    0.470509 ^ _283_/A1 (sg13g2_a21oi_2)
     1    0.082874    0.150077    0.221014    0.691523 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.150080    0.000841    0.692364 v sine_out[11] (out)
                                              0.692364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542364   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046501    0.000294    0.362751 ^ fanout62/A (sg13g2_buf_4)
     8    0.036243    0.051673    0.114677    0.477429 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.051673    0.000078    0.477506 ^ _280_/A1 (sg13g2_a21oi_2)
     1    0.082464    0.149453    0.224464    0.701971 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.149455    0.000708    0.702678 v sine_out[9] (out)
                                              0.702678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552678   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000157    0.247767 ^ fanout64/A (sg13g2_buf_4)
     7    0.030329    0.046500    0.114690    0.362457 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.046501    0.000294    0.362751 ^ fanout62/A (sg13g2_buf_4)
     8    0.036243    0.051673    0.114677    0.477429 ^ fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.051673    0.000058    0.477486 ^ _282_/A1 (sg13g2_a21oi_2)
     1    0.082904    0.150123    0.225264    0.702750 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.150125    0.000848    0.703599 v sine_out[10] (out)
                                              0.703599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553599   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000187    0.247797 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010314    0.054909    0.095264    0.343061 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.054909    0.000011    0.343072 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.082779    0.472908    0.394212    0.737284 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.472910    0.000798    0.738082 v sine_out[27] (out)
                                              0.738082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588082   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004988    0.031406    0.159264    0.159602 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031406    0.000018    0.159620 ^ fanout61/A (sg13g2_buf_4)
     5    0.026446    0.042158    0.098381    0.258001 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042160    0.000308    0.258309 ^ _270_/B1 (sg13g2_a21oi_1)
     1    0.003457    0.023197    0.034737    0.293046 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.023197    0.000005    0.293050 v _273_/A (sg13g2_nor2_1)
     1    0.003498    0.047731    0.057994    0.351044 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.047731    0.000004    0.351048 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.085155    0.482643    0.396888    0.747936 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.482649    0.001541    0.749477 v sine_out[1] (out)
                                              0.749477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599477   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003195    0.025582    0.154063    0.154405 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025582    0.000006    0.154410 ^ fanout56/A (sg13g2_buf_2)
     4    0.019557    0.049743    0.087853    0.242264 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049743    0.000051    0.242315 ^ _239_/A (sg13g2_and3_1)
     1    0.005294    0.039636    0.117118    0.359433 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039636    0.000034    0.359467 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.084939    0.481407    0.404618    0.764085 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.481413    0.001486    0.765571 v sine_out[0] (out)
                                              0.765571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.765571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615571   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000102    0.247712 ^ fanout65/A (sg13g2_buf_4)
     8    0.031365    0.047433    0.115592    0.363304 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.047433    0.000118    0.363422 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.083442    0.476687    0.402396    0.765817 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.476690    0.001023    0.766840 v sine_out[32] (out)
                                              0.766840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616840   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000041    0.236952 v fanout55/A (sg13g2_buf_4)
     8    0.040642    0.044728    0.100477    0.337429 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.044728    0.000153    0.337582 v _181_/B (sg13g2_and2_2)
     4    0.018761    0.042933    0.112960    0.450542 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042933    0.000028    0.450570 v _187_/B1 (sg13g2_o21ai_1)
     1    0.083961    0.410103    0.319678    0.770248 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.410108    0.001183    0.771431 ^ sine_out[31] (out)
                                              0.771431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621431   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000140    0.465037 ^ _226_/A (sg13g2_xor2_1)
     3    0.010042    0.111923    0.141880    0.606917 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.111923    0.000006    0.606923 ^ _240_/B (sg13g2_nand2_1)
     3    0.008640    0.069556    0.099607    0.706530 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.069556    0.000006    0.706536 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003084    0.067069    0.076395    0.782931 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.067069    0.000001    0.782932 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003350    0.046729    0.042854    0.825786 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046729    0.000004    0.825790 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003400    0.057602    0.079388    0.905178 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057602    0.000004    0.905183 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028684    0.044412    0.949595 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028684    0.000004    0.949599 v _274_/B1 (sg13g2_a22oi_1)
     1    0.085155    0.722455    0.549463    1.499061 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.722460    0.001541    1.500603 ^ sine_out[1] (out)
                                              1.500603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.500603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349397   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000029    0.641618 ^ _185_/B (sg13g2_nor2_2)
     5    0.024179    0.085634    0.127031    0.768649 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085634    0.000035    0.768684 v _254_/B (sg13g2_nor3_1)
     1    0.003030    0.083716    0.111241    0.879924 ^ _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.083716    0.000001    0.879926 ^ _255_/D (sg13g2_nor4_1)
     1    0.003277    0.040628    0.053903    0.933829 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.040628    0.000004    0.933832 v _256_/B2 (sg13g2_a22oi_1)
     1    0.084939    0.720812    0.544802    1.478634 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.720816    0.001486    1.480120 ^ sine_out[0] (out)
                                              1.480120   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.480120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.369880   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000029    0.641618 ^ _185_/B (sg13g2_nor2_2)
     5    0.024179    0.085634    0.127031    0.768649 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085634    0.000065    0.768714 v _189_/A2 (sg13g2_o21ai_1)
     1    0.083442    0.828160    0.659414    1.428128 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.828162    0.001023    1.429151 ^ sine_out[32] (out)
                                              1.429151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.429151   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420849   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000038    0.335613 v _140_/A (sg13g2_nor2_2)
     5    0.024572    0.116701    0.119857    0.455471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.116701    0.000166    0.455637 ^ _152_/B (sg13g2_nor2_2)
     4    0.024138    0.062369    0.094854    0.550491 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062369    0.000026    0.550517 v _155_/B1 (sg13g2_a221oi_1)
     1    0.082855    1.065884    0.836579    1.387096 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      1.065884    0.000834    1.387930 ^ sine_out[17] (out)
                                              1.387930   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.387930   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462070   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003626    0.022029    0.152226    0.152727 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022029    0.000001    0.152729 v fanout70/A (sg13g2_buf_4)
     8    0.039577    0.043511    0.090709    0.243437 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043511    0.000233    0.243670 v fanout69/A (sg13g2_buf_4)
     8    0.030865    0.037530    0.095143    0.338814 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.037530    0.000108    0.338922 v _137_/C (sg13g2_nand3_1)
     5    0.023069    0.111043    0.105443    0.444365 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.111043    0.000042    0.444407 ^ _156_/B (sg13g2_nand2b_1)
     2    0.009758    0.077652    0.106796    0.551203 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077652    0.000010    0.551214 v _176_/A2 (sg13g2_o21ai_1)
     1    0.082779    0.821723    0.651301    1.202515 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.821723    0.000798    1.203313 ^ sine_out[27] (out)
                                              1.203313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.203313   data arrival time
---------------------------------------------------------------------------------------------
                                              2.646687   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000163    0.519115 v _187_/A2 (sg13g2_o21ai_1)
     1    0.083961    0.833240    0.672514    1.191630 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.833242    0.001184    1.192813 ^ sine_out[31] (out)
                                              1.192813   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.192813   data arrival time
---------------------------------------------------------------------------------------------
                                              2.657187   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000083    0.464981 ^ _132_/A (sg13g2_nand2_2)
     4    0.015551    0.061010    0.071747    0.536727 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061010    0.000049    0.536776 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027935    0.298792    0.266936    0.803712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298792    0.000155    0.803867 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.082389    0.281144    0.346110    1.149977 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.281144    0.000690    1.150667 v sine_out[29] (out)
                                              1.150667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.150667   data arrival time
---------------------------------------------------------------------------------------------
                                              2.699333   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000083    0.464981 ^ _132_/A (sg13g2_nand2_2)
     4    0.015551    0.061010    0.071747    0.536727 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061010    0.000049    0.536776 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027935    0.298792    0.266936    0.803712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298792    0.000157    0.803869 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.083337    0.271770    0.334920    1.138789 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.271770    0.000991    1.139780 v sine_out[21] (out)
                                              1.139780   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.139780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.710220   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000083    0.464981 ^ _132_/A (sg13g2_nand2_2)
     4    0.015551    0.061010    0.071747    0.536727 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061010    0.000049    0.536776 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027935    0.298792    0.266936    0.803712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298792    0.000069    0.803782 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.082904    0.270579    0.334074    1.137855 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.270579    0.000849    1.138704 v sine_out[10] (out)
                                              1.138704   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.138704   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711296   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000029    0.641618 ^ _185_/B (sg13g2_nor2_2)
     5    0.024179    0.085634    0.127031    0.768649 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085634    0.000075    0.768724 v _186_/A2 (sg13g2_a21oi_2)
     1    0.082736    0.357291    0.317773    1.086497 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.357293    0.000800    1.087297 ^ sine_out[30] (out)
                                              1.087297   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.087297   data arrival time
---------------------------------------------------------------------------------------------
                                              2.762703   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000029    0.641618 ^ _185_/B (sg13g2_nor2_2)
     5    0.024179    0.085634    0.127031    0.768649 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085634    0.000035    0.768684 v _278_/B (sg13g2_nor2_2)
     1    0.082882    0.350677    0.301997    1.070681 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.350680    0.000847    1.071528 ^ sine_out[6] (out)
                                              1.071528   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.071528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.778472   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000083    0.464981 ^ _132_/A (sg13g2_nand2_2)
     4    0.015551    0.061010    0.071747    0.536727 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061010    0.000049    0.536776 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027935    0.298792    0.266936    0.803712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298792    0.000062    0.803774 ^ _276_/B (sg13g2_nor2_2)
     1    0.082738    0.186833    0.255115    1.058889 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.186834    0.000800    1.059688 v sine_out[4] (out)
                                              1.059688   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059688   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790312   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000246    0.519199 v _143_/B (sg13g2_nor2_1)
     2    0.011963    0.126568    0.132123    0.651322 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.126568    0.000005    0.651327 ^ _144_/B (sg13g2_nand2_2)
     2    0.012634    0.062940    0.092939    0.744265 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062940    0.000068    0.744333 v _212_/B (sg13g2_nor2_2)
     2    0.089395    0.376774    0.310478    1.054811 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376777    0.000909    1.055720 ^ sine_out[2] (out)
                                              1.055720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.055720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794280   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000040    0.641629 ^ _147_/B (sg13g2_nand2_2)
     2    0.012405    0.069588    0.111865    0.753494 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069588    0.000062    0.753556 v _275_/B (sg13g2_nor2_2)
     1    0.082729    0.349874    0.294263    1.047819 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.349876    0.000798    1.048617 ^ sine_out[3] (out)
                                              1.048617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.048617   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801383   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000245    0.266057 ^ fanout69/A (sg13g2_buf_4)
     8    0.032041    0.048064    0.116324    0.382381 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048064    0.000113    0.382493 ^ _137_/C (sg13g2_nand3_1)
     5    0.022404    0.205123    0.198144    0.580637 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.205123    0.000136    0.580773 v _138_/B (sg13g2_nor2_2)
     2    0.012718    0.100595    0.120123    0.700896 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.100595    0.000036    0.700932 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.083251    0.248815    0.251838    0.952769 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.248820    0.000960    0.953730 v sine_out[13] (out)
                                              0.953730   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.953730   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896271   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000245    0.266057 ^ fanout69/A (sg13g2_buf_4)
     8    0.032041    0.048064    0.116324    0.382381 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048064    0.000113    0.382493 ^ _137_/C (sg13g2_nand3_1)
     5    0.022404    0.205123    0.198144    0.580637 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.205123    0.000041    0.580678 v _156_/B (sg13g2_nand2b_1)
     2    0.010314    0.089794    0.115398    0.696076 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.089794    0.000012    0.696088 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.084020    0.250587    0.248126    0.944214 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.250594    0.001196    0.945410 v sine_out[18] (out)
                                              0.945410   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.945410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.904590   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    0.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006637    0.029566    0.159546    0.160009 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029566    0.000018    0.160028 v fanout67/A (sg13g2_buf_4)
     8    0.031991    0.038031    0.089092    0.249120 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038031    0.000219    0.249339 v _125_/A (sg13g2_inv_1)
     3    0.010424    0.053146    0.054864    0.304203 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.053146    0.000008    0.304211 ^ fanout50/A (sg13g2_buf_4)
     8    0.036015    0.051659    0.118054    0.422265 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.051659    0.000127    0.422392 ^ _161_/A (sg13g2_nand2_2)
     3    0.021639    0.078000    0.085874    0.508266 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.078021    0.000100    0.508367 v _177_/B (sg13g2_nand2_2)
     3    0.012987    0.048462    0.063999    0.572366 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.048462    0.000016    0.572381 ^ _179_/A (sg13g2_nand2_2)
     2    0.011529    0.050244    0.060713    0.633094 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.050244    0.000019    0.633113 v _281_/B (sg13g2_nor2_2)
     1    0.086723    0.366147    0.296087    0.929199 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.366163    0.002062    0.931261 ^ sine_out[8] (out)
                                              0.931261   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.931261   data arrival time
---------------------------------------------------------------------------------------------
                                              2.918739   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000041    0.435061 v _141_/A (sg13g2_or2_1)
     3    0.010573    0.048764    0.129015    0.564076 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.048764    0.000004    0.564081 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007508    0.112981    0.116428    0.680508 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.112981    0.000025    0.680533 ^ _174_/B (sg13g2_nand2_1)
     1    0.005923    0.055629    0.086664    0.767197 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.055629    0.000009    0.767206 v _175_/B (sg13g2_nand2_2)
     1    0.083558    0.179554    0.161957    0.929163 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.179563    0.001038    0.930201 ^ sine_out[26] (out)
                                              0.930201   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.930201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.919799   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000040    0.641629 ^ _147_/B (sg13g2_nand2_2)
     2    0.012405    0.069588    0.111865    0.753494 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069588    0.000062    0.753557 v _149_/B (sg13g2_nand2_2)
     1    0.083503    0.181174    0.169846    0.923403 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.181183    0.001046    0.924449 ^ sine_out[15] (out)
                                              0.924449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.924449   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925551   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000151    0.435172 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019618    0.226240    0.206417    0.641589 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.226240    0.000035    0.641624 ^ _171_/A (sg13g2_nand2_1)
     1    0.005981    0.080372    0.104664    0.746287 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.080372    0.000011    0.746298 v _172_/B (sg13g2_nand2_2)
     1    0.082816    0.179102    0.175190    0.921488 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.179108    0.000828    0.922316 ^ sine_out[25] (out)
                                              0.922316   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922316   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927684   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000246    0.519199 v _143_/B (sg13g2_nor2_1)
     2    0.011963    0.126568    0.132123    0.651322 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.126568    0.000005    0.651327 ^ _144_/B (sg13g2_nand2_2)
     2    0.012634    0.062940    0.092939    0.744265 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062940    0.000065    0.744330 v _145_/B (sg13g2_nand2_2)
     1    0.083469    0.181106    0.166010    0.910340 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.181115    0.001034    0.911374 ^ sine_out[14] (out)
                                              0.911374   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.911374   data arrival time
---------------------------------------------------------------------------------------------
                                              2.938626   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000064    0.335639 v fanout71/A (sg13g2_buf_4)
     8    0.036061    0.041364    0.099381    0.435020 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.041364    0.000027    0.435047 v _158_/B (sg13g2_nor2_2)
     3    0.013122    0.072301    0.076086    0.511133 ^ _158_/Y (sg13g2_nor2_2)
                                                         _122_ (net)
                      0.072301    0.000033    0.511166 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005921    0.068666    0.085609    0.596775 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068666    0.000010    0.596785 v _160_/B (sg13g2_nor2_2)
     1    0.083050    0.351182    0.294711    0.891496 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.351185    0.000880    0.892376 ^ sine_out[19] (out)
                                              0.892376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.892376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.957623   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000151    0.241689 v fanout64/A (sg13g2_buf_4)
     7    0.029247    0.036422    0.094669    0.336358 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.036423    0.000280    0.336638 v fanout62/A (sg13g2_buf_4)
     8    0.035859    0.041008    0.095203    0.431841 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.041008    0.000006    0.431847 v _136_/A_N (sg13g2_nand2b_2)
     4    0.024959    0.095544    0.149573    0.581420 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.095544    0.000080    0.581500 v _277_/A (sg13g2_nor2_2)
     1    0.082500    0.349099    0.308486    0.889986 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.349101    0.000726    0.890712 ^ sine_out[5] (out)
                                              0.890712   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.890712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.959288   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000151    0.241689 v fanout64/A (sg13g2_buf_4)
     7    0.029247    0.036422    0.094669    0.336358 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.036423    0.000280    0.336638 v fanout62/A (sg13g2_buf_4)
     8    0.035859    0.041008    0.095203    0.431841 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.041008    0.000006    0.431847 v _136_/A_N (sg13g2_nand2b_2)
     4    0.024959    0.095544    0.149573    0.581420 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.095544    0.000070    0.581490 v _279_/A (sg13g2_nor2_2)
     1    0.082232    0.347993    0.307775    0.889265 ^ _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.347995    0.000639    0.889904 ^ sine_out[7] (out)
                                              0.889904   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.889904   data arrival time
---------------------------------------------------------------------------------------------
                                              2.960096   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003403    0.025756    0.154722    0.155122 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025756    0.000008    0.155130 ^ fanout66/A (sg13g2_buf_2)
     5    0.022569    0.055641    0.092480    0.247610 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.055641    0.000102    0.247712 ^ fanout65/A (sg13g2_buf_4)
     8    0.031365    0.047433    0.115592    0.363304 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.047433    0.000076    0.363380 ^ _142_/A (sg13g2_or2_1)
     7    0.032033    0.135579    0.160184    0.523564 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.135579    0.000208    0.523773 ^ _168_/B (sg13g2_nor2_1)
     2    0.006188    0.047987    0.069333    0.593106 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.047987    0.000006    0.593112 v _169_/B (sg13g2_nand2_1)
     1    0.006262    0.044123    0.052709    0.645820 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.044123    0.000007    0.645828 ^ _170_/B (sg13g2_nand2_2)
     1    0.082602    0.248776    0.221209    0.867036 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.248779    0.000760    0.867797 v sine_out[24] (out)
                                              0.867797   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.867797   data arrival time
---------------------------------------------------------------------------------------------
                                              2.982203   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000038    0.335613 v _140_/A (sg13g2_nor2_2)
     5    0.024572    0.116701    0.119857    0.455471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.116701    0.000166    0.455637 ^ _152_/B (sg13g2_nor2_2)
     4    0.024138    0.062369    0.094854    0.550491 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062369    0.000055    0.550546 v _165_/A2 (sg13g2_a21oi_2)
     1    0.083081    0.358544    0.308772    0.859318 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.358547    0.000909    0.860227 ^ sine_out[22] (out)
                                              0.860227   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.860227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.989773   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149636    0.150060 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019083    0.000000    0.150060 v fanout73/A (sg13g2_buf_2)
     5    0.019625    0.041690    0.086256    0.236317 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.041690    0.000009    0.236325 v fanout72/A (sg13g2_buf_2)
     5    0.021353    0.044787    0.099250    0.335575 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.044787    0.000038    0.335613 v _140_/A (sg13g2_nor2_2)
     5    0.024572    0.116701    0.119857    0.455471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.116701    0.000166    0.455637 ^ _152_/B (sg13g2_nor2_2)
     4    0.024138    0.062369    0.094854    0.550491 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062369    0.000081    0.550572 v _283_/A2 (sg13g2_a21oi_2)
     1    0.082874    0.358918    0.308219    0.858791 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.358920    0.000842    0.859633 ^ sine_out[11] (out)
                                              0.859633   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.859633   data arrival time
---------------------------------------------------------------------------------------------
                                              2.990367   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000245    0.266057 ^ fanout69/A (sg13g2_buf_4)
     8    0.032041    0.048064    0.116324    0.382381 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048064    0.000113    0.382493 ^ _137_/C (sg13g2_nand3_1)
     5    0.022404    0.205123    0.198144    0.580637 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.205123    0.000044    0.580681 v _166_/A (sg13g2_nor2_1)
     1    0.006045    0.088414    0.117466    0.698146 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088414    0.000006    0.698153 ^ _167_/B (sg13g2_nor2_2)
     1    0.082752    0.137368    0.156847    0.855000 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.137375    0.000801    0.855801 v sine_out[23] (out)
                                              0.855801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.855801   data arrival time
---------------------------------------------------------------------------------------------
                                              2.994199   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000182    0.519134 v _148_/A2 (sg13g2_a21oi_2)
     1    0.083254    0.359728    0.327536    0.846670 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.359732    0.000962    0.847633 ^ sine_out[16] (out)
                                              0.847633   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.847633   data arrival time
---------------------------------------------------------------------------------------------
                                              3.002367   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000033    0.236943 v fanout53/A (sg13g2_buf_4)
     8    0.034027    0.039813    0.095836    0.332780 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039816    0.000373    0.333153 v _131_/B (sg13g2_or2_1)
     6    0.034322    0.116946    0.184844    0.517996 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.116946    0.000073    0.518069 v _280_/B1 (sg13g2_a21oi_2)
     1    0.082464    0.357237    0.324833    0.842902 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.357239    0.000708    0.843610 ^ sine_out[9] (out)
                                              0.843610   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.843610   data arrival time
---------------------------------------------------------------------------------------------
                                              3.006390   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    0.000338 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004674    0.024185    0.154625    0.154963 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024185    0.000017    0.154980 v fanout61/A (sg13g2_buf_4)
     5    0.026115    0.033603    0.082388    0.237368 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.033603    0.000065    0.237433 v fanout60/A (sg13g2_buf_1)
     4    0.015895    0.057559    0.095872    0.333304 v fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.057559    0.000002    0.333306 v fanout59/A (sg13g2_buf_1)
     4    0.012949    0.049155    0.098884    0.432190 v fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.049155    0.000041    0.432231 v _150_/A (sg13g2_and2_2)
     3    0.018020    0.043271    0.108631    0.540862 v _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.043271    0.000010    0.540872 v _162_/A1 (sg13g2_a21oi_2)
     1    0.083494    0.360346    0.294561    0.835433 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.360351    0.001038    0.836471 ^ sine_out[20] (out)
                                              0.836471   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.836471   data arrival time
---------------------------------------------------------------------------------------------
                                              3.013529   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000502    0.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003940    0.028443    0.156383    0.156885 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028443    0.000001    0.156886 ^ fanout70/A (sg13g2_buf_4)
     8    0.041266    0.055973    0.108926    0.265812 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.055973    0.000245    0.266057 ^ fanout69/A (sg13g2_buf_4)
     8    0.032041    0.048064    0.116324    0.382381 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048064    0.000110    0.382491 ^ _126_/A (sg13g2_inv_2)
     3    0.013454    0.030584    0.041407    0.423898 v _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.030584    0.000004    0.423902 v _161_/B (sg13g2_nand2_2)
     3    0.022481    0.058370    0.060474    0.484376 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058370    0.000106    0.484482 ^ _177_/B (sg13g2_nand2_2)
     3    0.012508    0.053078    0.072392    0.556874 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.053078    0.000015    0.556889 v _179_/A (sg13g2_nand2_2)
     2    0.012301    0.044141    0.047603    0.604492 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.044141    0.000023    0.604515 ^ _180_/B (sg13g2_nand2_2)
     1    0.083098    0.250242    0.222174    0.826689 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.250246    0.000891    0.827581 v sine_out[28] (out)
                                              0.827581   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.827581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.022419   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    0.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003107    0.020068    0.150801    0.151143 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020068    0.000006    0.151149 v fanout56/A (sg13g2_buf_2)
     4    0.018901    0.040623    0.085762    0.236911 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.040623    0.000033    0.236943 v fanout53/A (sg13g2_buf_4)
     8    0.034027    0.039813    0.095836    0.332780 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039816    0.000373    0.333153 v _130_/B (sg13g2_nor2_1)
     2    0.009755    0.100625    0.094751    0.427904 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100625    0.000010    0.427914 ^ _284_/A (sg13g2_and2_2)
     1    0.085275    0.181921    0.251685    0.679598 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.181932    0.001569    0.681168 ^ sine_out[12] (out)
                                              0.681168   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.681168   data arrival time
---------------------------------------------------------------------------------------------
                                              3.168832   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000246    0.519199 v _143_/B (sg13g2_nor2_1)
     2    0.011963    0.126568    0.132123    0.651322 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.126568    0.000005    0.651327 ^ _144_/B (sg13g2_nand2_2)
     2    0.012634    0.062940    0.092939    0.744265 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062940    0.000068    0.744333 v _212_/B (sg13g2_nor2_2)
     2    0.089395    0.376774    0.310478    1.054811 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376774    0.000063    1.054874 ^ _213_/C (sg13g2_nand3_1)
     2    0.009362    0.132715    0.194683    1.249557 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132715    0.000028    1.249586 v _214_/B (sg13g2_xnor2_1)
     1    0.001627    0.052559    0.116295    1.365880 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.052559    0.000001    1.365881 v _300_/D (sg13g2_dfrbpq_2)
                                              1.365881   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    5.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850510   clock uncertainty
                                  0.000000    4.850510   clock reconvergence pessimism
                                 -0.129195    4.721315   library setup time
                                              4.721315   data required time
---------------------------------------------------------------------------------------------
                                              4.721315   data required time
                                             -1.365881   data arrival time
---------------------------------------------------------------------------------------------
                                              3.355433   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    0.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003316    0.020596    0.151366    0.151766 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020596    0.000008    0.151774 v fanout66/A (sg13g2_buf_2)
     5    0.021751    0.044958    0.089763    0.241537 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044958    0.000098    0.241635 v fanout65/A (sg13g2_buf_4)
     8    0.030690    0.037439    0.095724    0.337360 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037439    0.000075    0.337435 v _142_/A (sg13g2_or2_1)
     7    0.030752    0.106555    0.181517    0.518952 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106555    0.000246    0.519199 v _143_/B (sg13g2_nor2_1)
     2    0.011963    0.126568    0.132123    0.651322 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.126568    0.000005    0.651327 ^ _144_/B (sg13g2_nand2_2)
     2    0.012634    0.062940    0.092939    0.744265 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062940    0.000068    0.744333 v _212_/B (sg13g2_nor2_2)
     2    0.089395    0.376774    0.310478    1.054811 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376774    0.000063    1.054874 ^ _213_/C (sg13g2_nand3_1)
     2    0.009362    0.132715    0.194683    1.249557 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132715    0.000017    1.249574 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003961    0.077605    0.070147    1.319721 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.077605    0.000013    1.319734 ^ _219_/A (sg13g2_inv_1)
     1    0.002261    0.024785    0.038908    1.358642 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024785    0.000006    1.358647 v _301_/D (sg13g2_dfrbpq_1)
                                              1.358647   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    5.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850491   clock uncertainty
                                  0.000000    4.850491   clock reconvergence pessimism
                                 -0.119208    4.731282   library setup time
                                              4.731282   data required time
---------------------------------------------------------------------------------------------
                                              4.731282   data required time
                                             -1.358647   data arrival time
---------------------------------------------------------------------------------------------
                                              3.372635   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.111035    0.229727    0.319612    0.320121 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.229727    0.000515    0.320636 ^ _127_/A (sg13g2_inv_8)
     1    0.085592    0.077289    0.098766    0.419403 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.077333    0.001659    0.421062 v signB (out)
                                              0.421062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.421062   data arrival time
---------------------------------------------------------------------------------------------
                                              3.428938   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001020    0.000510    0.000510 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.111035    0.229727    0.319612    0.320121 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.229728    0.000899    0.321020 ^ sign (out)
                                              0.321020   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.321020   data arrival time
---------------------------------------------------------------------------------------------
                                              3.528980   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008481    0.071412    0.085600    0.366811 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071412    0.000002    0.366813 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009904    0.137614    0.142831    0.509644 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137614    0.000025    0.509669 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010607    0.094864    0.128697    0.638366 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094864    0.000049    0.638415 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009174    0.131275    0.153321    0.791736 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.131275    0.000023    0.791758 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009094    0.084058    0.120415    0.912173 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084058    0.000025    0.912198 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005727    0.100603    0.117585    1.029783 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.100603    0.000001    1.029784 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001493    0.053010    0.106526    1.136310 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053010    0.000000    1.136311 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.136311   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000684    0.000342    5.000342 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850342   clock uncertainty
                                  0.000000    4.850342   clock reconvergence pessimism
                                 -0.126308    4.724035   library setup time
                                              4.724035   data required time
---------------------------------------------------------------------------------------------
                                              4.724035   data required time
                                             -1.136311   data arrival time
---------------------------------------------------------------------------------------------
                                              3.587724   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008481    0.071412    0.085600    0.366811 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071412    0.000002    0.366813 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009904    0.137614    0.142831    0.509644 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137614    0.000025    0.509669 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010607    0.094864    0.128697    0.638366 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094864    0.000049    0.638415 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009174    0.131275    0.153321    0.791736 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.131275    0.000023    0.791758 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009094    0.084058    0.120415    0.912173 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.084058    0.000026    0.912199 v _208_/B (sg13g2_xor2_1)
     1    0.001542    0.047377    0.108663    1.020861 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047377    0.000000    1.020862 v _298_/D (sg13g2_dfrbpq_1)
                                              1.020862   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000677    0.000338    5.000339 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850338   clock uncertainty
                                  0.000000    4.850338   clock reconvergence pessimism
                                 -0.127417    4.722921   library setup time
                                              4.722921   data required time
---------------------------------------------------------------------------------------------
                                              4.722921   data required time
                                             -1.020862   data arrival time
---------------------------------------------------------------------------------------------
                                              3.702059   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008481    0.071412    0.085600    0.366811 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071412    0.000002    0.366813 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009904    0.137614    0.142831    0.509644 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137614    0.000025    0.509669 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010607    0.094864    0.128697    0.638366 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094864    0.000049    0.638415 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009174    0.131275    0.153321    0.791736 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.131275    0.000021    0.791757 ^ _204_/B (sg13g2_xor2_1)
     1    0.001551    0.047675    0.118930    0.910687 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047675    0.000000    0.910687 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.910687   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000801    0.000400    5.000400 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850400   clock uncertainty
                                  0.000000    4.850400   clock reconvergence pessimism
                                 -0.124550    4.725850   library setup time
                                              4.725850   data required time
---------------------------------------------------------------------------------------------
                                              4.725850   data required time
                                             -0.910687   data arrival time
---------------------------------------------------------------------------------------------
                                              3.815162   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008481    0.071412    0.085600    0.366811 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071412    0.000002    0.366813 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009904    0.137614    0.142831    0.509644 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137614    0.000025    0.509669 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010607    0.094864    0.128697    0.638366 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094864    0.000041    0.638407 v _200_/A (sg13g2_xor2_1)
     1    0.001851    0.049142    0.118314    0.756721 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049142    0.000003    0.756723 v _296_/D (sg13g2_dfrbpq_1)
                                              0.756723   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000927    0.000463    5.000463 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850463   clock uncertainty
                                  0.000000    4.850463   clock reconvergence pessimism
                                 -0.127989    4.722475   library setup time
                                              4.722475   data required time
---------------------------------------------------------------------------------------------
                                              4.722475   data required time
                                             -0.756723   data arrival time
---------------------------------------------------------------------------------------------
                                              3.965751   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008481    0.071412    0.085600    0.366811 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071412    0.000002    0.366813 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009904    0.137614    0.142831    0.509644 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137614    0.000027    0.509671 ^ _196_/A (sg13g2_xor2_1)
     1    0.001907    0.054065    0.127278    0.636949 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054065    0.000003    0.636952 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.636952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001003    0.000501    5.000502 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850502   clock uncertainty
                                  0.000000    4.850502   clock reconvergence pessimism
                                 -0.126605    4.723897   library setup time
                                              4.723897   data required time
---------------------------------------------------------------------------------------------
                                              4.723897   data required time
                                             -0.636952   data arrival time
---------------------------------------------------------------------------------------------
                                              4.086945   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000980    0.000490    0.000490 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007985    0.043966    0.168129    0.168619 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043966    0.000007    0.168626 ^ fanout51/A (sg13g2_buf_4)
     8    0.035114    0.050568    0.112313    0.280939 ^ fanout51/X (sg13g2_buf_4)
                                                         net51 (net)
                      0.050569    0.000272    0.281211 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008897    0.106537    0.106767    0.387979 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.106537    0.000003    0.387981 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001441    0.057672    0.104419    0.492401 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.057672    0.000000    0.492401 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.492401   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    5.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850424   clock uncertainty
                                  0.000000    4.850424   clock reconvergence pessimism
                                 -0.127804    4.722620   library setup time
                                              4.722620   data required time
---------------------------------------------------------------------------------------------
                                              4.722620   data required time
                                             -0.492401   data arrival time
---------------------------------------------------------------------------------------------
                                              4.230218   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    0.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007117    0.040635    0.165535    0.165951 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040635    0.000007    0.165958 ^ fanout74/A (sg13g2_buf_4)
     8    0.038416    0.053570    0.113241    0.279199 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053570    0.000163    0.279362 ^ _128_/A (sg13g2_inv_2)
     5    0.020978    0.043303    0.054148    0.333510 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043303    0.000003    0.333512 v _293_/D (sg13g2_dfrbpq_1)
                                              0.333512   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038551    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000833    0.000416    5.000416 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850416   clock uncertainty
                                  0.000000    4.850416   clock reconvergence pessimism
                                 -0.125911    4.724505   library setup time
                                              4.724505   data required time
---------------------------------------------------------------------------------------------
                                              4.724505   data required time
                                             -0.333512   data arrival time
---------------------------------------------------------------------------------------------
                                              4.390993   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038551    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000847    0.000424    0.000424 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002686    0.023629    0.152662    0.153085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023629    0.000000    0.153086 ^ fanout73/A (sg13g2_buf_2)
     5    0.020182    0.050907    0.087849    0.240935 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.050907    0.000009    0.240944 ^ fanout72/A (sg13g2_buf_2)
     5    0.021963    0.055090    0.103835    0.344779 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.055090    0.000066    0.344845 ^ fanout71/A (sg13g2_buf_4)
     8    0.037153    0.052770    0.120052    0.464897 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.052770    0.000140    0.465037 ^ _226_/A (sg13g2_xor2_1)
     3    0.010042    0.111923    0.141880    0.606917 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.111923    0.000006    0.606923 ^ _240_/B (sg13g2_nand2_1)
     3    0.008640    0.069556    0.099607    0.706530 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.069556    0.000006    0.706536 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003084    0.067069    0.076395    0.782931 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.067069    0.000001    0.782932 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003350    0.046729    0.042854    0.825786 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046729    0.000004    0.825790 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003400    0.057602    0.079388    0.905178 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057602    0.000004    0.905183 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028684    0.044412    0.949595 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028684    0.000004    0.949599 v _274_/B1 (sg13g2_a22oi_1)
     1    0.085155    0.722455    0.549463    1.499061 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.722460    0.001541    1.500603 ^ sine_out[1] (out)
                                              1.500603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.500603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349397   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.493637e-05 0.000000e+00 4.490155e-09 9.494086e-05  99.0%
Combinational        2.952352e-07 6.789037e-07 3.083525e-08 1.004974e-06   1.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.523162e-05 6.789037e-07 3.532541e-08 9.594585e-05 100.0%
                            99.3%         0.7%         0.0%
Writing metric power__internal__total: 9.523161861579865e-5
Writing metric power__switching__total: 6.789036888221744e-7
Writing metric power__leakage__total: 3.532541015260904e-8
Writing metric power__total: 9.594584844307974e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15017157387107802
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000338 source latency _298_/CLK ^
-0.000510 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150172 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15016313617585222
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000502 source latency _295_/CLK ^
-0.000338 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150163 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.1423332741954519
nom_typ_1p20V_25C: 0.1423332741954519
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.349397187738386
nom_typ_1p20V_25C: 2.349397187738386
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.202631
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.355433
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000338         network latency _298_/CLK
        0.000510 network latency _300_/CLK
---------------
0.000338 0.000510 latency
        0.000172 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000302         network latency _298_/CLK
        0.000455 network latency _300_/CLK
---------------
0.000302 0.000455 latency
        0.000152 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.64 fmax = 608.06
%OL_END_REPORT
