Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Apr 29 21:46:43 2018
| Host         : JFW1702-WS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|     10 |            2 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           14 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------+--------------------------+------------------+----------------+
|   Clock Signal  |    Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------+---------------------+--------------------------+------------------+----------------+
|  vga/vidFrameEn |                     | vga/logoEn               |                1 |              1 |
|  pixel_clk      |                     | vga/HS0                  |                1 |              1 |
|  pixel_clk      |                     | vga/VS0                  |                1 |              1 |
|  pixel_clk      |                     |                          |                1 |              3 |
|  pixel_clk      |                     | vga/vcounter             |                4 |             10 |
|  pixel_clk      | vga/vcounter        | vga/vcounter[10]_i_1_n_0 |                4 |             10 |
|  vga/VGA_RED[1] |                     |                          |                3 |             12 |
|  GCLK_IBUF_BUFG |                     |                          |                7 |             15 |
|  vga/E[0]       |                     |                          |                8 |             18 |
|  GCLK_IBUF_BUFG |                     | counter[26]_i_1_n_0      |                7 |             26 |
|  GCLK_IBUF_BUFG | counter[26]_i_1_n_0 |                          |                9 |             32 |
+-----------------+---------------------+--------------------------+------------------+----------------+


