-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--F1_s is timer:inst4|s
--operation mode is normal

F1_s_lut_out = F1L1;
F1_s = DFFEAS(F1_s_lut_out, clk, reset, , , , , F1_s, );


--E1_tmp[15] is mem_unit:inst3|tmp[15]
--operation mode is normal

E1_tmp[15]_lut_out = A1L73;
E1_tmp[15] = DFFEAS(E1_tmp[15]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[11] is mem_unit:inst3|tmp[11]
--operation mode is normal

E1_tmp[11]_lut_out = A1L14;
E1_tmp[11] = DFFEAS(E1_tmp[11]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[8] is mem_unit:inst3|tmp[8]
--operation mode is normal

E1_tmp[8]_lut_out = A1L44;
E1_tmp[8] = DFFEAS(E1_tmp[8]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[10] is mem_unit:inst3|tmp[10]
--operation mode is normal

E1_tmp[10]_lut_out = A1L24;
E1_tmp[10] = DFFEAS(E1_tmp[10]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[9] is mem_unit:inst3|tmp[9]
--operation mode is normal

E1_tmp[9]_lut_out = A1L34;
E1_tmp[9] = DFFEAS(E1_tmp[9]_lut_out, clk, reset, , F1_s, , , , );


--D1L31 is id_unit:inst2|reduce_nor~79
--operation mode is normal

D1L31 = !E1_tmp[11] & !E1_tmp[8] & !E1_tmp[10] & !E1_tmp[9];


--E1_tmp[13] is mem_unit:inst3|tmp[13]
--operation mode is normal

E1_tmp[13]_lut_out = A1L93;
E1_tmp[13] = DFFEAS(E1_tmp[13]_lut_out, clk, reset, , F1_s, , , , );


--D1L41 is id_unit:inst2|reduce_nor~80
--operation mode is normal

D1L41 = E1_tmp[15] & D1L31 & (!E1_tmp[13]);


--E1_tmp[12] is mem_unit:inst3|tmp[12]
--operation mode is normal

E1_tmp[12]_lut_out = A1L04;
E1_tmp[12] = DFFEAS(E1_tmp[12]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[14] is mem_unit:inst3|tmp[14]
--operation mode is normal

E1_tmp[14]_lut_out = !A1L83;
E1_tmp[14] = DFFEAS(E1_tmp[14]_lut_out, clk, reset, , F1_s, , , , );


--D1L01 is id_unit:inst2|mem_wr~1
--operation mode is normal

D1L01 = F1_s # !E1_tmp[14] # !E1_tmp[12] # !D1L41;


--D1L51 is id_unit:inst2|reduce_nor~81
--operation mode is normal

D1L51 = E1_tmp[15] & E1_tmp[13] & D1L31 & E1_tmp[14];


--D1L21 is id_unit:inst2|reduce_nor~0
--operation mode is normal

D1L21 = E1_tmp[12] # !D1L51;


--E1L391 is mem_unit:inst3|wr~13
--operation mode is normal

E1L391 = clk # D1L01 & (D1L21 # !F1_s);


--H1_o_flag is exe_unit:inst1|flagreg:inst1|o_flag
--operation mode is normal

H1_o_flag_lut_out = G1L89 # G1L99 & G1L001;
H1_o_flag = DFFEAS(H1_o_flag_lut_out, clk, reset, , H1L5, , , , );


--H1_z_flag is exe_unit:inst1|flagreg:inst1|z_flag
--operation mode is normal

H1_z_flag_lut_out = !G1L901 & !G1L29 & !G1L211 & !G1L311;
H1_z_flag = DFFEAS(H1_z_flag_lut_out, clk, reset, , H1L5, , , , );


--H1_s_flag is exe_unit:inst1|flagreg:inst1|s_flag
--operation mode is normal

H1_s_flag_lut_out = G1L29;
H1_s_flag = DFFEAS(H1_s_flag_lut_out, clk, reset, , H1L5, , , , );


--H1_c_flag is exe_unit:inst1|flagreg:inst1|c_flag
--operation mode is normal

H1_c_flag_lut_out = H1L3 # D1L2 & G1L69 # !D1L1;
H1_c_flag = DFFEAS(H1_c_flag_lut_out, clk, reset, , , , , , );


--E1_pc[15] is mem_unit:inst3|pc[15]
--operation mode is normal

E1_pc[15]_carry_eqn = E1L241;
E1_pc[15]_lut_out = E1L48 $ E1_pc[15] $ E1_pc[15]_carry_eqn;
E1_pc[15] = DFFEAS(E1_pc[15]_lut_out, clk, reset, , E1L021, A1L73, , , E1L911);


--J1_reg_bank[5][15] is exe_unit:inst1|reg:inst2|reg_bank[5][15]
--operation mode is normal

J1_reg_bank[5][15]_lut_out = J1L664;
J1_reg_bank[5][15] = DFFEAS(J1_reg_bank[5][15]_lut_out, clk, reset, , J1L272, , , , );


--E1_tmp[2] is mem_unit:inst3|tmp[2]
--operation mode is normal

E1_tmp[2]_lut_out = A1L05;
E1_tmp[2] = DFFEAS(E1_tmp[2]_lut_out, clk, reset, , F1_s, , , , );


--J1_reg_bank[9][15] is exe_unit:inst1|reg:inst2|reg_bank[9][15]
--operation mode is normal

J1_reg_bank[9][15]_lut_out = J1L664;
J1_reg_bank[9][15] = DFFEAS(J1_reg_bank[9][15]_lut_out, clk, reset, , J1L753, , , , );


--E1_tmp[3] is mem_unit:inst3|tmp[3]
--operation mode is normal

E1_tmp[3]_lut_out = A1L94;
E1_tmp[3] = DFFEAS(E1_tmp[3]_lut_out, clk, reset, , F1_s, , , , );


--J1_reg_bank[1][15] is exe_unit:inst1|reg:inst2|reg_bank[1][15]
--operation mode is normal

J1_reg_bank[1][15]_lut_out = J1L664;
J1_reg_bank[1][15] = DFFEAS(J1_reg_bank[1][15]_lut_out, clk, reset, , J1L602, , , , );


--J1L646 is exe_unit:inst1|reg:inst2|sr_out[15]~1018
--operation mode is normal

J1L646 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][15] # !E1_tmp[3] & (J1_reg_bank[1][15]));


--J1_reg_bank[13][15] is exe_unit:inst1|reg:inst2|reg_bank[13][15]
--operation mode is normal

J1_reg_bank[13][15]_lut_out = J1L664;
J1_reg_bank[13][15] = DFFEAS(J1_reg_bank[13][15]_lut_out, clk, reset, , J1L624, , , , );


--J1L746 is exe_unit:inst1|reg:inst2|sr_out[15]~1019
--operation mode is normal

J1L746 = E1_tmp[2] & (J1L646 & (J1_reg_bank[13][15]) # !J1L646 & J1_reg_bank[5][15]) # !E1_tmp[2] & (J1L646);


--E1_tmp[0] is mem_unit:inst3|tmp[0]
--operation mode is normal

E1_tmp[0]_lut_out = A1L25;
E1_tmp[0] = DFFEAS(E1_tmp[0]_lut_out, clk, reset, , F1_s, , , , );


--J1_reg_bank[10][15] is exe_unit:inst1|reg:inst2|reg_bank[10][15]
--operation mode is normal

J1_reg_bank[10][15]_lut_out = J1L664;
J1_reg_bank[10][15] = DFFEAS(J1_reg_bank[10][15]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[6][15] is exe_unit:inst1|reg:inst2|reg_bank[6][15]
--operation mode is normal

J1_reg_bank[6][15]_lut_out = J1L664;
J1_reg_bank[6][15] = DFFEAS(J1_reg_bank[6][15]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[2][15] is exe_unit:inst1|reg:inst2|reg_bank[2][15]
--operation mode is normal

J1_reg_bank[2][15]_lut_out = J1L664;
J1_reg_bank[2][15] = DFFEAS(J1_reg_bank[2][15]_lut_out, clk, reset, , J1L722, , , , );


--J1L846 is exe_unit:inst1|reg:inst2|sr_out[15]~1020
--operation mode is normal

J1L846 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[6][15] # !E1_tmp[2] & (J1_reg_bank[2][15]));


--J1_reg_bank[14][15] is exe_unit:inst1|reg:inst2|reg_bank[14][15]
--operation mode is normal

J1_reg_bank[14][15]_lut_out = J1L664;
J1_reg_bank[14][15] = DFFEAS(J1_reg_bank[14][15]_lut_out, clk, reset, , J1L444, , , , );


--J1L946 is exe_unit:inst1|reg:inst2|sr_out[15]~1021
--operation mode is normal

J1L946 = E1_tmp[3] & (J1L846 & (J1_reg_bank[14][15]) # !J1L846 & J1_reg_bank[10][15]) # !E1_tmp[3] & (J1L846);


--E1_tmp[1] is mem_unit:inst3|tmp[1]
--operation mode is normal

E1_tmp[1]_lut_out = A1L15;
E1_tmp[1] = DFFEAS(E1_tmp[1]_lut_out, clk, reset, , F1_s, , , , );


--J1_reg_bank[4][15] is exe_unit:inst1|reg:inst2|reg_bank[4][15]
--operation mode is normal

J1_reg_bank[4][15]_lut_out = J1L664;
J1_reg_bank[4][15] = DFFEAS(J1_reg_bank[4][15]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[8][15] is exe_unit:inst1|reg:inst2|reg_bank[8][15]
--operation mode is normal

J1_reg_bank[8][15]_lut_out = J1L664;
J1_reg_bank[8][15] = DFFEAS(J1_reg_bank[8][15]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[0][15] is exe_unit:inst1|reg:inst2|reg_bank[0][15]
--operation mode is normal

J1_reg_bank[0][15]_lut_out = J1L664;
J1_reg_bank[0][15] = DFFEAS(J1_reg_bank[0][15]_lut_out, clk, reset, , J1L481, , , , );


--J1L056 is exe_unit:inst1|reg:inst2|sr_out[15]~1022
--operation mode is normal

J1L056 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][15] # !E1_tmp[3] & (J1_reg_bank[0][15]));


--J1_reg_bank[12][15] is exe_unit:inst1|reg:inst2|reg_bank[12][15]
--operation mode is normal

J1_reg_bank[12][15]_lut_out = J1L664;
J1_reg_bank[12][15] = DFFEAS(J1_reg_bank[12][15]_lut_out, clk, reset, , J1L104, , , , );


--J1L156 is exe_unit:inst1|reg:inst2|sr_out[15]~1023
--operation mode is normal

J1L156 = E1_tmp[2] & (J1L056 & (J1_reg_bank[12][15]) # !J1L056 & J1_reg_bank[4][15]) # !E1_tmp[2] & (J1L056);


--J1L256 is exe_unit:inst1|reg:inst2|sr_out[15]~1024
--operation mode is normal

J1L256 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L946 # !E1_tmp[1] & (J1L156));


--J1_reg_bank[11][15] is exe_unit:inst1|reg:inst2|reg_bank[11][15]
--operation mode is normal

J1_reg_bank[11][15]_lut_out = J1L664;
J1_reg_bank[11][15] = DFFEAS(J1_reg_bank[11][15]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[7][15] is exe_unit:inst1|reg:inst2|reg_bank[7][15]
--operation mode is normal

J1_reg_bank[7][15]_lut_out = J1L664;
J1_reg_bank[7][15] = DFFEAS(J1_reg_bank[7][15]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[3][15] is exe_unit:inst1|reg:inst2|reg_bank[3][15]
--operation mode is normal

J1_reg_bank[3][15]_lut_out = J1L664;
J1_reg_bank[3][15] = DFFEAS(J1_reg_bank[3][15]_lut_out, clk, reset, , J1L532, , , , );


--J1L356 is exe_unit:inst1|reg:inst2|sr_out[15]~1025
--operation mode is normal

J1L356 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[7][15] # !E1_tmp[2] & (J1_reg_bank[3][15]));


--J1_reg_bank[15][15] is exe_unit:inst1|reg:inst2|reg_bank[15][15]
--operation mode is normal

J1_reg_bank[15][15]_lut_out = J1L664;
J1_reg_bank[15][15] = DFFEAS(J1_reg_bank[15][15]_lut_out, clk, reset, , J1L164, , , , );


--J1L456 is exe_unit:inst1|reg:inst2|sr_out[15]~1026
--operation mode is normal

J1L456 = E1_tmp[3] & (J1L356 & (J1_reg_bank[15][15]) # !J1L356 & J1_reg_bank[11][15]) # !E1_tmp[3] & (J1L356);


--J1L556 is exe_unit:inst1|reg:inst2|sr_out[15]~1027
--operation mode is normal

J1L556 = E1_tmp[0] & (J1L256 & (J1L456) # !J1L256 & J1L746) # !E1_tmp[0] & (J1L256);


--D1L61 is id_unit:inst2|reduce_nor~82
--operation mode is normal

D1L61 = E1_tmp[13] & D1L31 & E1_tmp[14];


--E1L1 is mem_unit:inst3|addr_bus[0]~1952
--operation mode is normal

E1L1 = !F1_s & (E1_tmp[15] & D1L61);


--E1_sp[15] is mem_unit:inst3|sp[15]
--operation mode is normal

E1_sp[15]_carry_eqn = E1L471;
E1_sp[15]_lut_out = D1L21 $ E1_sp[15] $ E1_sp[15]_carry_eqn;
E1_sp[15] = DFFEAS(E1_sp[15]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );


--E1L35 is mem_unit:inst3|add~1633
--operation mode is normal

E1L35_carry_eqn = E1L55;
E1L35 = E1_sp[15] $ (!E1L35_carry_eqn);


--E1L05 is mem_unit:inst3|addr_bus[15]~1953
--operation mode is normal

E1L05 = E1L1 & (E1L7 & E1_sp[15] # !E1L7 & (E1L35)) # !E1L1 & (E1L7);


--E1_tmp[6] is mem_unit:inst3|tmp[6]
--operation mode is normal

E1_tmp[6]_lut_out = A1L64;
E1_tmp[6] = DFFEAS(E1_tmp[6]_lut_out, clk, reset, , F1_s, , , , );


--E1_tmp[7] is mem_unit:inst3|tmp[7]
--operation mode is normal

E1_tmp[7]_lut_out = A1L54;
E1_tmp[7] = DFFEAS(E1_tmp[7]_lut_out, clk, reset, , F1_s, , , , );


--J1L761 is exe_unit:inst1|reg:inst2|dr_out[15]~999
--operation mode is normal

J1L761 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[9][15] # !E1_tmp[7] & (J1_reg_bank[1][15]));


--J1L861 is exe_unit:inst1|reg:inst2|dr_out[15]~1000
--operation mode is normal

J1L861 = E1_tmp[6] & (J1L761 & (J1_reg_bank[13][15]) # !J1L761 & J1_reg_bank[5][15]) # !E1_tmp[6] & (J1L761);


--E1_tmp[4] is mem_unit:inst3|tmp[4]
--operation mode is normal

E1_tmp[4]_lut_out = A1L84;
E1_tmp[4] = DFFEAS(E1_tmp[4]_lut_out, clk, reset, , F1_s, , , , );


--J1L961 is exe_unit:inst1|reg:inst2|dr_out[15]~1001
--operation mode is normal

J1L961 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[6][15] # !E1_tmp[6] & (J1_reg_bank[2][15]));


--J1L071 is exe_unit:inst1|reg:inst2|dr_out[15]~1002
--operation mode is normal

J1L071 = E1_tmp[7] & (J1L961 & (J1_reg_bank[14][15]) # !J1L961 & J1_reg_bank[10][15]) # !E1_tmp[7] & (J1L961);


--E1_tmp[5] is mem_unit:inst3|tmp[5]
--operation mode is normal

E1_tmp[5]_lut_out = A1L74;
E1_tmp[5] = DFFEAS(E1_tmp[5]_lut_out, clk, reset, , F1_s, , , , );


--J1L171 is exe_unit:inst1|reg:inst2|dr_out[15]~1003
--operation mode is normal

J1L171 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[8][15] # !E1_tmp[7] & (J1_reg_bank[0][15]));


--J1L271 is exe_unit:inst1|reg:inst2|dr_out[15]~1004
--operation mode is normal

J1L271 = E1_tmp[6] & (J1L171 & (J1_reg_bank[12][15]) # !J1L171 & J1_reg_bank[4][15]) # !E1_tmp[6] & (J1L171);


--J1L371 is exe_unit:inst1|reg:inst2|dr_out[15]~1005
--operation mode is normal

J1L371 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1L071 # !E1_tmp[5] & (J1L271));


--J1L471 is exe_unit:inst1|reg:inst2|dr_out[15]~1006
--operation mode is normal

J1L471 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[7][15] # !E1_tmp[6] & (J1_reg_bank[3][15]));


--J1L571 is exe_unit:inst1|reg:inst2|dr_out[15]~1007
--operation mode is normal

J1L571 = E1_tmp[7] & (J1L471 & (J1_reg_bank[15][15]) # !J1L471 & J1_reg_bank[11][15]) # !E1_tmp[7] & (J1L471);


--J1L671 is exe_unit:inst1|reg:inst2|dr_out[15]~1008
--operation mode is normal

J1L671 = E1_tmp[4] & (J1L371 & (J1L571) # !J1L371 & J1L861) # !E1_tmp[4] & (J1L371);


--E1L15 is mem_unit:inst3|addr_bus[15]~1954
--operation mode is normal

E1L15 = E1L1 & (E1L05) # !E1L1 & (E1L05 & (J1L671) # !E1L05 & J1L556);


--E1L2 is mem_unit:inst3|addr_bus[0]~1955
--operation mode is normal

E1L2 = !E1_tmp[12] & D1L41 & E1_tmp[14];


--E1L3 is mem_unit:inst3|addr_bus[0]~1956
--operation mode is normal

E1L3 = F1_s # !D1L51 & D1L01 & !E1L2;


--E1L25 is mem_unit:inst3|addr_bus[15]~1957
--operation mode is normal

E1L25 = reset & (E1L3 & E1_pc[15] # !E1L3 & (E1L15));


--E1_pc[14] is mem_unit:inst3|pc[14]
--operation mode is arithmetic

E1_pc[14]_carry_eqn = E1L041;
E1_pc[14]_lut_out = E1L48 $ E1_pc[14] $ !E1_pc[14]_carry_eqn;
E1_pc[14] = DFFEAS(E1_pc[14]_lut_out, clk, reset, , E1L021, A1L83, , , E1L911);

--E1L241 is mem_unit:inst3|pc[14]~180
--operation mode is arithmetic

E1L241 = CARRY(E1L48 & (E1_pc[14] # !E1L041) # !E1L48 & E1_pc[14] & !E1L041);


--E1_sp[14] is mem_unit:inst3|sp[14]
--operation mode is arithmetic

E1_sp[14]_carry_eqn = E1L271;
E1_sp[14]_lut_out = D1L21 $ E1_sp[14] $ !E1_sp[14]_carry_eqn;
E1_sp[14] = DFFEAS(E1_sp[14]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L471 is mem_unit:inst3|sp[14]~156
--operation mode is arithmetic

E1L471 = CARRY(D1L21 & (E1_sp[14] # !E1L271) # !D1L21 & E1_sp[14] & !E1L271);


--J1_reg_bank[6][14] is exe_unit:inst1|reg:inst2|reg_bank[6][14]
--operation mode is normal

J1_reg_bank[6][14]_lut_out = J1L864;
J1_reg_bank[6][14] = DFFEAS(J1_reg_bank[6][14]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[5][14] is exe_unit:inst1|reg:inst2|reg_bank[5][14]
--operation mode is normal

J1_reg_bank[5][14]_lut_out = J1L864;
J1_reg_bank[5][14] = DFFEAS(J1_reg_bank[5][14]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[4][14] is exe_unit:inst1|reg:inst2|reg_bank[4][14]
--operation mode is normal

J1_reg_bank[4][14]_lut_out = J1L864;
J1_reg_bank[4][14] = DFFEAS(J1_reg_bank[4][14]_lut_out, clk, reset, , J1L752, , , , );


--J1L636 is exe_unit:inst1|reg:inst2|sr_out[14]~1028
--operation mode is normal

J1L636 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][14] # !E1_tmp[0] & (J1_reg_bank[4][14]));


--J1_reg_bank[7][14] is exe_unit:inst1|reg:inst2|reg_bank[7][14]
--operation mode is normal

J1_reg_bank[7][14]_lut_out = J1L864;
J1_reg_bank[7][14] = DFFEAS(J1_reg_bank[7][14]_lut_out, clk, reset, , J1L713, , , , );


--J1L736 is exe_unit:inst1|reg:inst2|sr_out[14]~1029
--operation mode is normal

J1L736 = E1_tmp[1] & (J1L636 & (J1_reg_bank[7][14]) # !J1L636 & J1_reg_bank[6][14]) # !E1_tmp[1] & (J1L636);


--J1_reg_bank[9][14] is exe_unit:inst1|reg:inst2|reg_bank[9][14]
--operation mode is normal

J1_reg_bank[9][14]_lut_out = J1L864;
J1_reg_bank[9][14] = DFFEAS(J1_reg_bank[9][14]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[10][14] is exe_unit:inst1|reg:inst2|reg_bank[10][14]
--operation mode is normal

J1_reg_bank[10][14]_lut_out = J1L864;
J1_reg_bank[10][14] = DFFEAS(J1_reg_bank[10][14]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[8][14] is exe_unit:inst1|reg:inst2|reg_bank[8][14]
--operation mode is normal

J1_reg_bank[8][14]_lut_out = J1L864;
J1_reg_bank[8][14] = DFFEAS(J1_reg_bank[8][14]_lut_out, clk, reset, , J1L433, , , , );


--J1L836 is exe_unit:inst1|reg:inst2|sr_out[14]~1030
--operation mode is normal

J1L836 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[10][14] # !E1_tmp[1] & (J1_reg_bank[8][14]));


--J1_reg_bank[11][14] is exe_unit:inst1|reg:inst2|reg_bank[11][14]
--operation mode is normal

J1_reg_bank[11][14]_lut_out = J1L864;
J1_reg_bank[11][14] = DFFEAS(J1_reg_bank[11][14]_lut_out, clk, reset, , J1L293, , , , );


--J1L936 is exe_unit:inst1|reg:inst2|sr_out[14]~1031
--operation mode is normal

J1L936 = E1_tmp[0] & (J1L836 & (J1_reg_bank[11][14]) # !J1L836 & J1_reg_bank[9][14]) # !E1_tmp[0] & (J1L836);


--J1_reg_bank[2][14] is exe_unit:inst1|reg:inst2|reg_bank[2][14]
--operation mode is normal

J1_reg_bank[2][14]_lut_out = J1L864;
J1_reg_bank[2][14] = DFFEAS(J1_reg_bank[2][14]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[1][14] is exe_unit:inst1|reg:inst2|reg_bank[1][14]
--operation mode is normal

J1_reg_bank[1][14]_lut_out = J1L864;
J1_reg_bank[1][14] = DFFEAS(J1_reg_bank[1][14]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[0][14] is exe_unit:inst1|reg:inst2|reg_bank[0][14]
--operation mode is normal

J1_reg_bank[0][14]_lut_out = J1L864;
J1_reg_bank[0][14] = DFFEAS(J1_reg_bank[0][14]_lut_out, clk, reset, , J1L481, , , , );


--J1L046 is exe_unit:inst1|reg:inst2|sr_out[14]~1032
--operation mode is normal

J1L046 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[1][14] # !E1_tmp[0] & (J1_reg_bank[0][14]));


--J1_reg_bank[3][14] is exe_unit:inst1|reg:inst2|reg_bank[3][14]
--operation mode is normal

J1_reg_bank[3][14]_lut_out = J1L864;
J1_reg_bank[3][14] = DFFEAS(J1_reg_bank[3][14]_lut_out, clk, reset, , J1L532, , , , );


--J1L146 is exe_unit:inst1|reg:inst2|sr_out[14]~1033
--operation mode is normal

J1L146 = E1_tmp[1] & (J1L046 & (J1_reg_bank[3][14]) # !J1L046 & J1_reg_bank[2][14]) # !E1_tmp[1] & (J1L046);


--J1L246 is exe_unit:inst1|reg:inst2|sr_out[14]~1034
--operation mode is normal

J1L246 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1L936 # !E1_tmp[3] & (J1L146));


--J1_reg_bank[13][14] is exe_unit:inst1|reg:inst2|reg_bank[13][14]
--operation mode is normal

J1_reg_bank[13][14]_lut_out = J1L864;
J1_reg_bank[13][14] = DFFEAS(J1_reg_bank[13][14]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[14][14] is exe_unit:inst1|reg:inst2|reg_bank[14][14]
--operation mode is normal

J1_reg_bank[14][14]_lut_out = J1L864;
J1_reg_bank[14][14] = DFFEAS(J1_reg_bank[14][14]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[12][14] is exe_unit:inst1|reg:inst2|reg_bank[12][14]
--operation mode is normal

J1_reg_bank[12][14]_lut_out = J1L864;
J1_reg_bank[12][14] = DFFEAS(J1_reg_bank[12][14]_lut_out, clk, reset, , J1L104, , , , );


--J1L346 is exe_unit:inst1|reg:inst2|sr_out[14]~1035
--operation mode is normal

J1L346 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[14][14] # !E1_tmp[1] & (J1_reg_bank[12][14]));


--J1_reg_bank[15][14] is exe_unit:inst1|reg:inst2|reg_bank[15][14]
--operation mode is normal

J1_reg_bank[15][14]_lut_out = J1L864;
J1_reg_bank[15][14] = DFFEAS(J1_reg_bank[15][14]_lut_out, clk, reset, , J1L164, , , , );


--J1L446 is exe_unit:inst1|reg:inst2|sr_out[14]~1036
--operation mode is normal

J1L446 = E1_tmp[0] & (J1L346 & (J1_reg_bank[15][14]) # !J1L346 & J1_reg_bank[13][14]) # !E1_tmp[0] & (J1L346);


--J1L546 is exe_unit:inst1|reg:inst2|sr_out[14]~1037
--operation mode is normal

J1L546 = E1_tmp[2] & (J1L246 & (J1L446) # !J1L246 & J1L736) # !E1_tmp[2] & (J1L246);


--E1L45 is mem_unit:inst3|add~1638
--operation mode is arithmetic

E1L45_carry_eqn = E1L75;
E1L45 = E1_sp[14] $ (E1L45_carry_eqn);

--E1L55 is mem_unit:inst3|add~1640
--operation mode is arithmetic

E1L55 = CARRY(E1_sp[14] # !E1L75);


--E1L74 is mem_unit:inst3|addr_bus[14]~1958
--operation mode is normal

E1L74 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L45) # !E1L1 & J1L546);


--J1L751 is exe_unit:inst1|reg:inst2|dr_out[14]~1009
--operation mode is normal

J1L751 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[5][14] # !E1_tmp[4] & (J1_reg_bank[4][14]));


--J1L851 is exe_unit:inst1|reg:inst2|dr_out[14]~1010
--operation mode is normal

J1L851 = E1_tmp[5] & (J1L751 & (J1_reg_bank[7][14]) # !J1L751 & J1_reg_bank[6][14]) # !E1_tmp[5] & (J1L751);


--J1L951 is exe_unit:inst1|reg:inst2|dr_out[14]~1011
--operation mode is normal

J1L951 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][14] # !E1_tmp[5] & (J1_reg_bank[8][14]));


--J1L061 is exe_unit:inst1|reg:inst2|dr_out[14]~1012
--operation mode is normal

J1L061 = E1_tmp[4] & (J1L951 & (J1_reg_bank[11][14]) # !J1L951 & J1_reg_bank[9][14]) # !E1_tmp[4] & (J1L951);


--J1L161 is exe_unit:inst1|reg:inst2|dr_out[14]~1013
--operation mode is normal

J1L161 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[1][14] # !E1_tmp[4] & (J1_reg_bank[0][14]));


--J1L261 is exe_unit:inst1|reg:inst2|dr_out[14]~1014
--operation mode is normal

J1L261 = E1_tmp[5] & (J1L161 & (J1_reg_bank[3][14]) # !J1L161 & J1_reg_bank[2][14]) # !E1_tmp[5] & (J1L161);


--J1L361 is exe_unit:inst1|reg:inst2|dr_out[14]~1015
--operation mode is normal

J1L361 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1L061 # !E1_tmp[7] & (J1L261));


--J1L461 is exe_unit:inst1|reg:inst2|dr_out[14]~1016
--operation mode is normal

J1L461 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][14] # !E1_tmp[5] & (J1_reg_bank[12][14]));


--J1L561 is exe_unit:inst1|reg:inst2|dr_out[14]~1017
--operation mode is normal

J1L561 = E1_tmp[4] & (J1L461 & (J1_reg_bank[15][14]) # !J1L461 & J1_reg_bank[13][14]) # !E1_tmp[4] & (J1L461);


--J1L661 is exe_unit:inst1|reg:inst2|dr_out[14]~1018
--operation mode is normal

J1L661 = E1_tmp[6] & (J1L361 & (J1L561) # !J1L361 & J1L851) # !E1_tmp[6] & (J1L361);


--E1L84 is mem_unit:inst3|addr_bus[14]~1959
--operation mode is normal

E1L84 = E1L7 & (E1L74 & (J1L661) # !E1L74 & E1_sp[14]) # !E1L7 & (E1L74);


--E1L94 is mem_unit:inst3|addr_bus[14]~1960
--operation mode is normal

E1L94 = reset & (E1L3 & E1_pc[14] # !E1L3 & (E1L84));


--E1_pc[13] is mem_unit:inst3|pc[13]
--operation mode is arithmetic

E1_pc[13]_carry_eqn = E1L831;
E1_pc[13]_lut_out = E1L48 $ E1_pc[13] $ E1_pc[13]_carry_eqn;
E1_pc[13] = DFFEAS(E1_pc[13]_lut_out, clk, reset, , E1L021, A1L93, , , E1L911);

--E1L041 is mem_unit:inst3|pc[13]~184
--operation mode is arithmetic

E1L041 = CARRY(E1L48 & !E1_pc[13] & !E1L831 # !E1L48 & (!E1L831 # !E1_pc[13]));


--J1_reg_bank[6][13] is exe_unit:inst1|reg:inst2|reg_bank[6][13]
--operation mode is normal

J1_reg_bank[6][13]_lut_out = J1L074;
J1_reg_bank[6][13] = DFFEAS(J1_reg_bank[6][13]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[10][13] is exe_unit:inst1|reg:inst2|reg_bank[10][13]
--operation mode is normal

J1_reg_bank[10][13]_lut_out = J1L074;
J1_reg_bank[10][13] = DFFEAS(J1_reg_bank[10][13]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[2][13] is exe_unit:inst1|reg:inst2|reg_bank[2][13]
--operation mode is normal

J1_reg_bank[2][13]_lut_out = J1L074;
J1_reg_bank[2][13] = DFFEAS(J1_reg_bank[2][13]_lut_out, clk, reset, , J1L722, , , , );


--J1L626 is exe_unit:inst1|reg:inst2|sr_out[13]~1038
--operation mode is normal

J1L626 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][13] # !E1_tmp[3] & (J1_reg_bank[2][13]));


--J1_reg_bank[14][13] is exe_unit:inst1|reg:inst2|reg_bank[14][13]
--operation mode is normal

J1_reg_bank[14][13]_lut_out = J1L074;
J1_reg_bank[14][13] = DFFEAS(J1_reg_bank[14][13]_lut_out, clk, reset, , J1L444, , , , );


--J1L726 is exe_unit:inst1|reg:inst2|sr_out[13]~1039
--operation mode is normal

J1L726 = E1_tmp[2] & (J1L626 & (J1_reg_bank[14][13]) # !J1L626 & J1_reg_bank[6][13]) # !E1_tmp[2] & (J1L626);


--J1_reg_bank[9][13] is exe_unit:inst1|reg:inst2|reg_bank[9][13]
--operation mode is normal

J1_reg_bank[9][13]_lut_out = J1L074;
J1_reg_bank[9][13] = DFFEAS(J1_reg_bank[9][13]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[5][13] is exe_unit:inst1|reg:inst2|reg_bank[5][13]
--operation mode is normal

J1_reg_bank[5][13]_lut_out = J1L074;
J1_reg_bank[5][13] = DFFEAS(J1_reg_bank[5][13]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[1][13] is exe_unit:inst1|reg:inst2|reg_bank[1][13]
--operation mode is normal

J1_reg_bank[1][13]_lut_out = J1L074;
J1_reg_bank[1][13] = DFFEAS(J1_reg_bank[1][13]_lut_out, clk, reset, , J1L602, , , , );


--J1L826 is exe_unit:inst1|reg:inst2|sr_out[13]~1040
--operation mode is normal

J1L826 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][13] # !E1_tmp[2] & (J1_reg_bank[1][13]));


--J1_reg_bank[13][13] is exe_unit:inst1|reg:inst2|reg_bank[13][13]
--operation mode is normal

J1_reg_bank[13][13]_lut_out = J1L074;
J1_reg_bank[13][13] = DFFEAS(J1_reg_bank[13][13]_lut_out, clk, reset, , J1L624, , , , );


--J1L926 is exe_unit:inst1|reg:inst2|sr_out[13]~1041
--operation mode is normal

J1L926 = E1_tmp[3] & (J1L826 & (J1_reg_bank[13][13]) # !J1L826 & J1_reg_bank[9][13]) # !E1_tmp[3] & (J1L826);


--J1_reg_bank[8][13] is exe_unit:inst1|reg:inst2|reg_bank[8][13]
--operation mode is normal

J1_reg_bank[8][13]_lut_out = J1L074;
J1_reg_bank[8][13] = DFFEAS(J1_reg_bank[8][13]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[4][13] is exe_unit:inst1|reg:inst2|reg_bank[4][13]
--operation mode is normal

J1_reg_bank[4][13]_lut_out = J1L074;
J1_reg_bank[4][13] = DFFEAS(J1_reg_bank[4][13]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[0][13] is exe_unit:inst1|reg:inst2|reg_bank[0][13]
--operation mode is normal

J1_reg_bank[0][13]_lut_out = J1L074;
J1_reg_bank[0][13] = DFFEAS(J1_reg_bank[0][13]_lut_out, clk, reset, , J1L481, , , , );


--J1L036 is exe_unit:inst1|reg:inst2|sr_out[13]~1042
--operation mode is normal

J1L036 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[4][13] # !E1_tmp[2] & (J1_reg_bank[0][13]));


--J1_reg_bank[12][13] is exe_unit:inst1|reg:inst2|reg_bank[12][13]
--operation mode is normal

J1_reg_bank[12][13]_lut_out = J1L074;
J1_reg_bank[12][13] = DFFEAS(J1_reg_bank[12][13]_lut_out, clk, reset, , J1L104, , , , );


--J1L136 is exe_unit:inst1|reg:inst2|sr_out[13]~1043
--operation mode is normal

J1L136 = E1_tmp[3] & (J1L036 & (J1_reg_bank[12][13]) # !J1L036 & J1_reg_bank[8][13]) # !E1_tmp[3] & (J1L036);


--J1L236 is exe_unit:inst1|reg:inst2|sr_out[13]~1044
--operation mode is normal

J1L236 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L926 # !E1_tmp[0] & (J1L136));


--J1_reg_bank[7][13] is exe_unit:inst1|reg:inst2|reg_bank[7][13]
--operation mode is normal

J1_reg_bank[7][13]_lut_out = J1L074;
J1_reg_bank[7][13] = DFFEAS(J1_reg_bank[7][13]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[11][13] is exe_unit:inst1|reg:inst2|reg_bank[11][13]
--operation mode is normal

J1_reg_bank[11][13]_lut_out = J1L074;
J1_reg_bank[11][13] = DFFEAS(J1_reg_bank[11][13]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[3][13] is exe_unit:inst1|reg:inst2|reg_bank[3][13]
--operation mode is normal

J1_reg_bank[3][13]_lut_out = J1L074;
J1_reg_bank[3][13] = DFFEAS(J1_reg_bank[3][13]_lut_out, clk, reset, , J1L532, , , , );


--J1L336 is exe_unit:inst1|reg:inst2|sr_out[13]~1045
--operation mode is normal

J1L336 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[11][13] # !E1_tmp[3] & (J1_reg_bank[3][13]));


--J1_reg_bank[15][13] is exe_unit:inst1|reg:inst2|reg_bank[15][13]
--operation mode is normal

J1_reg_bank[15][13]_lut_out = J1L074;
J1_reg_bank[15][13] = DFFEAS(J1_reg_bank[15][13]_lut_out, clk, reset, , J1L164, , , , );


--J1L436 is exe_unit:inst1|reg:inst2|sr_out[13]~1046
--operation mode is normal

J1L436 = E1_tmp[2] & (J1L336 & (J1_reg_bank[15][13]) # !J1L336 & J1_reg_bank[7][13]) # !E1_tmp[2] & (J1L336);


--J1L536 is exe_unit:inst1|reg:inst2|sr_out[13]~1047
--operation mode is normal

J1L536 = E1_tmp[1] & (J1L236 & (J1L436) # !J1L236 & J1L726) # !E1_tmp[1] & (J1L236);


--E1_sp[13] is mem_unit:inst3|sp[13]
--operation mode is arithmetic

E1_sp[13]_carry_eqn = E1L071;
E1_sp[13]_lut_out = D1L21 $ E1_sp[13] $ E1_sp[13]_carry_eqn;
E1_sp[13] = DFFEAS(E1_sp[13]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L271 is mem_unit:inst3|sp[13]~160
--operation mode is arithmetic

E1L271 = CARRY(D1L21 & !E1_sp[13] & !E1L071 # !D1L21 & (!E1L071 # !E1_sp[13]));


--E1L65 is mem_unit:inst3|add~1643
--operation mode is arithmetic

E1L65_carry_eqn = E1L95;
E1L65 = E1_sp[13] $ (!E1L65_carry_eqn);

--E1L75 is mem_unit:inst3|add~1645
--operation mode is arithmetic

E1L75 = CARRY(!E1_sp[13] & (!E1L95));


--E1L44 is mem_unit:inst3|addr_bus[13]~1961
--operation mode is normal

E1L44 = E1L1 & (E1L7 & E1_sp[13] # !E1L7 & (E1L65)) # !E1L1 & (E1L7);


--J1L741 is exe_unit:inst1|reg:inst2|dr_out[13]~1019
--operation mode is normal

J1L741 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[10][13] # !E1_tmp[7] & (J1_reg_bank[2][13]));


--J1L841 is exe_unit:inst1|reg:inst2|dr_out[13]~1020
--operation mode is normal

J1L841 = E1_tmp[6] & (J1L741 & (J1_reg_bank[14][13]) # !J1L741 & J1_reg_bank[6][13]) # !E1_tmp[6] & (J1L741);


--J1L941 is exe_unit:inst1|reg:inst2|dr_out[13]~1021
--operation mode is normal

J1L941 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[5][13] # !E1_tmp[6] & (J1_reg_bank[1][13]));


--J1L051 is exe_unit:inst1|reg:inst2|dr_out[13]~1022
--operation mode is normal

J1L051 = E1_tmp[7] & (J1L941 & (J1_reg_bank[13][13]) # !J1L941 & J1_reg_bank[9][13]) # !E1_tmp[7] & (J1L941);


--J1L151 is exe_unit:inst1|reg:inst2|dr_out[13]~1023
--operation mode is normal

J1L151 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[4][13] # !E1_tmp[6] & (J1_reg_bank[0][13]));


--J1L251 is exe_unit:inst1|reg:inst2|dr_out[13]~1024
--operation mode is normal

J1L251 = E1_tmp[7] & (J1L151 & (J1_reg_bank[12][13]) # !J1L151 & J1_reg_bank[8][13]) # !E1_tmp[7] & (J1L151);


--J1L351 is exe_unit:inst1|reg:inst2|dr_out[13]~1025
--operation mode is normal

J1L351 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1L051 # !E1_tmp[4] & (J1L251));


--J1L451 is exe_unit:inst1|reg:inst2|dr_out[13]~1026
--operation mode is normal

J1L451 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][13] # !E1_tmp[7] & (J1_reg_bank[3][13]));


--J1L551 is exe_unit:inst1|reg:inst2|dr_out[13]~1027
--operation mode is normal

J1L551 = E1_tmp[6] & (J1L451 & (J1_reg_bank[15][13]) # !J1L451 & J1_reg_bank[7][13]) # !E1_tmp[6] & (J1L451);


--J1L651 is exe_unit:inst1|reg:inst2|dr_out[13]~1028
--operation mode is normal

J1L651 = E1_tmp[5] & (J1L351 & (J1L551) # !J1L351 & J1L841) # !E1_tmp[5] & (J1L351);


--E1L54 is mem_unit:inst3|addr_bus[13]~1962
--operation mode is normal

E1L54 = E1L1 & (E1L44) # !E1L1 & (E1L44 & (J1L651) # !E1L44 & J1L536);


--E1L64 is mem_unit:inst3|addr_bus[13]~1963
--operation mode is normal

E1L64 = reset & (E1L3 & E1_pc[13] # !E1L3 & (E1L54));


--E1_pc[12] is mem_unit:inst3|pc[12]
--operation mode is arithmetic

E1_pc[12]_carry_eqn = E1L631;
E1_pc[12]_lut_out = E1L48 $ E1_pc[12] $ !E1_pc[12]_carry_eqn;
E1_pc[12] = DFFEAS(E1_pc[12]_lut_out, clk, reset, , E1L021, A1L04, , , E1L911);

--E1L831 is mem_unit:inst3|pc[12]~188
--operation mode is arithmetic

E1L831 = CARRY(E1L48 & (E1_pc[12] # !E1L631) # !E1L48 & E1_pc[12] & !E1L631);


--E1_sp[12] is mem_unit:inst3|sp[12]
--operation mode is arithmetic

E1_sp[12]_carry_eqn = E1L861;
E1_sp[12]_lut_out = D1L21 $ E1_sp[12] $ !E1_sp[12]_carry_eqn;
E1_sp[12] = DFFEAS(E1_sp[12]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L071 is mem_unit:inst3|sp[12]~164
--operation mode is arithmetic

E1L071 = CARRY(D1L21 & (E1_sp[12] # !E1L861) # !D1L21 & E1_sp[12] & !E1L861);


--J1_reg_bank[10][12] is exe_unit:inst1|reg:inst2|reg_bank[10][12]
--operation mode is normal

J1_reg_bank[10][12]_lut_out = J1L274;
J1_reg_bank[10][12] = DFFEAS(J1_reg_bank[10][12]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[9][12] is exe_unit:inst1|reg:inst2|reg_bank[9][12]
--operation mode is normal

J1_reg_bank[9][12]_lut_out = J1L274;
J1_reg_bank[9][12] = DFFEAS(J1_reg_bank[9][12]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[8][12] is exe_unit:inst1|reg:inst2|reg_bank[8][12]
--operation mode is normal

J1_reg_bank[8][12]_lut_out = J1L274;
J1_reg_bank[8][12] = DFFEAS(J1_reg_bank[8][12]_lut_out, clk, reset, , J1L433, , , , );


--J1L616 is exe_unit:inst1|reg:inst2|sr_out[12]~1048
--operation mode is normal

J1L616 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][12] # !E1_tmp[0] & (J1_reg_bank[8][12]));


--J1_reg_bank[11][12] is exe_unit:inst1|reg:inst2|reg_bank[11][12]
--operation mode is normal

J1_reg_bank[11][12]_lut_out = J1L274;
J1_reg_bank[11][12] = DFFEAS(J1_reg_bank[11][12]_lut_out, clk, reset, , J1L293, , , , );


--J1L716 is exe_unit:inst1|reg:inst2|sr_out[12]~1049
--operation mode is normal

J1L716 = E1_tmp[1] & (J1L616 & (J1_reg_bank[11][12]) # !J1L616 & J1_reg_bank[10][12]) # !E1_tmp[1] & (J1L616);


--J1_reg_bank[5][12] is exe_unit:inst1|reg:inst2|reg_bank[5][12]
--operation mode is normal

J1_reg_bank[5][12]_lut_out = J1L274;
J1_reg_bank[5][12] = DFFEAS(J1_reg_bank[5][12]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[6][12] is exe_unit:inst1|reg:inst2|reg_bank[6][12]
--operation mode is normal

J1_reg_bank[6][12]_lut_out = J1L274;
J1_reg_bank[6][12] = DFFEAS(J1_reg_bank[6][12]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[4][12] is exe_unit:inst1|reg:inst2|reg_bank[4][12]
--operation mode is normal

J1_reg_bank[4][12]_lut_out = J1L274;
J1_reg_bank[4][12] = DFFEAS(J1_reg_bank[4][12]_lut_out, clk, reset, , J1L752, , , , );


--J1L816 is exe_unit:inst1|reg:inst2|sr_out[12]~1050
--operation mode is normal

J1L816 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[6][12] # !E1_tmp[1] & (J1_reg_bank[4][12]));


--J1_reg_bank[7][12] is exe_unit:inst1|reg:inst2|reg_bank[7][12]
--operation mode is normal

J1_reg_bank[7][12]_lut_out = J1L274;
J1_reg_bank[7][12] = DFFEAS(J1_reg_bank[7][12]_lut_out, clk, reset, , J1L713, , , , );


--J1L916 is exe_unit:inst1|reg:inst2|sr_out[12]~1051
--operation mode is normal

J1L916 = E1_tmp[0] & (J1L816 & (J1_reg_bank[7][12]) # !J1L816 & J1_reg_bank[5][12]) # !E1_tmp[0] & (J1L816);


--J1_reg_bank[1][12] is exe_unit:inst1|reg:inst2|reg_bank[1][12]
--operation mode is normal

J1_reg_bank[1][12]_lut_out = J1L274;
J1_reg_bank[1][12] = DFFEAS(J1_reg_bank[1][12]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[2][12] is exe_unit:inst1|reg:inst2|reg_bank[2][12]
--operation mode is normal

J1_reg_bank[2][12]_lut_out = J1L274;
J1_reg_bank[2][12] = DFFEAS(J1_reg_bank[2][12]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[0][12] is exe_unit:inst1|reg:inst2|reg_bank[0][12]
--operation mode is normal

J1_reg_bank[0][12]_lut_out = J1L274;
J1_reg_bank[0][12] = DFFEAS(J1_reg_bank[0][12]_lut_out, clk, reset, , J1L481, , , , );


--J1L026 is exe_unit:inst1|reg:inst2|sr_out[12]~1052
--operation mode is normal

J1L026 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[2][12] # !E1_tmp[1] & (J1_reg_bank[0][12]));


--J1_reg_bank[3][12] is exe_unit:inst1|reg:inst2|reg_bank[3][12]
--operation mode is normal

J1_reg_bank[3][12]_lut_out = J1L274;
J1_reg_bank[3][12] = DFFEAS(J1_reg_bank[3][12]_lut_out, clk, reset, , J1L532, , , , );


--J1L126 is exe_unit:inst1|reg:inst2|sr_out[12]~1053
--operation mode is normal

J1L126 = E1_tmp[0] & (J1L026 & (J1_reg_bank[3][12]) # !J1L026 & J1_reg_bank[1][12]) # !E1_tmp[0] & (J1L026);


--J1L226 is exe_unit:inst1|reg:inst2|sr_out[12]~1054
--operation mode is normal

J1L226 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1L916 # !E1_tmp[2] & (J1L126));


--J1_reg_bank[14][12] is exe_unit:inst1|reg:inst2|reg_bank[14][12]
--operation mode is normal

J1_reg_bank[14][12]_lut_out = J1L274;
J1_reg_bank[14][12] = DFFEAS(J1_reg_bank[14][12]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[13][12] is exe_unit:inst1|reg:inst2|reg_bank[13][12]
--operation mode is normal

J1_reg_bank[13][12]_lut_out = J1L274;
J1_reg_bank[13][12] = DFFEAS(J1_reg_bank[13][12]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[12][12] is exe_unit:inst1|reg:inst2|reg_bank[12][12]
--operation mode is normal

J1_reg_bank[12][12]_lut_out = J1L274;
J1_reg_bank[12][12] = DFFEAS(J1_reg_bank[12][12]_lut_out, clk, reset, , J1L104, , , , );


--J1L326 is exe_unit:inst1|reg:inst2|sr_out[12]~1055
--operation mode is normal

J1L326 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[13][12] # !E1_tmp[0] & (J1_reg_bank[12][12]));


--J1_reg_bank[15][12] is exe_unit:inst1|reg:inst2|reg_bank[15][12]
--operation mode is normal

J1_reg_bank[15][12]_lut_out = J1L274;
J1_reg_bank[15][12] = DFFEAS(J1_reg_bank[15][12]_lut_out, clk, reset, , J1L164, , , , );


--J1L426 is exe_unit:inst1|reg:inst2|sr_out[12]~1056
--operation mode is normal

J1L426 = E1_tmp[1] & (J1L326 & (J1_reg_bank[15][12]) # !J1L326 & J1_reg_bank[14][12]) # !E1_tmp[1] & (J1L326);


--J1L526 is exe_unit:inst1|reg:inst2|sr_out[12]~1057
--operation mode is normal

J1L526 = E1_tmp[3] & (J1L226 & (J1L426) # !J1L226 & J1L716) # !E1_tmp[3] & (J1L226);


--E1L85 is mem_unit:inst3|add~1648
--operation mode is arithmetic

E1L85_carry_eqn = E1L16;
E1L85 = E1_sp[12] $ (E1L85_carry_eqn);

--E1L95 is mem_unit:inst3|add~1650
--operation mode is arithmetic

E1L95 = CARRY(E1_sp[12] # !E1L16);


--E1L14 is mem_unit:inst3|addr_bus[12]~1964
--operation mode is normal

E1L14 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L85) # !E1L1 & J1L526);


--J1L731 is exe_unit:inst1|reg:inst2|dr_out[12]~1029
--operation mode is normal

J1L731 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[9][12] # !E1_tmp[4] & (J1_reg_bank[8][12]));


--J1L831 is exe_unit:inst1|reg:inst2|dr_out[12]~1030
--operation mode is normal

J1L831 = E1_tmp[5] & (J1L731 & (J1_reg_bank[11][12]) # !J1L731 & J1_reg_bank[10][12]) # !E1_tmp[5] & (J1L731);


--J1L931 is exe_unit:inst1|reg:inst2|dr_out[12]~1031
--operation mode is normal

J1L931 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][12] # !E1_tmp[5] & (J1_reg_bank[4][12]));


--J1L041 is exe_unit:inst1|reg:inst2|dr_out[12]~1032
--operation mode is normal

J1L041 = E1_tmp[4] & (J1L931 & (J1_reg_bank[7][12]) # !J1L931 & J1_reg_bank[5][12]) # !E1_tmp[4] & (J1L931);


--J1L141 is exe_unit:inst1|reg:inst2|dr_out[12]~1033
--operation mode is normal

J1L141 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[2][12] # !E1_tmp[5] & (J1_reg_bank[0][12]));


--J1L241 is exe_unit:inst1|reg:inst2|dr_out[12]~1034
--operation mode is normal

J1L241 = E1_tmp[4] & (J1L141 & (J1_reg_bank[3][12]) # !J1L141 & J1_reg_bank[1][12]) # !E1_tmp[4] & (J1L141);


--J1L341 is exe_unit:inst1|reg:inst2|dr_out[12]~1035
--operation mode is normal

J1L341 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1L041 # !E1_tmp[6] & (J1L241));


--J1L441 is exe_unit:inst1|reg:inst2|dr_out[12]~1036
--operation mode is normal

J1L441 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][12] # !E1_tmp[4] & (J1_reg_bank[12][12]));


--J1L541 is exe_unit:inst1|reg:inst2|dr_out[12]~1037
--operation mode is normal

J1L541 = E1_tmp[5] & (J1L441 & (J1_reg_bank[15][12]) # !J1L441 & J1_reg_bank[14][12]) # !E1_tmp[5] & (J1L441);


--J1L641 is exe_unit:inst1|reg:inst2|dr_out[12]~1038
--operation mode is normal

J1L641 = E1_tmp[7] & (J1L341 & (J1L541) # !J1L341 & J1L831) # !E1_tmp[7] & (J1L341);


--E1L24 is mem_unit:inst3|addr_bus[12]~1965
--operation mode is normal

E1L24 = E1L7 & (E1L14 & (J1L641) # !E1L14 & E1_sp[12]) # !E1L7 & (E1L14);


--E1L34 is mem_unit:inst3|addr_bus[12]~1966
--operation mode is normal

E1L34 = reset & (E1L3 & E1_pc[12] # !E1L3 & (E1L24));


--E1_pc[11] is mem_unit:inst3|pc[11]
--operation mode is arithmetic

E1_pc[11]_carry_eqn = E1L431;
E1_pc[11]_lut_out = E1L48 $ E1_pc[11] $ E1_pc[11]_carry_eqn;
E1_pc[11] = DFFEAS(E1_pc[11]_lut_out, clk, reset, , E1L021, A1L14, , , E1L911);

--E1L631 is mem_unit:inst3|pc[11]~192
--operation mode is arithmetic

E1L631 = CARRY(E1L48 & !E1_pc[11] & !E1L431 # !E1L48 & (!E1L431 # !E1_pc[11]));


--J1_reg_bank[5][11] is exe_unit:inst1|reg:inst2|reg_bank[5][11]
--operation mode is normal

J1_reg_bank[5][11]_lut_out = J1L474;
J1_reg_bank[5][11] = DFFEAS(J1_reg_bank[5][11]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[9][11] is exe_unit:inst1|reg:inst2|reg_bank[9][11]
--operation mode is normal

J1_reg_bank[9][11]_lut_out = J1L474;
J1_reg_bank[9][11] = DFFEAS(J1_reg_bank[9][11]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[1][11] is exe_unit:inst1|reg:inst2|reg_bank[1][11]
--operation mode is normal

J1_reg_bank[1][11]_lut_out = J1L474;
J1_reg_bank[1][11] = DFFEAS(J1_reg_bank[1][11]_lut_out, clk, reset, , J1L602, , , , );


--J1L606 is exe_unit:inst1|reg:inst2|sr_out[11]~1058
--operation mode is normal

J1L606 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][11] # !E1_tmp[3] & (J1_reg_bank[1][11]));


--J1_reg_bank[13][11] is exe_unit:inst1|reg:inst2|reg_bank[13][11]
--operation mode is normal

J1_reg_bank[13][11]_lut_out = J1L474;
J1_reg_bank[13][11] = DFFEAS(J1_reg_bank[13][11]_lut_out, clk, reset, , J1L624, , , , );


--J1L706 is exe_unit:inst1|reg:inst2|sr_out[11]~1059
--operation mode is normal

J1L706 = E1_tmp[2] & (J1L606 & (J1_reg_bank[13][11]) # !J1L606 & J1_reg_bank[5][11]) # !E1_tmp[2] & (J1L606);


--J1_reg_bank[10][11] is exe_unit:inst1|reg:inst2|reg_bank[10][11]
--operation mode is normal

J1_reg_bank[10][11]_lut_out = J1L474;
J1_reg_bank[10][11] = DFFEAS(J1_reg_bank[10][11]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[6][11] is exe_unit:inst1|reg:inst2|reg_bank[6][11]
--operation mode is normal

J1_reg_bank[6][11]_lut_out = J1L474;
J1_reg_bank[6][11] = DFFEAS(J1_reg_bank[6][11]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[2][11] is exe_unit:inst1|reg:inst2|reg_bank[2][11]
--operation mode is normal

J1_reg_bank[2][11]_lut_out = J1L474;
J1_reg_bank[2][11] = DFFEAS(J1_reg_bank[2][11]_lut_out, clk, reset, , J1L722, , , , );


--J1L806 is exe_unit:inst1|reg:inst2|sr_out[11]~1060
--operation mode is normal

J1L806 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[6][11] # !E1_tmp[2] & (J1_reg_bank[2][11]));


--J1_reg_bank[14][11] is exe_unit:inst1|reg:inst2|reg_bank[14][11]
--operation mode is normal

J1_reg_bank[14][11]_lut_out = J1L474;
J1_reg_bank[14][11] = DFFEAS(J1_reg_bank[14][11]_lut_out, clk, reset, , J1L444, , , , );


--J1L906 is exe_unit:inst1|reg:inst2|sr_out[11]~1061
--operation mode is normal

J1L906 = E1_tmp[3] & (J1L806 & (J1_reg_bank[14][11]) # !J1L806 & J1_reg_bank[10][11]) # !E1_tmp[3] & (J1L806);


--J1_reg_bank[4][11] is exe_unit:inst1|reg:inst2|reg_bank[4][11]
--operation mode is normal

J1_reg_bank[4][11]_lut_out = J1L474;
J1_reg_bank[4][11] = DFFEAS(J1_reg_bank[4][11]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[8][11] is exe_unit:inst1|reg:inst2|reg_bank[8][11]
--operation mode is normal

J1_reg_bank[8][11]_lut_out = J1L474;
J1_reg_bank[8][11] = DFFEAS(J1_reg_bank[8][11]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[0][11] is exe_unit:inst1|reg:inst2|reg_bank[0][11]
--operation mode is normal

J1_reg_bank[0][11]_lut_out = J1L474;
J1_reg_bank[0][11] = DFFEAS(J1_reg_bank[0][11]_lut_out, clk, reset, , J1L481, , , , );


--J1L016 is exe_unit:inst1|reg:inst2|sr_out[11]~1062
--operation mode is normal

J1L016 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][11] # !E1_tmp[3] & (J1_reg_bank[0][11]));


--J1_reg_bank[12][11] is exe_unit:inst1|reg:inst2|reg_bank[12][11]
--operation mode is normal

J1_reg_bank[12][11]_lut_out = J1L474;
J1_reg_bank[12][11] = DFFEAS(J1_reg_bank[12][11]_lut_out, clk, reset, , J1L104, , , , );


--J1L116 is exe_unit:inst1|reg:inst2|sr_out[11]~1063
--operation mode is normal

J1L116 = E1_tmp[2] & (J1L016 & (J1_reg_bank[12][11]) # !J1L016 & J1_reg_bank[4][11]) # !E1_tmp[2] & (J1L016);


--J1L216 is exe_unit:inst1|reg:inst2|sr_out[11]~1064
--operation mode is normal

J1L216 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L906 # !E1_tmp[1] & (J1L116));


--J1_reg_bank[11][11] is exe_unit:inst1|reg:inst2|reg_bank[11][11]
--operation mode is normal

J1_reg_bank[11][11]_lut_out = J1L474;
J1_reg_bank[11][11] = DFFEAS(J1_reg_bank[11][11]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[7][11] is exe_unit:inst1|reg:inst2|reg_bank[7][11]
--operation mode is normal

J1_reg_bank[7][11]_lut_out = J1L474;
J1_reg_bank[7][11] = DFFEAS(J1_reg_bank[7][11]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[3][11] is exe_unit:inst1|reg:inst2|reg_bank[3][11]
--operation mode is normal

J1_reg_bank[3][11]_lut_out = J1L474;
J1_reg_bank[3][11] = DFFEAS(J1_reg_bank[3][11]_lut_out, clk, reset, , J1L532, , , , );


--J1L316 is exe_unit:inst1|reg:inst2|sr_out[11]~1065
--operation mode is normal

J1L316 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[7][11] # !E1_tmp[2] & (J1_reg_bank[3][11]));


--J1_reg_bank[15][11] is exe_unit:inst1|reg:inst2|reg_bank[15][11]
--operation mode is normal

J1_reg_bank[15][11]_lut_out = J1L474;
J1_reg_bank[15][11] = DFFEAS(J1_reg_bank[15][11]_lut_out, clk, reset, , J1L164, , , , );


--J1L416 is exe_unit:inst1|reg:inst2|sr_out[11]~1066
--operation mode is normal

J1L416 = E1_tmp[3] & (J1L316 & (J1_reg_bank[15][11]) # !J1L316 & J1_reg_bank[11][11]) # !E1_tmp[3] & (J1L316);


--J1L516 is exe_unit:inst1|reg:inst2|sr_out[11]~1067
--operation mode is normal

J1L516 = E1_tmp[0] & (J1L216 & (J1L416) # !J1L216 & J1L706) # !E1_tmp[0] & (J1L216);


--E1_sp[11] is mem_unit:inst3|sp[11]
--operation mode is arithmetic

E1_sp[11]_carry_eqn = E1L661;
E1_sp[11]_lut_out = D1L21 $ E1_sp[11] $ E1_sp[11]_carry_eqn;
E1_sp[11] = DFFEAS(E1_sp[11]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L861 is mem_unit:inst3|sp[11]~168
--operation mode is arithmetic

E1L861 = CARRY(D1L21 & !E1_sp[11] & !E1L661 # !D1L21 & (!E1L661 # !E1_sp[11]));


--E1L06 is mem_unit:inst3|add~1653
--operation mode is arithmetic

E1L06_carry_eqn = E1L36;
E1L06 = E1_sp[11] $ (!E1L06_carry_eqn);

--E1L16 is mem_unit:inst3|add~1655
--operation mode is arithmetic

E1L16 = CARRY(!E1_sp[11] & (!E1L36));


--E1L83 is mem_unit:inst3|addr_bus[11]~1967
--operation mode is normal

E1L83 = E1L1 & (E1L7 & E1_sp[11] # !E1L7 & (E1L06)) # !E1L1 & (E1L7);


--J1L721 is exe_unit:inst1|reg:inst2|dr_out[11]~1039
--operation mode is normal

J1L721 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[9][11] # !E1_tmp[7] & (J1_reg_bank[1][11]));


--J1L821 is exe_unit:inst1|reg:inst2|dr_out[11]~1040
--operation mode is normal

J1L821 = E1_tmp[6] & (J1L721 & (J1_reg_bank[13][11]) # !J1L721 & J1_reg_bank[5][11]) # !E1_tmp[6] & (J1L721);


--J1L921 is exe_unit:inst1|reg:inst2|dr_out[11]~1041
--operation mode is normal

J1L921 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[6][11] # !E1_tmp[6] & (J1_reg_bank[2][11]));


--J1L031 is exe_unit:inst1|reg:inst2|dr_out[11]~1042
--operation mode is normal

J1L031 = E1_tmp[7] & (J1L921 & (J1_reg_bank[14][11]) # !J1L921 & J1_reg_bank[10][11]) # !E1_tmp[7] & (J1L921);


--J1L131 is exe_unit:inst1|reg:inst2|dr_out[11]~1043
--operation mode is normal

J1L131 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[8][11] # !E1_tmp[7] & (J1_reg_bank[0][11]));


--J1L231 is exe_unit:inst1|reg:inst2|dr_out[11]~1044
--operation mode is normal

J1L231 = E1_tmp[6] & (J1L131 & (J1_reg_bank[12][11]) # !J1L131 & J1_reg_bank[4][11]) # !E1_tmp[6] & (J1L131);


--J1L331 is exe_unit:inst1|reg:inst2|dr_out[11]~1045
--operation mode is normal

J1L331 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1L031 # !E1_tmp[5] & (J1L231));


--J1L431 is exe_unit:inst1|reg:inst2|dr_out[11]~1046
--operation mode is normal

J1L431 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[7][11] # !E1_tmp[6] & (J1_reg_bank[3][11]));


--J1L531 is exe_unit:inst1|reg:inst2|dr_out[11]~1047
--operation mode is normal

J1L531 = E1_tmp[7] & (J1L431 & (J1_reg_bank[15][11]) # !J1L431 & J1_reg_bank[11][11]) # !E1_tmp[7] & (J1L431);


--J1L631 is exe_unit:inst1|reg:inst2|dr_out[11]~1048
--operation mode is normal

J1L631 = E1_tmp[4] & (J1L331 & (J1L531) # !J1L331 & J1L821) # !E1_tmp[4] & (J1L331);


--E1L93 is mem_unit:inst3|addr_bus[11]~1968
--operation mode is normal

E1L93 = E1L1 & (E1L83) # !E1L1 & (E1L83 & (J1L631) # !E1L83 & J1L516);


--E1L04 is mem_unit:inst3|addr_bus[11]~1969
--operation mode is normal

E1L04 = reset & (E1L3 & E1_pc[11] # !E1L3 & (E1L93));


--E1_pc[10] is mem_unit:inst3|pc[10]
--operation mode is arithmetic

E1_pc[10]_carry_eqn = E1L231;
E1_pc[10]_lut_out = E1L48 $ E1_pc[10] $ !E1_pc[10]_carry_eqn;
E1_pc[10] = DFFEAS(E1_pc[10]_lut_out, clk, reset, , E1L021, A1L24, , , E1L911);

--E1L431 is mem_unit:inst3|pc[10]~196
--operation mode is arithmetic

E1L431 = CARRY(E1L48 & (E1_pc[10] # !E1L231) # !E1L48 & E1_pc[10] & !E1L231);


--E1_sp[10] is mem_unit:inst3|sp[10]
--operation mode is arithmetic

E1_sp[10]_carry_eqn = E1L461;
E1_sp[10]_lut_out = D1L21 $ E1_sp[10] $ !E1_sp[10]_carry_eqn;
E1_sp[10] = DFFEAS(E1_sp[10]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L661 is mem_unit:inst3|sp[10]~172
--operation mode is arithmetic

E1L661 = CARRY(D1L21 & (E1_sp[10] # !E1L461) # !D1L21 & E1_sp[10] & !E1L461);


--J1_reg_bank[6][10] is exe_unit:inst1|reg:inst2|reg_bank[6][10]
--operation mode is normal

J1_reg_bank[6][10]_lut_out = J1L674;
J1_reg_bank[6][10] = DFFEAS(J1_reg_bank[6][10]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[5][10] is exe_unit:inst1|reg:inst2|reg_bank[5][10]
--operation mode is normal

J1_reg_bank[5][10]_lut_out = J1L674;
J1_reg_bank[5][10] = DFFEAS(J1_reg_bank[5][10]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[4][10] is exe_unit:inst1|reg:inst2|reg_bank[4][10]
--operation mode is normal

J1_reg_bank[4][10]_lut_out = J1L674;
J1_reg_bank[4][10] = DFFEAS(J1_reg_bank[4][10]_lut_out, clk, reset, , J1L752, , , , );


--J1L695 is exe_unit:inst1|reg:inst2|sr_out[10]~1068
--operation mode is normal

J1L695 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][10] # !E1_tmp[0] & (J1_reg_bank[4][10]));


--J1_reg_bank[7][10] is exe_unit:inst1|reg:inst2|reg_bank[7][10]
--operation mode is normal

J1_reg_bank[7][10]_lut_out = J1L674;
J1_reg_bank[7][10] = DFFEAS(J1_reg_bank[7][10]_lut_out, clk, reset, , J1L713, , , , );


--J1L795 is exe_unit:inst1|reg:inst2|sr_out[10]~1069
--operation mode is normal

J1L795 = E1_tmp[1] & (J1L695 & (J1_reg_bank[7][10]) # !J1L695 & J1_reg_bank[6][10]) # !E1_tmp[1] & (J1L695);


--J1_reg_bank[9][10] is exe_unit:inst1|reg:inst2|reg_bank[9][10]
--operation mode is normal

J1_reg_bank[9][10]_lut_out = J1L674;
J1_reg_bank[9][10] = DFFEAS(J1_reg_bank[9][10]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[10][10] is exe_unit:inst1|reg:inst2|reg_bank[10][10]
--operation mode is normal

J1_reg_bank[10][10]_lut_out = J1L674;
J1_reg_bank[10][10] = DFFEAS(J1_reg_bank[10][10]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[8][10] is exe_unit:inst1|reg:inst2|reg_bank[8][10]
--operation mode is normal

J1_reg_bank[8][10]_lut_out = J1L674;
J1_reg_bank[8][10] = DFFEAS(J1_reg_bank[8][10]_lut_out, clk, reset, , J1L433, , , , );


--J1L895 is exe_unit:inst1|reg:inst2|sr_out[10]~1070
--operation mode is normal

J1L895 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[10][10] # !E1_tmp[1] & (J1_reg_bank[8][10]));


--J1_reg_bank[11][10] is exe_unit:inst1|reg:inst2|reg_bank[11][10]
--operation mode is normal

J1_reg_bank[11][10]_lut_out = J1L674;
J1_reg_bank[11][10] = DFFEAS(J1_reg_bank[11][10]_lut_out, clk, reset, , J1L293, , , , );


--J1L995 is exe_unit:inst1|reg:inst2|sr_out[10]~1071
--operation mode is normal

J1L995 = E1_tmp[0] & (J1L895 & (J1_reg_bank[11][10]) # !J1L895 & J1_reg_bank[9][10]) # !E1_tmp[0] & (J1L895);


--J1_reg_bank[2][10] is exe_unit:inst1|reg:inst2|reg_bank[2][10]
--operation mode is normal

J1_reg_bank[2][10]_lut_out = J1L674;
J1_reg_bank[2][10] = DFFEAS(J1_reg_bank[2][10]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[1][10] is exe_unit:inst1|reg:inst2|reg_bank[1][10]
--operation mode is normal

J1_reg_bank[1][10]_lut_out = J1L674;
J1_reg_bank[1][10] = DFFEAS(J1_reg_bank[1][10]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[0][10] is exe_unit:inst1|reg:inst2|reg_bank[0][10]
--operation mode is normal

J1_reg_bank[0][10]_lut_out = J1L674;
J1_reg_bank[0][10] = DFFEAS(J1_reg_bank[0][10]_lut_out, clk, reset, , J1L481, , , , );


--J1L006 is exe_unit:inst1|reg:inst2|sr_out[10]~1072
--operation mode is normal

J1L006 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[1][10] # !E1_tmp[0] & (J1_reg_bank[0][10]));


--J1_reg_bank[3][10] is exe_unit:inst1|reg:inst2|reg_bank[3][10]
--operation mode is normal

J1_reg_bank[3][10]_lut_out = J1L674;
J1_reg_bank[3][10] = DFFEAS(J1_reg_bank[3][10]_lut_out, clk, reset, , J1L532, , , , );


--J1L106 is exe_unit:inst1|reg:inst2|sr_out[10]~1073
--operation mode is normal

J1L106 = E1_tmp[1] & (J1L006 & (J1_reg_bank[3][10]) # !J1L006 & J1_reg_bank[2][10]) # !E1_tmp[1] & (J1L006);


--J1L206 is exe_unit:inst1|reg:inst2|sr_out[10]~1074
--operation mode is normal

J1L206 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1L995 # !E1_tmp[3] & (J1L106));


--J1_reg_bank[13][10] is exe_unit:inst1|reg:inst2|reg_bank[13][10]
--operation mode is normal

J1_reg_bank[13][10]_lut_out = J1L674;
J1_reg_bank[13][10] = DFFEAS(J1_reg_bank[13][10]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[14][10] is exe_unit:inst1|reg:inst2|reg_bank[14][10]
--operation mode is normal

J1_reg_bank[14][10]_lut_out = J1L674;
J1_reg_bank[14][10] = DFFEAS(J1_reg_bank[14][10]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[12][10] is exe_unit:inst1|reg:inst2|reg_bank[12][10]
--operation mode is normal

J1_reg_bank[12][10]_lut_out = J1L674;
J1_reg_bank[12][10] = DFFEAS(J1_reg_bank[12][10]_lut_out, clk, reset, , J1L104, , , , );


--J1L306 is exe_unit:inst1|reg:inst2|sr_out[10]~1075
--operation mode is normal

J1L306 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[14][10] # !E1_tmp[1] & (J1_reg_bank[12][10]));


--J1_reg_bank[15][10] is exe_unit:inst1|reg:inst2|reg_bank[15][10]
--operation mode is normal

J1_reg_bank[15][10]_lut_out = J1L674;
J1_reg_bank[15][10] = DFFEAS(J1_reg_bank[15][10]_lut_out, clk, reset, , J1L164, , , , );


--J1L406 is exe_unit:inst1|reg:inst2|sr_out[10]~1076
--operation mode is normal

J1L406 = E1_tmp[0] & (J1L306 & (J1_reg_bank[15][10]) # !J1L306 & J1_reg_bank[13][10]) # !E1_tmp[0] & (J1L306);


--J1L506 is exe_unit:inst1|reg:inst2|sr_out[10]~1077
--operation mode is normal

J1L506 = E1_tmp[2] & (J1L206 & (J1L406) # !J1L206 & J1L795) # !E1_tmp[2] & (J1L206);


--E1L26 is mem_unit:inst3|add~1658
--operation mode is arithmetic

E1L26_carry_eqn = E1L56;
E1L26 = E1_sp[10] $ (E1L26_carry_eqn);

--E1L36 is mem_unit:inst3|add~1660
--operation mode is arithmetic

E1L36 = CARRY(E1_sp[10] # !E1L56);


--E1L53 is mem_unit:inst3|addr_bus[10]~1970
--operation mode is normal

E1L53 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L26) # !E1L1 & J1L506);


--J1L711 is exe_unit:inst1|reg:inst2|dr_out[10]~1049
--operation mode is normal

J1L711 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[5][10] # !E1_tmp[4] & (J1_reg_bank[4][10]));


--J1L811 is exe_unit:inst1|reg:inst2|dr_out[10]~1050
--operation mode is normal

J1L811 = E1_tmp[5] & (J1L711 & (J1_reg_bank[7][10]) # !J1L711 & J1_reg_bank[6][10]) # !E1_tmp[5] & (J1L711);


--J1L911 is exe_unit:inst1|reg:inst2|dr_out[10]~1051
--operation mode is normal

J1L911 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][10] # !E1_tmp[5] & (J1_reg_bank[8][10]));


--J1L021 is exe_unit:inst1|reg:inst2|dr_out[10]~1052
--operation mode is normal

J1L021 = E1_tmp[4] & (J1L911 & (J1_reg_bank[11][10]) # !J1L911 & J1_reg_bank[9][10]) # !E1_tmp[4] & (J1L911);


--J1L121 is exe_unit:inst1|reg:inst2|dr_out[10]~1053
--operation mode is normal

J1L121 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[1][10] # !E1_tmp[4] & (J1_reg_bank[0][10]));


--J1L221 is exe_unit:inst1|reg:inst2|dr_out[10]~1054
--operation mode is normal

J1L221 = E1_tmp[5] & (J1L121 & (J1_reg_bank[3][10]) # !J1L121 & J1_reg_bank[2][10]) # !E1_tmp[5] & (J1L121);


--J1L321 is exe_unit:inst1|reg:inst2|dr_out[10]~1055
--operation mode is normal

J1L321 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1L021 # !E1_tmp[7] & (J1L221));


--J1L421 is exe_unit:inst1|reg:inst2|dr_out[10]~1056
--operation mode is normal

J1L421 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][10] # !E1_tmp[5] & (J1_reg_bank[12][10]));


--J1L521 is exe_unit:inst1|reg:inst2|dr_out[10]~1057
--operation mode is normal

J1L521 = E1_tmp[4] & (J1L421 & (J1_reg_bank[15][10]) # !J1L421 & J1_reg_bank[13][10]) # !E1_tmp[4] & (J1L421);


--J1L621 is exe_unit:inst1|reg:inst2|dr_out[10]~1058
--operation mode is normal

J1L621 = E1_tmp[6] & (J1L321 & (J1L521) # !J1L321 & J1L811) # !E1_tmp[6] & (J1L321);


--E1L63 is mem_unit:inst3|addr_bus[10]~1971
--operation mode is normal

E1L63 = E1L7 & (E1L53 & (J1L621) # !E1L53 & E1_sp[10]) # !E1L7 & (E1L53);


--E1L73 is mem_unit:inst3|addr_bus[10]~1972
--operation mode is normal

E1L73 = reset & (E1L3 & E1_pc[10] # !E1L3 & (E1L63));


--E1_pc[9] is mem_unit:inst3|pc[9]
--operation mode is arithmetic

E1_pc[9]_carry_eqn = E1L031;
E1_pc[9]_lut_out = E1L48 $ E1_pc[9] $ E1_pc[9]_carry_eqn;
E1_pc[9] = DFFEAS(E1_pc[9]_lut_out, clk, reset, , E1L021, A1L34, , , E1L911);

--E1L231 is mem_unit:inst3|pc[9]~200
--operation mode is arithmetic

E1L231 = CARRY(E1L48 & !E1_pc[9] & !E1L031 # !E1L48 & (!E1L031 # !E1_pc[9]));


--J1_reg_bank[6][9] is exe_unit:inst1|reg:inst2|reg_bank[6][9]
--operation mode is normal

J1_reg_bank[6][9]_lut_out = J1L874;
J1_reg_bank[6][9] = DFFEAS(J1_reg_bank[6][9]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[10][9] is exe_unit:inst1|reg:inst2|reg_bank[10][9]
--operation mode is normal

J1_reg_bank[10][9]_lut_out = J1L874;
J1_reg_bank[10][9] = DFFEAS(J1_reg_bank[10][9]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[2][9] is exe_unit:inst1|reg:inst2|reg_bank[2][9]
--operation mode is normal

J1_reg_bank[2][9]_lut_out = J1L874;
J1_reg_bank[2][9] = DFFEAS(J1_reg_bank[2][9]_lut_out, clk, reset, , J1L722, , , , );


--J1L685 is exe_unit:inst1|reg:inst2|sr_out[9]~1078
--operation mode is normal

J1L685 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][9] # !E1_tmp[3] & (J1_reg_bank[2][9]));


--J1_reg_bank[14][9] is exe_unit:inst1|reg:inst2|reg_bank[14][9]
--operation mode is normal

J1_reg_bank[14][9]_lut_out = J1L874;
J1_reg_bank[14][9] = DFFEAS(J1_reg_bank[14][9]_lut_out, clk, reset, , J1L444, , , , );


--J1L785 is exe_unit:inst1|reg:inst2|sr_out[9]~1079
--operation mode is normal

J1L785 = E1_tmp[2] & (J1L685 & (J1_reg_bank[14][9]) # !J1L685 & J1_reg_bank[6][9]) # !E1_tmp[2] & (J1L685);


--J1_reg_bank[9][9] is exe_unit:inst1|reg:inst2|reg_bank[9][9]
--operation mode is normal

J1_reg_bank[9][9]_lut_out = J1L874;
J1_reg_bank[9][9] = DFFEAS(J1_reg_bank[9][9]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[5][9] is exe_unit:inst1|reg:inst2|reg_bank[5][9]
--operation mode is normal

J1_reg_bank[5][9]_lut_out = J1L874;
J1_reg_bank[5][9] = DFFEAS(J1_reg_bank[5][9]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[1][9] is exe_unit:inst1|reg:inst2|reg_bank[1][9]
--operation mode is normal

J1_reg_bank[1][9]_lut_out = J1L874;
J1_reg_bank[1][9] = DFFEAS(J1_reg_bank[1][9]_lut_out, clk, reset, , J1L602, , , , );


--J1L885 is exe_unit:inst1|reg:inst2|sr_out[9]~1080
--operation mode is normal

J1L885 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][9] # !E1_tmp[2] & (J1_reg_bank[1][9]));


--J1_reg_bank[13][9] is exe_unit:inst1|reg:inst2|reg_bank[13][9]
--operation mode is normal

J1_reg_bank[13][9]_lut_out = J1L874;
J1_reg_bank[13][9] = DFFEAS(J1_reg_bank[13][9]_lut_out, clk, reset, , J1L624, , , , );


--J1L985 is exe_unit:inst1|reg:inst2|sr_out[9]~1081
--operation mode is normal

J1L985 = E1_tmp[3] & (J1L885 & (J1_reg_bank[13][9]) # !J1L885 & J1_reg_bank[9][9]) # !E1_tmp[3] & (J1L885);


--J1_reg_bank[8][9] is exe_unit:inst1|reg:inst2|reg_bank[8][9]
--operation mode is normal

J1_reg_bank[8][9]_lut_out = J1L874;
J1_reg_bank[8][9] = DFFEAS(J1_reg_bank[8][9]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[4][9] is exe_unit:inst1|reg:inst2|reg_bank[4][9]
--operation mode is normal

J1_reg_bank[4][9]_lut_out = J1L874;
J1_reg_bank[4][9] = DFFEAS(J1_reg_bank[4][9]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[0][9] is exe_unit:inst1|reg:inst2|reg_bank[0][9]
--operation mode is normal

J1_reg_bank[0][9]_lut_out = J1L874;
J1_reg_bank[0][9] = DFFEAS(J1_reg_bank[0][9]_lut_out, clk, reset, , J1L481, , , , );


--J1L095 is exe_unit:inst1|reg:inst2|sr_out[9]~1082
--operation mode is normal

J1L095 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[4][9] # !E1_tmp[2] & (J1_reg_bank[0][9]));


--J1_reg_bank[12][9] is exe_unit:inst1|reg:inst2|reg_bank[12][9]
--operation mode is normal

J1_reg_bank[12][9]_lut_out = J1L874;
J1_reg_bank[12][9] = DFFEAS(J1_reg_bank[12][9]_lut_out, clk, reset, , J1L104, , , , );


--J1L195 is exe_unit:inst1|reg:inst2|sr_out[9]~1083
--operation mode is normal

J1L195 = E1_tmp[3] & (J1L095 & (J1_reg_bank[12][9]) # !J1L095 & J1_reg_bank[8][9]) # !E1_tmp[3] & (J1L095);


--J1L295 is exe_unit:inst1|reg:inst2|sr_out[9]~1084
--operation mode is normal

J1L295 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L985 # !E1_tmp[0] & (J1L195));


--J1_reg_bank[7][9] is exe_unit:inst1|reg:inst2|reg_bank[7][9]
--operation mode is normal

J1_reg_bank[7][9]_lut_out = J1L874;
J1_reg_bank[7][9] = DFFEAS(J1_reg_bank[7][9]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[11][9] is exe_unit:inst1|reg:inst2|reg_bank[11][9]
--operation mode is normal

J1_reg_bank[11][9]_lut_out = J1L874;
J1_reg_bank[11][9] = DFFEAS(J1_reg_bank[11][9]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[3][9] is exe_unit:inst1|reg:inst2|reg_bank[3][9]
--operation mode is normal

J1_reg_bank[3][9]_lut_out = J1L874;
J1_reg_bank[3][9] = DFFEAS(J1_reg_bank[3][9]_lut_out, clk, reset, , J1L532, , , , );


--J1L395 is exe_unit:inst1|reg:inst2|sr_out[9]~1085
--operation mode is normal

J1L395 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[11][9] # !E1_tmp[3] & (J1_reg_bank[3][9]));


--J1_reg_bank[15][9] is exe_unit:inst1|reg:inst2|reg_bank[15][9]
--operation mode is normal

J1_reg_bank[15][9]_lut_out = J1L874;
J1_reg_bank[15][9] = DFFEAS(J1_reg_bank[15][9]_lut_out, clk, reset, , J1L164, , , , );


--J1L495 is exe_unit:inst1|reg:inst2|sr_out[9]~1086
--operation mode is normal

J1L495 = E1_tmp[2] & (J1L395 & (J1_reg_bank[15][9]) # !J1L395 & J1_reg_bank[7][9]) # !E1_tmp[2] & (J1L395);


--J1L595 is exe_unit:inst1|reg:inst2|sr_out[9]~1087
--operation mode is normal

J1L595 = E1_tmp[1] & (J1L295 & (J1L495) # !J1L295 & J1L785) # !E1_tmp[1] & (J1L295);


--E1_sp[9] is mem_unit:inst3|sp[9]
--operation mode is arithmetic

E1_sp[9]_carry_eqn = E1L261;
E1_sp[9]_lut_out = D1L21 $ E1_sp[9] $ E1_sp[9]_carry_eqn;
E1_sp[9] = DFFEAS(E1_sp[9]_lut_out, clk, VCC, , E1L1, VCC, !reset, , );

--E1L461 is mem_unit:inst3|sp[9]~176
--operation mode is arithmetic

E1L461 = CARRY(D1L21 & !E1_sp[9] & !E1L261 # !D1L21 & (!E1L261 # !E1_sp[9]));


--E1L46 is mem_unit:inst3|add~1663
--operation mode is arithmetic

E1L46_carry_eqn = E1L76;
E1L46 = E1_sp[9] $ (!E1L46_carry_eqn);

--E1L56 is mem_unit:inst3|add~1665
--operation mode is arithmetic

E1L56 = CARRY(!E1_sp[9] & (!E1L76));


--E1L23 is mem_unit:inst3|addr_bus[9]~1973
--operation mode is normal

E1L23 = E1L1 & (E1L7 & E1_sp[9] # !E1L7 & (E1L46)) # !E1L1 & (E1L7);


--J1L701 is exe_unit:inst1|reg:inst2|dr_out[9]~1059
--operation mode is normal

J1L701 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[10][9] # !E1_tmp[7] & (J1_reg_bank[2][9]));


--J1L801 is exe_unit:inst1|reg:inst2|dr_out[9]~1060
--operation mode is normal

J1L801 = E1_tmp[6] & (J1L701 & (J1_reg_bank[14][9]) # !J1L701 & J1_reg_bank[6][9]) # !E1_tmp[6] & (J1L701);


--J1L901 is exe_unit:inst1|reg:inst2|dr_out[9]~1061
--operation mode is normal

J1L901 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[5][9] # !E1_tmp[6] & (J1_reg_bank[1][9]));


--J1L011 is exe_unit:inst1|reg:inst2|dr_out[9]~1062
--operation mode is normal

J1L011 = E1_tmp[7] & (J1L901 & (J1_reg_bank[13][9]) # !J1L901 & J1_reg_bank[9][9]) # !E1_tmp[7] & (J1L901);


--J1L111 is exe_unit:inst1|reg:inst2|dr_out[9]~1063
--operation mode is normal

J1L111 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[4][9] # !E1_tmp[6] & (J1_reg_bank[0][9]));


--J1L211 is exe_unit:inst1|reg:inst2|dr_out[9]~1064
--operation mode is normal

J1L211 = E1_tmp[7] & (J1L111 & (J1_reg_bank[12][9]) # !J1L111 & J1_reg_bank[8][9]) # !E1_tmp[7] & (J1L111);


--J1L311 is exe_unit:inst1|reg:inst2|dr_out[9]~1065
--operation mode is normal

J1L311 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1L011 # !E1_tmp[4] & (J1L211));


--J1L411 is exe_unit:inst1|reg:inst2|dr_out[9]~1066
--operation mode is normal

J1L411 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][9] # !E1_tmp[7] & (J1_reg_bank[3][9]));


--J1L511 is exe_unit:inst1|reg:inst2|dr_out[9]~1067
--operation mode is normal

J1L511 = E1_tmp[6] & (J1L411 & (J1_reg_bank[15][9]) # !J1L411 & J1_reg_bank[7][9]) # !E1_tmp[6] & (J1L411);


--J1L611 is exe_unit:inst1|reg:inst2|dr_out[9]~1068
--operation mode is normal

J1L611 = E1_tmp[5] & (J1L311 & (J1L511) # !J1L311 & J1L801) # !E1_tmp[5] & (J1L311);


--E1L33 is mem_unit:inst3|addr_bus[9]~1974
--operation mode is normal

E1L33 = E1L1 & (E1L23) # !E1L1 & (E1L23 & (J1L611) # !E1L23 & J1L595);


--E1L43 is mem_unit:inst3|addr_bus[9]~1975
--operation mode is normal

E1L43 = reset & (E1L3 & E1_pc[9] # !E1L3 & (E1L33));


--E1_pc[8] is mem_unit:inst3|pc[8]
--operation mode is arithmetic

E1_pc[8]_carry_eqn = E1L821;
E1_pc[8]_lut_out = E1L48 $ E1_pc[8] $ !E1_pc[8]_carry_eqn;
E1_pc[8] = DFFEAS(E1_pc[8]_lut_out, clk, reset, , E1L021, A1L44, , , E1L911);

--E1L031 is mem_unit:inst3|pc[8]~204
--operation mode is arithmetic

E1L031 = CARRY(E1L48 & (E1_pc[8] # !E1L821) # !E1L48 & E1_pc[8] & !E1L821);


--E1_sp[8] is mem_unit:inst3|sp[8]
--operation mode is arithmetic

E1_sp[8]_carry_eqn = E1L061;
E1_sp[8]_lut_out = D1L21 $ E1_sp[8] $ !E1_sp[8]_carry_eqn;
E1_sp[8] = DFFEAS(E1_sp[8]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L261 is mem_unit:inst3|sp[8]~180
--operation mode is arithmetic

E1L261 = CARRY(D1L21 & (E1_sp[8] # !E1L061) # !D1L21 & E1_sp[8] & !E1L061);


--J1_reg_bank[10][8] is exe_unit:inst1|reg:inst2|reg_bank[10][8]
--operation mode is normal

J1_reg_bank[10][8]_lut_out = J1L084;
J1_reg_bank[10][8] = DFFEAS(J1_reg_bank[10][8]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[9][8] is exe_unit:inst1|reg:inst2|reg_bank[9][8]
--operation mode is normal

J1_reg_bank[9][8]_lut_out = J1L084;
J1_reg_bank[9][8] = DFFEAS(J1_reg_bank[9][8]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[8][8] is exe_unit:inst1|reg:inst2|reg_bank[8][8]
--operation mode is normal

J1_reg_bank[8][8]_lut_out = J1L084;
J1_reg_bank[8][8] = DFFEAS(J1_reg_bank[8][8]_lut_out, clk, reset, , J1L433, , , , );


--J1L675 is exe_unit:inst1|reg:inst2|sr_out[8]~1088
--operation mode is normal

J1L675 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][8] # !E1_tmp[0] & (J1_reg_bank[8][8]));


--J1_reg_bank[11][8] is exe_unit:inst1|reg:inst2|reg_bank[11][8]
--operation mode is normal

J1_reg_bank[11][8]_lut_out = J1L084;
J1_reg_bank[11][8] = DFFEAS(J1_reg_bank[11][8]_lut_out, clk, reset, , J1L293, , , , );


--J1L775 is exe_unit:inst1|reg:inst2|sr_out[8]~1089
--operation mode is normal

J1L775 = E1_tmp[1] & (J1L675 & (J1_reg_bank[11][8]) # !J1L675 & J1_reg_bank[10][8]) # !E1_tmp[1] & (J1L675);


--J1_reg_bank[5][8] is exe_unit:inst1|reg:inst2|reg_bank[5][8]
--operation mode is normal

J1_reg_bank[5][8]_lut_out = J1L084;
J1_reg_bank[5][8] = DFFEAS(J1_reg_bank[5][8]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[6][8] is exe_unit:inst1|reg:inst2|reg_bank[6][8]
--operation mode is normal

J1_reg_bank[6][8]_lut_out = J1L084;
J1_reg_bank[6][8] = DFFEAS(J1_reg_bank[6][8]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[4][8] is exe_unit:inst1|reg:inst2|reg_bank[4][8]
--operation mode is normal

J1_reg_bank[4][8]_lut_out = J1L084;
J1_reg_bank[4][8] = DFFEAS(J1_reg_bank[4][8]_lut_out, clk, reset, , J1L752, , , , );


--J1L875 is exe_unit:inst1|reg:inst2|sr_out[8]~1090
--operation mode is normal

J1L875 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[6][8] # !E1_tmp[1] & (J1_reg_bank[4][8]));


--J1_reg_bank[7][8] is exe_unit:inst1|reg:inst2|reg_bank[7][8]
--operation mode is normal

J1_reg_bank[7][8]_lut_out = J1L084;
J1_reg_bank[7][8] = DFFEAS(J1_reg_bank[7][8]_lut_out, clk, reset, , J1L713, , , , );


--J1L975 is exe_unit:inst1|reg:inst2|sr_out[8]~1091
--operation mode is normal

J1L975 = E1_tmp[0] & (J1L875 & (J1_reg_bank[7][8]) # !J1L875 & J1_reg_bank[5][8]) # !E1_tmp[0] & (J1L875);


--J1_reg_bank[1][8] is exe_unit:inst1|reg:inst2|reg_bank[1][8]
--operation mode is normal

J1_reg_bank[1][8]_lut_out = J1L084;
J1_reg_bank[1][8] = DFFEAS(J1_reg_bank[1][8]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[2][8] is exe_unit:inst1|reg:inst2|reg_bank[2][8]
--operation mode is normal

J1_reg_bank[2][8]_lut_out = J1L084;
J1_reg_bank[2][8] = DFFEAS(J1_reg_bank[2][8]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[0][8] is exe_unit:inst1|reg:inst2|reg_bank[0][8]
--operation mode is normal

J1_reg_bank[0][8]_lut_out = J1L084;
J1_reg_bank[0][8] = DFFEAS(J1_reg_bank[0][8]_lut_out, clk, reset, , J1L481, , , , );


--J1L085 is exe_unit:inst1|reg:inst2|sr_out[8]~1092
--operation mode is normal

J1L085 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[2][8] # !E1_tmp[1] & (J1_reg_bank[0][8]));


--J1_reg_bank[3][8] is exe_unit:inst1|reg:inst2|reg_bank[3][8]
--operation mode is normal

J1_reg_bank[3][8]_lut_out = J1L084;
J1_reg_bank[3][8] = DFFEAS(J1_reg_bank[3][8]_lut_out, clk, reset, , J1L532, , , , );


--J1L185 is exe_unit:inst1|reg:inst2|sr_out[8]~1093
--operation mode is normal

J1L185 = E1_tmp[0] & (J1L085 & (J1_reg_bank[3][8]) # !J1L085 & J1_reg_bank[1][8]) # !E1_tmp[0] & (J1L085);


--J1L285 is exe_unit:inst1|reg:inst2|sr_out[8]~1094
--operation mode is normal

J1L285 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1L975 # !E1_tmp[2] & (J1L185));


--J1_reg_bank[14][8] is exe_unit:inst1|reg:inst2|reg_bank[14][8]
--operation mode is normal

J1_reg_bank[14][8]_lut_out = J1L084;
J1_reg_bank[14][8] = DFFEAS(J1_reg_bank[14][8]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[13][8] is exe_unit:inst1|reg:inst2|reg_bank[13][8]
--operation mode is normal

J1_reg_bank[13][8]_lut_out = J1L084;
J1_reg_bank[13][8] = DFFEAS(J1_reg_bank[13][8]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[12][8] is exe_unit:inst1|reg:inst2|reg_bank[12][8]
--operation mode is normal

J1_reg_bank[12][8]_lut_out = J1L084;
J1_reg_bank[12][8] = DFFEAS(J1_reg_bank[12][8]_lut_out, clk, reset, , J1L104, , , , );


--J1L385 is exe_unit:inst1|reg:inst2|sr_out[8]~1095
--operation mode is normal

J1L385 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[13][8] # !E1_tmp[0] & (J1_reg_bank[12][8]));


--J1_reg_bank[15][8] is exe_unit:inst1|reg:inst2|reg_bank[15][8]
--operation mode is normal

J1_reg_bank[15][8]_lut_out = J1L084;
J1_reg_bank[15][8] = DFFEAS(J1_reg_bank[15][8]_lut_out, clk, reset, , J1L164, , , , );


--J1L485 is exe_unit:inst1|reg:inst2|sr_out[8]~1096
--operation mode is normal

J1L485 = E1_tmp[1] & (J1L385 & (J1_reg_bank[15][8]) # !J1L385 & J1_reg_bank[14][8]) # !E1_tmp[1] & (J1L385);


--J1L585 is exe_unit:inst1|reg:inst2|sr_out[8]~1097
--operation mode is normal

J1L585 = E1_tmp[3] & (J1L285 & (J1L485) # !J1L285 & J1L775) # !E1_tmp[3] & (J1L285);


--E1L66 is mem_unit:inst3|add~1668
--operation mode is arithmetic

E1L66_carry_eqn = E1L96;
E1L66 = E1_sp[8] $ (E1L66_carry_eqn);

--E1L76 is mem_unit:inst3|add~1670
--operation mode is arithmetic

E1L76 = CARRY(E1_sp[8] # !E1L96);


--E1L92 is mem_unit:inst3|addr_bus[8]~1976
--operation mode is normal

E1L92 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L66) # !E1L1 & J1L585);


--J1L79 is exe_unit:inst1|reg:inst2|dr_out[8]~1069
--operation mode is normal

J1L79 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[9][8] # !E1_tmp[4] & (J1_reg_bank[8][8]));


--J1L89 is exe_unit:inst1|reg:inst2|dr_out[8]~1070
--operation mode is normal

J1L89 = E1_tmp[5] & (J1L79 & (J1_reg_bank[11][8]) # !J1L79 & J1_reg_bank[10][8]) # !E1_tmp[5] & (J1L79);


--J1L99 is exe_unit:inst1|reg:inst2|dr_out[8]~1071
--operation mode is normal

J1L99 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][8] # !E1_tmp[5] & (J1_reg_bank[4][8]));


--J1L001 is exe_unit:inst1|reg:inst2|dr_out[8]~1072
--operation mode is normal

J1L001 = E1_tmp[4] & (J1L99 & (J1_reg_bank[7][8]) # !J1L99 & J1_reg_bank[5][8]) # !E1_tmp[4] & (J1L99);


--J1L101 is exe_unit:inst1|reg:inst2|dr_out[8]~1073
--operation mode is normal

J1L101 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[2][8] # !E1_tmp[5] & (J1_reg_bank[0][8]));


--J1L201 is exe_unit:inst1|reg:inst2|dr_out[8]~1074
--operation mode is normal

J1L201 = E1_tmp[4] & (J1L101 & (J1_reg_bank[3][8]) # !J1L101 & J1_reg_bank[1][8]) # !E1_tmp[4] & (J1L101);


--J1L301 is exe_unit:inst1|reg:inst2|dr_out[8]~1075
--operation mode is normal

J1L301 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1L001 # !E1_tmp[6] & (J1L201));


--J1L401 is exe_unit:inst1|reg:inst2|dr_out[8]~1076
--operation mode is normal

J1L401 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][8] # !E1_tmp[4] & (J1_reg_bank[12][8]));


--J1L501 is exe_unit:inst1|reg:inst2|dr_out[8]~1077
--operation mode is normal

J1L501 = E1_tmp[5] & (J1L401 & (J1_reg_bank[15][8]) # !J1L401 & J1_reg_bank[14][8]) # !E1_tmp[5] & (J1L401);


--J1L601 is exe_unit:inst1|reg:inst2|dr_out[8]~1078
--operation mode is normal

J1L601 = E1_tmp[7] & (J1L301 & (J1L501) # !J1L301 & J1L89) # !E1_tmp[7] & (J1L301);


--E1L03 is mem_unit:inst3|addr_bus[8]~1977
--operation mode is normal

E1L03 = E1L7 & (E1L92 & (J1L601) # !E1L92 & E1_sp[8]) # !E1L7 & (E1L92);


--E1L13 is mem_unit:inst3|addr_bus[8]~1978
--operation mode is normal

E1L13 = reset & (E1L3 & E1_pc[8] # !E1L3 & (E1L03));


--E1_pc[7] is mem_unit:inst3|pc[7]
--operation mode is arithmetic

E1_pc[7]_carry_eqn = E1L621;
E1_pc[7]_lut_out = E1L48 $ E1_pc[7] $ E1_pc[7]_carry_eqn;
E1_pc[7] = DFFEAS(E1_pc[7]_lut_out, clk, reset, , E1L021, A1L54, , , E1L911);

--E1L821 is mem_unit:inst3|pc[7]~208
--operation mode is arithmetic

E1L821 = CARRY(E1L48 & !E1_pc[7] & !E1L621 # !E1L48 & (!E1L621 # !E1_pc[7]));


--J1_reg_bank[5][7] is exe_unit:inst1|reg:inst2|reg_bank[5][7]
--operation mode is normal

J1_reg_bank[5][7]_lut_out = J1L284;
J1_reg_bank[5][7] = DFFEAS(J1_reg_bank[5][7]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[9][7] is exe_unit:inst1|reg:inst2|reg_bank[9][7]
--operation mode is normal

J1_reg_bank[9][7]_lut_out = J1L284;
J1_reg_bank[9][7] = DFFEAS(J1_reg_bank[9][7]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[1][7] is exe_unit:inst1|reg:inst2|reg_bank[1][7]
--operation mode is normal

J1_reg_bank[1][7]_lut_out = J1L284;
J1_reg_bank[1][7] = DFFEAS(J1_reg_bank[1][7]_lut_out, clk, reset, , J1L602, , , , );


--J1L665 is exe_unit:inst1|reg:inst2|sr_out[7]~1098
--operation mode is normal

J1L665 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][7] # !E1_tmp[3] & (J1_reg_bank[1][7]));


--J1_reg_bank[13][7] is exe_unit:inst1|reg:inst2|reg_bank[13][7]
--operation mode is normal

J1_reg_bank[13][7]_lut_out = J1L284;
J1_reg_bank[13][7] = DFFEAS(J1_reg_bank[13][7]_lut_out, clk, reset, , J1L624, , , , );


--J1L765 is exe_unit:inst1|reg:inst2|sr_out[7]~1099
--operation mode is normal

J1L765 = E1_tmp[2] & (J1L665 & (J1_reg_bank[13][7]) # !J1L665 & J1_reg_bank[5][7]) # !E1_tmp[2] & (J1L665);


--J1_reg_bank[10][7] is exe_unit:inst1|reg:inst2|reg_bank[10][7]
--operation mode is normal

J1_reg_bank[10][7]_lut_out = J1L284;
J1_reg_bank[10][7] = DFFEAS(J1_reg_bank[10][7]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[6][7] is exe_unit:inst1|reg:inst2|reg_bank[6][7]
--operation mode is normal

J1_reg_bank[6][7]_lut_out = J1L284;
J1_reg_bank[6][7] = DFFEAS(J1_reg_bank[6][7]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[2][7] is exe_unit:inst1|reg:inst2|reg_bank[2][7]
--operation mode is normal

J1_reg_bank[2][7]_lut_out = J1L284;
J1_reg_bank[2][7] = DFFEAS(J1_reg_bank[2][7]_lut_out, clk, reset, , J1L722, , , , );


--J1L865 is exe_unit:inst1|reg:inst2|sr_out[7]~1100
--operation mode is normal

J1L865 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[6][7] # !E1_tmp[2] & (J1_reg_bank[2][7]));


--J1_reg_bank[14][7] is exe_unit:inst1|reg:inst2|reg_bank[14][7]
--operation mode is normal

J1_reg_bank[14][7]_lut_out = J1L284;
J1_reg_bank[14][7] = DFFEAS(J1_reg_bank[14][7]_lut_out, clk, reset, , J1L444, , , , );


--J1L965 is exe_unit:inst1|reg:inst2|sr_out[7]~1101
--operation mode is normal

J1L965 = E1_tmp[3] & (J1L865 & (J1_reg_bank[14][7]) # !J1L865 & J1_reg_bank[10][7]) # !E1_tmp[3] & (J1L865);


--J1_reg_bank[4][7] is exe_unit:inst1|reg:inst2|reg_bank[4][7]
--operation mode is normal

J1_reg_bank[4][7]_lut_out = J1L284;
J1_reg_bank[4][7] = DFFEAS(J1_reg_bank[4][7]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[8][7] is exe_unit:inst1|reg:inst2|reg_bank[8][7]
--operation mode is normal

J1_reg_bank[8][7]_lut_out = J1L284;
J1_reg_bank[8][7] = DFFEAS(J1_reg_bank[8][7]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[0][7] is exe_unit:inst1|reg:inst2|reg_bank[0][7]
--operation mode is normal

J1_reg_bank[0][7]_lut_out = J1L284;
J1_reg_bank[0][7] = DFFEAS(J1_reg_bank[0][7]_lut_out, clk, reset, , J1L481, , , , );


--J1L075 is exe_unit:inst1|reg:inst2|sr_out[7]~1102
--operation mode is normal

J1L075 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][7] # !E1_tmp[3] & (J1_reg_bank[0][7]));


--J1_reg_bank[12][7] is exe_unit:inst1|reg:inst2|reg_bank[12][7]
--operation mode is normal

J1_reg_bank[12][7]_lut_out = J1L284;
J1_reg_bank[12][7] = DFFEAS(J1_reg_bank[12][7]_lut_out, clk, reset, , J1L104, , , , );


--J1L175 is exe_unit:inst1|reg:inst2|sr_out[7]~1103
--operation mode is normal

J1L175 = E1_tmp[2] & (J1L075 & (J1_reg_bank[12][7]) # !J1L075 & J1_reg_bank[4][7]) # !E1_tmp[2] & (J1L075);


--J1L275 is exe_unit:inst1|reg:inst2|sr_out[7]~1104
--operation mode is normal

J1L275 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L965 # !E1_tmp[1] & (J1L175));


--J1_reg_bank[11][7] is exe_unit:inst1|reg:inst2|reg_bank[11][7]
--operation mode is normal

J1_reg_bank[11][7]_lut_out = J1L284;
J1_reg_bank[11][7] = DFFEAS(J1_reg_bank[11][7]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[7][7] is exe_unit:inst1|reg:inst2|reg_bank[7][7]
--operation mode is normal

J1_reg_bank[7][7]_lut_out = J1L284;
J1_reg_bank[7][7] = DFFEAS(J1_reg_bank[7][7]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[3][7] is exe_unit:inst1|reg:inst2|reg_bank[3][7]
--operation mode is normal

J1_reg_bank[3][7]_lut_out = J1L284;
J1_reg_bank[3][7] = DFFEAS(J1_reg_bank[3][7]_lut_out, clk, reset, , J1L532, , , , );


--J1L375 is exe_unit:inst1|reg:inst2|sr_out[7]~1105
--operation mode is normal

J1L375 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[7][7] # !E1_tmp[2] & (J1_reg_bank[3][7]));


--J1_reg_bank[15][7] is exe_unit:inst1|reg:inst2|reg_bank[15][7]
--operation mode is normal

J1_reg_bank[15][7]_lut_out = J1L284;
J1_reg_bank[15][7] = DFFEAS(J1_reg_bank[15][7]_lut_out, clk, reset, , J1L164, , , , );


--J1L475 is exe_unit:inst1|reg:inst2|sr_out[7]~1106
--operation mode is normal

J1L475 = E1_tmp[3] & (J1L375 & (J1_reg_bank[15][7]) # !J1L375 & J1_reg_bank[11][7]) # !E1_tmp[3] & (J1L375);


--J1L575 is exe_unit:inst1|reg:inst2|sr_out[7]~1107
--operation mode is normal

J1L575 = E1_tmp[0] & (J1L275 & (J1L475) # !J1L275 & J1L765) # !E1_tmp[0] & (J1L275);


--E1_sp[7] is mem_unit:inst3|sp[7]
--operation mode is arithmetic

E1_sp[7]_carry_eqn = E1L851;
E1_sp[7]_lut_out = D1L21 $ E1_sp[7] $ E1_sp[7]_carry_eqn;
E1_sp[7] = DFFEAS(E1_sp[7]_lut_out, clk, VCC, , E1L1, VCC, !reset, , );

--E1L061 is mem_unit:inst3|sp[7]~184
--operation mode is arithmetic

E1L061 = CARRY(D1L21 & !E1_sp[7] & !E1L851 # !D1L21 & (!E1L851 # !E1_sp[7]));


--E1L86 is mem_unit:inst3|add~1673
--operation mode is arithmetic

E1L86_carry_eqn = E1L17;
E1L86 = E1_sp[7] $ (!E1L86_carry_eqn);

--E1L96 is mem_unit:inst3|add~1675
--operation mode is arithmetic

E1L96 = CARRY(!E1_sp[7] & (!E1L17));


--E1L62 is mem_unit:inst3|addr_bus[7]~1979
--operation mode is normal

E1L62 = E1L1 & (E1L7 & E1_sp[7] # !E1L7 & (E1L86)) # !E1L1 & (E1L7);


--J1L78 is exe_unit:inst1|reg:inst2|dr_out[7]~1079
--operation mode is normal

J1L78 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[9][7] # !E1_tmp[7] & (J1_reg_bank[1][7]));


--J1L88 is exe_unit:inst1|reg:inst2|dr_out[7]~1080
--operation mode is normal

J1L88 = E1_tmp[6] & (J1L78 & (J1_reg_bank[13][7]) # !J1L78 & J1_reg_bank[5][7]) # !E1_tmp[6] & (J1L78);


--J1L98 is exe_unit:inst1|reg:inst2|dr_out[7]~1081
--operation mode is normal

J1L98 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[6][7] # !E1_tmp[6] & (J1_reg_bank[2][7]));


--J1L09 is exe_unit:inst1|reg:inst2|dr_out[7]~1082
--operation mode is normal

J1L09 = E1_tmp[7] & (J1L98 & (J1_reg_bank[14][7]) # !J1L98 & J1_reg_bank[10][7]) # !E1_tmp[7] & (J1L98);


--J1L19 is exe_unit:inst1|reg:inst2|dr_out[7]~1083
--operation mode is normal

J1L19 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[8][7] # !E1_tmp[7] & (J1_reg_bank[0][7]));


--J1L29 is exe_unit:inst1|reg:inst2|dr_out[7]~1084
--operation mode is normal

J1L29 = E1_tmp[6] & (J1L19 & (J1_reg_bank[12][7]) # !J1L19 & J1_reg_bank[4][7]) # !E1_tmp[6] & (J1L19);


--J1L39 is exe_unit:inst1|reg:inst2|dr_out[7]~1085
--operation mode is normal

J1L39 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1L09 # !E1_tmp[5] & (J1L29));


--J1L49 is exe_unit:inst1|reg:inst2|dr_out[7]~1086
--operation mode is normal

J1L49 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[7][7] # !E1_tmp[6] & (J1_reg_bank[3][7]));


--J1L59 is exe_unit:inst1|reg:inst2|dr_out[7]~1087
--operation mode is normal

J1L59 = E1_tmp[7] & (J1L49 & (J1_reg_bank[15][7]) # !J1L49 & J1_reg_bank[11][7]) # !E1_tmp[7] & (J1L49);


--J1L69 is exe_unit:inst1|reg:inst2|dr_out[7]~1088
--operation mode is normal

J1L69 = E1_tmp[4] & (J1L39 & (J1L59) # !J1L39 & J1L88) # !E1_tmp[4] & (J1L39);


--E1L72 is mem_unit:inst3|addr_bus[7]~1980
--operation mode is normal

E1L72 = E1L1 & (E1L62) # !E1L1 & (E1L62 & (J1L69) # !E1L62 & J1L575);


--E1L82 is mem_unit:inst3|addr_bus[7]~1981
--operation mode is normal

E1L82 = reset & (E1L3 & E1_pc[7] # !E1L3 & (E1L72));


--E1_pc[6] is mem_unit:inst3|pc[6]
--operation mode is arithmetic

E1_pc[6]_carry_eqn = E1L421;
E1_pc[6]_lut_out = E1L58 $ E1_pc[6] $ !E1_pc[6]_carry_eqn;
E1_pc[6] = DFFEAS(E1_pc[6]_lut_out, clk, reset, , E1L021, A1L64, , , E1L911);

--E1L621 is mem_unit:inst3|pc[6]~212
--operation mode is arithmetic

E1L621 = CARRY(E1L58 & (E1_pc[6] # !E1L421) # !E1L58 & E1_pc[6] & !E1L421);


--E1_sp[6] is mem_unit:inst3|sp[6]
--operation mode is arithmetic

E1_sp[6]_carry_eqn = E1L651;
E1_sp[6]_lut_out = D1L21 $ E1_sp[6] $ !E1_sp[6]_carry_eqn;
E1_sp[6] = DFFEAS(E1_sp[6]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L851 is mem_unit:inst3|sp[6]~188
--operation mode is arithmetic

E1L851 = CARRY(D1L21 & (E1_sp[6] # !E1L651) # !D1L21 & E1_sp[6] & !E1L651);


--J1_reg_bank[6][6] is exe_unit:inst1|reg:inst2|reg_bank[6][6]
--operation mode is normal

J1_reg_bank[6][6]_lut_out = J1L484;
J1_reg_bank[6][6] = DFFEAS(J1_reg_bank[6][6]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[5][6] is exe_unit:inst1|reg:inst2|reg_bank[5][6]
--operation mode is normal

J1_reg_bank[5][6]_lut_out = J1L484;
J1_reg_bank[5][6] = DFFEAS(J1_reg_bank[5][6]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[4][6] is exe_unit:inst1|reg:inst2|reg_bank[4][6]
--operation mode is normal

J1_reg_bank[4][6]_lut_out = J1L484;
J1_reg_bank[4][6] = DFFEAS(J1_reg_bank[4][6]_lut_out, clk, reset, , J1L752, , , , );


--J1L655 is exe_unit:inst1|reg:inst2|sr_out[6]~1108
--operation mode is normal

J1L655 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][6] # !E1_tmp[0] & (J1_reg_bank[4][6]));


--J1_reg_bank[7][6] is exe_unit:inst1|reg:inst2|reg_bank[7][6]
--operation mode is normal

J1_reg_bank[7][6]_lut_out = J1L484;
J1_reg_bank[7][6] = DFFEAS(J1_reg_bank[7][6]_lut_out, clk, reset, , J1L713, , , , );


--J1L755 is exe_unit:inst1|reg:inst2|sr_out[6]~1109
--operation mode is normal

J1L755 = E1_tmp[1] & (J1L655 & (J1_reg_bank[7][6]) # !J1L655 & J1_reg_bank[6][6]) # !E1_tmp[1] & (J1L655);


--J1_reg_bank[9][6] is exe_unit:inst1|reg:inst2|reg_bank[9][6]
--operation mode is normal

J1_reg_bank[9][6]_lut_out = J1L484;
J1_reg_bank[9][6] = DFFEAS(J1_reg_bank[9][6]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[10][6] is exe_unit:inst1|reg:inst2|reg_bank[10][6]
--operation mode is normal

J1_reg_bank[10][6]_lut_out = J1L484;
J1_reg_bank[10][6] = DFFEAS(J1_reg_bank[10][6]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[8][6] is exe_unit:inst1|reg:inst2|reg_bank[8][6]
--operation mode is normal

J1_reg_bank[8][6]_lut_out = J1L484;
J1_reg_bank[8][6] = DFFEAS(J1_reg_bank[8][6]_lut_out, clk, reset, , J1L433, , , , );


--J1L855 is exe_unit:inst1|reg:inst2|sr_out[6]~1110
--operation mode is normal

J1L855 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[10][6] # !E1_tmp[1] & (J1_reg_bank[8][6]));


--J1_reg_bank[11][6] is exe_unit:inst1|reg:inst2|reg_bank[11][6]
--operation mode is normal

J1_reg_bank[11][6]_lut_out = J1L484;
J1_reg_bank[11][6] = DFFEAS(J1_reg_bank[11][6]_lut_out, clk, reset, , J1L293, , , , );


--J1L955 is exe_unit:inst1|reg:inst2|sr_out[6]~1111
--operation mode is normal

J1L955 = E1_tmp[0] & (J1L855 & (J1_reg_bank[11][6]) # !J1L855 & J1_reg_bank[9][6]) # !E1_tmp[0] & (J1L855);


--J1_reg_bank[2][6] is exe_unit:inst1|reg:inst2|reg_bank[2][6]
--operation mode is normal

J1_reg_bank[2][6]_lut_out = J1L484;
J1_reg_bank[2][6] = DFFEAS(J1_reg_bank[2][6]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[1][6] is exe_unit:inst1|reg:inst2|reg_bank[1][6]
--operation mode is normal

J1_reg_bank[1][6]_lut_out = J1L484;
J1_reg_bank[1][6] = DFFEAS(J1_reg_bank[1][6]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[0][6] is exe_unit:inst1|reg:inst2|reg_bank[0][6]
--operation mode is normal

J1_reg_bank[0][6]_lut_out = J1L484;
J1_reg_bank[0][6] = DFFEAS(J1_reg_bank[0][6]_lut_out, clk, reset, , J1L481, , , , );


--J1L065 is exe_unit:inst1|reg:inst2|sr_out[6]~1112
--operation mode is normal

J1L065 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[1][6] # !E1_tmp[0] & (J1_reg_bank[0][6]));


--J1_reg_bank[3][6] is exe_unit:inst1|reg:inst2|reg_bank[3][6]
--operation mode is normal

J1_reg_bank[3][6]_lut_out = J1L484;
J1_reg_bank[3][6] = DFFEAS(J1_reg_bank[3][6]_lut_out, clk, reset, , J1L532, , , , );


--J1L165 is exe_unit:inst1|reg:inst2|sr_out[6]~1113
--operation mode is normal

J1L165 = E1_tmp[1] & (J1L065 & (J1_reg_bank[3][6]) # !J1L065 & J1_reg_bank[2][6]) # !E1_tmp[1] & (J1L065);


--J1L265 is exe_unit:inst1|reg:inst2|sr_out[6]~1114
--operation mode is normal

J1L265 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1L955 # !E1_tmp[3] & (J1L165));


--J1_reg_bank[13][6] is exe_unit:inst1|reg:inst2|reg_bank[13][6]
--operation mode is normal

J1_reg_bank[13][6]_lut_out = J1L484;
J1_reg_bank[13][6] = DFFEAS(J1_reg_bank[13][6]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[14][6] is exe_unit:inst1|reg:inst2|reg_bank[14][6]
--operation mode is normal

J1_reg_bank[14][6]_lut_out = J1L484;
J1_reg_bank[14][6] = DFFEAS(J1_reg_bank[14][6]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[12][6] is exe_unit:inst1|reg:inst2|reg_bank[12][6]
--operation mode is normal

J1_reg_bank[12][6]_lut_out = J1L484;
J1_reg_bank[12][6] = DFFEAS(J1_reg_bank[12][6]_lut_out, clk, reset, , J1L104, , , , );


--J1L365 is exe_unit:inst1|reg:inst2|sr_out[6]~1115
--operation mode is normal

J1L365 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[14][6] # !E1_tmp[1] & (J1_reg_bank[12][6]));


--J1_reg_bank[15][6] is exe_unit:inst1|reg:inst2|reg_bank[15][6]
--operation mode is normal

J1_reg_bank[15][6]_lut_out = J1L484;
J1_reg_bank[15][6] = DFFEAS(J1_reg_bank[15][6]_lut_out, clk, reset, , J1L164, , , , );


--J1L465 is exe_unit:inst1|reg:inst2|sr_out[6]~1116
--operation mode is normal

J1L465 = E1_tmp[0] & (J1L365 & (J1_reg_bank[15][6]) # !J1L365 & J1_reg_bank[13][6]) # !E1_tmp[0] & (J1L365);


--J1L565 is exe_unit:inst1|reg:inst2|sr_out[6]~1117
--operation mode is normal

J1L565 = E1_tmp[2] & (J1L265 & (J1L465) # !J1L265 & J1L755) # !E1_tmp[2] & (J1L265);


--E1L07 is mem_unit:inst3|add~1678
--operation mode is arithmetic

E1L07_carry_eqn = E1L37;
E1L07 = E1_sp[6] $ (E1L07_carry_eqn);

--E1L17 is mem_unit:inst3|add~1680
--operation mode is arithmetic

E1L17 = CARRY(E1_sp[6] # !E1L37);


--E1L32 is mem_unit:inst3|addr_bus[6]~1982
--operation mode is normal

E1L32 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L07) # !E1L1 & J1L565);


--J1L77 is exe_unit:inst1|reg:inst2|dr_out[6]~1089
--operation mode is normal

J1L77 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[5][6] # !E1_tmp[4] & (J1_reg_bank[4][6]));


--J1L87 is exe_unit:inst1|reg:inst2|dr_out[6]~1090
--operation mode is normal

J1L87 = E1_tmp[5] & (J1L77 & (J1_reg_bank[7][6]) # !J1L77 & J1_reg_bank[6][6]) # !E1_tmp[5] & (J1L77);


--J1L97 is exe_unit:inst1|reg:inst2|dr_out[6]~1091
--operation mode is normal

J1L97 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][6] # !E1_tmp[5] & (J1_reg_bank[8][6]));


--J1L08 is exe_unit:inst1|reg:inst2|dr_out[6]~1092
--operation mode is normal

J1L08 = E1_tmp[4] & (J1L97 & (J1_reg_bank[11][6]) # !J1L97 & J1_reg_bank[9][6]) # !E1_tmp[4] & (J1L97);


--J1L18 is exe_unit:inst1|reg:inst2|dr_out[6]~1093
--operation mode is normal

J1L18 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[1][6] # !E1_tmp[4] & (J1_reg_bank[0][6]));


--J1L28 is exe_unit:inst1|reg:inst2|dr_out[6]~1094
--operation mode is normal

J1L28 = E1_tmp[5] & (J1L18 & (J1_reg_bank[3][6]) # !J1L18 & J1_reg_bank[2][6]) # !E1_tmp[5] & (J1L18);


--J1L38 is exe_unit:inst1|reg:inst2|dr_out[6]~1095
--operation mode is normal

J1L38 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1L08 # !E1_tmp[7] & (J1L28));


--J1L48 is exe_unit:inst1|reg:inst2|dr_out[6]~1096
--operation mode is normal

J1L48 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][6] # !E1_tmp[5] & (J1_reg_bank[12][6]));


--J1L58 is exe_unit:inst1|reg:inst2|dr_out[6]~1097
--operation mode is normal

J1L58 = E1_tmp[4] & (J1L48 & (J1_reg_bank[15][6]) # !J1L48 & J1_reg_bank[13][6]) # !E1_tmp[4] & (J1L48);


--J1L68 is exe_unit:inst1|reg:inst2|dr_out[6]~1098
--operation mode is normal

J1L68 = E1_tmp[6] & (J1L38 & (J1L58) # !J1L38 & J1L87) # !E1_tmp[6] & (J1L38);


--E1L42 is mem_unit:inst3|addr_bus[6]~1983
--operation mode is normal

E1L42 = E1L7 & (E1L32 & (J1L68) # !E1L32 & E1_sp[6]) # !E1L7 & (E1L32);


--E1L52 is mem_unit:inst3|addr_bus[6]~1984
--operation mode is normal

E1L52 = reset & (E1L3 & E1_pc[6] # !E1L3 & (E1L42));


--E1_pc[5] is mem_unit:inst3|pc[5]
--operation mode is arithmetic

E1_pc[5]_carry_eqn = E1L221;
E1_pc[5]_lut_out = E1L68 $ E1_pc[5] $ E1_pc[5]_carry_eqn;
E1_pc[5] = DFFEAS(E1_pc[5]_lut_out, clk, reset, , E1L021, A1L74, , , E1L911);

--E1L421 is mem_unit:inst3|pc[5]~216
--operation mode is arithmetic

E1L421 = CARRY(E1L68 & !E1_pc[5] & !E1L221 # !E1L68 & (!E1L221 # !E1_pc[5]));


--J1_reg_bank[6][5] is exe_unit:inst1|reg:inst2|reg_bank[6][5]
--operation mode is normal

J1_reg_bank[6][5]_lut_out = J1L684;
J1_reg_bank[6][5] = DFFEAS(J1_reg_bank[6][5]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[10][5] is exe_unit:inst1|reg:inst2|reg_bank[10][5]
--operation mode is normal

J1_reg_bank[10][5]_lut_out = J1L684;
J1_reg_bank[10][5] = DFFEAS(J1_reg_bank[10][5]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[2][5] is exe_unit:inst1|reg:inst2|reg_bank[2][5]
--operation mode is normal

J1_reg_bank[2][5]_lut_out = J1L684;
J1_reg_bank[2][5] = DFFEAS(J1_reg_bank[2][5]_lut_out, clk, reset, , J1L722, , , , );


--J1L645 is exe_unit:inst1|reg:inst2|sr_out[5]~1118
--operation mode is normal

J1L645 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][5] # !E1_tmp[3] & (J1_reg_bank[2][5]));


--J1_reg_bank[14][5] is exe_unit:inst1|reg:inst2|reg_bank[14][5]
--operation mode is normal

J1_reg_bank[14][5]_lut_out = J1L684;
J1_reg_bank[14][5] = DFFEAS(J1_reg_bank[14][5]_lut_out, clk, reset, , J1L444, , , , );


--J1L745 is exe_unit:inst1|reg:inst2|sr_out[5]~1119
--operation mode is normal

J1L745 = E1_tmp[2] & (J1L645 & (J1_reg_bank[14][5]) # !J1L645 & J1_reg_bank[6][5]) # !E1_tmp[2] & (J1L645);


--J1_reg_bank[9][5] is exe_unit:inst1|reg:inst2|reg_bank[9][5]
--operation mode is normal

J1_reg_bank[9][5]_lut_out = J1L684;
J1_reg_bank[9][5] = DFFEAS(J1_reg_bank[9][5]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[5][5] is exe_unit:inst1|reg:inst2|reg_bank[5][5]
--operation mode is normal

J1_reg_bank[5][5]_lut_out = J1L684;
J1_reg_bank[5][5] = DFFEAS(J1_reg_bank[5][5]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[1][5] is exe_unit:inst1|reg:inst2|reg_bank[1][5]
--operation mode is normal

J1_reg_bank[1][5]_lut_out = J1L684;
J1_reg_bank[1][5] = DFFEAS(J1_reg_bank[1][5]_lut_out, clk, reset, , J1L602, , , , );


--J1L845 is exe_unit:inst1|reg:inst2|sr_out[5]~1120
--operation mode is normal

J1L845 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][5] # !E1_tmp[2] & (J1_reg_bank[1][5]));


--J1_reg_bank[13][5] is exe_unit:inst1|reg:inst2|reg_bank[13][5]
--operation mode is normal

J1_reg_bank[13][5]_lut_out = J1L684;
J1_reg_bank[13][5] = DFFEAS(J1_reg_bank[13][5]_lut_out, clk, reset, , J1L624, , , , );


--J1L945 is exe_unit:inst1|reg:inst2|sr_out[5]~1121
--operation mode is normal

J1L945 = E1_tmp[3] & (J1L845 & (J1_reg_bank[13][5]) # !J1L845 & J1_reg_bank[9][5]) # !E1_tmp[3] & (J1L845);


--J1_reg_bank[8][5] is exe_unit:inst1|reg:inst2|reg_bank[8][5]
--operation mode is normal

J1_reg_bank[8][5]_lut_out = J1L684;
J1_reg_bank[8][5] = DFFEAS(J1_reg_bank[8][5]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[4][5] is exe_unit:inst1|reg:inst2|reg_bank[4][5]
--operation mode is normal

J1_reg_bank[4][5]_lut_out = J1L684;
J1_reg_bank[4][5] = DFFEAS(J1_reg_bank[4][5]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[0][5] is exe_unit:inst1|reg:inst2|reg_bank[0][5]
--operation mode is normal

J1_reg_bank[0][5]_lut_out = J1L684;
J1_reg_bank[0][5] = DFFEAS(J1_reg_bank[0][5]_lut_out, clk, reset, , J1L481, , , , );


--J1L055 is exe_unit:inst1|reg:inst2|sr_out[5]~1122
--operation mode is normal

J1L055 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[4][5] # !E1_tmp[2] & (J1_reg_bank[0][5]));


--J1_reg_bank[12][5] is exe_unit:inst1|reg:inst2|reg_bank[12][5]
--operation mode is normal

J1_reg_bank[12][5]_lut_out = J1L684;
J1_reg_bank[12][5] = DFFEAS(J1_reg_bank[12][5]_lut_out, clk, reset, , J1L104, , , , );


--J1L155 is exe_unit:inst1|reg:inst2|sr_out[5]~1123
--operation mode is normal

J1L155 = E1_tmp[3] & (J1L055 & (J1_reg_bank[12][5]) # !J1L055 & J1_reg_bank[8][5]) # !E1_tmp[3] & (J1L055);


--J1L255 is exe_unit:inst1|reg:inst2|sr_out[5]~1124
--operation mode is normal

J1L255 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L945 # !E1_tmp[0] & (J1L155));


--J1_reg_bank[7][5] is exe_unit:inst1|reg:inst2|reg_bank[7][5]
--operation mode is normal

J1_reg_bank[7][5]_lut_out = J1L684;
J1_reg_bank[7][5] = DFFEAS(J1_reg_bank[7][5]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[11][5] is exe_unit:inst1|reg:inst2|reg_bank[11][5]
--operation mode is normal

J1_reg_bank[11][5]_lut_out = J1L684;
J1_reg_bank[11][5] = DFFEAS(J1_reg_bank[11][5]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[3][5] is exe_unit:inst1|reg:inst2|reg_bank[3][5]
--operation mode is normal

J1_reg_bank[3][5]_lut_out = J1L684;
J1_reg_bank[3][5] = DFFEAS(J1_reg_bank[3][5]_lut_out, clk, reset, , J1L532, , , , );


--J1L355 is exe_unit:inst1|reg:inst2|sr_out[5]~1125
--operation mode is normal

J1L355 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[11][5] # !E1_tmp[3] & (J1_reg_bank[3][5]));


--J1_reg_bank[15][5] is exe_unit:inst1|reg:inst2|reg_bank[15][5]
--operation mode is normal

J1_reg_bank[15][5]_lut_out = J1L684;
J1_reg_bank[15][5] = DFFEAS(J1_reg_bank[15][5]_lut_out, clk, reset, , J1L164, , , , );


--J1L455 is exe_unit:inst1|reg:inst2|sr_out[5]~1126
--operation mode is normal

J1L455 = E1_tmp[2] & (J1L355 & (J1_reg_bank[15][5]) # !J1L355 & J1_reg_bank[7][5]) # !E1_tmp[2] & (J1L355);


--J1L555 is exe_unit:inst1|reg:inst2|sr_out[5]~1127
--operation mode is normal

J1L555 = E1_tmp[1] & (J1L255 & (J1L455) # !J1L255 & J1L745) # !E1_tmp[1] & (J1L255);


--E1_sp[5] is mem_unit:inst3|sp[5]
--operation mode is arithmetic

E1_sp[5]_carry_eqn = E1L451;
E1_sp[5]_lut_out = D1L21 $ E1_sp[5] $ E1_sp[5]_carry_eqn;
E1_sp[5] = DFFEAS(E1_sp[5]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L651 is mem_unit:inst3|sp[5]~192
--operation mode is arithmetic

E1L651 = CARRY(D1L21 & !E1_sp[5] & !E1L451 # !D1L21 & (!E1L451 # !E1_sp[5]));


--E1L27 is mem_unit:inst3|add~1683
--operation mode is arithmetic

E1L27_carry_eqn = E1L57;
E1L27 = E1_sp[5] $ (!E1L27_carry_eqn);

--E1L37 is mem_unit:inst3|add~1685
--operation mode is arithmetic

E1L37 = CARRY(!E1_sp[5] & (!E1L57));


--E1L02 is mem_unit:inst3|addr_bus[5]~1985
--operation mode is normal

E1L02 = E1L1 & (E1L7 & E1_sp[5] # !E1L7 & (E1L27)) # !E1L1 & (E1L7);


--J1L76 is exe_unit:inst1|reg:inst2|dr_out[5]~1099
--operation mode is normal

J1L76 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[10][5] # !E1_tmp[7] & (J1_reg_bank[2][5]));


--J1L86 is exe_unit:inst1|reg:inst2|dr_out[5]~1100
--operation mode is normal

J1L86 = E1_tmp[6] & (J1L76 & (J1_reg_bank[14][5]) # !J1L76 & J1_reg_bank[6][5]) # !E1_tmp[6] & (J1L76);


--J1L96 is exe_unit:inst1|reg:inst2|dr_out[5]~1101
--operation mode is normal

J1L96 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[5][5] # !E1_tmp[6] & (J1_reg_bank[1][5]));


--J1L07 is exe_unit:inst1|reg:inst2|dr_out[5]~1102
--operation mode is normal

J1L07 = E1_tmp[7] & (J1L96 & (J1_reg_bank[13][5]) # !J1L96 & J1_reg_bank[9][5]) # !E1_tmp[7] & (J1L96);


--J1L17 is exe_unit:inst1|reg:inst2|dr_out[5]~1103
--operation mode is normal

J1L17 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[4][5] # !E1_tmp[6] & (J1_reg_bank[0][5]));


--J1L27 is exe_unit:inst1|reg:inst2|dr_out[5]~1104
--operation mode is normal

J1L27 = E1_tmp[7] & (J1L17 & (J1_reg_bank[12][5]) # !J1L17 & J1_reg_bank[8][5]) # !E1_tmp[7] & (J1L17);


--J1L37 is exe_unit:inst1|reg:inst2|dr_out[5]~1105
--operation mode is normal

J1L37 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1L07 # !E1_tmp[4] & (J1L27));


--J1L47 is exe_unit:inst1|reg:inst2|dr_out[5]~1106
--operation mode is normal

J1L47 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][5] # !E1_tmp[7] & (J1_reg_bank[3][5]));


--J1L57 is exe_unit:inst1|reg:inst2|dr_out[5]~1107
--operation mode is normal

J1L57 = E1_tmp[6] & (J1L47 & (J1_reg_bank[15][5]) # !J1L47 & J1_reg_bank[7][5]) # !E1_tmp[6] & (J1L47);


--J1L67 is exe_unit:inst1|reg:inst2|dr_out[5]~1108
--operation mode is normal

J1L67 = E1_tmp[5] & (J1L37 & (J1L57) # !J1L37 & J1L86) # !E1_tmp[5] & (J1L37);


--E1L12 is mem_unit:inst3|addr_bus[5]~1986
--operation mode is normal

E1L12 = E1L1 & (E1L02) # !E1L1 & (E1L02 & (J1L67) # !E1L02 & J1L555);


--E1L22 is mem_unit:inst3|addr_bus[5]~1987
--operation mode is normal

E1L22 = reset & (E1L3 & E1_pc[5] # !E1L3 & (E1L12));


--E1_pc[4] is mem_unit:inst3|pc[4]
--operation mode is arithmetic

E1_pc[4]_carry_eqn = E1L711;
E1_pc[4]_lut_out = E1L78 $ E1_pc[4] $ !E1_pc[4]_carry_eqn;
E1_pc[4] = DFFEAS(E1_pc[4]_lut_out, clk, reset, , E1L021, A1L84, , , E1L911);

--E1L221 is mem_unit:inst3|pc[4]~220
--operation mode is arithmetic

E1L221 = CARRY(E1L78 & (E1_pc[4] # !E1L711) # !E1L78 & E1_pc[4] & !E1L711);


--E1_sp[4] is mem_unit:inst3|sp[4]
--operation mode is arithmetic

E1_sp[4]_carry_eqn = E1L251;
E1_sp[4]_lut_out = D1L21 $ E1_sp[4] $ !E1_sp[4]_carry_eqn;
E1_sp[4] = DFFEAS(E1_sp[4]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L451 is mem_unit:inst3|sp[4]~196
--operation mode is arithmetic

E1L451 = CARRY(D1L21 & (E1_sp[4] # !E1L251) # !D1L21 & E1_sp[4] & !E1L251);


--J1_reg_bank[10][4] is exe_unit:inst1|reg:inst2|reg_bank[10][4]
--operation mode is normal

J1_reg_bank[10][4]_lut_out = J1L884;
J1_reg_bank[10][4] = DFFEAS(J1_reg_bank[10][4]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[9][4] is exe_unit:inst1|reg:inst2|reg_bank[9][4]
--operation mode is normal

J1_reg_bank[9][4]_lut_out = J1L884;
J1_reg_bank[9][4] = DFFEAS(J1_reg_bank[9][4]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[8][4] is exe_unit:inst1|reg:inst2|reg_bank[8][4]
--operation mode is normal

J1_reg_bank[8][4]_lut_out = J1L884;
J1_reg_bank[8][4] = DFFEAS(J1_reg_bank[8][4]_lut_out, clk, reset, , J1L433, , , , );


--J1L635 is exe_unit:inst1|reg:inst2|sr_out[4]~1128
--operation mode is normal

J1L635 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][4] # !E1_tmp[0] & (J1_reg_bank[8][4]));


--J1_reg_bank[11][4] is exe_unit:inst1|reg:inst2|reg_bank[11][4]
--operation mode is normal

J1_reg_bank[11][4]_lut_out = J1L884;
J1_reg_bank[11][4] = DFFEAS(J1_reg_bank[11][4]_lut_out, clk, reset, , J1L293, , , , );


--J1L735 is exe_unit:inst1|reg:inst2|sr_out[4]~1129
--operation mode is normal

J1L735 = E1_tmp[1] & (J1L635 & (J1_reg_bank[11][4]) # !J1L635 & J1_reg_bank[10][4]) # !E1_tmp[1] & (J1L635);


--J1_reg_bank[5][4] is exe_unit:inst1|reg:inst2|reg_bank[5][4]
--operation mode is normal

J1_reg_bank[5][4]_lut_out = J1L884;
J1_reg_bank[5][4] = DFFEAS(J1_reg_bank[5][4]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[6][4] is exe_unit:inst1|reg:inst2|reg_bank[6][4]
--operation mode is normal

J1_reg_bank[6][4]_lut_out = J1L884;
J1_reg_bank[6][4] = DFFEAS(J1_reg_bank[6][4]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[4][4] is exe_unit:inst1|reg:inst2|reg_bank[4][4]
--operation mode is normal

J1_reg_bank[4][4]_lut_out = J1L884;
J1_reg_bank[4][4] = DFFEAS(J1_reg_bank[4][4]_lut_out, clk, reset, , J1L752, , , , );


--J1L835 is exe_unit:inst1|reg:inst2|sr_out[4]~1130
--operation mode is normal

J1L835 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[6][4] # !E1_tmp[1] & (J1_reg_bank[4][4]));


--J1_reg_bank[7][4] is exe_unit:inst1|reg:inst2|reg_bank[7][4]
--operation mode is normal

J1_reg_bank[7][4]_lut_out = J1L884;
J1_reg_bank[7][4] = DFFEAS(J1_reg_bank[7][4]_lut_out, clk, reset, , J1L713, , , , );


--J1L935 is exe_unit:inst1|reg:inst2|sr_out[4]~1131
--operation mode is normal

J1L935 = E1_tmp[0] & (J1L835 & (J1_reg_bank[7][4]) # !J1L835 & J1_reg_bank[5][4]) # !E1_tmp[0] & (J1L835);


--J1_reg_bank[1][4] is exe_unit:inst1|reg:inst2|reg_bank[1][4]
--operation mode is normal

J1_reg_bank[1][4]_lut_out = J1L884;
J1_reg_bank[1][4] = DFFEAS(J1_reg_bank[1][4]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[2][4] is exe_unit:inst1|reg:inst2|reg_bank[2][4]
--operation mode is normal

J1_reg_bank[2][4]_lut_out = J1L884;
J1_reg_bank[2][4] = DFFEAS(J1_reg_bank[2][4]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[0][4] is exe_unit:inst1|reg:inst2|reg_bank[0][4]
--operation mode is normal

J1_reg_bank[0][4]_lut_out = J1L884;
J1_reg_bank[0][4] = DFFEAS(J1_reg_bank[0][4]_lut_out, clk, reset, , J1L481, , , , );


--J1L045 is exe_unit:inst1|reg:inst2|sr_out[4]~1132
--operation mode is normal

J1L045 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[2][4] # !E1_tmp[1] & (J1_reg_bank[0][4]));


--J1_reg_bank[3][4] is exe_unit:inst1|reg:inst2|reg_bank[3][4]
--operation mode is normal

J1_reg_bank[3][4]_lut_out = J1L884;
J1_reg_bank[3][4] = DFFEAS(J1_reg_bank[3][4]_lut_out, clk, reset, , J1L532, , , , );


--J1L145 is exe_unit:inst1|reg:inst2|sr_out[4]~1133
--operation mode is normal

J1L145 = E1_tmp[0] & (J1L045 & (J1_reg_bank[3][4]) # !J1L045 & J1_reg_bank[1][4]) # !E1_tmp[0] & (J1L045);


--J1L245 is exe_unit:inst1|reg:inst2|sr_out[4]~1134
--operation mode is normal

J1L245 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1L935 # !E1_tmp[2] & (J1L145));


--J1_reg_bank[14][4] is exe_unit:inst1|reg:inst2|reg_bank[14][4]
--operation mode is normal

J1_reg_bank[14][4]_lut_out = J1L884;
J1_reg_bank[14][4] = DFFEAS(J1_reg_bank[14][4]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[13][4] is exe_unit:inst1|reg:inst2|reg_bank[13][4]
--operation mode is normal

J1_reg_bank[13][4]_lut_out = J1L884;
J1_reg_bank[13][4] = DFFEAS(J1_reg_bank[13][4]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[12][4] is exe_unit:inst1|reg:inst2|reg_bank[12][4]
--operation mode is normal

J1_reg_bank[12][4]_lut_out = J1L884;
J1_reg_bank[12][4] = DFFEAS(J1_reg_bank[12][4]_lut_out, clk, reset, , J1L104, , , , );


--J1L345 is exe_unit:inst1|reg:inst2|sr_out[4]~1135
--operation mode is normal

J1L345 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[13][4] # !E1_tmp[0] & (J1_reg_bank[12][4]));


--J1_reg_bank[15][4] is exe_unit:inst1|reg:inst2|reg_bank[15][4]
--operation mode is normal

J1_reg_bank[15][4]_lut_out = J1L884;
J1_reg_bank[15][4] = DFFEAS(J1_reg_bank[15][4]_lut_out, clk, reset, , J1L164, , , , );


--J1L445 is exe_unit:inst1|reg:inst2|sr_out[4]~1136
--operation mode is normal

J1L445 = E1_tmp[1] & (J1L345 & (J1_reg_bank[15][4]) # !J1L345 & J1_reg_bank[14][4]) # !E1_tmp[1] & (J1L345);


--J1L545 is exe_unit:inst1|reg:inst2|sr_out[4]~1137
--operation mode is normal

J1L545 = E1_tmp[3] & (J1L245 & (J1L445) # !J1L245 & J1L735) # !E1_tmp[3] & (J1L245);


--E1L47 is mem_unit:inst3|add~1688
--operation mode is arithmetic

E1L47_carry_eqn = E1L77;
E1L47 = E1_sp[4] $ (E1L47_carry_eqn);

--E1L57 is mem_unit:inst3|add~1690
--operation mode is arithmetic

E1L57 = CARRY(E1_sp[4] # !E1L77);


--E1L71 is mem_unit:inst3|addr_bus[4]~1988
--operation mode is normal

E1L71 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L47) # !E1L1 & J1L545);


--J1L75 is exe_unit:inst1|reg:inst2|dr_out[4]~1109
--operation mode is normal

J1L75 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[9][4] # !E1_tmp[4] & (J1_reg_bank[8][4]));


--J1L85 is exe_unit:inst1|reg:inst2|dr_out[4]~1110
--operation mode is normal

J1L85 = E1_tmp[5] & (J1L75 & (J1_reg_bank[11][4]) # !J1L75 & J1_reg_bank[10][4]) # !E1_tmp[5] & (J1L75);


--J1L95 is exe_unit:inst1|reg:inst2|dr_out[4]~1111
--operation mode is normal

J1L95 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][4] # !E1_tmp[5] & (J1_reg_bank[4][4]));


--J1L06 is exe_unit:inst1|reg:inst2|dr_out[4]~1112
--operation mode is normal

J1L06 = E1_tmp[4] & (J1L95 & (J1_reg_bank[7][4]) # !J1L95 & J1_reg_bank[5][4]) # !E1_tmp[4] & (J1L95);


--J1L16 is exe_unit:inst1|reg:inst2|dr_out[4]~1113
--operation mode is normal

J1L16 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[2][4] # !E1_tmp[5] & (J1_reg_bank[0][4]));


--J1L26 is exe_unit:inst1|reg:inst2|dr_out[4]~1114
--operation mode is normal

J1L26 = E1_tmp[4] & (J1L16 & (J1_reg_bank[3][4]) # !J1L16 & J1_reg_bank[1][4]) # !E1_tmp[4] & (J1L16);


--J1L36 is exe_unit:inst1|reg:inst2|dr_out[4]~1115
--operation mode is normal

J1L36 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1L06 # !E1_tmp[6] & (J1L26));


--J1L46 is exe_unit:inst1|reg:inst2|dr_out[4]~1116
--operation mode is normal

J1L46 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][4] # !E1_tmp[4] & (J1_reg_bank[12][4]));


--J1L56 is exe_unit:inst1|reg:inst2|dr_out[4]~1117
--operation mode is normal

J1L56 = E1_tmp[5] & (J1L46 & (J1_reg_bank[15][4]) # !J1L46 & J1_reg_bank[14][4]) # !E1_tmp[5] & (J1L46);


--J1L66 is exe_unit:inst1|reg:inst2|dr_out[4]~1118
--operation mode is normal

J1L66 = E1_tmp[7] & (J1L36 & (J1L56) # !J1L36 & J1L85) # !E1_tmp[7] & (J1L36);


--E1L81 is mem_unit:inst3|addr_bus[4]~1989
--operation mode is normal

E1L81 = E1L7 & (E1L71 & (J1L66) # !E1L71 & E1_sp[4]) # !E1L7 & (E1L71);


--E1L91 is mem_unit:inst3|addr_bus[4]~1990
--operation mode is normal

E1L91 = reset & (E1L3 & E1_pc[4] # !E1L3 & (E1L81));


--E1_pc[3] is mem_unit:inst3|pc[3]
--operation mode is arithmetic

E1_pc[3]_carry_eqn = E1L511;
E1_pc[3]_lut_out = E1L88 $ E1_pc[3] $ E1_pc[3]_carry_eqn;
E1_pc[3] = DFFEAS(E1_pc[3]_lut_out, clk, reset, , E1L021, A1L94, , , E1L911);

--E1L711 is mem_unit:inst3|pc[3]~224
--operation mode is arithmetic

E1L711 = CARRY(E1L88 & !E1_pc[3] & !E1L511 # !E1L88 & (!E1L511 # !E1_pc[3]));


--J1_reg_bank[5][3] is exe_unit:inst1|reg:inst2|reg_bank[5][3]
--operation mode is normal

J1_reg_bank[5][3]_lut_out = J1L094;
J1_reg_bank[5][3] = DFFEAS(J1_reg_bank[5][3]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[9][3] is exe_unit:inst1|reg:inst2|reg_bank[9][3]
--operation mode is normal

J1_reg_bank[9][3]_lut_out = J1L094;
J1_reg_bank[9][3] = DFFEAS(J1_reg_bank[9][3]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[1][3] is exe_unit:inst1|reg:inst2|reg_bank[1][3]
--operation mode is normal

J1_reg_bank[1][3]_lut_out = J1L094;
J1_reg_bank[1][3] = DFFEAS(J1_reg_bank[1][3]_lut_out, clk, reset, , J1L602, , , , );


--J1L625 is exe_unit:inst1|reg:inst2|sr_out[3]~1138
--operation mode is normal

J1L625 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][3] # !E1_tmp[3] & (J1_reg_bank[1][3]));


--J1_reg_bank[13][3] is exe_unit:inst1|reg:inst2|reg_bank[13][3]
--operation mode is normal

J1_reg_bank[13][3]_lut_out = J1L094;
J1_reg_bank[13][3] = DFFEAS(J1_reg_bank[13][3]_lut_out, clk, reset, , J1L624, , , , );


--J1L725 is exe_unit:inst1|reg:inst2|sr_out[3]~1139
--operation mode is normal

J1L725 = E1_tmp[2] & (J1L625 & (J1_reg_bank[13][3]) # !J1L625 & J1_reg_bank[5][3]) # !E1_tmp[2] & (J1L625);


--J1_reg_bank[10][3] is exe_unit:inst1|reg:inst2|reg_bank[10][3]
--operation mode is normal

J1_reg_bank[10][3]_lut_out = J1L094;
J1_reg_bank[10][3] = DFFEAS(J1_reg_bank[10][3]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[6][3] is exe_unit:inst1|reg:inst2|reg_bank[6][3]
--operation mode is normal

J1_reg_bank[6][3]_lut_out = J1L094;
J1_reg_bank[6][3] = DFFEAS(J1_reg_bank[6][3]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[2][3] is exe_unit:inst1|reg:inst2|reg_bank[2][3]
--operation mode is normal

J1_reg_bank[2][3]_lut_out = J1L094;
J1_reg_bank[2][3] = DFFEAS(J1_reg_bank[2][3]_lut_out, clk, reset, , J1L722, , , , );


--J1L825 is exe_unit:inst1|reg:inst2|sr_out[3]~1140
--operation mode is normal

J1L825 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[6][3] # !E1_tmp[2] & (J1_reg_bank[2][3]));


--J1_reg_bank[14][3] is exe_unit:inst1|reg:inst2|reg_bank[14][3]
--operation mode is normal

J1_reg_bank[14][3]_lut_out = J1L094;
J1_reg_bank[14][3] = DFFEAS(J1_reg_bank[14][3]_lut_out, clk, reset, , J1L444, , , , );


--J1L925 is exe_unit:inst1|reg:inst2|sr_out[3]~1141
--operation mode is normal

J1L925 = E1_tmp[3] & (J1L825 & (J1_reg_bank[14][3]) # !J1L825 & J1_reg_bank[10][3]) # !E1_tmp[3] & (J1L825);


--J1_reg_bank[4][3] is exe_unit:inst1|reg:inst2|reg_bank[4][3]
--operation mode is normal

J1_reg_bank[4][3]_lut_out = J1L094;
J1_reg_bank[4][3] = DFFEAS(J1_reg_bank[4][3]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[8][3] is exe_unit:inst1|reg:inst2|reg_bank[8][3]
--operation mode is normal

J1_reg_bank[8][3]_lut_out = J1L094;
J1_reg_bank[8][3] = DFFEAS(J1_reg_bank[8][3]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[0][3] is exe_unit:inst1|reg:inst2|reg_bank[0][3]
--operation mode is normal

J1_reg_bank[0][3]_lut_out = J1L094;
J1_reg_bank[0][3] = DFFEAS(J1_reg_bank[0][3]_lut_out, clk, reset, , J1L481, , , , );


--J1L035 is exe_unit:inst1|reg:inst2|sr_out[3]~1142
--operation mode is normal

J1L035 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][3] # !E1_tmp[3] & (J1_reg_bank[0][3]));


--J1_reg_bank[12][3] is exe_unit:inst1|reg:inst2|reg_bank[12][3]
--operation mode is normal

J1_reg_bank[12][3]_lut_out = J1L094;
J1_reg_bank[12][3] = DFFEAS(J1_reg_bank[12][3]_lut_out, clk, reset, , J1L104, , , , );


--J1L135 is exe_unit:inst1|reg:inst2|sr_out[3]~1143
--operation mode is normal

J1L135 = E1_tmp[2] & (J1L035 & (J1_reg_bank[12][3]) # !J1L035 & J1_reg_bank[4][3]) # !E1_tmp[2] & (J1L035);


--J1L235 is exe_unit:inst1|reg:inst2|sr_out[3]~1144
--operation mode is normal

J1L235 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L925 # !E1_tmp[1] & (J1L135));


--J1_reg_bank[11][3] is exe_unit:inst1|reg:inst2|reg_bank[11][3]
--operation mode is normal

J1_reg_bank[11][3]_lut_out = J1L094;
J1_reg_bank[11][3] = DFFEAS(J1_reg_bank[11][3]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[7][3] is exe_unit:inst1|reg:inst2|reg_bank[7][3]
--operation mode is normal

J1_reg_bank[7][3]_lut_out = J1L094;
J1_reg_bank[7][3] = DFFEAS(J1_reg_bank[7][3]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[3][3] is exe_unit:inst1|reg:inst2|reg_bank[3][3]
--operation mode is normal

J1_reg_bank[3][3]_lut_out = J1L094;
J1_reg_bank[3][3] = DFFEAS(J1_reg_bank[3][3]_lut_out, clk, reset, , J1L532, , , , );


--J1L335 is exe_unit:inst1|reg:inst2|sr_out[3]~1145
--operation mode is normal

J1L335 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[7][3] # !E1_tmp[2] & (J1_reg_bank[3][3]));


--J1_reg_bank[15][3] is exe_unit:inst1|reg:inst2|reg_bank[15][3]
--operation mode is normal

J1_reg_bank[15][3]_lut_out = J1L094;
J1_reg_bank[15][3] = DFFEAS(J1_reg_bank[15][3]_lut_out, clk, reset, , J1L164, , , , );


--J1L435 is exe_unit:inst1|reg:inst2|sr_out[3]~1146
--operation mode is normal

J1L435 = E1_tmp[3] & (J1L335 & (J1_reg_bank[15][3]) # !J1L335 & J1_reg_bank[11][3]) # !E1_tmp[3] & (J1L335);


--J1L535 is exe_unit:inst1|reg:inst2|sr_out[3]~1147
--operation mode is normal

J1L535 = E1_tmp[0] & (J1L235 & (J1L435) # !J1L235 & J1L725) # !E1_tmp[0] & (J1L235);


--E1_sp[3] is mem_unit:inst3|sp[3]
--operation mode is arithmetic

E1_sp[3]_carry_eqn = E1L051;
E1_sp[3]_lut_out = D1L21 $ E1_sp[3] $ E1_sp[3]_carry_eqn;
E1_sp[3] = DFFEAS(E1_sp[3]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L251 is mem_unit:inst3|sp[3]~200
--operation mode is arithmetic

E1L251 = CARRY(D1L21 & !E1_sp[3] & !E1L051 # !D1L21 & (!E1L051 # !E1_sp[3]));


--E1L67 is mem_unit:inst3|add~1693
--operation mode is arithmetic

E1L67_carry_eqn = E1L97;
E1L67 = E1_sp[3] $ (!E1L67_carry_eqn);

--E1L77 is mem_unit:inst3|add~1695
--operation mode is arithmetic

E1L77 = CARRY(!E1_sp[3] & (!E1L97));


--E1L41 is mem_unit:inst3|addr_bus[3]~1991
--operation mode is normal

E1L41 = E1L1 & (E1L7 & E1_sp[3] # !E1L7 & (E1L67)) # !E1L1 & (E1L7);


--J1L74 is exe_unit:inst1|reg:inst2|dr_out[3]~1119
--operation mode is normal

J1L74 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[9][3] # !E1_tmp[7] & (J1_reg_bank[1][3]));


--J1L84 is exe_unit:inst1|reg:inst2|dr_out[3]~1120
--operation mode is normal

J1L84 = E1_tmp[6] & (J1L74 & (J1_reg_bank[13][3]) # !J1L74 & J1_reg_bank[5][3]) # !E1_tmp[6] & (J1L74);


--J1L94 is exe_unit:inst1|reg:inst2|dr_out[3]~1121
--operation mode is normal

J1L94 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[6][3] # !E1_tmp[6] & (J1_reg_bank[2][3]));


--J1L05 is exe_unit:inst1|reg:inst2|dr_out[3]~1122
--operation mode is normal

J1L05 = E1_tmp[7] & (J1L94 & (J1_reg_bank[14][3]) # !J1L94 & J1_reg_bank[10][3]) # !E1_tmp[7] & (J1L94);


--J1L15 is exe_unit:inst1|reg:inst2|dr_out[3]~1123
--operation mode is normal

J1L15 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[8][3] # !E1_tmp[7] & (J1_reg_bank[0][3]));


--J1L25 is exe_unit:inst1|reg:inst2|dr_out[3]~1124
--operation mode is normal

J1L25 = E1_tmp[6] & (J1L15 & (J1_reg_bank[12][3]) # !J1L15 & J1_reg_bank[4][3]) # !E1_tmp[6] & (J1L15);


--J1L35 is exe_unit:inst1|reg:inst2|dr_out[3]~1125
--operation mode is normal

J1L35 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1L05 # !E1_tmp[5] & (J1L25));


--J1L45 is exe_unit:inst1|reg:inst2|dr_out[3]~1126
--operation mode is normal

J1L45 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[7][3] # !E1_tmp[6] & (J1_reg_bank[3][3]));


--J1L55 is exe_unit:inst1|reg:inst2|dr_out[3]~1127
--operation mode is normal

J1L55 = E1_tmp[7] & (J1L45 & (J1_reg_bank[15][3]) # !J1L45 & J1_reg_bank[11][3]) # !E1_tmp[7] & (J1L45);


--J1L65 is exe_unit:inst1|reg:inst2|dr_out[3]~1128
--operation mode is normal

J1L65 = E1_tmp[4] & (J1L35 & (J1L55) # !J1L35 & J1L84) # !E1_tmp[4] & (J1L35);


--E1L51 is mem_unit:inst3|addr_bus[3]~1992
--operation mode is normal

E1L51 = E1L1 & (E1L41) # !E1L1 & (E1L41 & (J1L65) # !E1L41 & J1L535);


--E1L61 is mem_unit:inst3|addr_bus[3]~1993
--operation mode is normal

E1L61 = reset & (E1L3 & E1_pc[3] # !E1L3 & (E1L51));


--E1_pc[2] is mem_unit:inst3|pc[2]
--operation mode is arithmetic

E1_pc[2]_carry_eqn = E1L311;
E1_pc[2]_lut_out = E1L98 $ E1_pc[2] $ !E1_pc[2]_carry_eqn;
E1_pc[2] = DFFEAS(E1_pc[2]_lut_out, clk, reset, , E1L021, A1L05, , , E1L911);

--E1L511 is mem_unit:inst3|pc[2]~228
--operation mode is arithmetic

E1L511 = CARRY(E1L98 & (E1_pc[2] # !E1L311) # !E1L98 & E1_pc[2] & !E1L311);


--E1_sp[2] is mem_unit:inst3|sp[2]
--operation mode is arithmetic

E1_sp[2]_carry_eqn = E1L841;
E1_sp[2]_lut_out = D1L21 $ E1_sp[2] $ !E1_sp[2]_carry_eqn;
E1_sp[2] = DFFEAS(E1_sp[2]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L051 is mem_unit:inst3|sp[2]~204
--operation mode is arithmetic

E1L051 = CARRY(D1L21 & (E1_sp[2] # !E1L841) # !D1L21 & E1_sp[2] & !E1L841);


--J1_reg_bank[6][2] is exe_unit:inst1|reg:inst2|reg_bank[6][2]
--operation mode is normal

J1_reg_bank[6][2]_lut_out = J1L294;
J1_reg_bank[6][2] = DFFEAS(J1_reg_bank[6][2]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[5][2] is exe_unit:inst1|reg:inst2|reg_bank[5][2]
--operation mode is normal

J1_reg_bank[5][2]_lut_out = J1L294;
J1_reg_bank[5][2] = DFFEAS(J1_reg_bank[5][2]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[4][2] is exe_unit:inst1|reg:inst2|reg_bank[4][2]
--operation mode is normal

J1_reg_bank[4][2]_lut_out = J1L294;
J1_reg_bank[4][2] = DFFEAS(J1_reg_bank[4][2]_lut_out, clk, reset, , J1L752, , , , );


--J1L615 is exe_unit:inst1|reg:inst2|sr_out[2]~1148
--operation mode is normal

J1L615 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][2] # !E1_tmp[0] & (J1_reg_bank[4][2]));


--J1_reg_bank[7][2] is exe_unit:inst1|reg:inst2|reg_bank[7][2]
--operation mode is normal

J1_reg_bank[7][2]_lut_out = J1L294;
J1_reg_bank[7][2] = DFFEAS(J1_reg_bank[7][2]_lut_out, clk, reset, , J1L713, , , , );


--J1L715 is exe_unit:inst1|reg:inst2|sr_out[2]~1149
--operation mode is normal

J1L715 = E1_tmp[1] & (J1L615 & (J1_reg_bank[7][2]) # !J1L615 & J1_reg_bank[6][2]) # !E1_tmp[1] & (J1L615);


--J1_reg_bank[9][2] is exe_unit:inst1|reg:inst2|reg_bank[9][2]
--operation mode is normal

J1_reg_bank[9][2]_lut_out = J1L294;
J1_reg_bank[9][2] = DFFEAS(J1_reg_bank[9][2]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[10][2] is exe_unit:inst1|reg:inst2|reg_bank[10][2]
--operation mode is normal

J1_reg_bank[10][2]_lut_out = J1L294;
J1_reg_bank[10][2] = DFFEAS(J1_reg_bank[10][2]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[8][2] is exe_unit:inst1|reg:inst2|reg_bank[8][2]
--operation mode is normal

J1_reg_bank[8][2]_lut_out = J1L294;
J1_reg_bank[8][2] = DFFEAS(J1_reg_bank[8][2]_lut_out, clk, reset, , J1L433, , , , );


--J1L815 is exe_unit:inst1|reg:inst2|sr_out[2]~1150
--operation mode is normal

J1L815 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[10][2] # !E1_tmp[1] & (J1_reg_bank[8][2]));


--J1_reg_bank[11][2] is exe_unit:inst1|reg:inst2|reg_bank[11][2]
--operation mode is normal

J1_reg_bank[11][2]_lut_out = J1L294;
J1_reg_bank[11][2] = DFFEAS(J1_reg_bank[11][2]_lut_out, clk, reset, , J1L293, , , , );


--J1L915 is exe_unit:inst1|reg:inst2|sr_out[2]~1151
--operation mode is normal

J1L915 = E1_tmp[0] & (J1L815 & (J1_reg_bank[11][2]) # !J1L815 & J1_reg_bank[9][2]) # !E1_tmp[0] & (J1L815);


--J1_reg_bank[2][2] is exe_unit:inst1|reg:inst2|reg_bank[2][2]
--operation mode is normal

J1_reg_bank[2][2]_lut_out = J1L294;
J1_reg_bank[2][2] = DFFEAS(J1_reg_bank[2][2]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[1][2] is exe_unit:inst1|reg:inst2|reg_bank[1][2]
--operation mode is normal

J1_reg_bank[1][2]_lut_out = J1L294;
J1_reg_bank[1][2] = DFFEAS(J1_reg_bank[1][2]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[0][2] is exe_unit:inst1|reg:inst2|reg_bank[0][2]
--operation mode is normal

J1_reg_bank[0][2]_lut_out = J1L294;
J1_reg_bank[0][2] = DFFEAS(J1_reg_bank[0][2]_lut_out, clk, reset, , J1L481, , , , );


--J1L025 is exe_unit:inst1|reg:inst2|sr_out[2]~1152
--operation mode is normal

J1L025 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[1][2] # !E1_tmp[0] & (J1_reg_bank[0][2]));


--J1_reg_bank[3][2] is exe_unit:inst1|reg:inst2|reg_bank[3][2]
--operation mode is normal

J1_reg_bank[3][2]_lut_out = J1L294;
J1_reg_bank[3][2] = DFFEAS(J1_reg_bank[3][2]_lut_out, clk, reset, , J1L532, , , , );


--J1L125 is exe_unit:inst1|reg:inst2|sr_out[2]~1153
--operation mode is normal

J1L125 = E1_tmp[1] & (J1L025 & (J1_reg_bank[3][2]) # !J1L025 & J1_reg_bank[2][2]) # !E1_tmp[1] & (J1L025);


--J1L225 is exe_unit:inst1|reg:inst2|sr_out[2]~1154
--operation mode is normal

J1L225 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1L915 # !E1_tmp[3] & (J1L125));


--J1_reg_bank[13][2] is exe_unit:inst1|reg:inst2|reg_bank[13][2]
--operation mode is normal

J1_reg_bank[13][2]_lut_out = J1L294;
J1_reg_bank[13][2] = DFFEAS(J1_reg_bank[13][2]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[14][2] is exe_unit:inst1|reg:inst2|reg_bank[14][2]
--operation mode is normal

J1_reg_bank[14][2]_lut_out = J1L294;
J1_reg_bank[14][2] = DFFEAS(J1_reg_bank[14][2]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[12][2] is exe_unit:inst1|reg:inst2|reg_bank[12][2]
--operation mode is normal

J1_reg_bank[12][2]_lut_out = J1L294;
J1_reg_bank[12][2] = DFFEAS(J1_reg_bank[12][2]_lut_out, clk, reset, , J1L104, , , , );


--J1L325 is exe_unit:inst1|reg:inst2|sr_out[2]~1155
--operation mode is normal

J1L325 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[14][2] # !E1_tmp[1] & (J1_reg_bank[12][2]));


--J1_reg_bank[15][2] is exe_unit:inst1|reg:inst2|reg_bank[15][2]
--operation mode is normal

J1_reg_bank[15][2]_lut_out = J1L294;
J1_reg_bank[15][2] = DFFEAS(J1_reg_bank[15][2]_lut_out, clk, reset, , J1L164, , , , );


--J1L425 is exe_unit:inst1|reg:inst2|sr_out[2]~1156
--operation mode is normal

J1L425 = E1_tmp[0] & (J1L325 & (J1_reg_bank[15][2]) # !J1L325 & J1_reg_bank[13][2]) # !E1_tmp[0] & (J1L325);


--J1L525 is exe_unit:inst1|reg:inst2|sr_out[2]~1157
--operation mode is normal

J1L525 = E1_tmp[2] & (J1L225 & (J1L425) # !J1L225 & J1L715) # !E1_tmp[2] & (J1L225);


--E1L87 is mem_unit:inst3|add~1698
--operation mode is arithmetic

E1L87_carry_eqn = E1L18;
E1L87 = E1_sp[2] $ (E1L87_carry_eqn);

--E1L97 is mem_unit:inst3|add~1700
--operation mode is arithmetic

E1L97 = CARRY(E1_sp[2] # !E1L18);


--E1L11 is mem_unit:inst3|addr_bus[2]~1994
--operation mode is normal

E1L11 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L87) # !E1L1 & J1L525);


--J1L73 is exe_unit:inst1|reg:inst2|dr_out[2]~1129
--operation mode is normal

J1L73 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[5][2] # !E1_tmp[4] & (J1_reg_bank[4][2]));


--J1L83 is exe_unit:inst1|reg:inst2|dr_out[2]~1130
--operation mode is normal

J1L83 = E1_tmp[5] & (J1L73 & (J1_reg_bank[7][2]) # !J1L73 & J1_reg_bank[6][2]) # !E1_tmp[5] & (J1L73);


--J1L93 is exe_unit:inst1|reg:inst2|dr_out[2]~1131
--operation mode is normal

J1L93 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][2] # !E1_tmp[5] & (J1_reg_bank[8][2]));


--J1L04 is exe_unit:inst1|reg:inst2|dr_out[2]~1132
--operation mode is normal

J1L04 = E1_tmp[4] & (J1L93 & (J1_reg_bank[11][2]) # !J1L93 & J1_reg_bank[9][2]) # !E1_tmp[4] & (J1L93);


--J1L14 is exe_unit:inst1|reg:inst2|dr_out[2]~1133
--operation mode is normal

J1L14 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[1][2] # !E1_tmp[4] & (J1_reg_bank[0][2]));


--J1L24 is exe_unit:inst1|reg:inst2|dr_out[2]~1134
--operation mode is normal

J1L24 = E1_tmp[5] & (J1L14 & (J1_reg_bank[3][2]) # !J1L14 & J1_reg_bank[2][2]) # !E1_tmp[5] & (J1L14);


--J1L34 is exe_unit:inst1|reg:inst2|dr_out[2]~1135
--operation mode is normal

J1L34 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1L04 # !E1_tmp[7] & (J1L24));


--J1L44 is exe_unit:inst1|reg:inst2|dr_out[2]~1136
--operation mode is normal

J1L44 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][2] # !E1_tmp[5] & (J1_reg_bank[12][2]));


--J1L54 is exe_unit:inst1|reg:inst2|dr_out[2]~1137
--operation mode is normal

J1L54 = E1_tmp[4] & (J1L44 & (J1_reg_bank[15][2]) # !J1L44 & J1_reg_bank[13][2]) # !E1_tmp[4] & (J1L44);


--J1L64 is exe_unit:inst1|reg:inst2|dr_out[2]~1138
--operation mode is normal

J1L64 = E1_tmp[6] & (J1L34 & (J1L54) # !J1L34 & J1L83) # !E1_tmp[6] & (J1L34);


--E1L21 is mem_unit:inst3|addr_bus[2]~1995
--operation mode is normal

E1L21 = E1L7 & (E1L11 & (J1L64) # !E1L11 & E1_sp[2]) # !E1L7 & (E1L11);


--E1L31 is mem_unit:inst3|addr_bus[2]~1996
--operation mode is normal

E1L31 = reset & (E1L3 & E1_pc[2] # !E1L3 & (E1L21));


--E1_pc[1] is mem_unit:inst3|pc[1]
--operation mode is arithmetic

E1_pc[1]_carry_eqn = E1L111;
E1_pc[1]_lut_out = E1L09 $ E1_pc[1] $ E1_pc[1]_carry_eqn;
E1_pc[1] = DFFEAS(E1_pc[1]_lut_out, clk, reset, , E1L021, A1L15, , , E1L911);

--E1L311 is mem_unit:inst3|pc[1]~232
--operation mode is arithmetic

E1L311 = CARRY(E1L09 & !E1_pc[1] & !E1L111 # !E1L09 & (!E1L111 # !E1_pc[1]));


--J1_reg_bank[6][1] is exe_unit:inst1|reg:inst2|reg_bank[6][1]
--operation mode is normal

J1_reg_bank[6][1]_lut_out = J1L494;
J1_reg_bank[6][1] = DFFEAS(J1_reg_bank[6][1]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[10][1] is exe_unit:inst1|reg:inst2|reg_bank[10][1]
--operation mode is normal

J1_reg_bank[10][1]_lut_out = J1L494;
J1_reg_bank[10][1] = DFFEAS(J1_reg_bank[10][1]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[2][1] is exe_unit:inst1|reg:inst2|reg_bank[2][1]
--operation mode is normal

J1_reg_bank[2][1]_lut_out = J1L494;
J1_reg_bank[2][1] = DFFEAS(J1_reg_bank[2][1]_lut_out, clk, reset, , J1L722, , , , );


--J1L605 is exe_unit:inst1|reg:inst2|sr_out[1]~1158
--operation mode is normal

J1L605 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][1] # !E1_tmp[3] & (J1_reg_bank[2][1]));


--J1_reg_bank[14][1] is exe_unit:inst1|reg:inst2|reg_bank[14][1]
--operation mode is normal

J1_reg_bank[14][1]_lut_out = J1L494;
J1_reg_bank[14][1] = DFFEAS(J1_reg_bank[14][1]_lut_out, clk, reset, , J1L444, , , , );


--J1L705 is exe_unit:inst1|reg:inst2|sr_out[1]~1159
--operation mode is normal

J1L705 = E1_tmp[2] & (J1L605 & (J1_reg_bank[14][1]) # !J1L605 & J1_reg_bank[6][1]) # !E1_tmp[2] & (J1L605);


--J1_reg_bank[9][1] is exe_unit:inst1|reg:inst2|reg_bank[9][1]
--operation mode is normal

J1_reg_bank[9][1]_lut_out = J1L494;
J1_reg_bank[9][1] = DFFEAS(J1_reg_bank[9][1]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[5][1] is exe_unit:inst1|reg:inst2|reg_bank[5][1]
--operation mode is normal

J1_reg_bank[5][1]_lut_out = J1L494;
J1_reg_bank[5][1] = DFFEAS(J1_reg_bank[5][1]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[1][1] is exe_unit:inst1|reg:inst2|reg_bank[1][1]
--operation mode is normal

J1_reg_bank[1][1]_lut_out = J1L494;
J1_reg_bank[1][1] = DFFEAS(J1_reg_bank[1][1]_lut_out, clk, reset, , J1L602, , , , );


--J1L805 is exe_unit:inst1|reg:inst2|sr_out[1]~1160
--operation mode is normal

J1L805 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][1] # !E1_tmp[2] & (J1_reg_bank[1][1]));


--J1_reg_bank[13][1] is exe_unit:inst1|reg:inst2|reg_bank[13][1]
--operation mode is normal

J1_reg_bank[13][1]_lut_out = J1L494;
J1_reg_bank[13][1] = DFFEAS(J1_reg_bank[13][1]_lut_out, clk, reset, , J1L624, , , , );


--J1L905 is exe_unit:inst1|reg:inst2|sr_out[1]~1161
--operation mode is normal

J1L905 = E1_tmp[3] & (J1L805 & (J1_reg_bank[13][1]) # !J1L805 & J1_reg_bank[9][1]) # !E1_tmp[3] & (J1L805);


--J1_reg_bank[8][1] is exe_unit:inst1|reg:inst2|reg_bank[8][1]
--operation mode is normal

J1_reg_bank[8][1]_lut_out = J1L494;
J1_reg_bank[8][1] = DFFEAS(J1_reg_bank[8][1]_lut_out, clk, reset, , J1L433, , , , );


--J1_reg_bank[4][1] is exe_unit:inst1|reg:inst2|reg_bank[4][1]
--operation mode is normal

J1_reg_bank[4][1]_lut_out = J1L494;
J1_reg_bank[4][1] = DFFEAS(J1_reg_bank[4][1]_lut_out, clk, reset, , J1L752, , , , );


--J1_reg_bank[0][1] is exe_unit:inst1|reg:inst2|reg_bank[0][1]
--operation mode is normal

J1_reg_bank[0][1]_lut_out = J1L494;
J1_reg_bank[0][1] = DFFEAS(J1_reg_bank[0][1]_lut_out, clk, reset, , J1L481, , , , );


--J1L015 is exe_unit:inst1|reg:inst2|sr_out[1]~1162
--operation mode is normal

J1L015 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[4][1] # !E1_tmp[2] & (J1_reg_bank[0][1]));


--J1_reg_bank[12][1] is exe_unit:inst1|reg:inst2|reg_bank[12][1]
--operation mode is normal

J1_reg_bank[12][1]_lut_out = J1L494;
J1_reg_bank[12][1] = DFFEAS(J1_reg_bank[12][1]_lut_out, clk, reset, , J1L104, , , , );


--J1L115 is exe_unit:inst1|reg:inst2|sr_out[1]~1163
--operation mode is normal

J1L115 = E1_tmp[3] & (J1L015 & (J1_reg_bank[12][1]) # !J1L015 & J1_reg_bank[8][1]) # !E1_tmp[3] & (J1L015);


--J1L215 is exe_unit:inst1|reg:inst2|sr_out[1]~1164
--operation mode is normal

J1L215 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L905 # !E1_tmp[0] & (J1L115));


--J1_reg_bank[7][1] is exe_unit:inst1|reg:inst2|reg_bank[7][1]
--operation mode is normal

J1_reg_bank[7][1]_lut_out = J1L494;
J1_reg_bank[7][1] = DFFEAS(J1_reg_bank[7][1]_lut_out, clk, reset, , J1L713, , , , );


--J1_reg_bank[11][1] is exe_unit:inst1|reg:inst2|reg_bank[11][1]
--operation mode is normal

J1_reg_bank[11][1]_lut_out = J1L494;
J1_reg_bank[11][1] = DFFEAS(J1_reg_bank[11][1]_lut_out, clk, reset, , J1L293, , , , );


--J1_reg_bank[3][1] is exe_unit:inst1|reg:inst2|reg_bank[3][1]
--operation mode is normal

J1_reg_bank[3][1]_lut_out = J1L494;
J1_reg_bank[3][1] = DFFEAS(J1_reg_bank[3][1]_lut_out, clk, reset, , J1L532, , , , );


--J1L315 is exe_unit:inst1|reg:inst2|sr_out[1]~1165
--operation mode is normal

J1L315 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[11][1] # !E1_tmp[3] & (J1_reg_bank[3][1]));


--J1_reg_bank[15][1] is exe_unit:inst1|reg:inst2|reg_bank[15][1]
--operation mode is normal

J1_reg_bank[15][1]_lut_out = J1L494;
J1_reg_bank[15][1] = DFFEAS(J1_reg_bank[15][1]_lut_out, clk, reset, , J1L164, , , , );


--J1L415 is exe_unit:inst1|reg:inst2|sr_out[1]~1166
--operation mode is normal

J1L415 = E1_tmp[2] & (J1L315 & (J1_reg_bank[15][1]) # !J1L315 & J1_reg_bank[7][1]) # !E1_tmp[2] & (J1L315);


--J1L515 is exe_unit:inst1|reg:inst2|sr_out[1]~1167
--operation mode is normal

J1L515 = E1_tmp[1] & (J1L215 & (J1L415) # !J1L215 & J1L705) # !E1_tmp[1] & (J1L215);


--E1_sp[1] is mem_unit:inst3|sp[1]
--operation mode is arithmetic

E1_sp[1]_carry_eqn = E1L641;
E1_sp[1]_lut_out = D1L21 $ E1_sp[1] $ E1_sp[1]_carry_eqn;
E1_sp[1] = DFFEAS(E1_sp[1]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L841 is mem_unit:inst3|sp[1]~208
--operation mode is arithmetic

E1L841 = CARRY(D1L21 & !E1_sp[1] & !E1L641 # !D1L21 & (!E1L641 # !E1_sp[1]));


--E1L08 is mem_unit:inst3|add~1703
--operation mode is arithmetic

E1L08_carry_eqn = E1L38;
E1L08 = E1_sp[1] $ (!E1L08_carry_eqn);

--E1L18 is mem_unit:inst3|add~1705
--operation mode is arithmetic

E1L18 = CARRY(!E1_sp[1] & (!E1L38));


--E1L8 is mem_unit:inst3|addr_bus[1]~1997
--operation mode is normal

E1L8 = E1L1 & (E1L7 & E1_sp[1] # !E1L7 & (E1L08)) # !E1L1 & (E1L7);


--J1L72 is exe_unit:inst1|reg:inst2|dr_out[1]~1139
--operation mode is normal

J1L72 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[10][1] # !E1_tmp[7] & (J1_reg_bank[2][1]));


--J1L82 is exe_unit:inst1|reg:inst2|dr_out[1]~1140
--operation mode is normal

J1L82 = E1_tmp[6] & (J1L72 & (J1_reg_bank[14][1]) # !J1L72 & J1_reg_bank[6][1]) # !E1_tmp[6] & (J1L72);


--J1L92 is exe_unit:inst1|reg:inst2|dr_out[1]~1141
--operation mode is normal

J1L92 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[5][1] # !E1_tmp[6] & (J1_reg_bank[1][1]));


--J1L03 is exe_unit:inst1|reg:inst2|dr_out[1]~1142
--operation mode is normal

J1L03 = E1_tmp[7] & (J1L92 & (J1_reg_bank[13][1]) # !J1L92 & J1_reg_bank[9][1]) # !E1_tmp[7] & (J1L92);


--J1L13 is exe_unit:inst1|reg:inst2|dr_out[1]~1143
--operation mode is normal

J1L13 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[4][1] # !E1_tmp[6] & (J1_reg_bank[0][1]));


--J1L23 is exe_unit:inst1|reg:inst2|dr_out[1]~1144
--operation mode is normal

J1L23 = E1_tmp[7] & (J1L13 & (J1_reg_bank[12][1]) # !J1L13 & J1_reg_bank[8][1]) # !E1_tmp[7] & (J1L13);


--J1L33 is exe_unit:inst1|reg:inst2|dr_out[1]~1145
--operation mode is normal

J1L33 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1L03 # !E1_tmp[4] & (J1L23));


--J1L43 is exe_unit:inst1|reg:inst2|dr_out[1]~1146
--operation mode is normal

J1L43 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][1] # !E1_tmp[7] & (J1_reg_bank[3][1]));


--J1L53 is exe_unit:inst1|reg:inst2|dr_out[1]~1147
--operation mode is normal

J1L53 = E1_tmp[6] & (J1L43 & (J1_reg_bank[15][1]) # !J1L43 & J1_reg_bank[7][1]) # !E1_tmp[6] & (J1L43);


--J1L63 is exe_unit:inst1|reg:inst2|dr_out[1]~1148
--operation mode is normal

J1L63 = E1_tmp[5] & (J1L33 & (J1L53) # !J1L33 & J1L82) # !E1_tmp[5] & (J1L33);


--E1L9 is mem_unit:inst3|addr_bus[1]~1998
--operation mode is normal

E1L9 = E1L1 & (E1L8) # !E1L1 & (E1L8 & (J1L63) # !E1L8 & J1L515);


--E1L01 is mem_unit:inst3|addr_bus[1]~1999
--operation mode is normal

E1L01 = reset & (E1L3 & E1_pc[1] # !E1L3 & (E1L9));


--E1_pc[0] is mem_unit:inst3|pc[0]
--operation mode is arithmetic

E1_pc[0]_lut_out = E1L19 $ E1_pc[0];
E1_pc[0] = DFFEAS(E1_pc[0]_lut_out, clk, reset, , E1L021, A1L25, , , E1L911);

--E1L111 is mem_unit:inst3|pc[0]~236
--operation mode is arithmetic

E1L111 = CARRY(E1L19 & E1_pc[0]);


--E1_sp[0] is mem_unit:inst3|sp[0]
--operation mode is arithmetic

E1_sp[0]_lut_out = !E1_sp[0];
E1_sp[0] = DFFEAS(E1_sp[0]_lut_out, clk, VCC, , E1L1, ~GND, !reset, , );

--E1L641 is mem_unit:inst3|sp[0]~212
--operation mode is arithmetic

E1L641 = CARRY(E1_sp[0]);


--J1_reg_bank[10][0] is exe_unit:inst1|reg:inst2|reg_bank[10][0]
--operation mode is normal

J1_reg_bank[10][0]_lut_out = J1L594;
J1_reg_bank[10][0] = DFFEAS(J1_reg_bank[10][0]_lut_out, clk, reset, , J1L473, , , , );


--J1_reg_bank[9][0] is exe_unit:inst1|reg:inst2|reg_bank[9][0]
--operation mode is normal

J1_reg_bank[9][0]_lut_out = J1L594;
J1_reg_bank[9][0] = DFFEAS(J1_reg_bank[9][0]_lut_out, clk, reset, , J1L753, , , , );


--J1_reg_bank[8][0] is exe_unit:inst1|reg:inst2|reg_bank[8][0]
--operation mode is normal

J1_reg_bank[8][0]_lut_out = J1L594;
J1_reg_bank[8][0] = DFFEAS(J1_reg_bank[8][0]_lut_out, clk, reset, , J1L433, , , , );


--J1L694 is exe_unit:inst1|reg:inst2|sr_out[0]~1168
--operation mode is normal

J1L694 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][0] # !E1_tmp[0] & (J1_reg_bank[8][0]));


--J1_reg_bank[11][0] is exe_unit:inst1|reg:inst2|reg_bank[11][0]
--operation mode is normal

J1_reg_bank[11][0]_lut_out = J1L594;
J1_reg_bank[11][0] = DFFEAS(J1_reg_bank[11][0]_lut_out, clk, reset, , J1L293, , , , );


--J1L794 is exe_unit:inst1|reg:inst2|sr_out[0]~1169
--operation mode is normal

J1L794 = E1_tmp[1] & (J1L694 & (J1_reg_bank[11][0]) # !J1L694 & J1_reg_bank[10][0]) # !E1_tmp[1] & (J1L694);


--J1_reg_bank[5][0] is exe_unit:inst1|reg:inst2|reg_bank[5][0]
--operation mode is normal

J1_reg_bank[5][0]_lut_out = J1L594;
J1_reg_bank[5][0] = DFFEAS(J1_reg_bank[5][0]_lut_out, clk, reset, , J1L272, , , , );


--J1_reg_bank[6][0] is exe_unit:inst1|reg:inst2|reg_bank[6][0]
--operation mode is normal

J1_reg_bank[6][0]_lut_out = J1L594;
J1_reg_bank[6][0] = DFFEAS(J1_reg_bank[6][0]_lut_out, clk, reset, , J1L492, , , , );


--J1_reg_bank[4][0] is exe_unit:inst1|reg:inst2|reg_bank[4][0]
--operation mode is normal

J1_reg_bank[4][0]_lut_out = J1L594;
J1_reg_bank[4][0] = DFFEAS(J1_reg_bank[4][0]_lut_out, clk, reset, , J1L752, , , , );


--J1L894 is exe_unit:inst1|reg:inst2|sr_out[0]~1170
--operation mode is normal

J1L894 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[6][0] # !E1_tmp[1] & (J1_reg_bank[4][0]));


--J1_reg_bank[7][0] is exe_unit:inst1|reg:inst2|reg_bank[7][0]
--operation mode is normal

J1_reg_bank[7][0]_lut_out = J1L594;
J1_reg_bank[7][0] = DFFEAS(J1_reg_bank[7][0]_lut_out, clk, reset, , J1L713, , , , );


--J1L994 is exe_unit:inst1|reg:inst2|sr_out[0]~1171
--operation mode is normal

J1L994 = E1_tmp[0] & (J1L894 & (J1_reg_bank[7][0]) # !J1L894 & J1_reg_bank[5][0]) # !E1_tmp[0] & (J1L894);


--J1_reg_bank[1][0] is exe_unit:inst1|reg:inst2|reg_bank[1][0]
--operation mode is normal

J1_reg_bank[1][0]_lut_out = J1L594;
J1_reg_bank[1][0] = DFFEAS(J1_reg_bank[1][0]_lut_out, clk, reset, , J1L602, , , , );


--J1_reg_bank[2][0] is exe_unit:inst1|reg:inst2|reg_bank[2][0]
--operation mode is normal

J1_reg_bank[2][0]_lut_out = J1L594;
J1_reg_bank[2][0] = DFFEAS(J1_reg_bank[2][0]_lut_out, clk, reset, , J1L722, , , , );


--J1_reg_bank[0][0] is exe_unit:inst1|reg:inst2|reg_bank[0][0]
--operation mode is normal

J1_reg_bank[0][0]_lut_out = J1L594;
J1_reg_bank[0][0] = DFFEAS(J1_reg_bank[0][0]_lut_out, clk, reset, , J1L481, , , , );


--J1L005 is exe_unit:inst1|reg:inst2|sr_out[0]~1172
--operation mode is normal

J1L005 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[2][0] # !E1_tmp[1] & (J1_reg_bank[0][0]));


--J1_reg_bank[3][0] is exe_unit:inst1|reg:inst2|reg_bank[3][0]
--operation mode is normal

J1_reg_bank[3][0]_lut_out = J1L594;
J1_reg_bank[3][0] = DFFEAS(J1_reg_bank[3][0]_lut_out, clk, reset, , J1L532, , , , );


--J1L105 is exe_unit:inst1|reg:inst2|sr_out[0]~1173
--operation mode is normal

J1L105 = E1_tmp[0] & (J1L005 & (J1_reg_bank[3][0]) # !J1L005 & J1_reg_bank[1][0]) # !E1_tmp[0] & (J1L005);


--J1L205 is exe_unit:inst1|reg:inst2|sr_out[0]~1174
--operation mode is normal

J1L205 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1L994 # !E1_tmp[2] & (J1L105));


--J1_reg_bank[14][0] is exe_unit:inst1|reg:inst2|reg_bank[14][0]
--operation mode is normal

J1_reg_bank[14][0]_lut_out = J1L594;
J1_reg_bank[14][0] = DFFEAS(J1_reg_bank[14][0]_lut_out, clk, reset, , J1L444, , , , );


--J1_reg_bank[13][0] is exe_unit:inst1|reg:inst2|reg_bank[13][0]
--operation mode is normal

J1_reg_bank[13][0]_lut_out = J1L594;
J1_reg_bank[13][0] = DFFEAS(J1_reg_bank[13][0]_lut_out, clk, reset, , J1L624, , , , );


--J1_reg_bank[12][0] is exe_unit:inst1|reg:inst2|reg_bank[12][0]
--operation mode is normal

J1_reg_bank[12][0]_lut_out = J1L594;
J1_reg_bank[12][0] = DFFEAS(J1_reg_bank[12][0]_lut_out, clk, reset, , J1L104, , , , );


--J1L305 is exe_unit:inst1|reg:inst2|sr_out[0]~1175
--operation mode is normal

J1L305 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[13][0] # !E1_tmp[0] & (J1_reg_bank[12][0]));


--J1_reg_bank[15][0] is exe_unit:inst1|reg:inst2|reg_bank[15][0]
--operation mode is normal

J1_reg_bank[15][0]_lut_out = J1L594;
J1_reg_bank[15][0] = DFFEAS(J1_reg_bank[15][0]_lut_out, clk, reset, , J1L164, , , , );


--J1L405 is exe_unit:inst1|reg:inst2|sr_out[0]~1176
--operation mode is normal

J1L405 = E1_tmp[1] & (J1L305 & (J1_reg_bank[15][0]) # !J1L305 & J1_reg_bank[14][0]) # !E1_tmp[1] & (J1L305);


--J1L505 is exe_unit:inst1|reg:inst2|sr_out[0]~1177
--operation mode is normal

J1L505 = E1_tmp[3] & (J1L205 & (J1L405) # !J1L205 & J1L794) # !E1_tmp[3] & (J1L205);


--E1L28 is mem_unit:inst3|add~1708
--operation mode is arithmetic

E1L28 = !E1_sp[0];

--E1L38 is mem_unit:inst3|add~1710
--operation mode is arithmetic

E1L38 = CARRY(E1_sp[0]);


--E1L4 is mem_unit:inst3|addr_bus[0]~2000
--operation mode is normal

E1L4 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L28) # !E1L1 & J1L505);


--J1L71 is exe_unit:inst1|reg:inst2|dr_out[0]~1149
--operation mode is normal

J1L71 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[9][0] # !E1_tmp[4] & (J1_reg_bank[8][0]));


--J1L81 is exe_unit:inst1|reg:inst2|dr_out[0]~1150
--operation mode is normal

J1L81 = E1_tmp[5] & (J1L71 & (J1_reg_bank[11][0]) # !J1L71 & J1_reg_bank[10][0]) # !E1_tmp[5] & (J1L71);


--J1L91 is exe_unit:inst1|reg:inst2|dr_out[0]~1151
--operation mode is normal

J1L91 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][0] # !E1_tmp[5] & (J1_reg_bank[4][0]));


--J1L02 is exe_unit:inst1|reg:inst2|dr_out[0]~1152
--operation mode is normal

J1L02 = E1_tmp[4] & (J1L91 & (J1_reg_bank[7][0]) # !J1L91 & J1_reg_bank[5][0]) # !E1_tmp[4] & (J1L91);


--J1L12 is exe_unit:inst1|reg:inst2|dr_out[0]~1153
--operation mode is normal

J1L12 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[2][0] # !E1_tmp[5] & (J1_reg_bank[0][0]));


--J1L22 is exe_unit:inst1|reg:inst2|dr_out[0]~1154
--operation mode is normal

J1L22 = E1_tmp[4] & (J1L12 & (J1_reg_bank[3][0]) # !J1L12 & J1_reg_bank[1][0]) # !E1_tmp[4] & (J1L12);


--J1L32 is exe_unit:inst1|reg:inst2|dr_out[0]~1155
--operation mode is normal

J1L32 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1L02 # !E1_tmp[6] & (J1L22));


--J1L42 is exe_unit:inst1|reg:inst2|dr_out[0]~1156
--operation mode is normal

J1L42 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][0] # !E1_tmp[4] & (J1_reg_bank[12][0]));


--J1L52 is exe_unit:inst1|reg:inst2|dr_out[0]~1157
--operation mode is normal

J1L52 = E1_tmp[5] & (J1L42 & (J1_reg_bank[15][0]) # !J1L42 & J1_reg_bank[14][0]) # !E1_tmp[5] & (J1L42);


--J1L62 is exe_unit:inst1|reg:inst2|dr_out[0]~1158
--operation mode is normal

J1L62 = E1_tmp[7] & (J1L32 & (J1L52) # !J1L32 & J1L81) # !E1_tmp[7] & (J1L32);


--E1L5 is mem_unit:inst3|addr_bus[0]~2001
--operation mode is normal

E1L5 = E1L7 & (E1L4 & (J1L62) # !E1L4 & E1_sp[0]) # !E1L7 & (E1L4);


--E1L6 is mem_unit:inst3|addr_bus[0]~2002
--operation mode is normal

E1L6 = reset & (E1L3 & E1_pc[0] # !E1L3 & (E1L5));


--A1L67 is reg_sel[3]~100
--operation mode is normal

A1L67 = reg_sel[3] & reg_sel[4] & reg_sel[5] & reg_sel[2];


--B1L281 is debug_unit:inst|debug_out[15]~1044
--operation mode is normal

B1L281 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[9][15] # !reg_sel[3] & (J1_reg_bank[1][15]));


--B1L381 is debug_unit:inst|debug_out[15]~1045
--operation mode is normal

B1L381 = reg_sel[2] & (B1L281 & (J1_reg_bank[13][15]) # !B1L281 & J1_reg_bank[5][15]) # !reg_sel[2] & (B1L281);


--B1L481 is debug_unit:inst|debug_out[15]~1046
--operation mode is normal

B1L481 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[6][15] # !reg_sel[2] & (J1_reg_bank[2][15]));


--B1L581 is debug_unit:inst|debug_out[15]~1047
--operation mode is normal

B1L581 = reg_sel[3] & (B1L481 & (J1_reg_bank[14][15]) # !B1L481 & J1_reg_bank[10][15]) # !reg_sel[3] & (B1L481);


--B1L681 is debug_unit:inst|debug_out[15]~1048
--operation mode is normal

B1L681 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[8][15] # !reg_sel[3] & (J1_reg_bank[0][15]));


--B1L781 is debug_unit:inst|debug_out[15]~1049
--operation mode is normal

B1L781 = reg_sel[2] & (B1L681 & (J1_reg_bank[12][15]) # !B1L681 & J1_reg_bank[4][15]) # !reg_sel[2] & (B1L681);


--B1L881 is debug_unit:inst|debug_out[15]~1050
--operation mode is normal

B1L881 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L581 # !reg_sel[1] & (B1L781));


--B1L981 is debug_unit:inst|debug_out[15]~1051
--operation mode is normal

B1L981 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[7][15] # !reg_sel[2] & (J1_reg_bank[3][15]));


--B1L091 is debug_unit:inst|debug_out[15]~1052
--operation mode is normal

B1L091 = reg_sel[3] & (B1L981 & (J1_reg_bank[15][15]) # !B1L981 & J1_reg_bank[11][15]) # !reg_sel[3] & (B1L981);


--B1L191 is debug_unit:inst|debug_out[15]~1053
--operation mode is normal

B1L191 = reg_sel[0] & (B1L881 & (B1L091) # !B1L881 & B1L381) # !reg_sel[0] & (B1L881);


--B1L291 is debug_unit:inst|debug_out[15]~1054
--operation mode is normal

B1L291 = !reg_sel[4] & !reg_sel[5];


--B1L391 is debug_unit:inst|debug_out[15]~1055
--operation mode is normal

B1L391 = B1L291 # reg_sel[1] & A1L67 & !reg_sel[0];


--B1L491 is debug_unit:inst|debug_out[15]~1056
--operation mode is normal

B1L491 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L191) # !B1L391 & E1_sp[15]);


--B1L591 is debug_unit:inst|debug_out[15]~1057
--operation mode is normal

B1L591 = B1L691 & (B1L491 & (E1_pc[15]) # !B1L491 & E1_tmp[15]) # !B1L691 & (B1L491);


--B1L961 is debug_unit:inst|debug_out[14]~1058
--operation mode is normal

B1L961 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[5][14] # !reg_sel[0] & (J1_reg_bank[4][14]));


--B1L071 is debug_unit:inst|debug_out[14]~1059
--operation mode is normal

B1L071 = reg_sel[1] & (B1L961 & (J1_reg_bank[7][14]) # !B1L961 & J1_reg_bank[6][14]) # !reg_sel[1] & (B1L961);


--B1L171 is debug_unit:inst|debug_out[14]~1060
--operation mode is normal

B1L171 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[10][14] # !reg_sel[1] & (J1_reg_bank[8][14]));


--B1L271 is debug_unit:inst|debug_out[14]~1061
--operation mode is normal

B1L271 = reg_sel[0] & (B1L171 & (J1_reg_bank[11][14]) # !B1L171 & J1_reg_bank[9][14]) # !reg_sel[0] & (B1L171);


--B1L371 is debug_unit:inst|debug_out[14]~1062
--operation mode is normal

B1L371 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[1][14] # !reg_sel[0] & (J1_reg_bank[0][14]));


--B1L471 is debug_unit:inst|debug_out[14]~1063
--operation mode is normal

B1L471 = reg_sel[1] & (B1L371 & (J1_reg_bank[3][14]) # !B1L371 & J1_reg_bank[2][14]) # !reg_sel[1] & (B1L371);


--B1L571 is debug_unit:inst|debug_out[14]~1064
--operation mode is normal

B1L571 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & B1L271 # !reg_sel[3] & (B1L471));


--B1L671 is debug_unit:inst|debug_out[14]~1065
--operation mode is normal

B1L671 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][14] # !reg_sel[1] & (J1_reg_bank[12][14]));


--B1L771 is debug_unit:inst|debug_out[14]~1066
--operation mode is normal

B1L771 = reg_sel[0] & (B1L671 & (J1_reg_bank[15][14]) # !B1L671 & J1_reg_bank[13][14]) # !reg_sel[0] & (B1L671);


--B1L871 is debug_unit:inst|debug_out[14]~1067
--operation mode is normal

B1L871 = reg_sel[2] & (B1L571 & (B1L771) # !B1L571 & B1L071) # !reg_sel[2] & (B1L571);


--B1L971 is debug_unit:inst|debug_out[14]~1068
--operation mode is normal

B1L971 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L871) # !B1L391 & E1_sp[14]);


--B1L081 is debug_unit:inst|debug_out[14]~1069
--operation mode is normal

B1L081 = B1L691 & (B1L971 & (E1_pc[14]) # !B1L971 & !E1_tmp[14]) # !B1L691 & (B1L971);


--B1L751 is debug_unit:inst|debug_out[13]~1070
--operation mode is normal

B1L751 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[10][13] # !reg_sel[3] & (J1_reg_bank[2][13]));


--B1L851 is debug_unit:inst|debug_out[13]~1071
--operation mode is normal

B1L851 = reg_sel[2] & (B1L751 & (J1_reg_bank[14][13]) # !B1L751 & J1_reg_bank[6][13]) # !reg_sel[2] & (B1L751);


--B1L951 is debug_unit:inst|debug_out[13]~1072
--operation mode is normal

B1L951 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[5][13] # !reg_sel[2] & (J1_reg_bank[1][13]));


--B1L061 is debug_unit:inst|debug_out[13]~1073
--operation mode is normal

B1L061 = reg_sel[3] & (B1L951 & (J1_reg_bank[13][13]) # !B1L951 & J1_reg_bank[9][13]) # !reg_sel[3] & (B1L951);


--B1L161 is debug_unit:inst|debug_out[13]~1074
--operation mode is normal

B1L161 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][13] # !reg_sel[2] & (J1_reg_bank[0][13]));


--B1L261 is debug_unit:inst|debug_out[13]~1075
--operation mode is normal

B1L261 = reg_sel[3] & (B1L161 & (J1_reg_bank[12][13]) # !B1L161 & J1_reg_bank[8][13]) # !reg_sel[3] & (B1L161);


--B1L361 is debug_unit:inst|debug_out[13]~1076
--operation mode is normal

B1L361 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L061 # !reg_sel[0] & (B1L261));


--B1L461 is debug_unit:inst|debug_out[13]~1077
--operation mode is normal

B1L461 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[11][13] # !reg_sel[3] & (J1_reg_bank[3][13]));


--B1L561 is debug_unit:inst|debug_out[13]~1078
--operation mode is normal

B1L561 = reg_sel[2] & (B1L461 & (J1_reg_bank[15][13]) # !B1L461 & J1_reg_bank[7][13]) # !reg_sel[2] & (B1L461);


--B1L661 is debug_unit:inst|debug_out[13]~1079
--operation mode is normal

B1L661 = reg_sel[1] & (B1L361 & (B1L561) # !B1L361 & B1L851) # !reg_sel[1] & (B1L361);


--B1L761 is debug_unit:inst|debug_out[13]~1080
--operation mode is normal

B1L761 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L661) # !B1L391 & E1_sp[13]);


--B1L861 is debug_unit:inst|debug_out[13]~1081
--operation mode is normal

B1L861 = B1L691 & (B1L761 & (E1_pc[13]) # !B1L761 & E1_tmp[13]) # !B1L691 & (B1L761);


--B1L541 is debug_unit:inst|debug_out[12]~1082
--operation mode is normal

B1L541 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[9][12] # !reg_sel[0] & (J1_reg_bank[8][12]));


--B1L641 is debug_unit:inst|debug_out[12]~1083
--operation mode is normal

B1L641 = reg_sel[1] & (B1L541 & (J1_reg_bank[11][12]) # !B1L541 & J1_reg_bank[10][12]) # !reg_sel[1] & (B1L541);


--B1L741 is debug_unit:inst|debug_out[12]~1084
--operation mode is normal

B1L741 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][12] # !reg_sel[1] & (J1_reg_bank[4][12]));


--B1L841 is debug_unit:inst|debug_out[12]~1085
--operation mode is normal

B1L841 = reg_sel[0] & (B1L741 & (J1_reg_bank[7][12]) # !B1L741 & J1_reg_bank[5][12]) # !reg_sel[0] & (B1L741);


--B1L941 is debug_unit:inst|debug_out[12]~1086
--operation mode is normal

B1L941 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[2][12] # !reg_sel[1] & (J1_reg_bank[0][12]));


--B1L051 is debug_unit:inst|debug_out[12]~1087
--operation mode is normal

B1L051 = reg_sel[0] & (B1L941 & (J1_reg_bank[3][12]) # !B1L941 & J1_reg_bank[1][12]) # !reg_sel[0] & (B1L941);


--B1L151 is debug_unit:inst|debug_out[12]~1088
--operation mode is normal

B1L151 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & B1L841 # !reg_sel[2] & (B1L051));


--B1L251 is debug_unit:inst|debug_out[12]~1089
--operation mode is normal

B1L251 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[13][12] # !reg_sel[0] & (J1_reg_bank[12][12]));


--B1L351 is debug_unit:inst|debug_out[12]~1090
--operation mode is normal

B1L351 = reg_sel[1] & (B1L251 & (J1_reg_bank[15][12]) # !B1L251 & J1_reg_bank[14][12]) # !reg_sel[1] & (B1L251);


--B1L451 is debug_unit:inst|debug_out[12]~1091
--operation mode is normal

B1L451 = reg_sel[3] & (B1L151 & (B1L351) # !B1L151 & B1L641) # !reg_sel[3] & (B1L151);


--B1L551 is debug_unit:inst|debug_out[12]~1092
--operation mode is normal

B1L551 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L451) # !B1L391 & E1_sp[12]);


--B1L651 is debug_unit:inst|debug_out[12]~1093
--operation mode is normal

B1L651 = B1L691 & (B1L551 & (E1_pc[12]) # !B1L551 & E1_tmp[12]) # !B1L691 & (B1L551);


--B1L331 is debug_unit:inst|debug_out[11]~1094
--operation mode is normal

B1L331 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[9][11] # !reg_sel[3] & (J1_reg_bank[1][11]));


--B1L431 is debug_unit:inst|debug_out[11]~1095
--operation mode is normal

B1L431 = reg_sel[2] & (B1L331 & (J1_reg_bank[13][11]) # !B1L331 & J1_reg_bank[5][11]) # !reg_sel[2] & (B1L331);


--B1L531 is debug_unit:inst|debug_out[11]~1096
--operation mode is normal

B1L531 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[6][11] # !reg_sel[2] & (J1_reg_bank[2][11]));


--B1L631 is debug_unit:inst|debug_out[11]~1097
--operation mode is normal

B1L631 = reg_sel[3] & (B1L531 & (J1_reg_bank[14][11]) # !B1L531 & J1_reg_bank[10][11]) # !reg_sel[3] & (B1L531);


--B1L731 is debug_unit:inst|debug_out[11]~1098
--operation mode is normal

B1L731 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[8][11] # !reg_sel[3] & (J1_reg_bank[0][11]));


--B1L831 is debug_unit:inst|debug_out[11]~1099
--operation mode is normal

B1L831 = reg_sel[2] & (B1L731 & (J1_reg_bank[12][11]) # !B1L731 & J1_reg_bank[4][11]) # !reg_sel[2] & (B1L731);


--B1L931 is debug_unit:inst|debug_out[11]~1100
--operation mode is normal

B1L931 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L631 # !reg_sel[1] & (B1L831));


--B1L041 is debug_unit:inst|debug_out[11]~1101
--operation mode is normal

B1L041 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[7][11] # !reg_sel[2] & (J1_reg_bank[3][11]));


--B1L141 is debug_unit:inst|debug_out[11]~1102
--operation mode is normal

B1L141 = reg_sel[3] & (B1L041 & (J1_reg_bank[15][11]) # !B1L041 & J1_reg_bank[11][11]) # !reg_sel[3] & (B1L041);


--B1L241 is debug_unit:inst|debug_out[11]~1103
--operation mode is normal

B1L241 = reg_sel[0] & (B1L931 & (B1L141) # !B1L931 & B1L431) # !reg_sel[0] & (B1L931);


--B1L341 is debug_unit:inst|debug_out[11]~1104
--operation mode is normal

B1L341 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L241) # !B1L391 & E1_sp[11]);


--B1L441 is debug_unit:inst|debug_out[11]~1105
--operation mode is normal

B1L441 = B1L691 & (B1L341 & (E1_pc[11]) # !B1L341 & E1_tmp[11]) # !B1L691 & (B1L341);


--B1L121 is debug_unit:inst|debug_out[10]~1106
--operation mode is normal

B1L121 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[5][10] # !reg_sel[0] & (J1_reg_bank[4][10]));


--B1L221 is debug_unit:inst|debug_out[10]~1107
--operation mode is normal

B1L221 = reg_sel[1] & (B1L121 & (J1_reg_bank[7][10]) # !B1L121 & J1_reg_bank[6][10]) # !reg_sel[1] & (B1L121);


--B1L321 is debug_unit:inst|debug_out[10]~1108
--operation mode is normal

B1L321 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[10][10] # !reg_sel[1] & (J1_reg_bank[8][10]));


--B1L421 is debug_unit:inst|debug_out[10]~1109
--operation mode is normal

B1L421 = reg_sel[0] & (B1L321 & (J1_reg_bank[11][10]) # !B1L321 & J1_reg_bank[9][10]) # !reg_sel[0] & (B1L321);


--B1L521 is debug_unit:inst|debug_out[10]~1110
--operation mode is normal

B1L521 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[1][10] # !reg_sel[0] & (J1_reg_bank[0][10]));


--B1L621 is debug_unit:inst|debug_out[10]~1111
--operation mode is normal

B1L621 = reg_sel[1] & (B1L521 & (J1_reg_bank[3][10]) # !B1L521 & J1_reg_bank[2][10]) # !reg_sel[1] & (B1L521);


--B1L721 is debug_unit:inst|debug_out[10]~1112
--operation mode is normal

B1L721 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & B1L421 # !reg_sel[3] & (B1L621));


--B1L821 is debug_unit:inst|debug_out[10]~1113
--operation mode is normal

B1L821 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][10] # !reg_sel[1] & (J1_reg_bank[12][10]));


--B1L921 is debug_unit:inst|debug_out[10]~1114
--operation mode is normal

B1L921 = reg_sel[0] & (B1L821 & (J1_reg_bank[15][10]) # !B1L821 & J1_reg_bank[13][10]) # !reg_sel[0] & (B1L821);


--B1L031 is debug_unit:inst|debug_out[10]~1115
--operation mode is normal

B1L031 = reg_sel[2] & (B1L721 & (B1L921) # !B1L721 & B1L221) # !reg_sel[2] & (B1L721);


--B1L131 is debug_unit:inst|debug_out[10]~1116
--operation mode is normal

B1L131 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L031) # !B1L391 & E1_sp[10]);


--B1L231 is debug_unit:inst|debug_out[10]~1117
--operation mode is normal

B1L231 = B1L691 & (B1L131 & (E1_pc[10]) # !B1L131 & E1_tmp[10]) # !B1L691 & (B1L131);


--B1L901 is debug_unit:inst|debug_out[9]~1118
--operation mode is normal

B1L901 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[10][9] # !reg_sel[3] & (J1_reg_bank[2][9]));


--B1L011 is debug_unit:inst|debug_out[9]~1119
--operation mode is normal

B1L011 = reg_sel[2] & (B1L901 & (J1_reg_bank[14][9]) # !B1L901 & J1_reg_bank[6][9]) # !reg_sel[2] & (B1L901);


--B1L111 is debug_unit:inst|debug_out[9]~1120
--operation mode is normal

B1L111 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[5][9] # !reg_sel[2] & (J1_reg_bank[1][9]));


--B1L211 is debug_unit:inst|debug_out[9]~1121
--operation mode is normal

B1L211 = reg_sel[3] & (B1L111 & (J1_reg_bank[13][9]) # !B1L111 & J1_reg_bank[9][9]) # !reg_sel[3] & (B1L111);


--B1L311 is debug_unit:inst|debug_out[9]~1122
--operation mode is normal

B1L311 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][9] # !reg_sel[2] & (J1_reg_bank[0][9]));


--B1L411 is debug_unit:inst|debug_out[9]~1123
--operation mode is normal

B1L411 = reg_sel[3] & (B1L311 & (J1_reg_bank[12][9]) # !B1L311 & J1_reg_bank[8][9]) # !reg_sel[3] & (B1L311);


--B1L511 is debug_unit:inst|debug_out[9]~1124
--operation mode is normal

B1L511 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L211 # !reg_sel[0] & (B1L411));


--B1L611 is debug_unit:inst|debug_out[9]~1125
--operation mode is normal

B1L611 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[11][9] # !reg_sel[3] & (J1_reg_bank[3][9]));


--B1L711 is debug_unit:inst|debug_out[9]~1126
--operation mode is normal

B1L711 = reg_sel[2] & (B1L611 & (J1_reg_bank[15][9]) # !B1L611 & J1_reg_bank[7][9]) # !reg_sel[2] & (B1L611);


--B1L811 is debug_unit:inst|debug_out[9]~1127
--operation mode is normal

B1L811 = reg_sel[1] & (B1L511 & (B1L711) # !B1L511 & B1L011) # !reg_sel[1] & (B1L511);


--B1L911 is debug_unit:inst|debug_out[9]~1128
--operation mode is normal

B1L911 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L811) # !B1L391 & E1_sp[9]);


--B1L021 is debug_unit:inst|debug_out[9]~1129
--operation mode is normal

B1L021 = B1L691 & (B1L911 & (E1_pc[9]) # !B1L911 & E1_tmp[9]) # !B1L691 & (B1L911);


--B1L79 is debug_unit:inst|debug_out[8]~1130
--operation mode is normal

B1L79 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[9][8] # !reg_sel[0] & (J1_reg_bank[8][8]));


--B1L89 is debug_unit:inst|debug_out[8]~1131
--operation mode is normal

B1L89 = reg_sel[1] & (B1L79 & (J1_reg_bank[11][8]) # !B1L79 & J1_reg_bank[10][8]) # !reg_sel[1] & (B1L79);


--B1L99 is debug_unit:inst|debug_out[8]~1132
--operation mode is normal

B1L99 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][8] # !reg_sel[1] & (J1_reg_bank[4][8]));


--B1L001 is debug_unit:inst|debug_out[8]~1133
--operation mode is normal

B1L001 = reg_sel[0] & (B1L99 & (J1_reg_bank[7][8]) # !B1L99 & J1_reg_bank[5][8]) # !reg_sel[0] & (B1L99);


--B1L101 is debug_unit:inst|debug_out[8]~1134
--operation mode is normal

B1L101 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[2][8] # !reg_sel[1] & (J1_reg_bank[0][8]));


--B1L201 is debug_unit:inst|debug_out[8]~1135
--operation mode is normal

B1L201 = reg_sel[0] & (B1L101 & (J1_reg_bank[3][8]) # !B1L101 & J1_reg_bank[1][8]) # !reg_sel[0] & (B1L101);


--B1L301 is debug_unit:inst|debug_out[8]~1136
--operation mode is normal

B1L301 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & B1L001 # !reg_sel[2] & (B1L201));


--B1L401 is debug_unit:inst|debug_out[8]~1137
--operation mode is normal

B1L401 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[13][8] # !reg_sel[0] & (J1_reg_bank[12][8]));


--B1L501 is debug_unit:inst|debug_out[8]~1138
--operation mode is normal

B1L501 = reg_sel[1] & (B1L401 & (J1_reg_bank[15][8]) # !B1L401 & J1_reg_bank[14][8]) # !reg_sel[1] & (B1L401);


--B1L601 is debug_unit:inst|debug_out[8]~1139
--operation mode is normal

B1L601 = reg_sel[3] & (B1L301 & (B1L501) # !B1L301 & B1L89) # !reg_sel[3] & (B1L301);


--B1L701 is debug_unit:inst|debug_out[8]~1140
--operation mode is normal

B1L701 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L601) # !B1L391 & E1_sp[8]);


--B1L801 is debug_unit:inst|debug_out[8]~1141
--operation mode is normal

B1L801 = B1L691 & (B1L701 & (E1_pc[8]) # !B1L701 & E1_tmp[8]) # !B1L691 & (B1L701);


--B1L58 is debug_unit:inst|debug_out[7]~1142
--operation mode is normal

B1L58 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[9][7] # !reg_sel[3] & (J1_reg_bank[1][7]));


--B1L68 is debug_unit:inst|debug_out[7]~1143
--operation mode is normal

B1L68 = reg_sel[2] & (B1L58 & (J1_reg_bank[13][7]) # !B1L58 & J1_reg_bank[5][7]) # !reg_sel[2] & (B1L58);


--B1L78 is debug_unit:inst|debug_out[7]~1144
--operation mode is normal

B1L78 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[6][7] # !reg_sel[2] & (J1_reg_bank[2][7]));


--B1L88 is debug_unit:inst|debug_out[7]~1145
--operation mode is normal

B1L88 = reg_sel[3] & (B1L78 & (J1_reg_bank[14][7]) # !B1L78 & J1_reg_bank[10][7]) # !reg_sel[3] & (B1L78);


--B1L98 is debug_unit:inst|debug_out[7]~1146
--operation mode is normal

B1L98 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[8][7] # !reg_sel[3] & (J1_reg_bank[0][7]));


--B1L09 is debug_unit:inst|debug_out[7]~1147
--operation mode is normal

B1L09 = reg_sel[2] & (B1L98 & (J1_reg_bank[12][7]) # !B1L98 & J1_reg_bank[4][7]) # !reg_sel[2] & (B1L98);


--B1L19 is debug_unit:inst|debug_out[7]~1148
--operation mode is normal

B1L19 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L88 # !reg_sel[1] & (B1L09));


--B1L29 is debug_unit:inst|debug_out[7]~1149
--operation mode is normal

B1L29 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[7][7] # !reg_sel[2] & (J1_reg_bank[3][7]));


--B1L39 is debug_unit:inst|debug_out[7]~1150
--operation mode is normal

B1L39 = reg_sel[3] & (B1L29 & (J1_reg_bank[15][7]) # !B1L29 & J1_reg_bank[11][7]) # !reg_sel[3] & (B1L29);


--B1L49 is debug_unit:inst|debug_out[7]~1151
--operation mode is normal

B1L49 = reg_sel[0] & (B1L19 & (B1L39) # !B1L19 & B1L68) # !reg_sel[0] & (B1L19);


--B1L59 is debug_unit:inst|debug_out[7]~1152
--operation mode is normal

B1L59 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L49) # !B1L391 & E1_sp[7]);


--B1L69 is debug_unit:inst|debug_out[7]~1153
--operation mode is normal

B1L69 = B1L691 & (B1L59 & (E1_pc[7]) # !B1L59 & E1_tmp[7]) # !B1L691 & (B1L59);


--B1L37 is debug_unit:inst|debug_out[6]~1154
--operation mode is normal

B1L37 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[5][6] # !reg_sel[0] & (J1_reg_bank[4][6]));


--B1L47 is debug_unit:inst|debug_out[6]~1155
--operation mode is normal

B1L47 = reg_sel[1] & (B1L37 & (J1_reg_bank[7][6]) # !B1L37 & J1_reg_bank[6][6]) # !reg_sel[1] & (B1L37);


--B1L57 is debug_unit:inst|debug_out[6]~1156
--operation mode is normal

B1L57 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[10][6] # !reg_sel[1] & (J1_reg_bank[8][6]));


--B1L67 is debug_unit:inst|debug_out[6]~1157
--operation mode is normal

B1L67 = reg_sel[0] & (B1L57 & (J1_reg_bank[11][6]) # !B1L57 & J1_reg_bank[9][6]) # !reg_sel[0] & (B1L57);


--B1L77 is debug_unit:inst|debug_out[6]~1158
--operation mode is normal

B1L77 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[1][6] # !reg_sel[0] & (J1_reg_bank[0][6]));


--B1L87 is debug_unit:inst|debug_out[6]~1159
--operation mode is normal

B1L87 = reg_sel[1] & (B1L77 & (J1_reg_bank[3][6]) # !B1L77 & J1_reg_bank[2][6]) # !reg_sel[1] & (B1L77);


--B1L97 is debug_unit:inst|debug_out[6]~1160
--operation mode is normal

B1L97 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & B1L67 # !reg_sel[3] & (B1L87));


--B1L08 is debug_unit:inst|debug_out[6]~1161
--operation mode is normal

B1L08 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][6] # !reg_sel[1] & (J1_reg_bank[12][6]));


--B1L18 is debug_unit:inst|debug_out[6]~1162
--operation mode is normal

B1L18 = reg_sel[0] & (B1L08 & (J1_reg_bank[15][6]) # !B1L08 & J1_reg_bank[13][6]) # !reg_sel[0] & (B1L08);


--B1L28 is debug_unit:inst|debug_out[6]~1163
--operation mode is normal

B1L28 = reg_sel[2] & (B1L97 & (B1L18) # !B1L97 & B1L47) # !reg_sel[2] & (B1L97);


--B1L38 is debug_unit:inst|debug_out[6]~1164
--operation mode is normal

B1L38 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L28) # !B1L391 & E1_sp[6]);


--B1L48 is debug_unit:inst|debug_out[6]~1165
--operation mode is normal

B1L48 = B1L691 & (B1L38 & (E1_pc[6]) # !B1L38 & E1_tmp[6]) # !B1L691 & (B1L38);


--B1L16 is debug_unit:inst|debug_out[5]~1166
--operation mode is normal

B1L16 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[10][5] # !reg_sel[3] & (J1_reg_bank[2][5]));


--B1L26 is debug_unit:inst|debug_out[5]~1167
--operation mode is normal

B1L26 = reg_sel[2] & (B1L16 & (J1_reg_bank[14][5]) # !B1L16 & J1_reg_bank[6][5]) # !reg_sel[2] & (B1L16);


--B1L36 is debug_unit:inst|debug_out[5]~1168
--operation mode is normal

B1L36 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[5][5] # !reg_sel[2] & (J1_reg_bank[1][5]));


--B1L46 is debug_unit:inst|debug_out[5]~1169
--operation mode is normal

B1L46 = reg_sel[3] & (B1L36 & (J1_reg_bank[13][5]) # !B1L36 & J1_reg_bank[9][5]) # !reg_sel[3] & (B1L36);


--B1L56 is debug_unit:inst|debug_out[5]~1170
--operation mode is normal

B1L56 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][5] # !reg_sel[2] & (J1_reg_bank[0][5]));


--B1L66 is debug_unit:inst|debug_out[5]~1171
--operation mode is normal

B1L66 = reg_sel[3] & (B1L56 & (J1_reg_bank[12][5]) # !B1L56 & J1_reg_bank[8][5]) # !reg_sel[3] & (B1L56);


--B1L76 is debug_unit:inst|debug_out[5]~1172
--operation mode is normal

B1L76 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L46 # !reg_sel[0] & (B1L66));


--B1L86 is debug_unit:inst|debug_out[5]~1173
--operation mode is normal

B1L86 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[11][5] # !reg_sel[3] & (J1_reg_bank[3][5]));


--B1L96 is debug_unit:inst|debug_out[5]~1174
--operation mode is normal

B1L96 = reg_sel[2] & (B1L86 & (J1_reg_bank[15][5]) # !B1L86 & J1_reg_bank[7][5]) # !reg_sel[2] & (B1L86);


--B1L07 is debug_unit:inst|debug_out[5]~1175
--operation mode is normal

B1L07 = reg_sel[1] & (B1L76 & (B1L96) # !B1L76 & B1L26) # !reg_sel[1] & (B1L76);


--B1L17 is debug_unit:inst|debug_out[5]~1176
--operation mode is normal

B1L17 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L07) # !B1L391 & E1_sp[5]);


--B1L27 is debug_unit:inst|debug_out[5]~1177
--operation mode is normal

B1L27 = B1L691 & (B1L17 & (E1_pc[5]) # !B1L17 & E1_tmp[5]) # !B1L691 & (B1L17);


--B1L94 is debug_unit:inst|debug_out[4]~1178
--operation mode is normal

B1L94 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[9][4] # !reg_sel[0] & (J1_reg_bank[8][4]));


--B1L05 is debug_unit:inst|debug_out[4]~1179
--operation mode is normal

B1L05 = reg_sel[1] & (B1L94 & (J1_reg_bank[11][4]) # !B1L94 & J1_reg_bank[10][4]) # !reg_sel[1] & (B1L94);


--B1L15 is debug_unit:inst|debug_out[4]~1180
--operation mode is normal

B1L15 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][4] # !reg_sel[1] & (J1_reg_bank[4][4]));


--B1L25 is debug_unit:inst|debug_out[4]~1181
--operation mode is normal

B1L25 = reg_sel[0] & (B1L15 & (J1_reg_bank[7][4]) # !B1L15 & J1_reg_bank[5][4]) # !reg_sel[0] & (B1L15);


--B1L35 is debug_unit:inst|debug_out[4]~1182
--operation mode is normal

B1L35 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[2][4] # !reg_sel[1] & (J1_reg_bank[0][4]));


--B1L45 is debug_unit:inst|debug_out[4]~1183
--operation mode is normal

B1L45 = reg_sel[0] & (B1L35 & (J1_reg_bank[3][4]) # !B1L35 & J1_reg_bank[1][4]) # !reg_sel[0] & (B1L35);


--B1L55 is debug_unit:inst|debug_out[4]~1184
--operation mode is normal

B1L55 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & B1L25 # !reg_sel[2] & (B1L45));


--B1L65 is debug_unit:inst|debug_out[4]~1185
--operation mode is normal

B1L65 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[13][4] # !reg_sel[0] & (J1_reg_bank[12][4]));


--B1L75 is debug_unit:inst|debug_out[4]~1186
--operation mode is normal

B1L75 = reg_sel[1] & (B1L65 & (J1_reg_bank[15][4]) # !B1L65 & J1_reg_bank[14][4]) # !reg_sel[1] & (B1L65);


--B1L85 is debug_unit:inst|debug_out[4]~1187
--operation mode is normal

B1L85 = reg_sel[3] & (B1L55 & (B1L75) # !B1L55 & B1L05) # !reg_sel[3] & (B1L55);


--B1L95 is debug_unit:inst|debug_out[4]~1188
--operation mode is normal

B1L95 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L85) # !B1L391 & E1_sp[4]);


--B1L06 is debug_unit:inst|debug_out[4]~1189
--operation mode is normal

B1L06 = B1L691 & (B1L95 & (E1_pc[4]) # !B1L95 & E1_tmp[4]) # !B1L691 & (B1L95);


--B1L73 is debug_unit:inst|debug_out[3]~1190
--operation mode is normal

B1L73 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[9][3] # !reg_sel[3] & (J1_reg_bank[1][3]));


--B1L83 is debug_unit:inst|debug_out[3]~1191
--operation mode is normal

B1L83 = reg_sel[2] & (B1L73 & (J1_reg_bank[13][3]) # !B1L73 & J1_reg_bank[5][3]) # !reg_sel[2] & (B1L73);


--B1L93 is debug_unit:inst|debug_out[3]~1192
--operation mode is normal

B1L93 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[6][3] # !reg_sel[2] & (J1_reg_bank[2][3]));


--B1L04 is debug_unit:inst|debug_out[3]~1193
--operation mode is normal

B1L04 = reg_sel[3] & (B1L93 & (J1_reg_bank[14][3]) # !B1L93 & J1_reg_bank[10][3]) # !reg_sel[3] & (B1L93);


--B1L14 is debug_unit:inst|debug_out[3]~1194
--operation mode is normal

B1L14 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[8][3] # !reg_sel[3] & (J1_reg_bank[0][3]));


--B1L24 is debug_unit:inst|debug_out[3]~1195
--operation mode is normal

B1L24 = reg_sel[2] & (B1L14 & (J1_reg_bank[12][3]) # !B1L14 & J1_reg_bank[4][3]) # !reg_sel[2] & (B1L14);


--B1L34 is debug_unit:inst|debug_out[3]~1196
--operation mode is normal

B1L34 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & B1L04 # !reg_sel[1] & (B1L24));


--B1L44 is debug_unit:inst|debug_out[3]~1197
--operation mode is normal

B1L44 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[7][3] # !reg_sel[2] & (J1_reg_bank[3][3]));


--B1L54 is debug_unit:inst|debug_out[3]~1198
--operation mode is normal

B1L54 = reg_sel[3] & (B1L44 & (J1_reg_bank[15][3]) # !B1L44 & J1_reg_bank[11][3]) # !reg_sel[3] & (B1L44);


--B1L64 is debug_unit:inst|debug_out[3]~1199
--operation mode is normal

B1L64 = reg_sel[0] & (B1L34 & (B1L54) # !B1L34 & B1L83) # !reg_sel[0] & (B1L34);


--B1L74 is debug_unit:inst|debug_out[3]~1200
--operation mode is normal

B1L74 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L64) # !B1L391 & E1_sp[3]);


--B1L84 is debug_unit:inst|debug_out[3]~1201
--operation mode is normal

B1L84 = B1L691 & (B1L74 & (E1_pc[3]) # !B1L74 & E1_tmp[3]) # !B1L691 & (B1L74);


--B1L52 is debug_unit:inst|debug_out[2]~1202
--operation mode is normal

B1L52 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[5][2] # !reg_sel[0] & (J1_reg_bank[4][2]));


--B1L62 is debug_unit:inst|debug_out[2]~1203
--operation mode is normal

B1L62 = reg_sel[1] & (B1L52 & (J1_reg_bank[7][2]) # !B1L52 & J1_reg_bank[6][2]) # !reg_sel[1] & (B1L52);


--B1L72 is debug_unit:inst|debug_out[2]~1204
--operation mode is normal

B1L72 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[10][2] # !reg_sel[1] & (J1_reg_bank[8][2]));


--B1L82 is debug_unit:inst|debug_out[2]~1205
--operation mode is normal

B1L82 = reg_sel[0] & (B1L72 & (J1_reg_bank[11][2]) # !B1L72 & J1_reg_bank[9][2]) # !reg_sel[0] & (B1L72);


--B1L92 is debug_unit:inst|debug_out[2]~1206
--operation mode is normal

B1L92 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[1][2] # !reg_sel[0] & (J1_reg_bank[0][2]));


--B1L03 is debug_unit:inst|debug_out[2]~1207
--operation mode is normal

B1L03 = reg_sel[1] & (B1L92 & (J1_reg_bank[3][2]) # !B1L92 & J1_reg_bank[2][2]) # !reg_sel[1] & (B1L92);


--B1L13 is debug_unit:inst|debug_out[2]~1208
--operation mode is normal

B1L13 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & B1L82 # !reg_sel[3] & (B1L03));


--B1L23 is debug_unit:inst|debug_out[2]~1209
--operation mode is normal

B1L23 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][2] # !reg_sel[1] & (J1_reg_bank[12][2]));


--B1L33 is debug_unit:inst|debug_out[2]~1210
--operation mode is normal

B1L33 = reg_sel[0] & (B1L23 & (J1_reg_bank[15][2]) # !B1L23 & J1_reg_bank[13][2]) # !reg_sel[0] & (B1L23);


--B1L43 is debug_unit:inst|debug_out[2]~1211
--operation mode is normal

B1L43 = reg_sel[2] & (B1L13 & (B1L33) # !B1L13 & B1L62) # !reg_sel[2] & (B1L13);


--B1L53 is debug_unit:inst|debug_out[2]~1212
--operation mode is normal

B1L53 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L43) # !B1L391 & E1_sp[2]);


--B1L63 is debug_unit:inst|debug_out[2]~1213
--operation mode is normal

B1L63 = B1L691 & (B1L53 & (E1_pc[2]) # !B1L53 & E1_tmp[2]) # !B1L691 & (B1L53);


--B1L31 is debug_unit:inst|debug_out[1]~1214
--operation mode is normal

B1L31 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[10][1] # !reg_sel[3] & (J1_reg_bank[2][1]));


--B1L41 is debug_unit:inst|debug_out[1]~1215
--operation mode is normal

B1L41 = reg_sel[2] & (B1L31 & (J1_reg_bank[14][1]) # !B1L31 & J1_reg_bank[6][1]) # !reg_sel[2] & (B1L31);


--B1L51 is debug_unit:inst|debug_out[1]~1216
--operation mode is normal

B1L51 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[5][1] # !reg_sel[2] & (J1_reg_bank[1][1]));


--B1L61 is debug_unit:inst|debug_out[1]~1217
--operation mode is normal

B1L61 = reg_sel[3] & (B1L51 & (J1_reg_bank[13][1]) # !B1L51 & J1_reg_bank[9][1]) # !reg_sel[3] & (B1L51);


--B1L71 is debug_unit:inst|debug_out[1]~1218
--operation mode is normal

B1L71 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][1] # !reg_sel[2] & (J1_reg_bank[0][1]));


--B1L81 is debug_unit:inst|debug_out[1]~1219
--operation mode is normal

B1L81 = reg_sel[3] & (B1L71 & (J1_reg_bank[12][1]) # !B1L71 & J1_reg_bank[8][1]) # !reg_sel[3] & (B1L71);


--B1L91 is debug_unit:inst|debug_out[1]~1220
--operation mode is normal

B1L91 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L61 # !reg_sel[0] & (B1L81));


--B1L02 is debug_unit:inst|debug_out[1]~1221
--operation mode is normal

B1L02 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[11][1] # !reg_sel[3] & (J1_reg_bank[3][1]));


--B1L12 is debug_unit:inst|debug_out[1]~1222
--operation mode is normal

B1L12 = reg_sel[2] & (B1L02 & (J1_reg_bank[15][1]) # !B1L02 & J1_reg_bank[7][1]) # !reg_sel[2] & (B1L02);


--B1L22 is debug_unit:inst|debug_out[1]~1223
--operation mode is normal

B1L22 = reg_sel[1] & (B1L91 & (B1L12) # !B1L91 & B1L41) # !reg_sel[1] & (B1L91);


--B1L32 is debug_unit:inst|debug_out[1]~1224
--operation mode is normal

B1L32 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L22) # !B1L391 & E1_sp[1]);


--B1L42 is debug_unit:inst|debug_out[1]~1225
--operation mode is normal

B1L42 = B1L691 & (B1L32 & (E1_pc[1]) # !B1L32 & E1_tmp[1]) # !B1L691 & (B1L32);


--B1L1 is debug_unit:inst|debug_out[0]~1226
--operation mode is normal

B1L1 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[9][0] # !reg_sel[0] & (J1_reg_bank[8][0]));


--B1L2 is debug_unit:inst|debug_out[0]~1227
--operation mode is normal

B1L2 = reg_sel[1] & (B1L1 & (J1_reg_bank[11][0]) # !B1L1 & J1_reg_bank[10][0]) # !reg_sel[1] & (B1L1);


--B1L3 is debug_unit:inst|debug_out[0]~1228
--operation mode is normal

B1L3 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][0] # !reg_sel[1] & (J1_reg_bank[4][0]));


--B1L4 is debug_unit:inst|debug_out[0]~1229
--operation mode is normal

B1L4 = reg_sel[0] & (B1L3 & (J1_reg_bank[7][0]) # !B1L3 & J1_reg_bank[5][0]) # !reg_sel[0] & (B1L3);


--B1L5 is debug_unit:inst|debug_out[0]~1230
--operation mode is normal

B1L5 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[2][0] # !reg_sel[1] & (J1_reg_bank[0][0]));


--B1L6 is debug_unit:inst|debug_out[0]~1231
--operation mode is normal

B1L6 = reg_sel[0] & (B1L5 & (J1_reg_bank[3][0]) # !B1L5 & J1_reg_bank[1][0]) # !reg_sel[0] & (B1L5);


--B1L7 is debug_unit:inst|debug_out[0]~1232
--operation mode is normal

B1L7 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & B1L4 # !reg_sel[2] & (B1L6));


--B1L8 is debug_unit:inst|debug_out[0]~1233
--operation mode is normal

B1L8 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[13][0] # !reg_sel[0] & (J1_reg_bank[12][0]));


--B1L9 is debug_unit:inst|debug_out[0]~1234
--operation mode is normal

B1L9 = reg_sel[1] & (B1L8 & (J1_reg_bank[15][0]) # !B1L8 & J1_reg_bank[14][0]) # !reg_sel[1] & (B1L8);


--B1L01 is debug_unit:inst|debug_out[0]~1235
--operation mode is normal

B1L01 = reg_sel[3] & (B1L7 & (B1L9) # !B1L7 & B1L2) # !reg_sel[3] & (B1L7);


--B1L11 is debug_unit:inst|debug_out[0]~1236
--operation mode is normal

B1L11 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L01) # !B1L391 & E1_sp[0]);


--B1L21 is debug_unit:inst|debug_out[0]~1237
--operation mode is normal

B1L21 = B1L691 & (B1L11 & (E1_pc[0]) # !B1L11 & E1_tmp[0]) # !B1L691 & (B1L11);


--F1L2 is timer:inst4|process0~66
--operation mode is normal

F1L2 = E1_tmp[15] # E1_tmp[14] # E1_tmp[2] # !E1_tmp[12];


--F1L3 is timer:inst4|process0~67
--operation mode is normal

F1L3 = E1_tmp[3] # E1_tmp[0] # E1_tmp[1] # E1_tmp[6];


--F1L4 is timer:inst4|process0~68
--operation mode is normal

F1L4 = E1_tmp[13] # F1L2 # F1L3 # !D1L31;


--F1L1 is timer:inst4|process0~0
--operation mode is normal

F1L1 = E1_tmp[7] # E1_tmp[4] # E1_tmp[5] # F1L4;


--D1L71 is id_unit:inst2|reduce_or~186
--operation mode is normal

D1L71 = E1_tmp[8] & !E1_tmp[9] & !E1_tmp[10] & !E1_tmp[11];


--G1L1 is exe_unit:inst1|alu:inst|addsub_b[0]~1229
--operation mode is normal

G1L1 = !E1_tmp[8] & !E1_tmp[11] & (E1_tmp[9] $ E1_tmp[10]);


--G1L2 is exe_unit:inst1|alu:inst|addsub_b[0]~1230
--operation mode is normal

G1L2 = E1_tmp[10] # E1_tmp[11] # E1_tmp[8] $ E1_tmp[9];


--G1L91 is exe_unit:inst1|alu:inst|addsub_b[15]~1231
--operation mode is normal

G1L91 = J1L556 & (!G1L2) # !J1L556 & G1L2 & (D1L71 # G1L1);


--N3L1 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525
--operation mode is normal

N3L1_carry_eqn = N3L5;
N3L1 = !N3L1_carry_eqn;


--G1L79 is exe_unit:inst1|alu:inst|o~802
--operation mode is normal

G1L79 = E1_tmp[11] # E1_tmp[8] & (E1_tmp[9] $ !E1_tmp[10]);


--G1L89 is exe_unit:inst1|alu:inst|o~803
--operation mode is normal

G1L89 = !G1L79 & (J1L671 & G1L91 & !N3L1 # !J1L671 & !G1L91 & N3L1);


--D1L81 is id_unit:inst2|reduce_or~187
--operation mode is normal

D1L81 = E1_tmp[8] & !E1_tmp[9] & !E1_tmp[10] & E1_tmp[11];


--D1L91 is id_unit:inst2|reduce_or~188
--operation mode is normal

D1L91 = E1_tmp[8] & E1_tmp[9] & E1_tmp[10] & !E1_tmp[11];


--G1L99 is exe_unit:inst1|alu:inst|o~804
--operation mode is normal

G1L99 = D1L91 & (J1L671 $ J1L661) # !D1L91 & D1L81 & J1L671;


--D1L02 is id_unit:inst2|reduce_or~189
--operation mode is normal

D1L02 = !E1_tmp[8] & E1_tmp[9] & !E1_tmp[10] & !E1_tmp[11];


--D1L12 is id_unit:inst2|reduce_or~190
--operation mode is normal

D1L12 = E1_tmp[8] & !E1_tmp[9] & E1_tmp[10] & !E1_tmp[11];


--D1L22 is id_unit:inst2|reduce_or~191
--operation mode is normal

D1L22 = E1_tmp[8] & E1_tmp[9] & !E1_tmp[10] & !E1_tmp[11];


--D1L32 is id_unit:inst2|reduce_or~192
--operation mode is normal

D1L32 = !E1_tmp[8] & !E1_tmp[9] & !E1_tmp[10] & !E1_tmp[11];


--G1L001 is exe_unit:inst1|alu:inst|o~805
--operation mode is normal

G1L001 = G1L101 & (!D1L22 & !D1L32);


--D1L1 is id_unit:inst2|flag_en~2
--operation mode is normal

D1L1 = F1_s # E1_tmp[15] # E1_tmp[12] # !D1L61;


--D1L13 is id_unit:inst2|reg_en[0]~61
--operation mode is normal

D1L13 = E1_tmp[14] & !F1_s & !E1_tmp[15] & !E1_tmp[13];


--D1L42 is id_unit:inst2|reduce_or~193
--operation mode is normal

D1L42 = E1_tmp[8] & E1_tmp[9] & E1_tmp[10] & E1_tmp[11];


--D1L52 is id_unit:inst2|reduce_or~194
--operation mode is normal

D1L52 = !E1_tmp[8] & E1_tmp[9] & !E1_tmp[10] & E1_tmp[11];


--D1L2 is id_unit:inst2|flag_en~117
--operation mode is normal

D1L2 = D1L13 & !E1_tmp[12] & !D1L42 & !D1L52;


--H1L2 is exe_unit:inst1|flagreg:inst1|c_flag~485
--operation mode is normal

H1L2 = !D1L2 & (!D1L13 # !E1_tmp[12] # !D1L31);


--H1L5 is exe_unit:inst1|flagreg:inst1|reduce_nor~35
--operation mode is normal

H1L5 = !H1L2 # !D1L1;


--N3L2 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~530
--operation mode is arithmetic

N3L2_carry_eqn = N3L33;
N3L2 = J1L62 $ G1L4 $ N3L2_carry_eqn;

--N3L3 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~532
--operation mode is arithmetic

N3L3 = CARRY(J1L62 & !G1L4 & !N3L33 # !J1L62 & (!N3L33 # !G1L4));


--G1L12 is exe_unit:inst1|alu:inst|alu_o[0]~2179
--operation mode is normal

G1L12 = N3L2 & (!G1L79);


--G1L411 is exe_unit:inst1|alu:inst|r~1887
--operation mode is normal

G1L411 = E1_tmp[10] & E1_tmp[11] & (E1_tmp[8] $ E1_tmp[9]);


--G1L22 is exe_unit:inst1|alu:inst|alu_o[0]~2180
--operation mode is normal

G1L22 = !J1L62 & (J1L505 # !D1L52 & !G1L411);


--D1L62 is id_unit:inst2|reduce_or~195
--operation mode is normal

D1L62 = E1_tmp[8] & !E1_tmp[9] & E1_tmp[10] & E1_tmp[11];


--D1L72 is id_unit:inst2|reduce_or~196
--operation mode is normal

D1L72 = !E1_tmp[8] & !E1_tmp[9] & E1_tmp[10] & E1_tmp[11];


--D1L82 is id_unit:inst2|reduce_or~197
--operation mode is normal

D1L82 = E1_tmp[8] & E1_tmp[9] & !E1_tmp[10] & E1_tmp[11];


--G1L32 is exe_unit:inst1|alu:inst|alu_o[0]~2181
--operation mode is normal

G1L32 = J1L62 & !D1L52 & !D1L72 & !D1L82;


--G1L18 is exe_unit:inst1|alu:inst|alu_o[15]~2182
--operation mode is normal

G1L18 = !D1L72 & !D1L82;


--G1L42 is exe_unit:inst1|alu:inst|alu_o[0]~2183
--operation mode is normal

G1L42 = G1L22 & (G1L18 # D1L62 & G1L32) # !G1L22 & D1L62 & G1L32;


--G1L86 is exe_unit:inst1|alu:inst|alu_o[14]~2184
--operation mode is normal

G1L86 = E1_tmp[11] & (E1_tmp[8] & E1_tmp[9] & !E1_tmp[10] # !E1_tmp[8] & !E1_tmp[9] & E1_tmp[10]);


--G1L52 is exe_unit:inst1|alu:inst|alu_o[0]~2185
--operation mode is normal

G1L52 = J1L505 & (D1L52 # J1L62 & G1L86);


--D1L92 is id_unit:inst2|reduce_or~198
--operation mode is normal

D1L92 = !E1_tmp[8] & E1_tmp[9] & E1_tmp[10] & E1_tmp[11];


--G1L62 is exe_unit:inst1|alu:inst|alu_o[0]~2186
--operation mode is normal

G1L62 = G1L52 # G1L32 & D1L92 & !J1L505;


--G1L96 is exe_unit:inst1|alu:inst|alu_o[14]~2187
--operation mode is normal

G1L96 = E1_tmp[11] & (!E1_tmp[10] & !E1_tmp[9]);


--G1L72 is exe_unit:inst1|alu:inst|alu_o[0]~2188
--operation mode is normal

G1L72 = G1L96 & J1L63 # !G1L96 & (G1L42 # G1L62);


--G1L82 is exe_unit:inst1|alu:inst|alu_o[0]~2189
--operation mode is normal

G1L82 = G1L12 # G1L001 & G1L72 & !D1L91;


--G1L07 is exe_unit:inst1|alu:inst|alu_o[14]~2190
--operation mode is normal

G1L07 = D1L91 # D1L52 & (!G1L96);


--G1L17 is exe_unit:inst1|alu:inst|alu_o[14]~2191
--operation mode is normal

G1L17 = D1L92 & (G1L86 # !D1L62) # !D1L92 & G1L86 & (!D1L62);


--G1L27 is exe_unit:inst1|alu:inst|alu_o[14]~2192
--operation mode is normal

G1L27 = D1L62 $ G1L86;


--G1L74 is exe_unit:inst1|alu:inst|alu_o[7]~2193
--operation mode is normal

G1L74 = J1L69 & (G1L27 $ (G1L17 & !J1L575)) # !J1L69 & (G1L17 & J1L575 & !G1L27 # !G1L17 & (J1L575 # !G1L27));


--G1L84 is exe_unit:inst1|alu:inst|alu_o[7]~2194
--operation mode is normal

G1L84 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L601 # !G1L97 & (G1L74));


--G1L94 is exe_unit:inst1|alu:inst|alu_o[7]~2195
--operation mode is normal

G1L94 = G1L07 & (G1L84 & (J1L68) # !G1L84 & J1L575) # !G1L07 & (G1L84);


--G1L35 is exe_unit:inst1|alu:inst|alu_o[9]~2196
--operation mode is normal

G1L35 = J1L611 & (G1L27 $ (G1L17 & !J1L595)) # !J1L611 & (G1L17 & J1L595 & !G1L27 # !G1L17 & (J1L595 # !G1L27));


--G1L45 is exe_unit:inst1|alu:inst|alu_o[9]~2197
--operation mode is normal

G1L45 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L621 # !G1L97 & (G1L35));


--G1L55 is exe_unit:inst1|alu:inst|alu_o[9]~2198
--operation mode is normal

G1L55 = G1L07 & (G1L45 & (J1L601) # !G1L45 & J1L595) # !G1L07 & (G1L45);


--G1L37 is exe_unit:inst1|alu:inst|alu_o[14]~2199
--operation mode is normal

G1L37 = E1_tmp[8] & !E1_tmp[11] & (E1_tmp[9] $ E1_tmp[10]);


--G1L47 is exe_unit:inst1|alu:inst|alu_o[14]~2200
--operation mode is normal

G1L47 = D1L32 # G1L37;


--G1L201 is exe_unit:inst1|alu:inst|reduce_nor~275
--operation mode is normal

G1L201 = !G1L08 & !G1L47 & (G1L94 # G1L55);


--G1L26 is exe_unit:inst1|alu:inst|alu_o[12]~2201
--operation mode is normal

G1L26 = G1L27 & (J1L641 & (J1L526 # !G1L17) # !J1L641 & J1L526 & !G1L17) # !G1L27 & (J1L641 $ (J1L526 # !G1L17));


--G1L36 is exe_unit:inst1|alu:inst|alu_o[12]~2202
--operation mode is normal

G1L36 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L526 # !G1L07 & (G1L26));


--G1L46 is exe_unit:inst1|alu:inst|alu_o[12]~2203
--operation mode is normal

G1L46 = G1L97 & (G1L36 & (J1L631) # !G1L36 & J1L651) # !G1L97 & (G1L36);


--G1L92 is exe_unit:inst1|alu:inst|alu_o[1]~2204
--operation mode is normal

G1L92 = J1L63 & (G1L27 $ (G1L17 & !J1L515)) # !J1L63 & (G1L17 & J1L515 & !G1L27 # !G1L17 & (J1L515 # !G1L27));


--G1L03 is exe_unit:inst1|alu:inst|alu_o[1]~2205
--operation mode is normal

G1L03 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L64 # !G1L97 & (G1L92));


--G1L13 is exe_unit:inst1|alu:inst|alu_o[1]~2206
--operation mode is normal

G1L13 = G1L07 & (G1L03 & (J1L62) # !G1L03 & J1L515) # !G1L07 & (G1L03);


--G1L57 is exe_unit:inst1|alu:inst|alu_o[14]~2207
--operation mode is normal

G1L57 = D1L32 # G1L08 # G1L37;


--G1L301 is exe_unit:inst1|alu:inst|reduce_nor~276
--operation mode is normal

G1L301 = G1L201 # !G1L57 & (G1L46 # G1L13);


--N3L4 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~535
--operation mode is arithmetic

N3L4_carry_eqn = N3L7;
N3L4 = J1L661 $ G1L81 $ N3L4_carry_eqn;

--N3L5 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~537
--operation mode is arithmetic

N3L5 = CARRY(J1L661 & !G1L81 & !N3L7 # !J1L661 & (!N3L7 # !G1L81));


--N3L6 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~540
--operation mode is arithmetic

N3L6_carry_eqn = N3L9;
N3L6 = J1L651 $ G1L71 $ !N3L6_carry_eqn;

--N3L7 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~542
--operation mode is arithmetic

N3L7 = CARRY(J1L651 & (G1L71 # !N3L9) # !J1L651 & G1L71 & !N3L9);


--N3L8 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~545
--operation mode is arithmetic

N3L8_carry_eqn = N3L11;
N3L8 = J1L641 $ G1L61 $ N3L8_carry_eqn;

--N3L9 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~547
--operation mode is arithmetic

N3L9 = CARRY(J1L641 & !G1L61 & !N3L11 # !J1L641 & (!N3L11 # !G1L61));


--N3L01 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~550
--operation mode is arithmetic

N3L01_carry_eqn = N3L31;
N3L01 = J1L631 $ G1L51 $ !N3L01_carry_eqn;

--N3L11 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~552
--operation mode is arithmetic

N3L11 = CARRY(J1L631 & (G1L51 # !N3L31) # !J1L631 & G1L51 & !N3L31);


--G1L401 is exe_unit:inst1|alu:inst|reduce_nor~277
--operation mode is normal

G1L401 = N3L4 # N3L6 # N3L8 # N3L01;


--N3L21 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~555
--operation mode is arithmetic

N3L21_carry_eqn = N3L51;
N3L21 = J1L621 $ G1L41 $ N3L21_carry_eqn;

--N3L31 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557
--operation mode is arithmetic

N3L31 = CARRY(J1L621 & !G1L41 & !N3L51 # !J1L621 & (!N3L51 # !G1L41));


--N3L41 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~560
--operation mode is arithmetic

N3L41_carry_eqn = N3L71;
N3L41 = J1L611 $ G1L31 $ !N3L41_carry_eqn;

--N3L51 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562
--operation mode is arithmetic

N3L51 = CARRY(J1L611 & (G1L31 # !N3L71) # !J1L611 & G1L31 & !N3L71);


--N3L61 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~565
--operation mode is arithmetic

N3L61_carry_eqn = N3L91;
N3L61 = J1L601 $ G1L21 $ N3L61_carry_eqn;

--N3L71 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567
--operation mode is arithmetic

N3L71 = CARRY(J1L601 & !G1L21 & !N3L91 # !J1L601 & (!N3L91 # !G1L21));


--N3L81 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~570
--operation mode is arithmetic

N3L81_carry_eqn = N3L12;
N3L81 = J1L69 $ G1L11 $ !N3L81_carry_eqn;

--N3L91 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~572
--operation mode is arithmetic

N3L91 = CARRY(J1L69 & (G1L11 # !N3L12) # !J1L69 & G1L11 & !N3L12);


--G1L501 is exe_unit:inst1|alu:inst|reduce_nor~278
--operation mode is normal

G1L501 = N3L21 # N3L41 # N3L61 # N3L81;


--N3L02 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~575
--operation mode is arithmetic

N3L02_carry_eqn = N3L32;
N3L02 = J1L68 $ G1L01 $ N3L02_carry_eqn;

--N3L12 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~577
--operation mode is arithmetic

N3L12 = CARRY(J1L68 & !G1L01 & !N3L32 # !J1L68 & (!N3L32 # !G1L01));


--N3L22 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580
--operation mode is arithmetic

N3L22_carry_eqn = N3L52;
N3L22 = J1L67 $ G1L9 $ !N3L22_carry_eqn;

--N3L32 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582
--operation mode is arithmetic

N3L32 = CARRY(J1L67 & (G1L9 # !N3L52) # !J1L67 & G1L9 & !N3L52);


--N3L42 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585
--operation mode is arithmetic

N3L42_carry_eqn = N3L72;
N3L42 = J1L66 $ G1L8 $ N3L42_carry_eqn;

--N3L52 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587
--operation mode is arithmetic

N3L52 = CARRY(J1L66 & !G1L8 & !N3L72 # !J1L66 & (!N3L72 # !G1L8));


--N3L62 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590
--operation mode is arithmetic

N3L62_carry_eqn = N3L92;
N3L62 = J1L65 $ G1L7 $ !N3L62_carry_eqn;

--N3L72 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592
--operation mode is arithmetic

N3L72 = CARRY(J1L65 & (G1L7 # !N3L92) # !J1L65 & G1L7 & !N3L92);


--G1L601 is exe_unit:inst1|alu:inst|reduce_nor~279
--operation mode is normal

G1L601 = N3L02 # N3L22 # N3L42 # N3L62;


--N3L82 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595
--operation mode is arithmetic

N3L82_carry_eqn = N3L13;
N3L82 = J1L64 $ G1L6 $ N3L82_carry_eqn;

--N3L92 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~597
--operation mode is arithmetic

N3L92 = CARRY(J1L64 & !G1L6 & !N3L13 # !J1L64 & (!N3L13 # !G1L6));


--N3L03 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~600
--operation mode is arithmetic

N3L03_carry_eqn = N3L3;
N3L03 = J1L63 $ G1L5 $ !N3L03_carry_eqn;

--N3L13 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~602
--operation mode is arithmetic

N3L13 = CARRY(J1L63 & (G1L5 # !N3L3) # !J1L63 & G1L5 & !N3L3);


--G1L701 is exe_unit:inst1|alu:inst|reduce_nor~280
--operation mode is normal

G1L701 = N3L82 # N3L03;


--G1L801 is exe_unit:inst1|alu:inst|reduce_nor~281
--operation mode is normal

G1L801 = G1L401 # G1L501 # G1L601 # G1L701;


--G1L901 is exe_unit:inst1|alu:inst|reduce_nor~282
--operation mode is normal

G1L901 = G1L82 # G1L301 # G1L57 & G1L801;


--G1L28 is exe_unit:inst1|alu:inst|alu_o[15]~2208
--operation mode is normal

G1L28 = !D1L52 & !D1L72 & !D1L82;


--G1L38 is exe_unit:inst1|alu:inst|alu_o[15]~2209
--operation mode is normal

G1L38 = !D1L91 & !D1L81;


--G1L48 is exe_unit:inst1|alu:inst|alu_o[15]~2210
--operation mode is normal

G1L48 = J1L671 & D1L92 & (!J1L556);


--D1L03 is id_unit:inst2|reduce_or~199
--operation mode is normal

D1L03 = !E1_tmp[8] & !E1_tmp[9] & !E1_tmp[10] & E1_tmp[11];


--G1L58 is exe_unit:inst1|alu:inst|alu_o[15]~2211
--operation mode is normal

G1L58 = J1L671 & D1L62 # !J1L671 & (!G1L411 & !D1L03);


--G1L68 is exe_unit:inst1|alu:inst|alu_o[15]~2212
--operation mode is normal

G1L68 = G1L28 & G1L38 & (G1L48 # G1L58);


--G1L78 is exe_unit:inst1|alu:inst|alu_o[15]~2213
--operation mode is normal

G1L78 = D1L91 & (J1L661) # !D1L91 & J1L556 & !D1L81;


--G1L88 is exe_unit:inst1|alu:inst|alu_o[15]~2214
--operation mode is normal

G1L88 = D1L52 # J1L671 & G1L86;


--G1L98 is exe_unit:inst1|alu:inst|alu_o[15]~2215
--operation mode is normal

G1L98 = D1L03 & (J1L671) # !D1L03 & (G1L88 # G1L18 & !J1L671);


--G1L09 is exe_unit:inst1|alu:inst|alu_o[15]~2216
--operation mode is normal

G1L09 = D1L91 & G1L78 # !D1L91 & G1L98 & (G1L78 # D1L03);


--G1L19 is exe_unit:inst1|alu:inst|alu_o[15]~2217
--operation mode is normal

G1L19 = G1L2 & G1L101 & (G1L68 # G1L09);


--N3L43 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~605
--operation mode is normal

N3L43 = N3L1 $ J1L671 $ G1L91;


--G1L511 is exe_unit:inst1|alu:inst|r~1888
--operation mode is normal

G1L511 = !E1_tmp[11] & (E1_tmp[9] & !E1_tmp[8] # !E1_tmp[9] & (E1_tmp[10]));


--G1L29 is exe_unit:inst1|alu:inst|alu_o[15]~2218
--operation mode is normal

G1L29 = G1L19 # N3L43 & (G1L511 # !G1L2);


--G1L67 is exe_unit:inst1|alu:inst|alu_o[14]~2219
--operation mode is normal

G1L67 = G1L27 & (J1L661 & (J1L546 # !G1L17) # !J1L661 & J1L546 & !G1L17) # !G1L27 & (J1L661 $ (J1L546 # !G1L17));


--G1L77 is exe_unit:inst1|alu:inst|alu_o[14]~2220
--operation mode is normal

G1L77 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L546 # !G1L07 & (G1L67));


--G1L87 is exe_unit:inst1|alu:inst|alu_o[14]~2221
--operation mode is normal

G1L87 = G1L97 & (G1L77 & (J1L651) # !G1L77 & J1L671) # !G1L97 & (G1L77);


--G1L95 is exe_unit:inst1|alu:inst|alu_o[11]~2222
--operation mode is normal

G1L95 = J1L631 & (G1L27 $ (G1L17 & !J1L516)) # !J1L631 & (G1L17 & J1L516 & !G1L27 # !G1L17 & (J1L516 # !G1L27));


--G1L06 is exe_unit:inst1|alu:inst|alu_o[11]~2223
--operation mode is normal

G1L06 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L641 # !G1L97 & (G1L95));


--G1L16 is exe_unit:inst1|alu:inst|alu_o[11]~2224
--operation mode is normal

G1L16 = G1L07 & (G1L06 & (J1L621) # !G1L06 & J1L516) # !G1L07 & (G1L06);


--G1L56 is exe_unit:inst1|alu:inst|alu_o[13]~2225
--operation mode is normal

G1L56 = J1L651 & (G1L27 $ (G1L17 & !J1L536)) # !J1L651 & (G1L17 & J1L536 & !G1L27 # !G1L17 & (J1L536 # !G1L27));


--G1L66 is exe_unit:inst1|alu:inst|alu_o[13]~2226
--operation mode is normal

G1L66 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L661 # !G1L97 & (G1L56));


--G1L76 is exe_unit:inst1|alu:inst|alu_o[13]~2227
--operation mode is normal

G1L76 = G1L07 & (G1L66 & (J1L641) # !G1L66 & J1L536) # !G1L07 & (G1L66);


--G1L05 is exe_unit:inst1|alu:inst|alu_o[8]~2228
--operation mode is normal

G1L05 = G1L27 & (J1L601 & (J1L585 # !G1L17) # !J1L601 & J1L585 & !G1L17) # !G1L27 & (J1L601 $ (J1L585 # !G1L17));


--G1L15 is exe_unit:inst1|alu:inst|alu_o[8]~2229
--operation mode is normal

G1L15 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L585 # !G1L07 & (G1L05));


--G1L25 is exe_unit:inst1|alu:inst|alu_o[8]~2230
--operation mode is normal

G1L25 = G1L97 & (G1L15 & (J1L69) # !G1L15 & J1L611) # !G1L97 & (G1L15);


--G1L011 is exe_unit:inst1|alu:inst|reduce_nor~283
--operation mode is normal

G1L011 = G1L87 # G1L16 # G1L76 # G1L25;


--G1L53 is exe_unit:inst1|alu:inst|alu_o[3]~2231
--operation mode is normal

G1L53 = J1L65 & (G1L27 $ (G1L17 & !J1L535)) # !J1L65 & (G1L17 & J1L535 & !G1L27 # !G1L17 & (J1L535 # !G1L27));


--G1L63 is exe_unit:inst1|alu:inst|alu_o[3]~2232
--operation mode is normal

G1L63 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L66 # !G1L97 & (G1L53));


--G1L73 is exe_unit:inst1|alu:inst|alu_o[3]~2233
--operation mode is normal

G1L73 = G1L07 & (G1L63 & (J1L64) # !G1L63 & J1L535) # !G1L07 & (G1L63);


--G1L83 is exe_unit:inst1|alu:inst|alu_o[4]~2234
--operation mode is normal

G1L83 = G1L27 & (J1L66 & (J1L545 # !G1L17) # !J1L66 & J1L545 & !G1L17) # !G1L27 & (J1L66 $ (J1L545 # !G1L17));


--G1L93 is exe_unit:inst1|alu:inst|alu_o[4]~2235
--operation mode is normal

G1L93 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L545 # !G1L07 & (G1L83));


--G1L04 is exe_unit:inst1|alu:inst|alu_o[4]~2236
--operation mode is normal

G1L04 = G1L97 & (G1L93 & (J1L65) # !G1L93 & J1L67) # !G1L97 & (G1L93);


--G1L14 is exe_unit:inst1|alu:inst|alu_o[5]~2237
--operation mode is normal

G1L14 = J1L67 & (G1L27 $ (G1L17 & !J1L555)) # !J1L67 & (G1L17 & J1L555 & !G1L27 # !G1L17 & (J1L555 # !G1L27));


--G1L24 is exe_unit:inst1|alu:inst|alu_o[5]~2238
--operation mode is normal

G1L24 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L68 # !G1L97 & (G1L14));


--G1L34 is exe_unit:inst1|alu:inst|alu_o[5]~2239
--operation mode is normal

G1L34 = G1L07 & (G1L24 & (J1L66) # !G1L24 & J1L555) # !G1L07 & (G1L24);


--G1L44 is exe_unit:inst1|alu:inst|alu_o[6]~2240
--operation mode is normal

G1L44 = G1L27 & (J1L68 & (J1L565 # !G1L17) # !J1L68 & J1L565 & !G1L17) # !G1L27 & (J1L68 $ (J1L565 # !G1L17));


--G1L54 is exe_unit:inst1|alu:inst|alu_o[6]~2241
--operation mode is normal

G1L54 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L565 # !G1L07 & (G1L44));


--G1L64 is exe_unit:inst1|alu:inst|alu_o[6]~2242
--operation mode is normal

G1L64 = G1L97 & (G1L54 & (J1L67) # !G1L54 & J1L69) # !G1L97 & (G1L54);


--G1L111 is exe_unit:inst1|alu:inst|reduce_nor~284
--operation mode is normal

G1L111 = G1L73 # G1L04 # G1L34 # G1L64;


--G1L211 is exe_unit:inst1|alu:inst|reduce_nor~285
--operation mode is normal

G1L211 = !G1L08 & !G1L47 & (G1L011 # G1L111);


--G1L23 is exe_unit:inst1|alu:inst|alu_o[2]~2243
--operation mode is normal

G1L23 = G1L27 & (J1L64 & (J1L525 # !G1L17) # !J1L64 & J1L525 & !G1L17) # !G1L27 & (J1L64 $ (J1L525 # !G1L17));


--G1L33 is exe_unit:inst1|alu:inst|alu_o[2]~2244
--operation mode is normal

G1L33 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L525 # !G1L07 & (G1L23));


--G1L43 is exe_unit:inst1|alu:inst|alu_o[2]~2245
--operation mode is normal

G1L43 = G1L97 & (G1L33 & (J1L63) # !G1L33 & J1L65) # !G1L97 & (G1L33);


--G1L65 is exe_unit:inst1|alu:inst|alu_o[10]~2246
--operation mode is normal

G1L65 = G1L27 & (J1L621 & (J1L506 # !G1L17) # !J1L621 & J1L506 & !G1L17) # !G1L27 & (J1L621 $ (J1L506 # !G1L17));


--G1L75 is exe_unit:inst1|alu:inst|alu_o[10]~2247
--operation mode is normal

G1L75 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L506 # !G1L07 & (G1L65));


--G1L85 is exe_unit:inst1|alu:inst|alu_o[10]~2248
--operation mode is normal

G1L85 = G1L97 & (G1L75 & (J1L611) # !G1L75 & J1L631) # !G1L97 & (G1L75);


--G1L311 is exe_unit:inst1|alu:inst|reduce_nor~286
--operation mode is normal

G1L311 = !G1L08 & !G1L47 & (G1L43 # G1L85);


--H1L3 is exe_unit:inst1|flagreg:inst1|c_flag~486
--operation mode is normal

H1L3 = H1_c_flag & H1L2;


--G1L39 is exe_unit:inst1|alu:inst|c~965
--operation mode is normal

G1L39 = D1L91 & J1L671 # !D1L91 & (J1L62 & G1L96);


--G1L49 is exe_unit:inst1|alu:inst|c~966
--operation mode is normal

G1L49 = E1_tmp[10] & !E1_tmp[11] & (E1_tmp[8] $ E1_tmp[9]);


--G1L59 is exe_unit:inst1|alu:inst|c~967
--operation mode is normal

G1L59 = G1L49 & H1_c_flag # !G1L49 & (G1L39);


--N3L53 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~606
--operation mode is normal

N3L53 = N3L1 & (J1L671 # G1L91) # !N3L1 & J1L671 & G1L91;


--G1L69 is exe_unit:inst1|alu:inst|c~968
--operation mode is normal

G1L69 = G1L2 & (G1L1 & (!N3L53) # !G1L1 & G1L59) # !G1L2 & (N3L53);


--D1L3 is id_unit:inst2|jmp_relv~1110
--operation mode is normal

D1L3 = E1_tmp[13] & E1_tmp[12] & E1_tmp[14] & !E1_tmp[15];


--D1L4 is id_unit:inst2|jmp_relv~1111
--operation mode is normal

D1L4 = G1L96 & (!E1_tmp[8] & !H1_o_flag);


--D1L5 is id_unit:inst2|jmp_relv~1112
--operation mode is normal

D1L5 = E1_tmp[8] & (E1_tmp[9] & H1_s_flag # !E1_tmp[9] & (H1_c_flag)) # !E1_tmp[8] & (!E1_tmp[9] # !H1_c_flag);


--D1L6 is id_unit:inst2|jmp_relv~1113
--operation mode is normal

D1L6 = !E1_tmp[9] & (E1_tmp[8] & H1_z_flag # !E1_tmp[8] & (!H1_s_flag));


--D1L7 is id_unit:inst2|jmp_relv~1114
--operation mode is normal

D1L7 = E1_tmp[9] & (E1_tmp[8] & H1_o_flag # !E1_tmp[8] & (!H1_z_flag));


--D1L8 is id_unit:inst2|jmp_relv~1115
--operation mode is normal

D1L8 = E1_tmp[10] & (D1L6 # D1L7) # !E1_tmp[10] & D1L5;


--D1L9 is id_unit:inst2|jmp_relv~1116
--operation mode is normal

D1L9 = D1L3 & (D1L4 # D1L8 & !E1_tmp[11]);


--E1L48 is mem_unit:inst3|add~1713
--operation mode is normal

E1L48 = E1_tmp[7] & D1L9 & (!F1_s);


--E1L811 is mem_unit:inst3|pc[3]~239
--operation mode is normal

E1L811 = !F1_s & !D1L9;


--E1L911 is mem_unit:inst3|pc[3]~240
--operation mode is normal

E1L911 = !E1_tmp[12] & !E1_tmp[14] & D1L41 & E1L811;


--D1L23 is id_unit:inst2|reg_en[0]~62
--operation mode is normal

D1L23 = D1L13 & !E1_tmp[12] & !D1L02 & !D1L72;


--J1L664 is exe_unit:inst1|reg:inst2|reg_bank~6703
--operation mode is normal

J1L664 = D1L23 & G1L29 # !D1L23 & (E1_mem_data[15]);


--J1L381 is exe_unit:inst1|reg:inst2|reg_bank[0][4]~6704
--operation mode is normal

J1L381 = E1_tmp[12] & !D1L51 & (E1_tmp[14] # !D1L41) # !E1_tmp[12] & (!D1L41 # !E1_tmp[14]);


--J1L1 is exe_unit:inst1|reg:inst2|Decoder~305
--operation mode is normal

J1L1 = E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & !E1_tmp[7];


--J1L272 is exe_unit:inst1|reg:inst2|reg_bank[5][2]~6705
--operation mode is normal

J1L272 = J1L1 & (D1L23 # !F1_s & !J1L381);


--J1L2 is exe_unit:inst1|reg:inst2|Decoder~306
--operation mode is normal

J1L2 = E1_tmp[4] & !E1_tmp[5] & !E1_tmp[6] & E1_tmp[7];


--J1L753 is exe_unit:inst1|reg:inst2|reg_bank[9][15]~6706
--operation mode is normal

J1L753 = J1L2 & (D1L23 # !F1_s & !J1L381);


--J1L3 is exe_unit:inst1|reg:inst2|Decoder~307
--operation mode is normal

J1L3 = E1_tmp[4] & !E1_tmp[5] & !E1_tmp[6] & !E1_tmp[7];


--J1L602 is exe_unit:inst1|reg:inst2|reg_bank[1][8]~6707
--operation mode is normal

J1L602 = J1L3 & (D1L23 # !F1_s & !J1L381);


--J1L4 is exe_unit:inst1|reg:inst2|Decoder~308
--operation mode is normal

J1L4 = E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & E1_tmp[7];


--J1L624 is exe_unit:inst1|reg:inst2|reg_bank[13][12]~6708
--operation mode is normal

J1L624 = J1L4 & (D1L23 # !F1_s & !J1L381);


--J1L5 is exe_unit:inst1|reg:inst2|Decoder~309
--operation mode is normal

J1L5 = !E1_tmp[4] & E1_tmp[5] & !E1_tmp[6] & E1_tmp[7];


--J1L473 is exe_unit:inst1|reg:inst2|reg_bank[10][14]~6709
--operation mode is normal

J1L473 = J1L5 & (D1L23 # !F1_s & !J1L381);


--J1L6 is exe_unit:inst1|reg:inst2|Decoder~310
--operation mode is normal

J1L6 = !E1_tmp[4] & E1_tmp[5] & E1_tmp[6] & !E1_tmp[7];


--J1L492 is exe_unit:inst1|reg:inst2|reg_bank[6][6]~6710
--operation mode is normal

J1L492 = J1L6 & (D1L23 # !F1_s & !J1L381);


--J1L7 is exe_unit:inst1|reg:inst2|Decoder~311
--operation mode is normal

J1L7 = !E1_tmp[4] & E1_tmp[5] & !E1_tmp[6] & !E1_tmp[7];


--J1L722 is exe_unit:inst1|reg:inst2|reg_bank[2][11]~6711
--operation mode is normal

J1L722 = J1L7 & (D1L23 # !F1_s & !J1L381);


--J1L8 is exe_unit:inst1|reg:inst2|Decoder~312
--operation mode is normal

J1L8 = !E1_tmp[4] & E1_tmp[5] & E1_tmp[6] & E1_tmp[7];


--J1L444 is exe_unit:inst1|reg:inst2|reg_bank[14][12]~6712
--operation mode is normal

J1L444 = J1L8 & (D1L23 # !F1_s & !J1L381);


--J1L9 is exe_unit:inst1|reg:inst2|Decoder~313
--operation mode is normal

J1L9 = !E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & !E1_tmp[7];


--J1L752 is exe_unit:inst1|reg:inst2|reg_bank[4][5]~6713
--operation mode is normal

J1L752 = J1L9 & (D1L23 # !F1_s & !J1L381);


--J1L01 is exe_unit:inst1|reg:inst2|Decoder~314
--operation mode is normal

J1L01 = !E1_tmp[4] & !E1_tmp[5] & !E1_tmp[6] & E1_tmp[7];


--J1L433 is exe_unit:inst1|reg:inst2|reg_bank[8][10]~6714
--operation mode is normal

J1L433 = J1L01 & (D1L23 # !F1_s & !J1L381);


--J1L11 is exe_unit:inst1|reg:inst2|Decoder~315
--operation mode is normal

J1L11 = !E1_tmp[4] & !E1_tmp[5] & !E1_tmp[6] & !E1_tmp[7];


--J1L481 is exe_unit:inst1|reg:inst2|reg_bank[0][4]~6715
--operation mode is normal

J1L481 = J1L11 & (D1L23 # !F1_s & !J1L381);


--J1L21 is exe_unit:inst1|reg:inst2|Decoder~316
--operation mode is normal

J1L21 = !E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & E1_tmp[7];


--J1L104 is exe_unit:inst1|reg:inst2|reg_bank[12][5]~6716
--operation mode is normal

J1L104 = J1L21 & (D1L23 # !F1_s & !J1L381);


--J1L31 is exe_unit:inst1|reg:inst2|Decoder~317
--operation mode is normal

J1L31 = E1_tmp[4] & E1_tmp[5] & !E1_tmp[6] & E1_tmp[7];


--J1L293 is exe_unit:inst1|reg:inst2|reg_bank[11][14]~6717
--operation mode is normal

J1L293 = J1L31 & (D1L23 # !F1_s & !J1L381);


--J1L41 is exe_unit:inst1|reg:inst2|Decoder~318
--operation mode is normal

J1L41 = E1_tmp[4] & E1_tmp[5] & E1_tmp[6] & !E1_tmp[7];


--J1L713 is exe_unit:inst1|reg:inst2|reg_bank[7][11]~6718
--operation mode is normal

J1L713 = J1L41 & (D1L23 # !F1_s & !J1L381);


--J1L51 is exe_unit:inst1|reg:inst2|Decoder~319
--operation mode is normal

J1L51 = E1_tmp[4] & E1_tmp[5] & !E1_tmp[6] & !E1_tmp[7];


--J1L532 is exe_unit:inst1|reg:inst2|reg_bank[3][1]~6719
--operation mode is normal

J1L532 = J1L51 & (D1L23 # !F1_s & !J1L381);


--J1L61 is exe_unit:inst1|reg:inst2|Decoder~320
--operation mode is normal

J1L61 = E1_tmp[4] & E1_tmp[5] & E1_tmp[6] & E1_tmp[7];


--J1L164 is exe_unit:inst1|reg:inst2|reg_bank[15][11]~6720
--operation mode is normal

J1L164 = J1L61 & (D1L23 # !F1_s & !J1L381);


--J1L764 is exe_unit:inst1|reg:inst2|reg_bank~6721
--operation mode is normal

J1L764 = D1L23 & (G1L57 & N3L4 # !G1L57 & (G1L87));


--J1L864 is exe_unit:inst1|reg:inst2|reg_bank~6722
--operation mode is normal

J1L864 = J1L764 # E1_mem_data[14] & (!D1L23);


--J1L964 is exe_unit:inst1|reg:inst2|reg_bank~6723
--operation mode is normal

J1L964 = D1L23 & (G1L57 & N3L6 # !G1L57 & (G1L76));


--J1L074 is exe_unit:inst1|reg:inst2|reg_bank~6724
--operation mode is normal

J1L074 = J1L964 # E1_mem_data[13] & (!D1L23);


--J1L174 is exe_unit:inst1|reg:inst2|reg_bank~6725
--operation mode is normal

J1L174 = D1L23 & (G1L57 & N3L8 # !G1L57 & (G1L46));


--J1L274 is exe_unit:inst1|reg:inst2|reg_bank~6726
--operation mode is normal

J1L274 = J1L174 # E1_mem_data[12] & (!D1L23);


--J1L374 is exe_unit:inst1|reg:inst2|reg_bank~6727
--operation mode is normal

J1L374 = D1L23 & (G1L57 & N3L01 # !G1L57 & (G1L16));


--J1L474 is exe_unit:inst1|reg:inst2|reg_bank~6728
--operation mode is normal

J1L474 = J1L374 # E1_mem_data[11] & (!D1L23);


--J1L574 is exe_unit:inst1|reg:inst2|reg_bank~6729
--operation mode is normal

J1L574 = D1L23 & (G1L57 & N3L21 # !G1L57 & (G1L85));


--J1L674 is exe_unit:inst1|reg:inst2|reg_bank~6730
--operation mode is normal

J1L674 = J1L574 # E1_mem_data[10] & (!D1L23);


--J1L774 is exe_unit:inst1|reg:inst2|reg_bank~6731
--operation mode is normal

J1L774 = D1L23 & (G1L57 & N3L41 # !G1L57 & (G1L55));


--J1L874 is exe_unit:inst1|reg:inst2|reg_bank~6732
--operation mode is normal

J1L874 = J1L774 # E1_mem_data[9] & (!D1L23);


--J1L974 is exe_unit:inst1|reg:inst2|reg_bank~6733
--operation mode is normal

J1L974 = D1L23 & (G1L57 & N3L61 # !G1L57 & (G1L25));


--J1L084 is exe_unit:inst1|reg:inst2|reg_bank~6734
--operation mode is normal

J1L084 = J1L974 # E1_mem_data[8] & (!D1L23);


--J1L184 is exe_unit:inst1|reg:inst2|reg_bank~6735
--operation mode is normal

J1L184 = D1L23 & (G1L57 & N3L81 # !G1L57 & (G1L94));


--J1L284 is exe_unit:inst1|reg:inst2|reg_bank~6736
--operation mode is normal

J1L284 = J1L184 # E1_mem_data[7] & (!D1L23);


--E1L58 is mem_unit:inst3|add~1714
--operation mode is normal

E1L58 = E1_tmp[6] & D1L9 & (!F1_s);


--J1L384 is exe_unit:inst1|reg:inst2|reg_bank~6737
--operation mode is normal

J1L384 = D1L23 & (G1L57 & N3L02 # !G1L57 & (G1L64));


--J1L484 is exe_unit:inst1|reg:inst2|reg_bank~6738
--operation mode is normal

J1L484 = J1L384 # E1_mem_data[6] & (!D1L23);


--E1L68 is mem_unit:inst3|add~1715
--operation mode is normal

E1L68 = E1_tmp[5] & D1L9 & (!F1_s);


--J1L584 is exe_unit:inst1|reg:inst2|reg_bank~6739
--operation mode is normal

J1L584 = D1L23 & (G1L57 & N3L22 # !G1L57 & (G1L34));


--J1L684 is exe_unit:inst1|reg:inst2|reg_bank~6740
--operation mode is normal

J1L684 = J1L584 # E1_mem_data[5] & (!D1L23);


--E1L78 is mem_unit:inst3|add~1716
--operation mode is normal

E1L78 = E1_tmp[4] & D1L9 & (!F1_s);


--J1L784 is exe_unit:inst1|reg:inst2|reg_bank~6741
--operation mode is normal

J1L784 = D1L23 & (G1L57 & N3L42 # !G1L57 & (G1L04));


--J1L884 is exe_unit:inst1|reg:inst2|reg_bank~6742
--operation mode is normal

J1L884 = J1L784 # E1_mem_data[4] & (!D1L23);


--E1L88 is mem_unit:inst3|add~1717
--operation mode is normal

E1L88 = E1_tmp[3] & D1L9 & (!F1_s);


--J1L984 is exe_unit:inst1|reg:inst2|reg_bank~6743
--operation mode is normal

J1L984 = D1L23 & (G1L57 & N3L62 # !G1L57 & (G1L73));


--J1L094 is exe_unit:inst1|reg:inst2|reg_bank~6744
--operation mode is normal

J1L094 = J1L984 # E1_mem_data[3] & (!D1L23);


--E1L98 is mem_unit:inst3|add~1718
--operation mode is normal

E1L98 = E1_tmp[2] & D1L9 & (!F1_s);


--J1L194 is exe_unit:inst1|reg:inst2|reg_bank~6745
--operation mode is normal

J1L194 = D1L23 & (G1L57 & N3L82 # !G1L57 & (G1L43));


--J1L294 is exe_unit:inst1|reg:inst2|reg_bank~6746
--operation mode is normal

J1L294 = J1L194 # E1_mem_data[2] & (!D1L23);


--E1L09 is mem_unit:inst3|add~1719
--operation mode is normal

E1L09 = E1_tmp[1] & D1L9 & (!F1_s);


--J1L394 is exe_unit:inst1|reg:inst2|reg_bank~6747
--operation mode is normal

J1L394 = D1L23 & (G1L57 & N3L03 # !G1L57 & (G1L13));


--J1L494 is exe_unit:inst1|reg:inst2|reg_bank~6748
--operation mode is normal

J1L494 = J1L394 # E1_mem_data[1] & (!D1L23);


--E1L19 is mem_unit:inst3|add~1720
--operation mode is normal

E1L19 = F1_s # E1_tmp[0] # !D1L9;


--J1L594 is exe_unit:inst1|reg:inst2|reg_bank~6749
--operation mode is normal

J1L594 = D1L23 & G1L82 # !D1L23 & (E1_mem_data[0]);


--G1L3 is exe_unit:inst1|alu:inst|addsub_b[0]~1232
--operation mode is normal

G1L3 = D1L71 # G1L1;


--G1L4 is exe_unit:inst1|alu:inst|addsub_b[0]~1233
--operation mode is normal

G1L4 = G1L2 & (G1L3 & (!J1L505) # !G1L3 & !D1L12) # !G1L2 & (J1L505);


--N3L33 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~609
--operation mode is arithmetic

N3L33 = CARRY(!D1L32 & G1L02);


--G1L81 is exe_unit:inst1|alu:inst|addsub_b[14]~1234
--operation mode is normal

G1L81 = J1L546 & (!G1L2) # !J1L546 & G1L2 & (D1L71 # G1L1);


--G1L71 is exe_unit:inst1|alu:inst|addsub_b[13]~1235
--operation mode is normal

G1L71 = J1L536 & (!G1L2) # !J1L536 & G1L2 & (D1L71 # G1L1);


--G1L61 is exe_unit:inst1|alu:inst|addsub_b[12]~1236
--operation mode is normal

G1L61 = G1L2 & (G1L3 & (!J1L526) # !G1L3 & !D1L12) # !G1L2 & (J1L526);


--G1L51 is exe_unit:inst1|alu:inst|addsub_b[11]~1237
--operation mode is normal

G1L51 = J1L516 & (!G1L2) # !J1L516 & G1L2 & (D1L71 # G1L1);


--G1L41 is exe_unit:inst1|alu:inst|addsub_b[10]~1238
--operation mode is normal

G1L41 = J1L506 & (!G1L2) # !J1L506 & G1L2 & (D1L71 # G1L1);


--G1L31 is exe_unit:inst1|alu:inst|addsub_b[9]~1239
--operation mode is normal

G1L31 = J1L595 & (!G1L2) # !J1L595 & G1L2 & (D1L71 # G1L1);


--G1L21 is exe_unit:inst1|alu:inst|addsub_b[8]~1240
--operation mode is normal

G1L21 = G1L2 & (G1L3 & (!J1L585) # !G1L3 & !D1L12) # !G1L2 & (J1L585);


--G1L11 is exe_unit:inst1|alu:inst|addsub_b[7]~1241
--operation mode is normal

G1L11 = J1L575 & (!G1L2) # !J1L575 & G1L2 & (D1L71 # G1L1);


--G1L01 is exe_unit:inst1|alu:inst|addsub_b[6]~1242
--operation mode is normal

G1L01 = J1L565 & (!G1L2) # !J1L565 & G1L2 & (D1L71 # G1L1);


--G1L9 is exe_unit:inst1|alu:inst|addsub_b[5]~1243
--operation mode is normal

G1L9 = J1L555 & (!G1L2) # !J1L555 & G1L2 & (D1L71 # G1L1);


--G1L8 is exe_unit:inst1|alu:inst|addsub_b[4]~1244
--operation mode is normal

G1L8 = G1L2 & (G1L3 & (!J1L545) # !G1L3 & !D1L12) # !G1L2 & (J1L545);


--G1L7 is exe_unit:inst1|alu:inst|addsub_b[3]~1245
--operation mode is normal

G1L7 = J1L535 & (!G1L2) # !J1L535 & G1L2 & (D1L71 # G1L1);


--G1L6 is exe_unit:inst1|alu:inst|addsub_b[2]~1246
--operation mode is normal

G1L6 = J1L525 & (!G1L2) # !J1L525 & G1L2 & (D1L71 # G1L1);


--G1L5 is exe_unit:inst1|alu:inst|addsub_b[1]~1247
--operation mode is normal

G1L5 = J1L515 & (!G1L2) # !J1L515 & G1L2 & (D1L71 # G1L1);


--D1L11 is id_unit:inst2|mem_wr~67
--operation mode is normal

D1L11 = F1_s & D1L51 & !E1_tmp[12] # !D1L01;


--E1_mem_data[15] is mem_unit:inst3|mem_data[15]
--operation mode is normal

E1_mem_data[15] = D1L11 & (E1_mem_data[15]) # !D1L11 & A1L73;


--E1_mem_data[14] is mem_unit:inst3|mem_data[14]
--operation mode is normal

E1_mem_data[14] = D1L11 & (E1_mem_data[14]) # !D1L11 & A1L83;


--E1_mem_data[13] is mem_unit:inst3|mem_data[13]
--operation mode is normal

E1_mem_data[13] = D1L11 & (E1_mem_data[13]) # !D1L11 & A1L93;


--E1_mem_data[12] is mem_unit:inst3|mem_data[12]
--operation mode is normal

E1_mem_data[12] = D1L11 & (E1_mem_data[12]) # !D1L11 & A1L04;


--E1_mem_data[11] is mem_unit:inst3|mem_data[11]
--operation mode is normal

E1_mem_data[11] = D1L11 & (E1_mem_data[11]) # !D1L11 & A1L14;


--E1_mem_data[10] is mem_unit:inst3|mem_data[10]
--operation mode is normal

E1_mem_data[10] = D1L11 & (E1_mem_data[10]) # !D1L11 & A1L24;


--E1_mem_data[9] is mem_unit:inst3|mem_data[9]
--operation mode is normal

E1_mem_data[9] = D1L11 & (E1_mem_data[9]) # !D1L11 & A1L34;


--E1_mem_data[8] is mem_unit:inst3|mem_data[8]
--operation mode is normal

E1_mem_data[8] = D1L11 & (E1_mem_data[8]) # !D1L11 & A1L44;


--E1_mem_data[7] is mem_unit:inst3|mem_data[7]
--operation mode is normal

E1_mem_data[7] = D1L11 & (E1_mem_data[7]) # !D1L11 & A1L54;


--E1_mem_data[6] is mem_unit:inst3|mem_data[6]
--operation mode is normal

E1_mem_data[6] = D1L11 & (E1_mem_data[6]) # !D1L11 & A1L64;


--E1_mem_data[5] is mem_unit:inst3|mem_data[5]
--operation mode is normal

E1_mem_data[5] = D1L11 & (E1_mem_data[5]) # !D1L11 & A1L74;


--E1_mem_data[4] is mem_unit:inst3|mem_data[4]
--operation mode is normal

E1_mem_data[4] = D1L11 & (E1_mem_data[4]) # !D1L11 & A1L84;


--E1_mem_data[3] is mem_unit:inst3|mem_data[3]
--operation mode is normal

E1_mem_data[3] = D1L11 & (E1_mem_data[3]) # !D1L11 & A1L94;


--E1_mem_data[2] is mem_unit:inst3|mem_data[2]
--operation mode is normal

E1_mem_data[2] = D1L11 & (E1_mem_data[2]) # !D1L11 & A1L05;


--E1_mem_data[1] is mem_unit:inst3|mem_data[1]
--operation mode is normal

E1_mem_data[1] = D1L11 & (E1_mem_data[1]) # !D1L11 & A1L15;


--E1_mem_data[0] is mem_unit:inst3|mem_data[0]
--operation mode is normal

E1_mem_data[0] = D1L11 & (E1_mem_data[0]) # !D1L11 & A1L25;


--G1L02 is exe_unit:inst1|alu:inst|addsub_cin~62
--operation mode is normal

G1L02 = D1L22 & H1_c_flag # !D1L22 & (G1L1 # D1L12);


--E1L7 is mem_unit:inst3|addr_bus[0]~2003
--operation mode is normal

E1L7 = !E1_tmp[12] & D1L51 & !F1_s # !D1L01;


--B1L691 is debug_unit:inst|debug_out[15]~1238
--operation mode is normal

B1L691 = A1L67 & reg_sel[1];


--G1L97 is exe_unit:inst1|alu:inst|alu_o[14]~2249
--operation mode is normal

G1L97 = E1_tmp[9] & E1_tmp[8] & E1_tmp[10] & !E1_tmp[11] # !E1_tmp[9] & (!E1_tmp[10] & E1_tmp[11]);


--G1L08 is exe_unit:inst1|alu:inst|alu_o[14]~2250
--operation mode is normal

G1L08 = !E1_tmp[8] & !E1_tmp[11] & (E1_tmp[9] # E1_tmp[10]);


--E1L021 is mem_unit:inst3|pc[3]~241
--operation mode is normal

E1L021 = F1_s # D1L9 # !E1_tmp[14] & D1L41;


--G1L101 is exe_unit:inst1|alu:inst|o~807
--operation mode is normal

G1L101 = E1_tmp[11] # E1_tmp[9] & E1_tmp[8] # !E1_tmp[9] & (!E1_tmp[10]);


--B1L791 is debug_unit:inst|debug_out[15]~1239
--operation mode is normal

B1L791 = reg_sel[5] # reg_sel[4] & (B1L181 # reg_sel[3]);


--B1L181 is debug_unit:inst|debug_out[15]~1035
--operation mode is normal

B1L181 = reg_sel[0] # reg_sel[1] # reg_sel[2];


--~GND is ~GND
--operation mode is normal

~GND = GND;


--clk is clk
--operation mode is input

clk = INPUT();


--reset is reset
--operation mode is input

reset = INPUT();


--reg_sel[3] is reg_sel[3]
--operation mode is input

reg_sel[3] = INPUT();


--reg_sel[4] is reg_sel[4]
--operation mode is input

reg_sel[4] = INPUT();


--reg_sel[5] is reg_sel[5]
--operation mode is input

reg_sel[5] = INPUT();


--reg_sel[2] is reg_sel[2]
--operation mode is input

reg_sel[2] = INPUT();


--reg_sel[1] is reg_sel[1]
--operation mode is input

reg_sel[1] = INPUT();


--reg_sel[0] is reg_sel[0]
--operation mode is input

reg_sel[0] = INPUT();


--wr is wr
--operation mode is output

wr = OUTPUT(E1L391);


--c_flag is c_flag
--operation mode is output

c_flag = OUTPUT(H1_o_flag);


--s_flag is s_flag
--operation mode is output

s_flag = OUTPUT(H1_z_flag);


--z_flag is z_flag
--operation mode is output

z_flag = OUTPUT(H1_s_flag);


--o_flag is o_flag
--operation mode is output

o_flag = OUTPUT(H1_c_flag);


--addr_bus[15] is addr_bus[15]
--operation mode is output

addr_bus[15] = OUTPUT(E1L25);


--addr_bus[14] is addr_bus[14]
--operation mode is output

addr_bus[14] = OUTPUT(E1L94);


--addr_bus[13] is addr_bus[13]
--operation mode is output

addr_bus[13] = OUTPUT(E1L64);


--addr_bus[12] is addr_bus[12]
--operation mode is output

addr_bus[12] = OUTPUT(E1L34);


--addr_bus[11] is addr_bus[11]
--operation mode is output

addr_bus[11] = OUTPUT(E1L04);


--addr_bus[10] is addr_bus[10]
--operation mode is output

addr_bus[10] = OUTPUT(E1L73);


--addr_bus[9] is addr_bus[9]
--operation mode is output

addr_bus[9] = OUTPUT(E1L43);


--addr_bus[8] is addr_bus[8]
--operation mode is output

addr_bus[8] = OUTPUT(E1L13);


--addr_bus[7] is addr_bus[7]
--operation mode is output

addr_bus[7] = OUTPUT(E1L82);


--addr_bus[6] is addr_bus[6]
--operation mode is output

addr_bus[6] = OUTPUT(E1L52);


--addr_bus[5] is addr_bus[5]
--operation mode is output

addr_bus[5] = OUTPUT(E1L22);


--addr_bus[4] is addr_bus[4]
--operation mode is output

addr_bus[4] = OUTPUT(E1L91);


--addr_bus[3] is addr_bus[3]
--operation mode is output

addr_bus[3] = OUTPUT(E1L61);


--addr_bus[2] is addr_bus[2]
--operation mode is output

addr_bus[2] = OUTPUT(E1L31);


--addr_bus[1] is addr_bus[1]
--operation mode is output

addr_bus[1] = OUTPUT(E1L01);


--addr_bus[0] is addr_bus[0]
--operation mode is output

addr_bus[0] = OUTPUT(E1L6);


--debug_out[15] is debug_out[15]
--operation mode is output

debug_out[15] = OUTPUT(B1L591);


--debug_out[14] is debug_out[14]
--operation mode is output

debug_out[14] = OUTPUT(B1L081);


--debug_out[13] is debug_out[13]
--operation mode is output

debug_out[13] = OUTPUT(B1L861);


--debug_out[12] is debug_out[12]
--operation mode is output

debug_out[12] = OUTPUT(B1L651);


--debug_out[11] is debug_out[11]
--operation mode is output

debug_out[11] = OUTPUT(B1L441);


--debug_out[10] is debug_out[10]
--operation mode is output

debug_out[10] = OUTPUT(B1L231);


--debug_out[9] is debug_out[9]
--operation mode is output

debug_out[9] = OUTPUT(B1L021);


--debug_out[8] is debug_out[8]
--operation mode is output

debug_out[8] = OUTPUT(B1L801);


--debug_out[7] is debug_out[7]
--operation mode is output

debug_out[7] = OUTPUT(B1L69);


--debug_out[6] is debug_out[6]
--operation mode is output

debug_out[6] = OUTPUT(B1L48);


--debug_out[5] is debug_out[5]
--operation mode is output

debug_out[5] = OUTPUT(B1L27);


--debug_out[4] is debug_out[4]
--operation mode is output

debug_out[4] = OUTPUT(B1L06);


--debug_out[3] is debug_out[3]
--operation mode is output

debug_out[3] = OUTPUT(B1L84);


--debug_out[2] is debug_out[2]
--operation mode is output

debug_out[2] = OUTPUT(B1L63);


--debug_out[1] is debug_out[1]
--operation mode is output

debug_out[1] = OUTPUT(B1L42);


--debug_out[0] is debug_out[0]
--operation mode is output

debug_out[0] = OUTPUT(B1L21);


--A1L73 is data_bus~0
--operation mode is bidir

A1L73 = data_bus[15];

--data_bus[15] is data_bus[15]
--operation mode is bidir

data_bus[15]_tri_out = TRI(J1L556, D1L11);
data_bus[15] = BIDIR(data_bus[15]_tri_out);


--A1L83 is data_bus~1
--operation mode is bidir

A1L83 = data_bus[14];

--data_bus[14] is data_bus[14]
--operation mode is bidir

data_bus[14]_tri_out = TRI(J1L546, D1L11);
data_bus[14] = BIDIR(data_bus[14]_tri_out);


--A1L93 is data_bus~2
--operation mode is bidir

A1L93 = data_bus[13];

--data_bus[13] is data_bus[13]
--operation mode is bidir

data_bus[13]_tri_out = TRI(J1L536, D1L11);
data_bus[13] = BIDIR(data_bus[13]_tri_out);


--A1L04 is data_bus~3
--operation mode is bidir

A1L04 = data_bus[12];

--data_bus[12] is data_bus[12]
--operation mode is bidir

data_bus[12]_tri_out = TRI(J1L526, D1L11);
data_bus[12] = BIDIR(data_bus[12]_tri_out);


--A1L14 is data_bus~4
--operation mode is bidir

A1L14 = data_bus[11];

--data_bus[11] is data_bus[11]
--operation mode is bidir

data_bus[11]_tri_out = TRI(J1L516, D1L11);
data_bus[11] = BIDIR(data_bus[11]_tri_out);


--A1L24 is data_bus~5
--operation mode is bidir

A1L24 = data_bus[10];

--data_bus[10] is data_bus[10]
--operation mode is bidir

data_bus[10]_tri_out = TRI(J1L506, D1L11);
data_bus[10] = BIDIR(data_bus[10]_tri_out);


--A1L34 is data_bus~6
--operation mode is bidir

A1L34 = data_bus[9];

--data_bus[9] is data_bus[9]
--operation mode is bidir

data_bus[9]_tri_out = TRI(J1L595, D1L11);
data_bus[9] = BIDIR(data_bus[9]_tri_out);


--A1L44 is data_bus~7
--operation mode is bidir

A1L44 = data_bus[8];

--data_bus[8] is data_bus[8]
--operation mode is bidir

data_bus[8]_tri_out = TRI(J1L585, D1L11);
data_bus[8] = BIDIR(data_bus[8]_tri_out);


--A1L54 is data_bus~8
--operation mode is bidir

A1L54 = data_bus[7];

--data_bus[7] is data_bus[7]
--operation mode is bidir

data_bus[7]_tri_out = TRI(J1L575, D1L11);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--A1L64 is data_bus~9
--operation mode is bidir

A1L64 = data_bus[6];

--data_bus[6] is data_bus[6]
--operation mode is bidir

data_bus[6]_tri_out = TRI(J1L565, D1L11);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--A1L74 is data_bus~10
--operation mode is bidir

A1L74 = data_bus[5];

--data_bus[5] is data_bus[5]
--operation mode is bidir

data_bus[5]_tri_out = TRI(J1L555, D1L11);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--A1L84 is data_bus~11
--operation mode is bidir

A1L84 = data_bus[4];

--data_bus[4] is data_bus[4]
--operation mode is bidir

data_bus[4]_tri_out = TRI(J1L545, D1L11);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--A1L94 is data_bus~12
--operation mode is bidir

A1L94 = data_bus[3];

--data_bus[3] is data_bus[3]
--operation mode is bidir

data_bus[3]_tri_out = TRI(J1L535, D1L11);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--A1L05 is data_bus~13
--operation mode is bidir

A1L05 = data_bus[2];

--data_bus[2] is data_bus[2]
--operation mode is bidir

data_bus[2]_tri_out = TRI(J1L525, D1L11);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--A1L15 is data_bus~14
--operation mode is bidir

A1L15 = data_bus[1];

--data_bus[1] is data_bus[1]
--operation mode is bidir

data_bus[1]_tri_out = TRI(J1L515, D1L11);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--A1L25 is data_bus~15
--operation mode is bidir

A1L25 = data_bus[0];

--data_bus[0] is data_bus[0]
--operation mode is bidir

data_bus[0]_tri_out = TRI(J1L505, D1L11);
data_bus[0] = BIDIR(data_bus[0]_tri_out);


