{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T03:23:18Z","timestamp":1574824998076},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,8,25]],"date-time":"2014-08-25T00:00:00Z","timestamp":1408924800000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"name":"European Research Council under the European Community's Seventh Framework Programme (FP7\/2007-2013)\/ERC","award":["259295"]},{"name":"Intel and the Institute for the Promotion of Innovation through Science and Technology in Flanders (IWT)","award":[]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TACO","ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,8,25]]},"DOI":"10.1145\/2629677","type":"journal-article","created":{"date-parts":[[2014,8,29]],"date-time":"2014-08-29T13:03:31Z","timestamp":1409317411000},"page":"1-25","source":"Crossref","is-referenced-by-count":82,"title":["An Evaluation of High-Level Mechanistic Core Models"],"prefix":"10.1145","volume":"11","author":[{"given":"Trevor E.","family":"Carlson","sequence":"first","affiliation":[]},{"given":"Wim","family":"Heirman","sequence":"additional","affiliation":[]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2629677-1","unstructured":"A. Adileh, C. Kaynak, P. Lotfi-Kamran, and S. Volos. 2012. CloudSuite on Flexus. Retrieved July 22, 2014, from http:\/\/parsa.epfl.ch\/simflex\/doc\/CloudSuite-on-Flexus-isca12.pdf."},{"key":"key-10.1145\/2629677-2","unstructured":"E. K. Ardestani and J. Renau. 2013. ESESC: A fast multicore simulator using time-based sampling. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 448--459.","DOI":"10.1109\/HPCA.2013.6522340","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-3","unstructured":"B. Beckmann, N. Binkert, A. Saidi, J. Hestness, G. Black, K. Sewell, and D. Hower. 2011. The gem5 Simulator. Retrieved July 22, 2014, from http:\/\/www.gem5.org\/dist\/tutorials\/isca_pres_2011.pdf.","DOI":"10.1145\/2024716.2024718","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-4","unstructured":"N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. 2011. The gem5 simulator. SIGARCH Computer Architecture News 39, 2, 1--7.","DOI":"10.1145\/2024716.2024718","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-5","unstructured":"N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. 2006. The M5 simulator: Modeling networked systems. IEEE Micro 26, 52--60.","DOI":"10.1109\/MM.2006.82","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-6","unstructured":"T. E. Carlson, W. Heirman, K. V. Craeynest, and L. Eeckhout. 2014. BarrierPoint: Sampled simulation of multi-threaded applications. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 2--12.","DOI":"10.1109\/ISPASS.2014.6844456","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-7","unstructured":"T. E. Carlson, W. Heirman, and L. Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC). 52:1--52:12."},{"key":"key-10.1145\/2629677-8","unstructured":"T. E. Carlson, W. Heirman, and L. Eeckhout. 2013. Sampled simulation of multi-threaded applications. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 2--12.","DOI":"10.1109\/ISPASS.2013.6557141","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-9","unstructured":"J. Chen, L. K. Dabbiru, D. Wong, M. Annavaram, and M. Dubois. 2010. Adaptive and speculative slack simulations of CMPs on CMPs. In Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 523--534.","DOI":"10.1109\/MICRO.2010.47","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-10","unstructured":"X. E. Chen and T. M. Aamodt. 2011. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. ACM Transactions on Architecture and Code Optimization 8, 3, 10:1--10:28."},{"key":"key-10.1145\/2629677-11","unstructured":"D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. Reinhart, D. E. Johnson, J. Keefe, and H. Angepat. 2007. FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators. In Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 249--261.","DOI":"10.1109\/MICRO.2007.36","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-12","unstructured":"Y. Chou, B. Fahs, and S. Abraham. 2004. Microarchitecture optimizations for exploiting memory-level parallelism. In Proceedings of the International Symposium on Computer Architecture (ISCA). 76--87.","DOI":"10.1145\/1028176.1006708","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-13","unstructured":"E. S. Chung, E. Nurvitadhi, J. C. Hoe, B. Falsafi, and K. Mai. 2008. A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs. In Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays (FPGA). 77--86.","DOI":"10.1145\/1344671.1344684","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-14","unstructured":"L. Eeckhout, R. H. Bell Jr, B. Stougie, K. De Bosschere, and L. K. John. 2004. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA). 350--361."},{"key":"key-10.1145\/2629677-15","unstructured":"L. Eeckhout, S. Nussbaum, J. E. Smith, and K. De Bosschere. 2003. Statistical simulation: Adding efficiency to the computer designer&#8217;s toolbox. IEEE Micro 23, 5, 26--38.","DOI":"10.1109\/MM.2003.1240210","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-16","unstructured":"J. Emer, P. Ahuja, E. Borch, A. Klauser, C.-K. Luk, S. Manne, S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan. 2002. Asim: A performance model framework. Computer 35, 2, 68--76.","DOI":"10.1109\/2.982918","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-17","unstructured":"J. S. Emer and D. W. Clark. 1984. A characterization of processor performance in the VAX-11\/780. In Proceedings of the 11th Annual International Symposium on Computer Architecture (ISCA). 301--310.","DOI":"10.1145\/773453.808199","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-18","unstructured":"P. G. Emma. 1997. Understanding some simple processor-performance limits. IBM Journal of Research and Development 41, 3, 215--232.","DOI":"10.1147\/rd.413.0215","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-19","unstructured":"S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. 2006. A performance counter architecture for computing accurate CPI components. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 175--184.","DOI":"10.1145\/1168857.1168880","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-20","unstructured":"S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. 2009. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems 27, 2, 42--53.","DOI":"10.1145\/1534909.1534910","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-21","unstructured":"A. Fog. 2013. Instruction Tables: Lists of Instruction Latencies, Throughputs and Micro-Operation Breakdowns for Intel, AMD and VIA CPUs. Retrieved July 22, 2014, from http:\/\/www.agner.org\/optimize\/instruction_tables.pdf."},{"key":"key-10.1145\/2629677-22","unstructured":"D. Genbrugge, S. Eyerman, and L. Eeckhout. 2010. Interval simulation: Raising the level of abstraction in architectural simulation. In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA). 307--318.","DOI":"10.1109\/HPCA.2010.5416636","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-23","unstructured":"K. Ghose, A. Patel, F. Afram, H. Zheng, and J. Tringali. 2012. MARSS: Micro Architectural Systems Simulator. Retrieved July 22, 2014, from http:\/\/cloud.github.com\/downloads\/avadhpatel\/marss\/Marss_ISCA_2012_tutorial.pdf."},{"key":"key-10.1145\/2629677-24","unstructured":"A. Glew. 1998. MLP yes&excl; ILP no&excl; In Proceedings of the ASPLOS Wild and Crazy Idea Session."},{"key":"key-10.1145\/2629677-25","unstructured":"P. Greenhalgh. 2011. big.LITTLE Processing with ARM Cortex-A15 &#38; Cortex-A7. ARM white paper."},{"key":"key-10.1145\/2629677-26","unstructured":"N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. 2004. SimFlex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Performance Evaluation Review 31, 4, 31--34.","DOI":"10.1145\/1054907.1054914","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-27","unstructured":"A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob. 2008. CMP&dollar;im: A pin-based on-the-fly multi-core cache simulator. In Proceedings of the 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), co-located with ISCA 2008. 28--36."},{"key":"key-10.1145\/2629677-28","unstructured":"T. Karkhanis and J. E. Smith. 2004. A first-order superscalar processor model. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA). 338--349.","DOI":"10.1145\/1028176.1006729","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-29","unstructured":"A. Krasnov, A. Schultz, J. Wawrzynek, G. Gibeling, and P.-Y. Droz. 2007. RAMP Blue: A message-passing manycore system in FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 54--61.","DOI":"10.1109\/FPL.2007.4380625","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-30","unstructured":"J. D. Little. 1961. A proof for the queuing formula: L = &#955; W. Operations Research 9, 3, 383--387.","DOI":"10.1287\/opre.9.3.383","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-31","unstructured":"G. Loh, S. Subramaniam, and Y. Xie. 2009. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS&#8217;09). 53--64.","DOI":"10.1109\/ISPASS.2009.4919638","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-32","unstructured":"C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. 2005. Pin: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). 190--200.","DOI":"10.1145\/1064978.1065034","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-33","unstructured":"J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1--12.","DOI":"10.1109\/HPCA.2010.5416635","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-34","unstructured":"S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, M. D. Hill, D. A. Wood, S. Huss-Lederman, and J. R. Larus. 2000. Wisconsin wind tunnel II: A fast, portable parallel architecture simulator. IEEE Concurrency 8, 4, 12--20.","DOI":"10.1109\/4434.895100","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-35","unstructured":"S. Nussbaum and J. E. Smith. 2001. Modeling superscalar processors via statistical simulation. In Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques (PACT). 15--24."},{"key":"key-10.1145\/2629677-36","unstructured":"M. Oskin, F. Chong, and M. Farrens. 2000. HLS: Combining statistical and symbolic simulation to guide microprocessor designs. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA). 71--82.","DOI":"10.1145\/342001.339656","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-37","unstructured":"A. Patel, F. Afram, S. Chen, and K. Ghose. 2011. MARSS&#215;86: A full system simulator for &#215;86 CPUs. In Proceedings of the Design Automation Conference (DAC). 1050--1055."},{"key":"key-10.1145\/2629677-38","unstructured":"M. Pellauer, M. Adler, M. Kinsy, A. Parashar, and J. Emer. 2011. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 406--417.","DOI":"10.1109\/HPCA.2011.5749747","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-39","unstructured":"D. Sanchez and C. Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA). 475--486.","DOI":"10.1145\/2485922.2485963","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-40","unstructured":"T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. 2002. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 45--57.","DOI":"10.1145\/605402.605403","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-41","unstructured":"T. Taha and D. Wills. 2008. An instruction throughput model of superscalar processors. IEEE Transactions on Computers 57, 3, 389--403.","DOI":"10.1109\/TC.2007.70817","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-42","unstructured":"V. Uzelac and A. Milenkovic. 2009. Experiment flows and microbenchmarks for reverse engineering of branch predictor structures. In Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 207--217.","DOI":"10.1109\/ISPASS.2009.4919652","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-43","unstructured":"S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd International Symposium on Computer Architecture (ISCA). 24--36.","DOI":"10.1109\/ISCA.1995.524546","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-44","unstructured":"R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. 2003. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA). 84--95.","DOI":"10.1145\/871656.859629","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629677-45","unstructured":"M. Zagha, B. Larson, S. Turner, and M. Itzkowitz. 1996. Performance analysis using the MIPS R10000 performance counters. In Proceedings of the 1996 ACM\/IEEE Conference on Supercomputing (SC). Article No. 16.","DOI":"10.1145\/369028.369059","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2629677&amp;ftid=1496171&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T12:49:48Z","timestamp":1565786988000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,25]]},"references-count":45,"journal-issue":{"published-print":{"date-parts":[[2014,10,27]]},"issue":"3"},"URL":"http:\/\/dx.doi.org\/10.1145\/2629677","relation":{"cites":[]},"ISSN":["1544-3566"],"issn-type":[{"value":"1544-3566","type":"print"}],"subject":["Hardware and Architecture","Software","Information Systems"]}}