I 000045 55 1943          1517415240211 mode
(_unit VHDL (mode 0 6 (mode 0 16 ))
	(_version va7)
	(_time 1517415240212 2018.01.31 08:14:00)
	(_source (\./../src/mode.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5a5f07595d0d0a4c5e091e005d5c5e5c5f5c0e5c0c)
	(_entity
		(_time 1517415240207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal divider ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 3))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 4))))
		(_variable (_internal div ~extSTD.STANDARD.INTEGER 0 22 (_process 0 (_code 5))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mode 6 -1
	)
)
I 000046 55 2027          1517415240260 power
(_unit VHDL (power 0 6 (power 0 16 ))
	(_version va7)
	(_time 1517415240261 2018.01.31 08:14:00)
	(_source (\./../src/power.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 898d8087d6dfda9f8e8e9bd2d88fdf8e8e8f8c8e8b)
	(_entity
		(_time 1517415240256)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal pow ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 3))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal max ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 4))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 22 (_process 0 ((i 1)))))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 1)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . power 5 -1
	)
)
I 000048 55 1950          1517415240296 regFile
(_unit VHDL (regfile 0 5 (regfile 0 14 ))
	(_version va7)
	(_time 1517415240297 2018.01.31 08:14:00)
	(_source (\./../src/regfile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8aca3ffa5fffbbeaffbb1f2aaaeadafaaaeadaeaf)
	(_entity
		(_time 1517415240293)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal increment ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal decrement ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal pre ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 9 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_constant (_internal zeros ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 15 (_architecture (_code 4))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(5))(_sensitivity(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . regFile 5 -1
	)
)
I 000051 55 1522          1517415240338 Behavioral
(_unit VHDL (multiplier 0 5 (behavioral 0 13 ))
	(_version va7)
	(_time 1517415240339 2018.01.31 08:14:00)
	(_source (\./../src/multiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d28a84d580d0c0d2d2ce8c86d184d1ded1d2d0d5)
	(_entity
		(_time 1517415240336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2456          1517415240381 direct
(_unit VHDL (divider 0 5 (direct 0 14 ))
	(_version va7)
	(_time 1517415240382 2018.01.31 08:14:00)
	(_source (\./../src/divider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06035300095054100e54125c5201040002000f0100)
	(_entity
		(_time 1517415240379)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{size-1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal Auns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Buns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Quns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Runs ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . direct 7 -1
	)
)
I 000050 55 1831          1517415240419 factorial
(_unit VHDL (factorial 0 6 (factorial 0 16 ))
	(_version va7)
	(_time 1517415240420 2018.01.31 08:14:00)
	(_source (\./../src/factorial.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 25207221217272322323637e76232c232423762323)
	(_entity
		(_time 1517415240417)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 2))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal max ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 3))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 22 (_process 0 ((i 1)))))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 1)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . factorial 4 -1
	)
)
I 000044 55 3582          1517415240457 RTL
(_unit VHDL (mux8to1 0 7 (rtl 0 27 ))
	(_version va7)
	(_time 1517415240458 2018.01.31 08:14:00)
	(_source (\./../src/mux8to1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54515156550208475f50400e53575552005351535c)
	(_entity
		(_time 1517415240454)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 8 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal X0 ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal X1 ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal X2 ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal X3 ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal X4 ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1210 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X5 ~STD_LOGIC_VECTOR{size-1~downto~0}~1210 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1212 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal X6 ~STD_LOGIC_VECTOR{size-1~downto~0}~1212 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal X7 ~STD_LOGIC_VECTOR{size-1~downto~0}~1214 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1216 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1218 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dataout ~STD_LOGIC_VECTOR{size-1~downto~0}~1220 0 24 (_entity (_out ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(11))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(10))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . RTL 12 -1
	)
)
I 000044 55 3326          1517415240497 fsm
(_unit VHDL (fsm 0 30 (fsm 0 46 ))
	(_version va7)
	(_time 1517415240498 2018.01.31 08:14:00)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 737624737324736570716029767575747075277575)
	(_entity
		(_time 1517415240495)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 31 \32\ (_entity ((i 32)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STRING{1~to~1}~12 0 35 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_port (_internal data ~STRING{1~to~1}~12 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal opSelect ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~12 0 40 (_entity (_in ))))
		(_type (_internal state 0 47 (_enum1 rst oprand1 oprator oprand2 result (_to (i 0)(i 4)))))
		(_signal (_internal curent state 0 50 (_architecture (_uni ((i 0))))))
		(_variable (_internal val1 ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
		(_variable (_internal val2 ~extSTD.STANDARD.INTEGER 0 55 (_process 0 ((i 0)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(4)(5)(6)(8))(_sensitivity(0)(3))(_monitor)(_read(1)(2)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1952543859 1936269413 32 )
		(514 )
		(33686274 2 )
		(1635017060 544434464 )
		(770 )
		(1953721961 1952675186 1131310953 543515759 )
		(1699967087 1952671084 32 )
		(50528771 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000050 55 1170          1517415240537 halfAdder
(_unit VHDL (halfadder 0 9 (halfadder 0 14 ))
	(_version va7)
	(_time 1517415240538 2018.01.31 08:14:00)
	(_source (\./../src/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a7fbf5a1f5a5b4a4f0b3f8f7a4a6a4a7a5a0a4aa)
	(_entity
		(_time 1517415240533)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . halfAdder 2 -1
	)
)
I 000051 55 2330          1517415240576 Translator
(_unit VHDL (instructiontranslator 0 5 (translator 0 13 ))
	(_version va7)
	(_time 1517415240577 2018.01.31 08:14:00)
	(_source (\./../src/instructiontranslator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2c79a97959495d5c4c5d09996c4c1c5c6c4cbc494)
	(_entity
		(_time 1517415240574)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_entity (_in (_string \"00000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STRING{1~to~1}~12 0 9 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_port (_internal data ~STRING{1~to~1}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STRING{1~to~1}~13 0 14 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal dataArray 0 14 (_array ~STRING{1~to~1}~13 ((_to (i 0)(i 15))))))
		(_signal (_internal da dataArray 0 15 (_architecture (_uni ((((i 48)))(((i 49)))(((i 50)))(((i 51)))(((i 52)))(((i 53)))(((i 54)))(((i 55)))(((i 56)))(((i 57)))(((i 43)))(((i 45)))(((i 42)))(((i 47)))(((i 61)))(((i 114))))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_monitor)(_read(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(1702129257 544367975 1970037110 1936269413 32 )
		(514 )
		(770 )
		(771 )
	)
	(_model . Translator 1 -1
	)
)
I 000048 55 1282          1517415240612 regFile
(_unit VHDL (delay 0 5 (regfile 0 12 ))
	(_version va7)
	(_time 1517415240613 2018.01.31 08:14:00)
	(_source (\./../src/delay.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f5a5a0f5a7f7e6f0f2e9aaa5f6f5f6a3f6f1f7f9)
	(_entity
		(_time 1517415240610)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal pre ~STD_LOGIC_VECTOR{0~to~4}~122 0 9 (_entity (_buffer ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(1)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . regFile 1 -1
	)
)
I 000050 55 2206          1517415240650 FullAdder
(_unit VHDL (fulladder 0 4 (fulladder 0 9 ))
	(_version va7)
	(_time 1517415240651 2018.01.31 08:14:00)
	(_source (\./../src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10154416154717064213014a451614161517121616)
	(_entity
		(_time 1517415240646)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(halfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation G1 0 19 (_component halfAdder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfTohalf))
			((Cout)(halfToOr1))
		)
		(_use (_entity . halfAdder)
		)
	)
	(_instantiation G2 0 20 (_component halfAdder )
		(_port
			((A)(halfTohalf))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfToOr2))
		)
		(_use (_entity . halfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal halfTohalf ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal halfToOr1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal halfToOr2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
I 000051 55 3185          1517415240692 subtractor
(_unit VHDL (subtractor 0 5 (subtractor 0 13 ))
	(_version va7)
	(_time 1517415240693 2018.01.31 08:14:00)
	(_source (\./../src/subtractor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f3b6e3b6c6869283a692d656f393c383b3969383d)
	(_entity
		(_time 1517415240689)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate FA 0 25 (_for ~INTEGER~range~0~to~size-1~13 )
		(_instantiation FA_i 0 26 (_component FullAdder )
			(_port
				((A)(t(_object 1)))
				((B)(firstParam(_object 1)))
				((Cin)(twoCompelement(_object 1)))
				((sum)(sum(_object 1)))
				((Cout)(t(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~size-1~13 0 25 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal twoCompelement ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{size~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~size-1~13 0 25 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(4(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . subtractor 9 -1
	)
)
I 000046 55 2832          1517415240733 adder
(_unit VHDL (adder 0 5 (adder 0 13 ))
	(_version va7)
	(_time 1517415240734 2018.01.31 08:14:00)
	(_source (\./../src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5e5b0d5d0f090e485a504c040e585a585a585b595c)
	(_entity
		(_time 1517415240730)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate FA 0 24 (_for ~INTEGER~range~0~to~size-1~13 )
		(_instantiation FA_i 0 25 (_component FullAdder )
			(_port
				((A)(t(_object 1)))
				((B)(firstParam(_object 1)))
				((Cin)(secondParam(_object 1)))
				((sum)(sum(_object 1)))
				((Cout)(t(_index 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~size-1~13 0 24 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{size~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~size-1~13 0 24 (_scalar (_to (i 0)(c 6)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . adder 7 -1
	)
)
I 000049 55 15000         1517415240773 dataPath
(_unit VHDL (datapath 0 28 (datapath 0 38 ))
	(_version va7)
	(_time 1517415240774 2018.01.31 08:14:00)
	(_source (\./../src/datapath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d88db83d8dbdd9b8bdf9dd7dd8a898b858b898b8c)
	(_entity
		(_time 1517415240769)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(instructionTranslator
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_entity (_out ))))
				(_port (_internal data ~STRING{1~to~1}~134 0 53 (_entity (_out ))))
			)
		)
		(fsm
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 32)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal data ~STRING{1~to~1}~138 0 60 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal opSelect ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_entity (_out ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_entity (_in (_string \"00000"\)))))
			)
		)
		(adder
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_entity (_out ))))
			)
		)
		(subtractor
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_entity (_out ))))
			)
		)
		(multiplier
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 ((i 32)))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_entity (_in ))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_entity (_out ))))
			)
		)
		(divider
			(_object
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 123 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1362 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal A ~STD_LOGIC_VECTOR{size-1~downto~0}~1362 0 125 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1364 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal B ~STD_LOGIC_VECTOR{size-1~downto~0}~1364 0 126 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1366 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{size-1~downto~0}~1366 0 127 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1368 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal R ~STD_LOGIC_VECTOR{size-1~downto~0}~1368 0 128 (_entity (_out ))))
			)
		)
		(mux8to1
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal X0 ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal X1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal X2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal X3 ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal X4 ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal X5 ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal X6 ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
				(_port (_internal X7 ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
				(_port (_internal dataout ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation it 0 136 (_component instructionTranslator )
		(_port
			((clk)(clk))
			((instructionCode)(insCode))
			((instructionType)(insType))
			((data)(dataOutPut))
		)
		(_use (_entity . instructionTranslator)
		)
	)
	(_instantiation stateMachine 0 137 (_component fsm )
		(_port
			((clk)(clk))
			((instructionType)(insType))
			((data)(dataOutPut))
			((reset)(reset))
			((opSelect)(SignalOpSelect))
			((value1)(dataOne))
			((value2)(dataTwo))
			((instructionCode)(insCode))
		)
		(_use (_entity . fsm)
			(_port
				((clk)(clk))
				((instructionType)(instructionType))
				((data)(data))
				((reset)(reset))
				((opSelect)(opSelect))
				((value1)(value1))
				((value2)(value2))
				((instructionCode)(instructionCode))
			)
		)
	)
	(_instantiation addModule 0 139 (_component adder )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(addSig))
		)
		(_use (_entity . adder)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation subModule 0 141 (_component subtractor )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(subSig))
		)
		(_use (_entity . subtractor)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation mulModule 0 143 (_component multiplier )
		(_port
			((firstParam)(dataOne(d_15_0)))
			((secondParam)(dataTwo(d_15_0)))
			((sum)(mulSig))
		)
		(_use (_entity . multiplier)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation divModule 0 145 (_component divider )
		(_port
			((A)(dataOne))
			((B)(dataTwo))
			((Q)(divSig))
			((R)(reSig))
		)
		(_use (_entity . divider)
			(_port
				((A)(A))
				((B)(B))
				((Q)(Q))
				((R)(R))
			)
		)
	)
	(_instantiation muxi 0 147 (_component mux8to1 )
		(_port
			((X0)(addSig))
			((X1)(subSig))
			((X2)(mulSig))
			((X3)(divSig))
			((X4)(reSig))
			((X5)(temp))
			((X6)(temp))
			((X7)(temp))
			((value1)(dataOne))
			((value2)(dataTwo))
			((S)(SignalOpSelect))
			((dataout)(result))
		)
		(_use (_entity . mux8to1)
			(_port
				((X0)(X0))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((X4)(X4))
				((X5)(X5))
				((X6)(X6))
				((X7)(X7))
				((value1)(value1))
				((value2)(value2))
				((S)(S))
				((dataout)(dataout))
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal insCode ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal insType ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STRING{1~to~1}~13 0 40 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_signal (_internal dataOutPut ~STRING{1~to~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal SignalOpSelect ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
		(_signal (_internal dataOne ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal dataTwo ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~134 0 53 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~138 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1352 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1354 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal addSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal subSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal mulSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 111 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal delaySignal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal reSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . dataPath 26 -1
	)
)
I 000043 55 3410          1517415240810 tb
(_unit VHDL (tb 0 4 (tb 0 8 ))
	(_version va7)
	(_time 1517415240811 2018.01.31 08:14:00)
	(_source (\./../src/tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca8fafbfdfafcbaadabb8f6ffaba8aaaeaba8aaae)
	(_entity
		(_time 1517415240808)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dataPath
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 32)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal result ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30 (_entity (_out ))))
				(_port (_internal insCode ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation dataP 0 48 (_component dataPath )
		(_port
			((clk)(clkT))
			((reset)(resetT))
			((result)(resultT))
			((insCode)(insCodeT))
		)
		(_use (_entity . dataPath)
			(_port
				((clk)(clk))
				((reset)(reset))
				((result)(result))
				((insCode)(insCode))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_constant (_internal size ~extSTD.STANDARD.INTEGER 0 33 (_architecture ((i 32)))))
		(_signal (_internal clkT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni )(_param_out))))
		(_signal (_internal resetT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal resultT ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal insCodeT ~STD_LOGIC_VECTOR{4~downto~0}~134 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((resetT)(_string \"0"\)))(_target(1)))))
			(line__43(_architecture 1 0 43 (_procedure_call (_simple)(_target(0))(_monitor))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_internal clk_gen 3 0 10 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 2 )
		(33751554 2 )
		(50463234 3 )
		(50463490 3 )
		(33751554 3 )
		(33686018 3 )
		(50463234 2 )
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461 )
	)
	(_model . tb 5 -1
	)
)
I 000047 55 2456          1517415371853 direct
(_unit VHDL (divider 0 5 (direct 0 14 ))
	(_version va7)
	(_time 1517415371854 2018.01.31 08:16:11)
	(_source (\./../src/divider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9396c59c99c5c1859bc187c9c794919597959a9495)
	(_entity
		(_time 1517415371850)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{size-1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal Auns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Buns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Quns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Runs ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . direct 7 -1
	)
)
V 000045 55 1943          1517415379869 mode
(_unit VHDL (mode 0 6 (mode 0 16 ))
	(_version va7)
	(_time 1517415379870 2018.01.31 08:16:19)
	(_source (\./../src/mode.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e2e1e7b1b6b5b2f4e6b1a6b8e5e4e6e4e7e4b6e4b4)
	(_entity
		(_time 1517415240206)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal divider ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 3))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 4))))
		(_variable (_internal div ~extSTD.STANDARD.INTEGER 0 22 (_process 0 (_code 5))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mode 6 -1
	)
)
V 000046 55 2027          1517415379920 power
(_unit VHDL (power 0 6 (power 0 16 ))
	(_version va7)
	(_time 1517415379921 2018.01.31 08:16:19)
	(_source (\./../src/power.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 11134316464742071616034a401747161617141613)
	(_entity
		(_time 1517415240255)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal pow ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 3))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal max ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 4))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 22 (_process 0 ((i 1)))))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 1)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . power 5 -1
	)
)
V 000048 55 1950          1517415379957 regFile
(_unit VHDL (regfile 0 5 (regfile 0 14 ))
	(_version va7)
	(_time 1517415379958 2018.01.31 08:16:19)
	(_source (\./../src/regfile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40421042451713564713591a424645474246454647)
	(_entity
		(_time 1517415240292)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal increment ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal decrement ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal pre ~STD_LOGIC_VECTOR{0~to~size-1}~122 0 9 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_constant (_internal zeros ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 15 (_architecture (_code 4))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(5))(_sensitivity(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . regFile 5 -1
	)
)
V 000051 55 1522          1517415379998 Behavioral
(_unit VHDL (multiplier 0 5 (behavioral 0 13 ))
	(_version va7)
	(_time 1517415379999 2018.01.31 08:16:19)
	(_source (\./../src/multiplier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f5c595d0c0858485a5a46040e590c5956595a585d)
	(_entity
		(_time 1517415240335)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000047 55 2456          1517415380032 direct
(_unit VHDL (divider 0 5 (direct 0 14 ))
	(_version va7)
	(_time 1517415380033 2018.01.31 08:16:20)
	(_source (\./../src/divider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8e8dd880d2d8dc9886dc9ad4da898c888a88878988)
	(_entity
		(_time 1517415371849)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{size-1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal Auns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Buns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Quns ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_signal (_internal Runs ~UNSIGNED{size-1~downto~0}~13 0 15 (_internal (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . direct 7 -1
	)
)
V 000050 55 1831          1517415380070 factorial
(_unit VHDL (factorial 0 6 (factorial 0 16 ))
	(_version va7)
	(_time 1517415380071 2018.01.31 08:16:20)
	(_source (\./../src/factorial.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aeadfaf9faf9f9b9a8a8e8f5fda8a7a8afa8fda8a8)
	(_entity
		(_time 1517415240416)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 7 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal numb ~STD_LOGIC_VECTOR{0~to~size-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(c 2))))))
		(_port (_internal outPut ~STD_LOGIC_VECTOR{0~downto~size-1}~12 0 11 (_entity (_out ))))
		(_variable (_internal max ~extSTD.STANDARD.INTEGER 0 21 (_process 0 (_code 3))))
		(_variable (_internal temp ~extSTD.STANDARD.INTEGER 0 22 (_process 0 ((i 1)))))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 1)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . factorial 4 -1
	)
)
V 000044 55 3582          1517415380107 RTL
(_unit VHDL (mux8to1 0 7 (rtl 0 27 ))
	(_version va7)
	(_time 1517415380108 2018.01.31 08:16:20)
	(_source (\./../src/mux8to1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cdcecb999c9b91dec6c9d997cacecccb99cac8cac5)
	(_entity
		(_time 1517415240453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 8 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal X0 ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal X1 ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal X2 ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal X3 ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal X4 ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1210 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X5 ~STD_LOGIC_VECTOR{size-1~downto~0}~1210 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1212 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal X6 ~STD_LOGIC_VECTOR{size-1~downto~0}~1212 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal X7 ~STD_LOGIC_VECTOR{size-1~downto~0}~1214 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1216 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1218 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dataout ~STD_LOGIC_VECTOR{size-1~downto~0}~1220 0 24 (_entity (_out ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(11))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(10))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . RTL 12 -1
	)
)
V 000044 55 3326          1517415380139 fsm
(_unit VHDL (fsm 0 30 (fsm 0 46 ))
	(_version va7)
	(_time 1517415380140 2018.01.31 08:16:20)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecefb8bebcbbecfaefeeffb6e9eaeaebefeab8eaea)
	(_entity
		(_time 1517415240494)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 31 \32\ (_entity ((i 32)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STRING{1~to~1}~12 0 35 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_port (_internal data ~STRING{1~to~1}~12 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal opSelect ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~12 0 40 (_entity (_in ))))
		(_type (_internal state 0 47 (_enum1 rst oprand1 oprator oprand2 result (_to (i 0)(i 4)))))
		(_signal (_internal curent state 0 50 (_architecture (_uni ((i 0))))))
		(_variable (_internal val1 ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
		(_variable (_internal val2 ~extSTD.STANDARD.INTEGER 0 55 (_process 0 ((i 0)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(4)(5)(6)(8))(_sensitivity(0)(3))(_monitor)(_read(1)(2)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1952543859 1936269413 32 )
		(514 )
		(33686274 2 )
		(1635017060 544434464 )
		(770 )
		(1953721961 1952675186 1131310953 543515759 )
		(1699967087 1952671084 32 )
		(50528771 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
V 000050 55 1170          1517415380178 halfAdder
(_unit VHDL (halfadder 0 9 (halfadder 0 14 ))
	(_version va7)
	(_time 1517415380179 2018.01.31 08:16:20)
	(_source (\./../src/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b18401c484c1c0d1d490a414e1d1f1d1e1c191d13)
	(_entity
		(_time 1517415240532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . halfAdder 2 -1
	)
)
V 000051 55 2330          1517415380213 Translator
(_unit VHDL (instructiontranslator 0 5 (translator 0 13 ))
	(_version va7)
	(_time 1517415380214 2018.01.31 08:16:20)
	(_source (\./../src/instructiontranslator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3a39603f3e6c6d2d3c3d28616e3c393d3e3c333c6c)
	(_entity
		(_time 1517415240573)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_entity (_in (_string \"00000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STRING{1~to~1}~12 0 9 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_port (_internal data ~STRING{1~to~1}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STRING{1~to~1}~13 0 14 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal dataArray 0 14 (_array ~STRING{1~to~1}~13 ((_to (i 0)(i 15))))))
		(_signal (_internal da dataArray 0 15 (_architecture (_uni ((((i 48)))(((i 49)))(((i 50)))(((i 51)))(((i 52)))(((i 53)))(((i 54)))(((i 55)))(((i 56)))(((i 57)))(((i 43)))(((i 45)))(((i 42)))(((i 47)))(((i 61)))(((i 114))))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_monitor)(_read(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(1702129257 544367975 1970037110 1936269413 32 )
		(514 )
		(770 )
		(771 )
	)
	(_model . Translator 1 -1
	)
)
V 000048 55 1282          1517415380246 regFile
(_unit VHDL (delay 0 5 (regfile 0 12 ))
	(_version va7)
	(_time 1517415380247 2018.01.31 08:16:20)
	(_source (\./../src/delay.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 595a0e5a550e5e4f595b40030c5f5c5f0a5f585e50)
	(_entity
		(_time 1517415240609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{0~to~4}~12 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal pre ~STD_LOGIC_VECTOR{0~to~4}~122 0 9 (_entity (_buffer ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(1)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . regFile 1 -1
	)
)
V 000050 55 2206          1517415380281 FullAdder
(_unit VHDL (fulladder 0 4 (fulladder 0 9 ))
	(_version va7)
	(_time 1517415380282 2018.01.31 08:16:20)
	(_source (\./../src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888bdd8785df8f9eda8b99d2dd8e8c8e8d8f8a8e8e)
	(_entity
		(_time 1517415240645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(halfAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation G1 0 19 (_component halfAdder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfTohalf))
			((Cout)(halfToOr1))
		)
		(_use (_entity . halfAdder)
		)
	)
	(_instantiation G2 0 20 (_component halfAdder )
		(_port
			((A)(halfTohalf))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfToOr2))
		)
		(_use (_entity . halfAdder)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal halfTohalf ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal halfToOr1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal halfToOr2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . FullAdder 1 -1
	)
)
V 000051 55 3185          1517415380319 subtractor
(_unit VHDL (subtractor 0 5 (subtractor 0 13 ))
	(_version va7)
	(_time 1517415380320 2018.01.31 08:16:20)
	(_source (\./../src/subtractor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8aaf8fea5fffebfadfebaf2f8aeabafacaefeafaa)
	(_entity
		(_time 1517415240688)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate FA 0 25 (_for ~INTEGER~range~0~to~size-1~13 )
		(_instantiation FA_i 0 26 (_component FullAdder )
			(_port
				((A)(t(_object 1)))
				((B)(firstParam(_object 1)))
				((Cin)(twoCompelement(_object 1)))
				((sum)(sum(_object 1)))
				((Cout)(t(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~size-1~13 0 25 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal twoCompelement ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{size~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~size-1~13 0 25 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(4(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . subtractor 9 -1
	)
)
V 000046 55 2832          1517415380355 adder
(_unit VHDL (adder 0 5 (adder 0 13 ))
	(_version va7)
	(_time 1517415380356 2018.01.31 08:16:20)
	(_source (\./../src/adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c49592c49097d1c3c9d59d97c1c3c1c3c1c2c0c5)
	(_entity
		(_time 1517415240729)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate FA 0 24 (_for ~INTEGER~range~0~to~size-1~13 )
		(_instantiation FA_i 0 25 (_component FullAdder )
			(_port
				((A)(t(_object 1)))
				((B)(firstParam(_object 1)))
				((Cin)(secondParam(_object 1)))
				((sum)(sum(_object 1)))
				((Cout)(t(_index 1)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~size-1~13 0 24 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 6 \32\ (_entity ((i 32)))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{size~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~size-1~13 0 24 (_scalar (_to (i 0)(c 6)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . adder 7 -1
	)
)
I 000049 55 14929         1517415380394 dataPath
(_unit VHDL (datapath 0 28 (datapath 0 38 ))
	(_version va7)
	(_time 1517415380395 2018.01.31 08:16:20)
	(_source (\./../src/datapath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f5a1a6f1a0a6e0f0a4e6aca6f1f2f0fef0f2f0f7)
	(_entity
		(_time 1517415240768)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(instructionTranslator
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_entity (_out ))))
				(_port (_internal data ~STRING{1~to~1}~134 0 53 (_entity (_out ))))
			)
		)
		(fsm
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 32)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal data ~STRING{1~to~1}~138 0 60 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal opSelect ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_entity (_out ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_entity (_in (_string \"00000"\)))))
			)
		)
		(adder
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_entity (_out ))))
			)
		)
		(subtractor
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_entity (_out ))))
			)
		)
		(multiplier
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 ((i 32)))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_entity (_in ))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_entity (_out ))))
			)
		)
		(divider
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 123 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1362 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal A ~STD_LOGIC_VECTOR{size-1~downto~0}~1362 0 125 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1364 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal B ~STD_LOGIC_VECTOR{size-1~downto~0}~1364 0 126 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1366 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{size-1~downto~0}~1366 0 127 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1368 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal R ~STD_LOGIC_VECTOR{size-1~downto~0}~1368 0 128 (_entity (_out ))))
			)
		)
		(mux8to1
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal X0 ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal X1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal X2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal X3 ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal X4 ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal X5 ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal X6 ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
				(_port (_internal X7 ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
				(_port (_internal dataout ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation it 0 136 (_component instructionTranslator )
		(_port
			((clk)(clk))
			((instructionCode)(insCode))
			((instructionType)(insType))
			((data)(dataOutPut))
		)
		(_use (_entity . instructionTranslator)
		)
	)
	(_instantiation stateMachine 0 137 (_component fsm )
		(_port
			((clk)(clk))
			((instructionType)(insType))
			((data)(dataOutPut))
			((reset)(reset))
			((opSelect)(SignalOpSelect))
			((value1)(dataOne))
			((value2)(dataTwo))
			((instructionCode)(insCode))
		)
		(_use (_entity . fsm)
			(_port
				((clk)(clk))
				((instructionType)(instructionType))
				((data)(data))
				((reset)(reset))
				((opSelect)(opSelect))
				((value1)(value1))
				((value2)(value2))
				((instructionCode)(instructionCode))
			)
		)
	)
	(_instantiation addModule 0 139 (_component adder )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(addSig))
		)
		(_use (_entity . adder)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation subModule 0 141 (_component subtractor )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(subSig))
		)
		(_use (_entity . subtractor)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation mulModule 0 143 (_component multiplier )
		(_port
			((firstParam)(dataOne(d_15_0)))
			((secondParam)(dataTwo(d_15_0)))
			((sum)(mulSig))
		)
		(_use (_entity . multiplier)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation divModule 0 145 (_component divider )
		(_port
			((A)(dataOne))
			((B)(dataTwo))
			((Q)(divSig))
			((R)(reSig))
		)
		(_use (_entity . divider)
			(_port
				((A)(A))
				((B)(B))
				((Q)(Q))
				((R)(R))
			)
		)
	)
	(_instantiation muxi 0 147 (_component mux8to1 )
		(_port
			((X0)(addSig))
			((X1)(subSig))
			((X2)(mulSig))
			((X3)(divSig))
			((X4)(reSig))
			((X5)(temp))
			((X6)(temp))
			((X7)(temp))
			((value1)(dataOne))
			((value2)(dataTwo))
			((S)(SignalOpSelect))
			((dataout)(result))
		)
		(_use (_entity . mux8to1)
			(_port
				((X0)(X0))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((X4)(X4))
				((X5)(X5))
				((X6)(X6))
				((X7)(X7))
				((value1)(value1))
				((value2)(value2))
				((S)(S))
				((dataout)(dataout))
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal insCode ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal insType ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STRING{1~to~1}~13 0 40 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_signal (_internal dataOutPut ~STRING{1~to~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal SignalOpSelect ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
		(_signal (_internal dataOne ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal dataTwo ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~134 0 53 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~138 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1352 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1354 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal addSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal subSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal mulSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 111 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal delaySignal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal reSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . dataPath 26 -1
	)
)
V 000043 55 3410          1517415380430 tb
(_unit VHDL (tb 0 4 (tb 0 8 ))
	(_version va7)
	(_time 1517415380431 2018.01.31 08:16:20)
	(_source (\./../src/tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15174512124345031412014f461211131712111317)
	(_entity
		(_time 1517415240807)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dataPath
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 32)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal result ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30 (_entity (_out ))))
				(_port (_internal insCode ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation dataP 0 48 (_component dataPath )
		(_port
			((clk)(clkT))
			((reset)(resetT))
			((result)(resultT))
			((insCode)(insCodeT))
		)
		(_use (_entity . dataPath)
			(_port
				((clk)(clk))
				((reset)(reset))
				((result)(result))
				((insCode)(insCode))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_constant (_internal size ~extSTD.STANDARD.INTEGER 0 33 (_architecture ((i 32)))))
		(_signal (_internal clkT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni )(_param_out))))
		(_signal (_internal resetT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal resultT ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal insCodeT ~STD_LOGIC_VECTOR{4~downto~0}~134 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((resetT)(_string \"0"\)))(_target(1)))))
			(line__43(_architecture 1 0 43 (_procedure_call (_simple)(_target(0))(_monitor))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_internal clk_gen 3 0 10 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(50529026 2 )
		(33751554 2 )
		(50463234 3 )
		(50463490 3 )
		(33751554 3 )
		(33686018 3 )
		(50463234 2 )
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461 )
	)
	(_model . tb 5 -1
	)
)
V 000049 55 13634         1517415541997 dataPath
(_unit VHDL (datapath 0 28 (datapath 0 38 ))
	(_version va7)
	(_time 1517415541998 2018.01.31 08:19:01)
	(_source (\./../src/datapath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7d2f2b78797f39297d3f757f282b2927292b292e)
	(_entity
		(_time 1517415240768)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(instructionTranslator
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_entity (_out ))))
				(_port (_internal data ~STRING{1~to~1}~134 0 53 (_entity (_out ))))
			)
		)
		(fsm
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 32)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal instructionType ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal data ~STRING{1~to~1}~138 0 60 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal opSelect ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 64 (_entity (_out ))))
				(_port (_internal instructionCode ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_entity (_in (_string \"00000"\)))))
			)
		)
		(adder
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{0~to~size-1}~13 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{0~to~size-1}~1318 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~size-1}~1320 0 73 (_entity (_out ))))
			)
		)
		(subtractor
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 98 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 99 (_entity (_out ))))
			)
		)
		(multiplier
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 ((i 32)))))
				(_port (_internal firstParam ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_entity (_in ))))
				(_port (_internal secondParam ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{size-1~downto~0}~1360 0 120 (_entity (_out ))))
			)
		)
		(mux8to1
			(_object
				(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal X0 ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 79 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal X1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal X2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 81 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal X3 ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal X4 ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal X5 ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal X6 ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal X7 ~STD_LOGIC_VECTOR{size-1~downto~0}~1336 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal value1 ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 89 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal value2 ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 90 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal dataout ~STD_LOGIC_VECTOR{size-1~downto~0}~1344 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation it 0 136 (_component instructionTranslator )
		(_port
			((clk)(clk))
			((instructionCode)(insCode))
			((instructionType)(insType))
			((data)(dataOutPut))
		)
		(_use (_entity . instructionTranslator)
		)
	)
	(_instantiation stateMachine 0 137 (_component fsm )
		(_port
			((clk)(clk))
			((instructionType)(insType))
			((data)(dataOutPut))
			((reset)(reset))
			((opSelect)(SignalOpSelect))
			((value1)(dataOne))
			((value2)(dataTwo))
			((instructionCode)(insCode))
		)
		(_use (_entity . fsm)
			(_port
				((clk)(clk))
				((instructionType)(instructionType))
				((data)(data))
				((reset)(reset))
				((opSelect)(opSelect))
				((value1)(value1))
				((value2)(value2))
				((instructionCode)(instructionCode))
			)
		)
	)
	(_instantiation addModule 0 139 (_component adder )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(addSig))
		)
		(_use (_entity . adder)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation subModule 0 141 (_component subtractor )
		(_port
			((firstParam)(dataOne))
			((secondParam)(dataTwo))
			((sum)(subSig))
		)
		(_use (_entity . subtractor)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation mulModule 0 143 (_component multiplier )
		(_port
			((firstParam)(dataOne(d_15_0)))
			((secondParam)(dataTwo(d_15_0)))
			((sum)(mulSig))
		)
		(_use (_entity . multiplier)
			(_port
				((firstParam)(firstParam))
				((secondParam)(secondParam))
				((sum)(sum))
			)
		)
	)
	(_instantiation muxi 0 147 (_component mux8to1 )
		(_port
			((X0)(addSig))
			((X1)(subSig))
			((X2)(mulSig))
			((X3)(divSig))
			((X4)(reSig))
			((X5)(temp))
			((X6)(temp))
			((X7)(temp))
			((value1)(dataOne))
			((value2)(dataTwo))
			((S)(SignalOpSelect))
			((dataout)(result))
		)
		(_use (_entity . mux8to1)
			(_port
				((X0)(X0))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((X4)(X4))
				((X5)(X5))
				((X6)(X6))
				((X7)(X7))
				((value1)(value1))
				((value2)(value2))
				((S)(S))
				((dataout)(dataout))
			)
		)
	)
	(_object
		(_generic (_internal size ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal insCode ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal insType ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STRING{1~to~1}~13 0 40 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_signal (_internal dataOutPut ~STRING{1~to~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal SignalOpSelect ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dataOne ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal dataTwo ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~134 0 53 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STRING{1~to~1}~138 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1310 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1316 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1342 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1352 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1354 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal addSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal subSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal mulSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 111 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal delaySignal ~STD_LOGIC_VECTOR{0~to~4}~1356 0 113 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal divSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal reSig ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . dataPath 22 -1
	)
)
