<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : nand_register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : nand_register</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r.html">Component : ALT_NOC_FW_L4_PER_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for nand register</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> </td></tr>
<tr>
<td align="left">[7:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> </td></tr>
<tr>
<td align="left">[15:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp151e2f2a01b0555be8404c3228ad9da9"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to nand_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf944e4c16b02b413e57d7838699aa32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaf944e4c16b02b413e57d7838699aa32a">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf944e4c16b02b413e57d7838699aa32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7434ece2fc2e386183b89f31f81fd15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga7434ece2fc2e386183b89f31f81fd15f">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7434ece2fc2e386183b89f31f81fd15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1700aaebd5c07abf5f4e3cae8fea37c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga1700aaebd5c07abf5f4e3cae8fea37c4">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1700aaebd5c07abf5f4e3cae8fea37c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261a9b14745d96ee59d2ca333738c801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga261a9b14745d96ee59d2ca333738c801">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga261a9b14745d96ee59d2ca333738c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c522f3157ff3993a3722df5814f1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gad1c522f3157ff3993a3722df5814f1ab">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad1c522f3157ff3993a3722df5814f1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a054a4880a0d92f69671207d3284e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga63a054a4880a0d92f69671207d3284e3">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga63a054a4880a0d92f69671207d3284e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbce2d777b07afaf172498fdf65e0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga8dbce2d777b07afaf172498fdf65e0eb">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga8dbce2d777b07afaf172498fdf65e0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc513e1f79c58e9d660ee9cd8b8fe8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaccc513e1f79c58e9d660ee9cd8b8fe8f">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaccc513e1f79c58e9d660ee9cd8b8fe8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdeab96debd647a77ccdbe7e5732c7042"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA"></a></p>
<p>Security bit configuration for transactions from dma to nand_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaed06062017a9b0db389dc4b6387cddaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaed06062017a9b0db389dc4b6387cddaa">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaed06062017a9b0db389dc4b6387cddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04448e0a6b965dde88d4c2b3ab3a706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gab04448e0a6b965dde88d4c2b3ab3a706">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab04448e0a6b965dde88d4c2b3ab3a706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42663edf341b1527d904b1088afb3baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga42663edf341b1527d904b1088afb3baf">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga42663edf341b1527d904b1088afb3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981e5cd4cd59e7c19b98431dc593f094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga981e5cd4cd59e7c19b98431dc593f094">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga981e5cd4cd59e7c19b98431dc593f094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f1527e6bc2f840161dc58e165ea94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaf17f1527e6bc2f840161dc58e165ea94">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gaf17f1527e6bc2f840161dc58e165ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf206c20284b9de5cb12c6e364b5e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaacf206c20284b9de5cb12c6e364b5e9d">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaacf206c20284b9de5cb12c6e364b5e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0348fa0b12306d35542a2febff9877b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gad0348fa0b12306d35542a2febff9877b">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gad0348fa0b12306d35542a2febff9877b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077f1e098bdd6d2465dd1120e9afa06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga077f1e098bdd6d2465dd1120e9afa06e">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga077f1e098bdd6d2465dd1120e9afa06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca028d29a2cc5a44800ddb05e8449fc8"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to nand_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa4889197a52313ee36044bcdea69d62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaa4889197a52313ee36044bcdea69d62e">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa4889197a52313ee36044bcdea69d62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ac123b88920279a3a0810664d980e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaa2ac123b88920279a3a0810664d980e5">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa2ac123b88920279a3a0810664d980e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f1cd61d52a1ed0c2233df08da6a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga5f5f1cd61d52a1ed0c2233df08da6a1a">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f5f1cd61d52a1ed0c2233df08da6a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d80eba992c9936a1235f3948d79c449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga9d80eba992c9936a1235f3948d79c449">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga9d80eba992c9936a1235f3948d79c449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b148fa6aa215f2774eb9dba27fac5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga9b148fa6aa215f2774eb9dba27fac5ab">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga9b148fa6aa215f2774eb9dba27fac5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf547cb9ad9813baa76642a6e0fe82da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaf547cb9ad9813baa76642a6e0fe82da3">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf547cb9ad9813baa76642a6e0fe82da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada04b03d65662c7327f41f842203257e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gada04b03d65662c7327f41f842203257e">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gada04b03d65662c7327f41f842203257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1370f1a842419cb2899a7f960a329e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga1370f1a842419cb2899a7f960a329e1d">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga1370f1a842419cb2899a7f960a329e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp056e0ea7dddbfea6269f9bd3ae77cc3d"></a><a class="anchor" id="ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to nand_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3b763c3bb1bafab23db20e08ceb02497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga3b763c3bb1bafab23db20e08ceb02497">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3b763c3bb1bafab23db20e08ceb02497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741e678c612f9ee50529f5f08c007210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga741e678c612f9ee50529f5f08c007210">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga741e678c612f9ee50529f5f08c007210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6f6dde14b4a592766586f9b4ca8e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga8c6f6dde14b4a592766586f9b4ca8e6a">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c6f6dde14b4a592766586f9b4ca8e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb1a32113bcddea77bf5d99aa1645c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaabb1a32113bcddea77bf5d99aa1645c2">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gaabb1a32113bcddea77bf5d99aa1645c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81fb3cc149099c1d3631376b7f392f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gac81fb3cc149099c1d3631376b7f392f2">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:gac81fb3cc149099c1d3631376b7f392f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f36c186a6592747c17d32321a22e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gac7f36c186a6592747c17d32321a22e16">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac7f36c186a6592747c17d32321a22e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacb3a605e1e1a9de6964dd5cd76de58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaeacb3a605e1e1a9de6964dd5cd76de58">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaeacb3a605e1e1a9de6964dd5cd76de58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9946ae922524f52c7107c40c307ec0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga9946ae922524f52c7107c40c307ec0f6">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga9946ae922524f52c7107c40c307ec0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s">ALT_NOC_FW_L4_PER_SCR_NAND_REG_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6f451ceed07bc7310337b14b4df8523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gac6f451ceed07bc7310337b14b4df8523">ALT_NOC_FW_L4_PER_SCR_NAND_REG_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac6f451ceed07bc7310337b14b4df8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af43a8c9222e2e1a27e2a60d6c6ba9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ga1af43a8c9222e2e1a27e2a60d6c6ba9b">ALT_NOC_FW_L4_PER_SCR_NAND_REG_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1af43a8c9222e2e1a27e2a60d6c6ba9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaae3c35a0fa7a0e903ffe4fa5c8472052"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s">ALT_NOC_FW_L4_PER_SCR_NAND_REG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaae3c35a0fa7a0e903ffe4fa5c8472052">ALT_NOC_FW_L4_PER_SCR_NAND_REG_t</a></td></tr>
<tr class="separator:gaae3c35a0fa7a0e903ffe4fa5c8472052"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s" id="struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_PER_SCR_NAND_REG_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html">ALT_NOC_FW_L4_PER_SCR_NAND_REG</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a95bdb5e0ff2752e9847add88ab3c729a"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aea03376c2b11451f71c43348910d23ac"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a954595318fb7cd96bd39e23989837f4e"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a536ae6b28bde97bef696da854000d7f0"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75e4cd33c7aa8e7a714629d67a281021"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aacffc0b4e4386920452ac8a6b1eff775"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2520becebfb1ea29bff3a28b9f567d46"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5f5873d1db792c90af78ff374196002"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaf944e4c16b02b413e57d7838699aa32a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7434ece2fc2e386183b89f31f81fd15f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1700aaebd5c07abf5f4e3cae8fea37c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga261a9b14745d96ee59d2ca333738c801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad1c522f3157ff3993a3722df5814f1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga63a054a4880a0d92f69671207d3284e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8dbce2d777b07afaf172498fdf65e0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaccc513e1f79c58e9d660ee9cd8b8fe8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0">ALT_NOC_FW_L4_PER_SCR_NAND_REG_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaed06062017a9b0db389dc4b6387cddaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab04448e0a6b965dde88d4c2b3ab3a706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42663edf341b1527d904b1088afb3baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga981e5cd4cd59e7c19b98431dc593f094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf17f1527e6bc2f840161dc58e165ea94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaacf206c20284b9de5cb12c6e364b5e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0348fa0b12306d35542a2febff9877b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga077f1e098bdd6d2465dd1120e9afa06e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA">ALT_NOC_FW_L4_PER_SCR_NAND_REG_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa4889197a52313ee36044bcdea69d62e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa2ac123b88920279a3a0810664d980e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f5f1cd61d52a1ed0c2233df08da6a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d80eba992c9936a1235f3948d79c449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b148fa6aa215f2774eb9dba27fac5ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf547cb9ad9813baa76642a6e0fe82da3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada04b03d65662c7327f41f842203257e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1370f1a842419cb2899a7f960a329e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H">ALT_NOC_FW_L4_PER_SCR_NAND_REG_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3b763c3bb1bafab23db20e08ceb02497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga741e678c612f9ee50529f5f08c007210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c6f6dde14b4a592766586f9b4ca8e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabb1a32113bcddea77bf5d99aa1645c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac81fb3cc149099c1d3631376b7f392f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac7f36c186a6592747c17d32321a22e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeacb3a605e1e1a9de6964dd5cd76de58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9946ae922524f52c7107c40c307ec0f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP">ALT_NOC_FW_L4_PER_SCR_NAND_REG_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac6f451ceed07bc7310337b14b4df8523"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html">ALT_NOC_FW_L4_PER_SCR_NAND_REG</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1af43a8c9222e2e1a27e2a60d6c6ba9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_PER_SCR_NAND_REG_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html">ALT_NOC_FW_L4_PER_SCR_NAND_REG</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaae3c35a0fa7a0e903ffe4fa5c8472052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g__s">ALT_NOC_FW_L4_PER_SCR_NAND_REG_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html#gaae3c35a0fa7a0e903ffe4fa5c8472052">ALT_NOC_FW_L4_PER_SCR_NAND_REG_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___p_e_r___s_c_r___n_a_n_d___r_e_g.html">ALT_NOC_FW_L4_PER_SCR_NAND_REG</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
