

================================================================
== Vitis HLS Report for 'merge_sort'
================================================================
* Date:           Thu May 22 09:31:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        merge_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.348 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_18_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%width = alloca i32 1"   --->   Operation 7 'alloca' 'width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:15]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:16]   --->   Operation 11 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 1, i32 %width" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 12 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 13 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%width_1 = load i32 %width"   --->   Operation 14 'load' 'width_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %width_1, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.81ns)   --->   "%icmp_ln17 = icmp_slt  i28 %tmp, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.end22, void %VITIS_LOOP_18_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 18 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 19 'specloopname' 'specloopname_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%width_2 = shl i32 %width_1, i32 1"   --->   Operation 20 'shl' 'width_2' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i32 %width_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 21 'sext' 'sext_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln18 = br void %for.cond1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 22 'br' 'br_ln18' <Predicate = (icmp_ln17)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:29]   --->   Operation 23 'ret' 'ret_ln29' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln18, void %merge.exit, i64 0, void %VITIS_LOOP_18_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 24 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i1_1 = phi i32 %i3, void %merge.exit, i32 0, void %VITIS_LOOP_18_2"   --->   Operation 25 'phi' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i1_1, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.81ns)   --->   "%icmp_ln18 = icmp_slt  i28 %tmp_1, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 27 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc18.preheader, void %for.body4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 28 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%i2 = add i32 %i1_1, i32 %width_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19]   --->   Operation 29 'add' 'i2' <Predicate = (icmp_ln18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%i3 = add i32 %width_2, i32 %i1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:20]   --->   Operation 30 'add' 'i3' <Predicate = (icmp_ln18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i2, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.81ns)   --->   "%icmp_ln21 = icmp_slt  i28 %tmp_2, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 32 'icmp' 'icmp_ln21' <Predicate = (icmp_ln18)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.22ns)   --->   "%i2_2 = select i1 %icmp_ln21, i32 %i2, i32 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 33 'select' 'i2_2' <Predicate = (icmp_ln18)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i3, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.81ns)   --->   "%icmp_ln22 = icmp_slt  i28 %tmp_3, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = (icmp_ln18)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.22ns)   --->   "%i3_1 = select i1 %icmp_ln22, i32 %i3, i32 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 36 'select' 'i3_1' <Predicate = (icmp_ln18)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @merge_sort_Pipeline_VITIS_LOOP_25_3, i32 %temp, i32 %A"   --->   Operation 37 'call' 'call_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %width_2, i32 %width" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 38 'store' 'store_ln17' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 39 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19]   --->   Operation 40 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln6 = icmp_slt  i32 %i1_1, i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 41 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %merge.exit, void %for.body.lr.ph.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 42 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 43 'zext' 'zext_ln6' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%zext_ln6_1 = zext i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 44 'zext' 'zext_ln6_1' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.06ns)   --->   "%icmp_ln6_1 = icmp_slt  i64 %indvars_iv, i64 %zext_ln6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 45 'icmp' 'icmp_ln6_1' <Predicate = (icmp_ln6)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i63 %trunc_ln18, i63 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 46 'or' 'or_ln6' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %icmp_ln6_1, i63 %zext_ln6_1, i63 %or_ln6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 47 'select' 'select_ln6' <Predicate = (icmp_ln6)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [2/2] (0.38ns)   --->   "%call_ln18 = call void @merge_sort_Pipeline_VITIS_LOOP_6_1, i64 %indvars_iv, i32 %i2_2, i32 %i1_1, i63 %select_ln6, i32 %temp, i32 %i3_1, i32 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 48 'call' 'call_ln18' <Predicate = (icmp_ln6)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln18 = call void @merge_sort_Pipeline_VITIS_LOOP_6_1, i64 %indvars_iv, i32 %i2_2, i32 %i1_1, i63 %select_ln6, i32 %temp, i32 %i3_1, i32 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 49 'call' 'call_ln18' <Predicate = (icmp_ln6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %merge.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.14ns)   --->   "%add_ln18 = add i64 %sext_ln18, i64 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 51 'add' 'add_ln18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.cond1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 52 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @merge_sort_Pipeline_VITIS_LOOP_25_3, i32 %temp, i32 %A"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 54 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('width') [2]  (0 ns)
	'store' operation ('store_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17) of constant 1 on local variable 'width' [7]  (0.387 ns)

 <State 2>: 0.813ns
The critical path consists of the following:
	'load' operation ('width') on local variable 'width' [10]  (0 ns)
	'icmp' operation ('icmp_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17) [12]  (0.813 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:20) [22]  (0 ns)
	'add' operation ('i2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19) [29]  (0.88 ns)
	'icmp' operation ('icmp_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21) [32]  (0.813 ns)
	'select' operation ('i2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21) [33]  (0.227 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln6_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6) [42]  (1.06 ns)
	'select' operation ('select_ln6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6) [44]  (0.392 ns)
	'call' operation ('call_ln18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18) to 'merge_sort_Pipeline_VITIS_LOOP_6_1' [45]  (0.387 ns)

 <State 5>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18) [48]  (1.15 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
