# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Architecture Project.srcs/sources_1/new/arithmetic_circuit.vhd" \
"../../../../Architecture Project.srcs/sources_1/new/full_adder.vhd" \
"../../../../Architecture Project.srcs/sources_1/new/arithmetic_circuit_tb.vhd" \

# Do not sort compile order
nosort
