{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664905545376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664905545376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 12:45:45 2022 " "Processing started: Tue Oct 04 12:45:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664905545376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905545376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador_Restador -c Sumador_Restador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador_Restador -c Sumador_Restador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905545376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664905545680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664905545680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Restador-sum_res " "Found design unit 1: Sumador_Restador-sum_res" {  } { { "Sumador_Restador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador_Restador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Restador " "Found entity 1: Sumador_Restador" {  } { { "Sumador_Restador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador_Restador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905553506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_Sum-suma " "Found design unit 1: bit_Sum-suma" {  } { { "bit_Sum.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/bit_Sum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553507 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_Sum " "Found entity 1: bit_Sum" {  } { { "bit_Sum.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/bit_Sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905553507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_xor-condicion " "Found design unit 1: cond_xor-condicion" {  } { { "cond_xor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/cond_xor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553509 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_xor " "Found entity 1: cond_xor" {  } { { "cond_xor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/cond_xor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905553509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-comb " "Found design unit 1: Sumador-comb" {  } { { "Sumador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664905553510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905553510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sumador_Restador " "Elaborating entity \"Sumador_Restador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664905553534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_xor cond_xor:comp1 " "Elaborating entity \"cond_xor\" for hierarchy \"cond_xor:comp1\"" {  } { { "Sumador_Restador.vhd" "comp1" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador_Restador.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664905553541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador cond_xor:comp1\|Sumador:sum " "Elaborating entity \"Sumador\" for hierarchy \"cond_xor:comp1\|Sumador:sum\"" {  } { { "cond_xor.vhd" "sum" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/cond_xor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664905553542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_Sum cond_xor:comp1\|Sumador:sum\|bit_Sum:comp0 " "Elaborating entity \"bit_Sum\" for hierarchy \"cond_xor:comp1\|Sumador:sum\|bit_Sum:comp0\"" {  } { { "Sumador.vhd" "comp0" { Text "C:/intelFPGA_lite/20.1/projects/Sumador_Restador/Sumador.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664905553544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664905553916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664905554290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664905554290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664905554314 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664905554314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664905554314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664905554314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664905554331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 12:45:54 2022 " "Processing ended: Tue Oct 04 12:45:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664905554331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664905554331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664905554331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664905554331 ""}
