INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/compare_shift_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_shift_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpadd_single
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/mantissas_addition_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mantissas_addition_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/post_normalization_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_normalization_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/seperate_segments.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seperate_segments
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
