#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 30 20:58:32 2021
# Process ID: 3752
# Current directory: C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25028 C:\Users\Hu Jingwei\Dropbox\ROLLO\hardware\ROLLO Encrypt\NewParams-notverified\ROLLO-I-Encrypt\ROLLO-I-Encrypt.xpr
# Log file: C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/vivado.log
# Journal file: C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt'
INFO: [Project 1-313] Project file moved from 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 900.637 ; gain = 161.105
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:01:17 on Mar 30,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Compiling module K_Gen_Ctrl
# -- Compiling module RegFiles
# -- Compiling module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Compiling module ROLLO_I_Encrypt
# -- Compiling module f_permutation
# -- Compiling module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Compiling module keccak
# -- Compiling module mem_dp
# -- Compiling module mem_sp
# -- Compiling module mul_ctrl
# -- Compiling module processor_AB
# -- Compiling module padder
# -- Compiling module prng
# -- Compiling module rconst
# -- Compiling module rconst_200
# -- Compiling module round
# -- Compiling module round_200
# -- Compiling module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 21:01:18 on Mar 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:01:18 on Mar 30,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:01:18 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=32760)
set_property compxlib.modelsim_compiled_library_dir D:/Xilinx/Vivado/modelsim_lib [current_project]
update_ip_catalog
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:02:42 on Mar 30,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 21:02:43 on Mar 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:02:43 on Mar 30,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:02:43 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=21144)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vmap-31) Unable to unlink file "modelsim.ini_lock".
# Permission denied. (errno = EACCES)
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:21:07 on Mar 30,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Compiling module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 21:21:08 on Mar 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:21:08 on Mar 30,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:21:08 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=31400)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:21:39 on Mar 30,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Compiling module K_Gen_Ctrl
# -- Compiling module RegFiles
# -- Compiling module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Compiling module ROLLO_I_Encrypt
# -- Compiling module f_permutation
# -- Compiling module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Compiling module keccak
# -- Compiling module mem_dp
# -- Compiling module mem_sp
# -- Compiling module mul_ctrl
# -- Compiling module processor_AB
# -- Compiling module padder
# -- Compiling module prng
# -- Compiling module rconst
# -- Compiling module rconst_200
# -- Compiling module round
# -- Compiling module round_200
# -- Compiling module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 21:21:39 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:21:39 on Mar 30,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:21:39 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=26744)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:37:08 on Mar 30,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Compiling module K_Gen_Ctrl
# -- Compiling module RegFiles
# -- Compiling module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Compiling module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Compiling module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Compiling module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 21:37:09 on Mar 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:37:09 on Mar 30,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:37:09 on Mar 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=31652)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:20:49 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): (vlog-2730) Undefined variable: 'WIDTH'.
# ** Error (suppressible): ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): (vlog-2388) 'A_di' already declared in this scope (gf2mz_top).
# ** Error: ** while parsing macro expansion: 'CLOG2' starting at ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32)
# ** at ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): (vlog-2730) Undefined variable: 'DEPTH'.
# ** Error (suppressible): ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): (vlog-2388) 'A_addr' already declared in this scope (gf2mz_top).
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(50): 'WIDTH' already declared in this scope.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(51): 'DEPTH' already declared in this scope.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): Identifier must be declared with a port mode: A_di.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): Identifier must be declared with a port mode: A_addr.
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Compiling module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# End time: 11:20:49 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 38
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:20:49 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): (vlog-2730) Undefined variable: 'WIDTH'.
# ** Error (suppressible): ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): (vlog-2388) 'A_di' already declared in this scope (gf2mz_top).
# ** Error: ** while parsing macro expansion: 'CLOG2' starting at ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32)
# ** at ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): (vlog-2730) Undefined variable: 'DEPTH'.
# ** Error (suppressible): ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): (vlog-2388) 'A_addr' already declared in this scope (gf2mz_top).
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(50): 'WIDTH' already declared in this scope.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(51): 'DEPTH' already declared in this scope.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(31): Identifier must be declared with a port mode: A_di.
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(32): Identifier must be declared with a port mode: A_addr.
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Compiling module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# End time: 11:20:49 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 8, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\modelsim_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notver..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\modelsim_10.5\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1054.633 ; gain = 0.711
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1054.633 ; gain = 0.820
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:22:39 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 11:22:39 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:22:39 on Mar 31,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:22:39 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=36300)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:21 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 11:26:22 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:22 on Mar 31,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:26:22 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=24400)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:58 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 11:35:58 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:58 on Mar 31,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:35:59 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=25592)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:35:56 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Compiling module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 12:35:56 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:35:56 on Mar 31,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:35:56 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=34176)
launch_simulation -install_path D:/modelsim_10.5/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/modelsim_lib/modelsim.ini' copied to run dir:'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Reading D:/modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do {encrypt_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:59 on Mar 31,2021
# vlog -64 -incr -work xil_defaultlib C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/define.v C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/Verilog/clog2.v "+incdir+../../../../Verilog" ../../../../Verilog/K_Gen_Ctrl.v ../../../../Verilog/RegFiles.v ../../../../Verilog/c_Gen_Ctrl.v ../../../../Verilog/Gaussian Elimination/comb_SA.v ../../../../Verilog/encrypt_top.v ../../../../Verilog/SHA3/f_permutation.v ../../../../Verilog/RNG/f_permutation_200.v ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v ../../../../Verilog/SHA3/keccak.v ../../../../Verilog/mem_dp.v ../../../../Verilog/mem_sp.v ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v ../../../../Verilog/Gaussian Elimination/node.v ../../../../Verilog/SHA3/padder.v ../../../../Verilog/RNG/prng.v ../../../../Verilog/SHA3/rconst.v ../../../../Verilog/RNG/rconst_200.v ../../../../Verilog/SHA3/round.v ../../../../Verilog/RNG/round_200.v ../../../../Verilog/encrypt_top_tb.v 
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_I_Encrypt
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# -- Skipping module encrypt_top_tb
# 
# Top level modules:
# 	encrypt_top_tb
# End time: 18:58:59 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:59 on Mar 31,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:58:59 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams-notverified/ROLLO-I-Encrypt/ROLLO-I-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=21108)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 31 20:56:18 2021...
