/************************************************/
/*	Author		:		Mohamed G. ELeish		*/
/*	Date		:		4 September 2021		*/
/*	Version		:		V01						*/
/************************************************/

/************************************************/
/************************************************/
/*****					LOG					*****/
/*	4/9/2021:	File Created					*/
/************************************************/
/************************************************/


#ifndef RCC_PRIVATE_H_INCLUDDED
#define RCC_PRIVATE_H_INCLUDDED

#define RCC_BASE_ADDRESS		0x40021000

typedef struct{
	volatile u32 CR			;
	volatile u32 CFGR		;
	volatile u32 CIR		;
	volatile u32 APB2RSTR	;
	volatile u32 APB1RSTR	;
	volatile u32 AHBENR	 	;
	volatile u32 APB2ENR	;
	volatile u32 APB1ENR	;
	volatile u32 BDCR		;
	volatile u32 CSR		;
	
}REG_RCC_t;


#define RCC_REG			((volatile REG_RCC_t*)(RCC_BASE_ADDRESS))


#define RCC_CLOCK_HSI				0
#define RCC_CLOCK_PLL				1
#define RCC_CLOCK_HSE				2

#define RCC_HSE_CRYSTAL				3
#define	RCC_HSE_EXTERNAL_SOURCE 	4

#define RCC_HSE						5
#define RCC_HSE_DIV_2				6
#define RCC_HSI_DIV_2				7


#define RCC_PLL_MULT_2				0
#define RCC_PLL_MULT_3				1
#define RCC_PLL_MULT_4				2
#define RCC_PLL_MULT_5				3
#define RCC_PLL_MULT_6				4
#define RCC_PLL_MULT_7				5
#define RCC_PLL_MULT_8				6
#define RCC_PLL_MULT_9				7
#define RCC_PLL_MULT_10				8
#define RCC_PLL_MULT_11				9
#define RCC_PLL_MULT_12				10
#define RCC_PLL_MULT_13				11
#define RCC_PLL_MULT_14				12
#define RCC_PLL_MULT_15				13
#define RCC_PLL_MULT_16				14

#define RCC_ENABLE					1
#define RCC_DISABLE					0

#define RCC_LSE_CRYSTAL				0
#define RCC_LSE_EXTERNAL_SOURCE		1

#endif

