Flow report for AND_GATE
Sun Sep 15 19:16:09 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Sep 15 19:16:09 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; AND_GATE                                    ;
; Top-level Entity Name              ; and_gate                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1                                           ;
;     Total combinational functions  ; 1                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/15/2024 13:12:03 ;
; Main task         ; Compilation         ;
; Revision Name     ; AND_GATE            ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 242193877041380.172638612310935        ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; and_gate_tb                       ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; and_gate_tb                            ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; and_gate_tb.v                          ; --            ; --          ; and_gate_tb                       ;
; EDA_TEST_BENCH_MODULE_NAME           ; and_gate_tb                            ; --            ; --          ; and_gate_tb                       ;
; EDA_TEST_BENCH_NAME                  ; and_gate_tb                            ; --            ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; and_gate    ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; and_gate    ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; and_gate    ; Top                               ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 419 MB              ; 00:00:14                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 599 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 595 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 599 MB              ; 00:00:00                           ;
; Total                ; 00:00:05     ; --                      ; --                  ; 00:00:14                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                       ;
+----------------------+---------------------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname                ; OS Name        ; OS Version ; Processor type ;
+----------------------+---------------------------------+----------------+------------+----------------+
; Analysis & Synthesis ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; eyantra-Zenbook-UX3404VA-Q420VA ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
+----------------------+---------------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off AND_GATE -c AND_GATE
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/../../../../intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/ AND_GATE -c AND_GATE
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AND_GATE -c AND_GATE --vector_source=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/Waveform.vwf --testbench_file=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/simulation/qsim/ AND_GATE -c AND_GATE



