ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB142:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include "sx126x_driver.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef huart2;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:Core/Src/main.c **** static void MX_SPI1_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** static void MX_RTC_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** int SER_PutChar(int c)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   unsigned char xx;
  70:Core/Src/main.c ****   xx=c&0xff;
  71:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, &xx, 1, 1000);
  72:Core/Src/main.c ****   return (c);
  73:Core/Src/main.c **** }
  74:Core/Src/main.c **** int _write(int fd, char *ptr, int len)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   int i;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   for (i = 0; i < len; i++)
  79:Core/Src/main.c ****     SER_PutChar(*ptr++);
  80:Core/Src/main.c ****   return (i);
  81:Core/Src/main.c **** }
  82:Core/Src/main.c **** /* USER CODE END 0 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /**
  85:Core/Src/main.c ****   * @brief  The application entry point.
  86:Core/Src/main.c ****   * @retval int
  87:Core/Src/main.c ****   */
  88:Core/Src/main.c **** int main(void)
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 3


  89:Core/Src/main.c **** {
  90:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 1 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  97:Core/Src/main.c ****   HAL_Init();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END Init */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Configure the system clock */
 104:Core/Src/main.c ****   SystemClock_Config();
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END SysInit */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Initialize all configured peripherals */
 111:Core/Src/main.c ****   MX_GPIO_Init();
 112:Core/Src/main.c ****   MX_SPI1_Init();
 113:Core/Src/main.c ****   MX_USART2_UART_Init();
 114:Core/Src/main.c ****   MX_RTC_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c ****   sx126x_init();
 117:Core/Src/main.c ****   // sx126x_tx_cw();
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Infinite loop */
 121:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 122:Core/Src/main.c ****   while (1)
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     printf("the is gcc application\n");
 125:Core/Src/main.c ****     HAL_Delay(200);
 126:Core/Src/main.c ****     sx126x_test();
 127:Core/Src/main.c ****     /* USER CODE END WHILE */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c ****   /* USER CODE END 3 */
 132:Core/Src/main.c **** }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief System Clock Configuration
 136:Core/Src/main.c ****   * @retval None
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c **** void SystemClock_Config(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 145:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 150:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 165:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 176:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 177:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 178:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief RTC Initialization Function
 192:Core/Src/main.c ****   * @param None
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** static void MX_RTC_Init(void)
 196:Core/Src/main.c **** {
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 5


 203:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 204:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 209:Core/Src/main.c ****   /** Initialize RTC Only
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   hrtc.Instance = RTC;
 212:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 213:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
 214:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
 215:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 216:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 217:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 218:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 219:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c ****   sTime.Hours = 0;
 231:Core/Src/main.c ****   sTime.Minutes = 0;
 232:Core/Src/main.c ****   sTime.Seconds = 0;
 233:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 234:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 235:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 240:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 241:Core/Src/main.c ****   sDate.Date = 1;
 242:Core/Src/main.c ****   sDate.Year = 0;
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c ****   /** Enable the Alarm A
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0;
 251:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 252:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 253:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 254:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 255:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 256:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 257:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 258:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 259:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 6


 260:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 261:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 262:Core/Src/main.c ****   {
 263:Core/Src/main.c ****     Error_Handler();
 264:Core/Src/main.c ****   }
 265:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c **** }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /**
 272:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 273:Core/Src/main.c ****   * @param None
 274:Core/Src/main.c ****   * @retval None
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c **** static void MX_SPI1_Init(void)
 277:Core/Src/main.c **** {
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 286:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 287:Core/Src/main.c ****   hspi1.Instance = SPI1;
 288:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 289:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 290:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 291:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 292:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 293:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 294:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 295:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 296:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 297:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 298:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 299:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 300:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 301:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 302:Core/Src/main.c ****   {
 303:Core/Src/main.c ****     Error_Handler();
 304:Core/Src/main.c ****   }
 305:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** }
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** /**
 312:Core/Src/main.c ****   * @brief USART2 Initialization Function
 313:Core/Src/main.c ****   * @param None
 314:Core/Src/main.c ****   * @retval None
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 7


 317:Core/Src/main.c **** {
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 326:Core/Src/main.c ****   huart2.Instance = USART2;
 327:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 328:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 329:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 330:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 331:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 332:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 333:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 334:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 335:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 336:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 337:Core/Src/main.c ****   {
 338:Core/Src/main.c ****     Error_Handler();
 339:Core/Src/main.c ****   }
 340:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****   * @brief GPIO Initialization Function
 348:Core/Src/main.c ****   * @param None
 349:Core/Src/main.c ****   * @retval None
 350:Core/Src/main.c ****   */
 351:Core/Src/main.c **** static void MX_GPIO_Init(void)
 352:Core/Src/main.c **** {
  28              		.loc 1 352 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
 353:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 353 3 view .LVU1
  43              		.loc 1 353 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 8


  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 356:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 356 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 356 3 view .LVU4
  53              		.loc 1 356 3 view .LVU5
  54 0010 394B     		ldr	r3, .L3
  55 0012 DA6C     		ldr	r2, [r3, #76]
  56 0014 42F00402 		orr	r2, r2, #4
  57 0018 DA64     		str	r2, [r3, #76]
  58              		.loc 1 356 3 view .LVU6
  59 001a DA6C     		ldr	r2, [r3, #76]
  60 001c 02F00402 		and	r2, r2, #4
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 356 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 356 3 view .LVU8
 357:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 357 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 357 3 view .LVU10
  69              		.loc 1 357 3 view .LVU11
  70 0024 DA6C     		ldr	r2, [r3, #76]
  71 0026 42F00102 		orr	r2, r2, #1
  72 002a DA64     		str	r2, [r3, #76]
  73              		.loc 1 357 3 view .LVU12
  74 002c DA6C     		ldr	r2, [r3, #76]
  75 002e 02F00102 		and	r2, r2, #1
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 357 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 357 3 view .LVU14
 358:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 358 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 358 3 view .LVU16
  84              		.loc 1 358 3 view .LVU17
  85 0036 DA6C     		ldr	r2, [r3, #76]
  86 0038 42F00202 		orr	r2, r2, #2
  87 003c DA64     		str	r2, [r3, #76]
  88              		.loc 1 358 3 view .LVU18
  89 003e DB6C     		ldr	r3, [r3, #76]
  90 0040 03F00203 		and	r3, r3, #2
  91 0044 0293     		str	r3, [sp, #8]
  92              		.loc 1 358 3 view .LVU19
  93 0046 029B     		ldr	r3, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 358 3 view .LVU20
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 361:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LED_RX_Pin|LED_TX_Pin, GPIO_PIN_RESET);
  96              		.loc 1 361 3 view .LVU21
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 9


  97 0048 2C4E     		ldr	r6, .L3+4
  98 004a 2246     		mov	r2, r4
  99 004c 0321     		movs	r1, #3
 100 004e 3046     		mov	r0, r6
 101 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 102              	.LVL0:
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 364:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, SX_RESET_Pin|ANT_SW_Pin, GPIO_PIN_RESET);
 103              		.loc 1 364 3 view .LVU22
 104 0054 2246     		mov	r2, r4
 105 0056 40F20121 		movw	r1, #513
 106 005a 4FF09040 		mov	r0, #1207959552
 107 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL1:
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 367:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 109              		.loc 1 367 3 view .LVU23
 110 0062 0122     		movs	r2, #1
 111 0064 4FF48071 		mov	r1, #256
 112 0068 4FF09040 		mov	r0, #1207959552
 113 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL2:
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 370:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 115              		.loc 1 370 3 view .LVU24
 116              		.loc 1 370 23 is_stmt 0 view .LVU25
 117 0070 4FF40053 		mov	r3, #8192
 118 0074 0393     		str	r3, [sp, #12]
 371:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 119              		.loc 1 371 3 is_stmt 1 view .LVU26
 120              		.loc 1 371 24 is_stmt 0 view .LVU27
 121 0076 224B     		ldr	r3, .L3+8
 122 0078 0493     		str	r3, [sp, #16]
 372:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 372 3 is_stmt 1 view .LVU28
 124              		.loc 1 372 24 is_stmt 0 view .LVU29
 125 007a 0594     		str	r4, [sp, #20]
 373:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 126              		.loc 1 373 3 is_stmt 1 view .LVU30
 127 007c 03A9     		add	r1, sp, #12
 128 007e 3046     		mov	r0, r6
 129 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL3:
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /*Configure GPIO pins : LED_RX_Pin LED_TX_Pin */
 376:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_RX_Pin|LED_TX_Pin;
 131              		.loc 1 376 3 view .LVU31
 132              		.loc 1 376 23 is_stmt 0 view .LVU32
 133 0084 0323     		movs	r3, #3
 134 0086 0393     		str	r3, [sp, #12]
 377:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 377 3 is_stmt 1 view .LVU33
 136              		.loc 1 377 24 is_stmt 0 view .LVU34
 137 0088 0125     		movs	r5, #1
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 10


 138 008a 0495     		str	r5, [sp, #16]
 378:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 378 3 is_stmt 1 view .LVU35
 140              		.loc 1 378 24 is_stmt 0 view .LVU36
 141 008c 0594     		str	r4, [sp, #20]
 379:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 379 3 is_stmt 1 view .LVU37
 143              		.loc 1 379 25 is_stmt 0 view .LVU38
 144 008e 0694     		str	r4, [sp, #24]
 380:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 145              		.loc 1 380 3 is_stmt 1 view .LVU39
 146 0090 03A9     		add	r1, sp, #12
 147 0092 3046     		mov	r0, r6
 148 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL4:
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /*Configure GPIO pins : SX_RESET_Pin SPI1_NSS_Pin ANT_SW_Pin */
 383:Core/Src/main.c ****   GPIO_InitStruct.Pin = SX_RESET_Pin|SPI1_NSS_Pin|ANT_SW_Pin;
 150              		.loc 1 383 3 view .LVU40
 151              		.loc 1 383 23 is_stmt 0 view .LVU41
 152 0098 40F20133 		movw	r3, #769
 153 009c 0393     		str	r3, [sp, #12]
 384:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 154              		.loc 1 384 3 is_stmt 1 view .LVU42
 155              		.loc 1 384 24 is_stmt 0 view .LVU43
 156 009e 0495     		str	r5, [sp, #16]
 385:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 385 3 is_stmt 1 view .LVU44
 158              		.loc 1 385 24 is_stmt 0 view .LVU45
 159 00a0 0594     		str	r4, [sp, #20]
 386:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160              		.loc 1 386 3 is_stmt 1 view .LVU46
 161              		.loc 1 386 25 is_stmt 0 view .LVU47
 162 00a2 0694     		str	r4, [sp, #24]
 387:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 387 3 is_stmt 1 view .LVU48
 164 00a4 03A9     		add	r1, sp, #12
 165 00a6 4FF09040 		mov	r0, #1207959552
 166 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /*Configure GPIO pin : BUSY_Pin */
 390:Core/Src/main.c ****   GPIO_InitStruct.Pin = BUSY_Pin;
 168              		.loc 1 390 3 view .LVU49
 169              		.loc 1 390 23 is_stmt 0 view .LVU50
 170 00ae 0823     		movs	r3, #8
 171 00b0 0393     		str	r3, [sp, #12]
 391:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 172              		.loc 1 391 3 is_stmt 1 view .LVU51
 173              		.loc 1 391 24 is_stmt 0 view .LVU52
 174 00b2 0494     		str	r4, [sp, #16]
 392:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 175              		.loc 1 392 3 is_stmt 1 view .LVU53
 176              		.loc 1 392 24 is_stmt 0 view .LVU54
 177 00b4 0595     		str	r5, [sp, #20]
 393:Core/Src/main.c ****   HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 178              		.loc 1 393 3 is_stmt 1 view .LVU55
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 11


 179 00b6 A6F58066 		sub	r6, r6, #1024
 180 00ba 03A9     		add	r1, sp, #12
 181 00bc 3046     		mov	r0, r6
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL6:
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /*Configure GPIO pin : DIO1_Pin */
 396:Core/Src/main.c ****   GPIO_InitStruct.Pin = DIO1_Pin;
 184              		.loc 1 396 3 view .LVU56
 185              		.loc 1 396 23 is_stmt 0 view .LVU57
 186 00c2 1023     		movs	r3, #16
 187 00c4 0393     		str	r3, [sp, #12]
 397:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 188              		.loc 1 397 3 is_stmt 1 view .LVU58
 189              		.loc 1 397 24 is_stmt 0 view .LVU59
 190 00c6 0F4B     		ldr	r3, .L3+12
 191 00c8 0493     		str	r3, [sp, #16]
 398:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 192              		.loc 1 398 3 is_stmt 1 view .LVU60
 193              		.loc 1 398 24 is_stmt 0 view .LVU61
 194 00ca 0595     		str	r5, [sp, #20]
 399:Core/Src/main.c ****   HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 399 3 is_stmt 1 view .LVU62
 196 00cc 03A9     		add	r1, sp, #12
 197 00ce 3046     		mov	r0, r6
 198 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* EXTI interrupt init*/
 402:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 200              		.loc 1 402 3 view .LVU63
 201 00d4 2246     		mov	r2, r4
 202 00d6 2146     		mov	r1, r4
 203 00d8 0A20     		movs	r0, #10
 204 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL8:
 403:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 206              		.loc 1 403 3 view .LVU64
 207 00de 0A20     		movs	r0, #10
 208 00e0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL9:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 210              		.loc 1 405 3 view .LVU65
 211 00e4 2246     		mov	r2, r4
 212 00e6 2146     		mov	r1, r4
 213 00e8 2820     		movs	r0, #40
 214 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL10:
 406:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 216              		.loc 1 406 3 view .LVU66
 217 00ee 2820     		movs	r0, #40
 218 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL11:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** }
 220              		.loc 1 408 1 is_stmt 0 view .LVU67
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 12


 221 00f4 08B0     		add	sp, sp, #32
 222              	.LCFI2:
 223              		.cfi_def_cfa_offset 16
 224              		@ sp needed
 225 00f6 70BD     		pop	{r4, r5, r6, pc}
 226              	.L4:
 227              		.align	2
 228              	.L3:
 229 00f8 00100240 		.word	1073876992
 230 00fc 00080048 		.word	1207961600
 231 0100 00002110 		.word	270598144
 232 0104 00001110 		.word	269549568
 233              		.cfi_endproc
 234              	.LFE142:
 236              		.section	.text.SER_PutChar,"ax",%progbits
 237              		.align	1
 238              		.global	SER_PutChar
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	SER_PutChar:
 245              	.LVL12:
 246              	.LFB135:
  68:Core/Src/main.c ****   unsigned char xx;
 247              		.loc 1 68 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 0, uses_anonymous_args = 0
  68:Core/Src/main.c ****   unsigned char xx;
 251              		.loc 1 68 1 is_stmt 0 view .LVU69
 252 0000 10B5     		push	{r4, lr}
 253              	.LCFI3:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 257 0002 82B0     		sub	sp, sp, #8
 258              	.LCFI4:
 259              		.cfi_def_cfa_offset 16
 260 0004 0446     		mov	r4, r0
  69:Core/Src/main.c ****   xx=c&0xff;
 261              		.loc 1 69 3 is_stmt 1 view .LVU70
  70:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, &xx, 1, 1000);
 262              		.loc 1 70 3 view .LVU71
  70:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, &xx, 1, 1000);
 263              		.loc 1 70 5 is_stmt 0 view .LVU72
 264 0006 8DF80700 		strb	r0, [sp, #7]
  71:Core/Src/main.c ****   return (c);
 265              		.loc 1 71 3 is_stmt 1 view .LVU73
 266 000a 4FF47A73 		mov	r3, #1000
 267 000e 0122     		movs	r2, #1
 268 0010 0DF10701 		add	r1, sp, #7
 269 0014 0248     		ldr	r0, .L7
 270              	.LVL13:
  71:Core/Src/main.c ****   return (c);
 271              		.loc 1 71 3 is_stmt 0 view .LVU74
 272 0016 FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 13


 273              	.LVL14:
  72:Core/Src/main.c **** }
 274              		.loc 1 72 3 is_stmt 1 view .LVU75
  73:Core/Src/main.c **** int _write(int fd, char *ptr, int len)
 275              		.loc 1 73 1 is_stmt 0 view .LVU76
 276 001a 2046     		mov	r0, r4
 277 001c 02B0     		add	sp, sp, #8
 278              	.LCFI5:
 279              		.cfi_def_cfa_offset 8
 280              		@ sp needed
 281 001e 10BD     		pop	{r4, pc}
 282              	.LVL15:
 283              	.L8:
  73:Core/Src/main.c **** int _write(int fd, char *ptr, int len)
 284              		.loc 1 73 1 view .LVU77
 285              		.align	2
 286              	.L7:
 287 0020 00000000 		.word	.LANCHOR0
 288              		.cfi_endproc
 289              	.LFE135:
 291              		.section	.text._write,"ax",%progbits
 292              		.align	1
 293              		.global	_write
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu fpv4-sp-d16
 299              	_write:
 300              	.LVL16:
 301              	.LFB136:
  75:Core/Src/main.c ****   int i;
 302              		.loc 1 75 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
  75:Core/Src/main.c ****   int i;
 306              		.loc 1 75 1 is_stmt 0 view .LVU79
 307 0000 70B5     		push	{r4, r5, r6, lr}
 308              	.LCFI6:
 309              		.cfi_def_cfa_offset 16
 310              		.cfi_offset 4, -16
 311              		.cfi_offset 5, -12
 312              		.cfi_offset 6, -8
 313              		.cfi_offset 14, -4
 314 0002 0C46     		mov	r4, r1
 315 0004 1646     		mov	r6, r2
  76:Core/Src/main.c **** 
 316              		.loc 1 76 3 is_stmt 1 view .LVU80
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 317              		.loc 1 78 3 view .LVU81
 318              	.LVL17:
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 319              		.loc 1 78 10 is_stmt 0 view .LVU82
 320 0006 0025     		movs	r5, #0
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 321              		.loc 1 78 3 view .LVU83
 322 0008 04E0     		b	.L10
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 14


 323              	.LVL18:
 324              	.L11:
  79:Core/Src/main.c ****   return (i);
 325              		.loc 1 79 5 is_stmt 1 discriminator 3 view .LVU84
  79:Core/Src/main.c ****   return (i);
 326              		.loc 1 79 5 is_stmt 0 discriminator 3 view .LVU85
 327 000a 14F8010B 		ldrb	r0, [r4], #1	@ zero_extendqisi2
 328              	.LVL19:
  79:Core/Src/main.c ****   return (i);
 329              		.loc 1 79 5 discriminator 3 view .LVU86
 330 000e FFF7FEFF 		bl	SER_PutChar
 331              	.LVL20:
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 332              		.loc 1 78 24 is_stmt 1 discriminator 3 view .LVU87
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 333              		.loc 1 78 25 is_stmt 0 discriminator 3 view .LVU88
 334 0012 0135     		adds	r5, r5, #1
 335              	.LVL21:
 336              	.L10:
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 337              		.loc 1 78 15 is_stmt 1 discriminator 1 view .LVU89
  78:Core/Src/main.c ****     SER_PutChar(*ptr++);
 338              		.loc 1 78 3 is_stmt 0 discriminator 1 view .LVU90
 339 0014 B542     		cmp	r5, r6
 340 0016 F8DB     		blt	.L11
  80:Core/Src/main.c **** }
 341              		.loc 1 80 3 is_stmt 1 view .LVU91
  81:Core/Src/main.c **** /* USER CODE END 0 */
 342              		.loc 1 81 1 is_stmt 0 view .LVU92
 343 0018 2846     		mov	r0, r5
 344 001a 70BD     		pop	{r4, r5, r6, pc}
  81:Core/Src/main.c **** /* USER CODE END 0 */
 345              		.loc 1 81 1 view .LVU93
 346              		.cfi_endproc
 347              	.LFE136:
 349              		.section	.text.Error_Handler,"ax",%progbits
 350              		.align	1
 351              		.global	Error_Handler
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu fpv4-sp-d16
 357              	Error_Handler:
 358              	.LFB143:
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /* USER CODE END 4 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** /**
 415:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 416:Core/Src/main.c ****   * @retval None
 417:Core/Src/main.c ****   */
 418:Core/Src/main.c **** void Error_Handler(void)
 419:Core/Src/main.c **** {
 359              		.loc 1 419 1 is_stmt 1 view -0
 360              		.cfi_startproc
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 15


 361              		@ Volatile: function does not return.
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 420:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 421:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 422:Core/Src/main.c ****   __disable_irq();
 365              		.loc 1 422 3 view .LVU95
 366              	.LBB7:
 367              	.LBI7:
 368              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 16


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 17


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 18


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 369              		.loc 2 207 27 view .LVU96
 370              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 371              		.loc 2 209 3 view .LVU97
 372              		.syntax unified
 373              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 374 0000 72B6     		cpsid i
 375              	@ 0 "" 2
 376              		.thumb
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 19


 377              		.syntax unified
 378              	.L14:
 379              	.LBE8:
 380              	.LBE7:
 423:Core/Src/main.c ****   while (1)
 381              		.loc 1 423 3 discriminator 1 view .LVU98
 424:Core/Src/main.c ****   {
 425:Core/Src/main.c ****   }
 382              		.loc 1 425 3 discriminator 1 view .LVU99
 423:Core/Src/main.c ****   while (1)
 383              		.loc 1 423 9 discriminator 1 view .LVU100
 384 0002 FEE7     		b	.L14
 385              		.cfi_endproc
 386              	.LFE143:
 388              		.section	.text.MX_SPI1_Init,"ax",%progbits
 389              		.align	1
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu fpv4-sp-d16
 395              	MX_SPI1_Init:
 396              	.LFB140:
 277:Core/Src/main.c **** 
 397              		.loc 1 277 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401 0000 08B5     		push	{r3, lr}
 402              	.LCFI7:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 3, -8
 405              		.cfi_offset 14, -4
 287:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 406              		.loc 1 287 3 view .LVU102
 287:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 407              		.loc 1 287 18 is_stmt 0 view .LVU103
 408 0002 1048     		ldr	r0, .L19
 409 0004 104B     		ldr	r3, .L19+4
 410 0006 0360     		str	r3, [r0]
 288:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 411              		.loc 1 288 3 is_stmt 1 view .LVU104
 288:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 412              		.loc 1 288 19 is_stmt 0 view .LVU105
 413 0008 4FF48273 		mov	r3, #260
 414 000c 4360     		str	r3, [r0, #4]
 289:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 415              		.loc 1 289 3 is_stmt 1 view .LVU106
 289:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 416              		.loc 1 289 24 is_stmt 0 view .LVU107
 417 000e 0023     		movs	r3, #0
 418 0010 8360     		str	r3, [r0, #8]
 290:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 419              		.loc 1 290 3 is_stmt 1 view .LVU108
 290:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 420              		.loc 1 290 23 is_stmt 0 view .LVU109
 421 0012 4FF4E062 		mov	r2, #1792
 422 0016 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 20


 291:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 423              		.loc 1 291 3 is_stmt 1 view .LVU110
 291:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 424              		.loc 1 291 26 is_stmt 0 view .LVU111
 425 0018 0361     		str	r3, [r0, #16]
 292:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 426              		.loc 1 292 3 is_stmt 1 view .LVU112
 292:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 427              		.loc 1 292 23 is_stmt 0 view .LVU113
 428 001a 0122     		movs	r2, #1
 429 001c 4261     		str	r2, [r0, #20]
 293:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 430              		.loc 1 293 3 is_stmt 1 view .LVU114
 293:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 431              		.loc 1 293 18 is_stmt 0 view .LVU115
 432 001e 4FF40072 		mov	r2, #512
 433 0022 8261     		str	r2, [r0, #24]
 294:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 434              		.loc 1 294 3 is_stmt 1 view .LVU116
 294:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 435              		.loc 1 294 32 is_stmt 0 view .LVU117
 436 0024 3022     		movs	r2, #48
 437 0026 C261     		str	r2, [r0, #28]
 295:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 438              		.loc 1 295 3 is_stmt 1 view .LVU118
 295:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 439              		.loc 1 295 23 is_stmt 0 view .LVU119
 440 0028 0362     		str	r3, [r0, #32]
 296:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 441              		.loc 1 296 3 is_stmt 1 view .LVU120
 296:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 442              		.loc 1 296 21 is_stmt 0 view .LVU121
 443 002a 4362     		str	r3, [r0, #36]
 297:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 444              		.loc 1 297 3 is_stmt 1 view .LVU122
 297:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 445              		.loc 1 297 29 is_stmt 0 view .LVU123
 446 002c 8362     		str	r3, [r0, #40]
 298:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 447              		.loc 1 298 3 is_stmt 1 view .LVU124
 298:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 448              		.loc 1 298 28 is_stmt 0 view .LVU125
 449 002e 0722     		movs	r2, #7
 450 0030 C262     		str	r2, [r0, #44]
 299:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 451              		.loc 1 299 3 is_stmt 1 view .LVU126
 299:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 452              		.loc 1 299 24 is_stmt 0 view .LVU127
 453 0032 0363     		str	r3, [r0, #48]
 300:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 454              		.loc 1 300 3 is_stmt 1 view .LVU128
 300:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 455              		.loc 1 300 23 is_stmt 0 view .LVU129
 456 0034 4363     		str	r3, [r0, #52]
 301:Core/Src/main.c ****   {
 457              		.loc 1 301 3 is_stmt 1 view .LVU130
 301:Core/Src/main.c ****   {
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 21


 458              		.loc 1 301 7 is_stmt 0 view .LVU131
 459 0036 FFF7FEFF 		bl	HAL_SPI_Init
 460              	.LVL22:
 301:Core/Src/main.c ****   {
 461              		.loc 1 301 6 view .LVU132
 462 003a 00B9     		cbnz	r0, .L18
 309:Core/Src/main.c **** 
 463              		.loc 1 309 1 view .LVU133
 464 003c 08BD     		pop	{r3, pc}
 465              	.L18:
 303:Core/Src/main.c ****   }
 466              		.loc 1 303 5 is_stmt 1 view .LVU134
 467 003e FFF7FEFF 		bl	Error_Handler
 468              	.LVL23:
 469              	.L20:
 470 0042 00BF     		.align	2
 471              	.L19:
 472 0044 00000000 		.word	.LANCHOR1
 473 0048 00300140 		.word	1073819648
 474              		.cfi_endproc
 475              	.LFE140:
 477              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 478              		.align	1
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 482              		.fpu fpv4-sp-d16
 484              	MX_USART2_UART_Init:
 485              	.LFB141:
 317:Core/Src/main.c **** 
 486              		.loc 1 317 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490 0000 08B5     		push	{r3, lr}
 491              	.LCFI8:
 492              		.cfi_def_cfa_offset 8
 493              		.cfi_offset 3, -8
 494              		.cfi_offset 14, -4
 326:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 495              		.loc 1 326 3 view .LVU136
 326:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 496              		.loc 1 326 19 is_stmt 0 view .LVU137
 497 0002 0B48     		ldr	r0, .L25
 498 0004 0B4B     		ldr	r3, .L25+4
 499 0006 0360     		str	r3, [r0]
 327:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 500              		.loc 1 327 3 is_stmt 1 view .LVU138
 327:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 501              		.loc 1 327 24 is_stmt 0 view .LVU139
 502 0008 4FF4E133 		mov	r3, #115200
 503 000c 4360     		str	r3, [r0, #4]
 328:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 504              		.loc 1 328 3 is_stmt 1 view .LVU140
 328:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 505              		.loc 1 328 26 is_stmt 0 view .LVU141
 506 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 22


 507 0010 8360     		str	r3, [r0, #8]
 329:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 508              		.loc 1 329 3 is_stmt 1 view .LVU142
 329:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 509              		.loc 1 329 24 is_stmt 0 view .LVU143
 510 0012 C360     		str	r3, [r0, #12]
 330:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 511              		.loc 1 330 3 is_stmt 1 view .LVU144
 330:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 512              		.loc 1 330 22 is_stmt 0 view .LVU145
 513 0014 0361     		str	r3, [r0, #16]
 331:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 514              		.loc 1 331 3 is_stmt 1 view .LVU146
 331:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 515              		.loc 1 331 20 is_stmt 0 view .LVU147
 516 0016 0C22     		movs	r2, #12
 517 0018 4261     		str	r2, [r0, #20]
 332:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 518              		.loc 1 332 3 is_stmt 1 view .LVU148
 332:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 519              		.loc 1 332 25 is_stmt 0 view .LVU149
 520 001a 8361     		str	r3, [r0, #24]
 333:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 521              		.loc 1 333 3 is_stmt 1 view .LVU150
 333:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 522              		.loc 1 333 28 is_stmt 0 view .LVU151
 523 001c C361     		str	r3, [r0, #28]
 334:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 524              		.loc 1 334 3 is_stmt 1 view .LVU152
 334:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 525              		.loc 1 334 30 is_stmt 0 view .LVU153
 526 001e 0362     		str	r3, [r0, #32]
 335:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 527              		.loc 1 335 3 is_stmt 1 view .LVU154
 335:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 528              		.loc 1 335 38 is_stmt 0 view .LVU155
 529 0020 4362     		str	r3, [r0, #36]
 336:Core/Src/main.c ****   {
 530              		.loc 1 336 3 is_stmt 1 view .LVU156
 336:Core/Src/main.c ****   {
 531              		.loc 1 336 7 is_stmt 0 view .LVU157
 532 0022 FFF7FEFF 		bl	HAL_UART_Init
 533              	.LVL24:
 336:Core/Src/main.c ****   {
 534              		.loc 1 336 6 view .LVU158
 535 0026 00B9     		cbnz	r0, .L24
 344:Core/Src/main.c **** 
 536              		.loc 1 344 1 view .LVU159
 537 0028 08BD     		pop	{r3, pc}
 538              	.L24:
 338:Core/Src/main.c ****   }
 539              		.loc 1 338 5 is_stmt 1 view .LVU160
 540 002a FFF7FEFF 		bl	Error_Handler
 541              	.LVL25:
 542              	.L26:
 543 002e 00BF     		.align	2
 544              	.L25:
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 23


 545 0030 00000000 		.word	.LANCHOR0
 546 0034 00440040 		.word	1073759232
 547              		.cfi_endproc
 548              	.LFE141:
 550              		.section	.text.MX_RTC_Init,"ax",%progbits
 551              		.align	1
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 555              		.fpu fpv4-sp-d16
 557              	MX_RTC_Init:
 558              	.LFB139:
 196:Core/Src/main.c **** 
 559              		.loc 1 196 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 72
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563 0000 10B5     		push	{r4, lr}
 564              	.LCFI9:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 4, -8
 567              		.cfi_offset 14, -4
 568 0002 92B0     		sub	sp, sp, #72
 569              	.LCFI10:
 570              		.cfi_def_cfa_offset 80
 202:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 571              		.loc 1 202 3 view .LVU162
 202:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 572              		.loc 1 202 19 is_stmt 0 view .LVU163
 573 0004 0024     		movs	r4, #0
 574 0006 0D94     		str	r4, [sp, #52]
 575 0008 0E94     		str	r4, [sp, #56]
 576 000a 0F94     		str	r4, [sp, #60]
 577 000c 1094     		str	r4, [sp, #64]
 578 000e 1194     		str	r4, [sp, #68]
 203:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 579              		.loc 1 203 3 is_stmt 1 view .LVU164
 203:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 580              		.loc 1 203 19 is_stmt 0 view .LVU165
 581 0010 0C94     		str	r4, [sp, #48]
 204:Core/Src/main.c **** 
 582              		.loc 1 204 3 is_stmt 1 view .LVU166
 204:Core/Src/main.c **** 
 583              		.loc 1 204 20 is_stmt 0 view .LVU167
 584 0012 2C22     		movs	r2, #44
 585 0014 2146     		mov	r1, r4
 586 0016 01A8     		add	r0, sp, #4
 587 0018 FFF7FEFF 		bl	memset
 588              	.LVL26:
 211:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 589              		.loc 1 211 3 is_stmt 1 view .LVU168
 211:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 590              		.loc 1 211 17 is_stmt 0 view .LVU169
 591 001c 2748     		ldr	r0, .L37
 592 001e 284B     		ldr	r3, .L37+4
 593 0020 0360     		str	r3, [r0]
 212:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 24


 594              		.loc 1 212 3 is_stmt 1 view .LVU170
 212:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 31;
 595              		.loc 1 212 24 is_stmt 0 view .LVU171
 596 0022 4460     		str	r4, [r0, #4]
 213:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
 597              		.loc 1 213 3 is_stmt 1 view .LVU172
 213:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1023;
 598              		.loc 1 213 26 is_stmt 0 view .LVU173
 599 0024 1F23     		movs	r3, #31
 600 0026 8360     		str	r3, [r0, #8]
 214:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 601              		.loc 1 214 3 is_stmt 1 view .LVU174
 214:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 602              		.loc 1 214 25 is_stmt 0 view .LVU175
 603 0028 40F2FF33 		movw	r3, #1023
 604 002c C360     		str	r3, [r0, #12]
 215:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 605              		.loc 1 215 3 is_stmt 1 view .LVU176
 215:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 606              		.loc 1 215 20 is_stmt 0 view .LVU177
 607 002e 0461     		str	r4, [r0, #16]
 216:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 608              		.loc 1 216 3 is_stmt 1 view .LVU178
 216:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 609              		.loc 1 216 25 is_stmt 0 view .LVU179
 610 0030 4461     		str	r4, [r0, #20]
 217:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 611              		.loc 1 217 3 is_stmt 1 view .LVU180
 217:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 612              		.loc 1 217 28 is_stmt 0 view .LVU181
 613 0032 8461     		str	r4, [r0, #24]
 218:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 614              		.loc 1 218 3 is_stmt 1 view .LVU182
 218:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 615              		.loc 1 218 24 is_stmt 0 view .LVU183
 616 0034 C461     		str	r4, [r0, #28]
 219:Core/Src/main.c ****   {
 617              		.loc 1 219 3 is_stmt 1 view .LVU184
 219:Core/Src/main.c ****   {
 618              		.loc 1 219 7 is_stmt 0 view .LVU185
 619 0036 FFF7FEFF 		bl	HAL_RTC_Init
 620              	.LVL27:
 219:Core/Src/main.c ****   {
 621              		.loc 1 219 6 view .LVU186
 622 003a 0028     		cmp	r0, #0
 623 003c 36D1     		bne	.L33
 230:Core/Src/main.c ****   sTime.Minutes = 0;
 624              		.loc 1 230 3 is_stmt 1 view .LVU187
 230:Core/Src/main.c ****   sTime.Minutes = 0;
 625              		.loc 1 230 15 is_stmt 0 view .LVU188
 626 003e 0022     		movs	r2, #0
 627 0040 8DF83420 		strb	r2, [sp, #52]
 231:Core/Src/main.c ****   sTime.Seconds = 0;
 628              		.loc 1 231 3 is_stmt 1 view .LVU189
 231:Core/Src/main.c ****   sTime.Seconds = 0;
 629              		.loc 1 231 17 is_stmt 0 view .LVU190
 630 0044 8DF83520 		strb	r2, [sp, #53]
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 25


 232:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 631              		.loc 1 232 3 is_stmt 1 view .LVU191
 232:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 632              		.loc 1 232 17 is_stmt 0 view .LVU192
 633 0048 8DF83620 		strb	r2, [sp, #54]
 233:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 634              		.loc 1 233 3 is_stmt 1 view .LVU193
 233:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 635              		.loc 1 233 24 is_stmt 0 view .LVU194
 636 004c 1092     		str	r2, [sp, #64]
 234:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 637              		.loc 1 234 3 is_stmt 1 view .LVU195
 234:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 638              		.loc 1 234 24 is_stmt 0 view .LVU196
 639 004e 1192     		str	r2, [sp, #68]
 235:Core/Src/main.c ****   {
 640              		.loc 1 235 3 is_stmt 1 view .LVU197
 235:Core/Src/main.c ****   {
 641              		.loc 1 235 7 is_stmt 0 view .LVU198
 642 0050 0DA9     		add	r1, sp, #52
 643 0052 1A48     		ldr	r0, .L37
 644 0054 FFF7FEFF 		bl	HAL_RTC_SetTime
 645              	.LVL28:
 235:Core/Src/main.c ****   {
 646              		.loc 1 235 6 view .LVU199
 647 0058 50BB     		cbnz	r0, .L34
 239:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 648              		.loc 1 239 3 is_stmt 1 view .LVU200
 239:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 649              		.loc 1 239 17 is_stmt 0 view .LVU201
 650 005a 0123     		movs	r3, #1
 651 005c 8DF83030 		strb	r3, [sp, #48]
 240:Core/Src/main.c ****   sDate.Date = 1;
 652              		.loc 1 240 3 is_stmt 1 view .LVU202
 240:Core/Src/main.c ****   sDate.Date = 1;
 653              		.loc 1 240 15 is_stmt 0 view .LVU203
 654 0060 8DF83130 		strb	r3, [sp, #49]
 241:Core/Src/main.c ****   sDate.Year = 0;
 655              		.loc 1 241 3 is_stmt 1 view .LVU204
 241:Core/Src/main.c ****   sDate.Year = 0;
 656              		.loc 1 241 14 is_stmt 0 view .LVU205
 657 0064 8DF83230 		strb	r3, [sp, #50]
 242:Core/Src/main.c **** 
 658              		.loc 1 242 3 is_stmt 1 view .LVU206
 242:Core/Src/main.c **** 
 659              		.loc 1 242 14 is_stmt 0 view .LVU207
 660 0068 0022     		movs	r2, #0
 661 006a 8DF83320 		strb	r2, [sp, #51]
 244:Core/Src/main.c ****   {
 662              		.loc 1 244 3 is_stmt 1 view .LVU208
 244:Core/Src/main.c ****   {
 663              		.loc 1 244 7 is_stmt 0 view .LVU209
 664 006e 0CA9     		add	r1, sp, #48
 665 0070 1248     		ldr	r0, .L37
 666 0072 FFF7FEFF 		bl	HAL_RTC_SetDate
 667              	.LVL29:
 244:Core/Src/main.c ****   {
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 26


 668              		.loc 1 244 6 view .LVU210
 669 0076 E8B9     		cbnz	r0, .L35
 250:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 670              		.loc 1 250 3 is_stmt 1 view .LVU211
 250:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 671              		.loc 1 250 26 is_stmt 0 view .LVU212
 672 0078 0022     		movs	r2, #0
 673 007a 8DF80420 		strb	r2, [sp, #4]
 251:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 674              		.loc 1 251 3 is_stmt 1 view .LVU213
 251:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0;
 675              		.loc 1 251 28 is_stmt 0 view .LVU214
 676 007e 8DF80520 		strb	r2, [sp, #5]
 252:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 677              		.loc 1 252 3 is_stmt 1 view .LVU215
 252:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 678              		.loc 1 252 28 is_stmt 0 view .LVU216
 679 0082 8DF80620 		strb	r2, [sp, #6]
 253:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 680              		.loc 1 253 3 is_stmt 1 view .LVU217
 253:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 681              		.loc 1 253 31 is_stmt 0 view .LVU218
 682 0086 0292     		str	r2, [sp, #8]
 254:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 683              		.loc 1 254 3 is_stmt 1 view .LVU219
 254:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 684              		.loc 1 254 35 is_stmt 0 view .LVU220
 685 0088 0492     		str	r2, [sp, #16]
 255:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 686              		.loc 1 255 3 is_stmt 1 view .LVU221
 255:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 687              		.loc 1 255 35 is_stmt 0 view .LVU222
 688 008a 0592     		str	r2, [sp, #20]
 256:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 689              		.loc 1 256 3 is_stmt 1 view .LVU223
 256:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 690              		.loc 1 256 20 is_stmt 0 view .LVU224
 691 008c 0692     		str	r2, [sp, #24]
 257:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 692              		.loc 1 257 3 is_stmt 1 view .LVU225
 257:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 693              		.loc 1 257 29 is_stmt 0 view .LVU226
 694 008e 0892     		str	r2, [sp, #32]
 258:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 695              		.loc 1 258 3 is_stmt 1 view .LVU227
 258:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 696              		.loc 1 258 30 is_stmt 0 view .LVU228
 697 0090 0992     		str	r2, [sp, #36]
 259:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 698              		.loc 1 259 3 is_stmt 1 view .LVU229
 259:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 699              		.loc 1 259 27 is_stmt 0 view .LVU230
 700 0092 0123     		movs	r3, #1
 701 0094 8DF82830 		strb	r3, [sp, #40]
 260:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 702              		.loc 1 260 3 is_stmt 1 view .LVU231
 260:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 27


 703              		.loc 1 260 16 is_stmt 0 view .LVU232
 704 0098 4FF48073 		mov	r3, #256
 705 009c 0B93     		str	r3, [sp, #44]
 261:Core/Src/main.c ****   {
 706              		.loc 1 261 3 is_stmt 1 view .LVU233
 261:Core/Src/main.c ****   {
 707              		.loc 1 261 7 is_stmt 0 view .LVU234
 708 009e 01A9     		add	r1, sp, #4
 709 00a0 0648     		ldr	r0, .L37
 710 00a2 FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 711              	.LVL30:
 261:Core/Src/main.c ****   {
 712              		.loc 1 261 6 view .LVU235
 713 00a6 38B9     		cbnz	r0, .L36
 269:Core/Src/main.c **** 
 714              		.loc 1 269 1 view .LVU236
 715 00a8 12B0     		add	sp, sp, #72
 716              	.LCFI11:
 717              		.cfi_remember_state
 718              		.cfi_def_cfa_offset 8
 719              		@ sp needed
 720 00aa 10BD     		pop	{r4, pc}
 721              	.L33:
 722              	.LCFI12:
 723              		.cfi_restore_state
 221:Core/Src/main.c ****   }
 724              		.loc 1 221 5 is_stmt 1 view .LVU237
 725 00ac FFF7FEFF 		bl	Error_Handler
 726              	.LVL31:
 727              	.L34:
 237:Core/Src/main.c ****   }
 728              		.loc 1 237 5 view .LVU238
 729 00b0 FFF7FEFF 		bl	Error_Handler
 730              	.LVL32:
 731              	.L35:
 246:Core/Src/main.c ****   }
 732              		.loc 1 246 5 view .LVU239
 733 00b4 FFF7FEFF 		bl	Error_Handler
 734              	.LVL33:
 735              	.L36:
 263:Core/Src/main.c ****   }
 736              		.loc 1 263 5 view .LVU240
 737 00b8 FFF7FEFF 		bl	Error_Handler
 738              	.LVL34:
 739              	.L38:
 740              		.align	2
 741              	.L37:
 742 00bc 00000000 		.word	.LANCHOR2
 743 00c0 00280040 		.word	1073752064
 744              		.cfi_endproc
 745              	.LFE139:
 747              		.section	.text.SystemClock_Config,"ax",%progbits
 748              		.align	1
 749              		.global	SystemClock_Config
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 28


 753              		.fpu fpv4-sp-d16
 755              	SystemClock_Config:
 756              	.LFB138:
 139:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 757              		.loc 1 139 1 view -0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 224
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 761 0000 00B5     		push	{lr}
 762              	.LCFI13:
 763              		.cfi_def_cfa_offset 4
 764              		.cfi_offset 14, -4
 765 0002 B9B0     		sub	sp, sp, #228
 766              	.LCFI14:
 767              		.cfi_def_cfa_offset 232
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 768              		.loc 1 140 3 view .LVU242
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 769              		.loc 1 140 22 is_stmt 0 view .LVU243
 770 0004 4422     		movs	r2, #68
 771 0006 0021     		movs	r1, #0
 772 0008 27A8     		add	r0, sp, #156
 773 000a FFF7FEFF 		bl	memset
 774              	.LVL35:
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 775              		.loc 1 141 3 is_stmt 1 view .LVU244
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 776              		.loc 1 141 22 is_stmt 0 view .LVU245
 777 000e 0021     		movs	r1, #0
 778 0010 2291     		str	r1, [sp, #136]
 779 0012 2391     		str	r1, [sp, #140]
 780 0014 2491     		str	r1, [sp, #144]
 781 0016 2591     		str	r1, [sp, #148]
 782 0018 2691     		str	r1, [sp, #152]
 142:Core/Src/main.c **** 
 783              		.loc 1 142 3 is_stmt 1 view .LVU246
 142:Core/Src/main.c **** 
 784              		.loc 1 142 28 is_stmt 0 view .LVU247
 785 001a 8822     		movs	r2, #136
 786 001c 6846     		mov	r0, sp
 787 001e FFF7FEFF 		bl	memset
 788              	.LVL36:
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 789              		.loc 1 147 3 is_stmt 1 view .LVU248
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 790              		.loc 1 147 36 is_stmt 0 view .LVU249
 791 0022 0A22     		movs	r2, #10
 792 0024 2792     		str	r2, [sp, #156]
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 793              		.loc 1 148 3 is_stmt 1 view .LVU250
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 794              		.loc 1 148 30 is_stmt 0 view .LVU251
 795 0026 4FF48073 		mov	r3, #256
 796 002a 2A93     		str	r3, [sp, #168]
 149:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 797              		.loc 1 149 3 is_stmt 1 view .LVU252
 149:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 29


 798              		.loc 1 149 41 is_stmt 0 view .LVU253
 799 002c 1023     		movs	r3, #16
 800 002e 2B93     		str	r3, [sp, #172]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801              		.loc 1 150 3 is_stmt 1 view .LVU254
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 802              		.loc 1 150 30 is_stmt 0 view .LVU255
 803 0030 0121     		movs	r1, #1
 804 0032 2C91     		str	r1, [sp, #176]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 805              		.loc 1 151 3 is_stmt 1 view .LVU256
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 806              		.loc 1 151 34 is_stmt 0 view .LVU257
 807 0034 0223     		movs	r3, #2
 808 0036 3193     		str	r3, [sp, #196]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 809              		.loc 1 152 3 is_stmt 1 view .LVU258
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 810              		.loc 1 152 35 is_stmt 0 view .LVU259
 811 0038 3293     		str	r3, [sp, #200]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 812              		.loc 1 153 3 is_stmt 1 view .LVU260
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 813              		.loc 1 153 30 is_stmt 0 view .LVU261
 814 003a 3391     		str	r1, [sp, #204]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 815              		.loc 1 154 3 is_stmt 1 view .LVU262
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 816              		.loc 1 154 30 is_stmt 0 view .LVU263
 817 003c 3492     		str	r2, [sp, #208]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 818              		.loc 1 155 3 is_stmt 1 view .LVU264
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 819              		.loc 1 155 30 is_stmt 0 view .LVU265
 820 003e 0722     		movs	r2, #7
 821 0040 3592     		str	r2, [sp, #212]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 822              		.loc 1 156 3 is_stmt 1 view .LVU266
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 823              		.loc 1 156 30 is_stmt 0 view .LVU267
 824 0042 3693     		str	r3, [sp, #216]
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 825              		.loc 1 157 3 is_stmt 1 view .LVU268
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 826              		.loc 1 157 30 is_stmt 0 view .LVU269
 827 0044 3793     		str	r3, [sp, #220]
 158:Core/Src/main.c ****   {
 828              		.loc 1 158 3 is_stmt 1 view .LVU270
 158:Core/Src/main.c ****   {
 829              		.loc 1 158 7 is_stmt 0 view .LVU271
 830 0046 27A8     		add	r0, sp, #156
 831 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 832              	.LVL37:
 158:Core/Src/main.c ****   {
 833              		.loc 1 158 6 view .LVU272
 834 004c 00BB     		cbnz	r0, .L45
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 30


 835              		.loc 1 164 3 is_stmt 1 view .LVU273
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 836              		.loc 1 164 31 is_stmt 0 view .LVU274
 837 004e 0F23     		movs	r3, #15
 838 0050 2293     		str	r3, [sp, #136]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 839              		.loc 1 166 3 is_stmt 1 view .LVU275
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 840              		.loc 1 166 34 is_stmt 0 view .LVU276
 841 0052 0323     		movs	r3, #3
 842 0054 2393     		str	r3, [sp, #140]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 843              		.loc 1 167 3 is_stmt 1 view .LVU277
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 844              		.loc 1 167 35 is_stmt 0 view .LVU278
 845 0056 0023     		movs	r3, #0
 846 0058 2493     		str	r3, [sp, #144]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 847              		.loc 1 168 3 is_stmt 1 view .LVU279
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 848              		.loc 1 168 36 is_stmt 0 view .LVU280
 849 005a 2593     		str	r3, [sp, #148]
 169:Core/Src/main.c **** 
 850              		.loc 1 169 3 is_stmt 1 view .LVU281
 169:Core/Src/main.c **** 
 851              		.loc 1 169 36 is_stmt 0 view .LVU282
 852 005c 2693     		str	r3, [sp, #152]
 171:Core/Src/main.c ****   {
 853              		.loc 1 171 3 is_stmt 1 view .LVU283
 171:Core/Src/main.c ****   {
 854              		.loc 1 171 7 is_stmt 0 view .LVU284
 855 005e 0421     		movs	r1, #4
 856 0060 22A8     		add	r0, sp, #136
 857 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 858              	.LVL38:
 171:Core/Src/main.c ****   {
 859              		.loc 1 171 6 view .LVU285
 860 0066 A8B9     		cbnz	r0, .L46
 175:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 861              		.loc 1 175 3 is_stmt 1 view .LVU286
 175:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 862              		.loc 1 175 38 is_stmt 0 view .LVU287
 863 0068 4FF00213 		mov	r3, #131074
 864 006c 0093     		str	r3, [sp]
 176:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 865              		.loc 1 176 3 is_stmt 1 view .LVU288
 176:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 866              		.loc 1 176 38 is_stmt 0 view .LVU289
 867 006e 0023     		movs	r3, #0
 868 0070 0F93     		str	r3, [sp, #60]
 177:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 869              		.loc 1 177 3 is_stmt 1 view .LVU290
 177:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 870              		.loc 1 177 35 is_stmt 0 view .LVU291
 871 0072 4FF40073 		mov	r3, #512
 872 0076 2193     		str	r3, [sp, #132]
 178:Core/Src/main.c ****   {
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 31


 873              		.loc 1 178 3 is_stmt 1 view .LVU292
 178:Core/Src/main.c ****   {
 874              		.loc 1 178 7 is_stmt 0 view .LVU293
 875 0078 6846     		mov	r0, sp
 876 007a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 877              	.LVL39:
 178:Core/Src/main.c ****   {
 878              		.loc 1 178 6 view .LVU294
 879 007e 58B9     		cbnz	r0, .L47
 184:Core/Src/main.c ****   {
 880              		.loc 1 184 3 is_stmt 1 view .LVU295
 184:Core/Src/main.c ****   {
 881              		.loc 1 184 7 is_stmt 0 view .LVU296
 882 0080 4FF40070 		mov	r0, #512
 883 0084 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 884              	.LVL40:
 184:Core/Src/main.c ****   {
 885              		.loc 1 184 6 view .LVU297
 886 0088 40B9     		cbnz	r0, .L48
 188:Core/Src/main.c **** 
 887              		.loc 1 188 1 view .LVU298
 888 008a 39B0     		add	sp, sp, #228
 889              	.LCFI15:
 890              		.cfi_remember_state
 891              		.cfi_def_cfa_offset 4
 892              		@ sp needed
 893 008c 5DF804FB 		ldr	pc, [sp], #4
 894              	.L45:
 895              	.LCFI16:
 896              		.cfi_restore_state
 160:Core/Src/main.c ****   }
 897              		.loc 1 160 5 is_stmt 1 view .LVU299
 898 0090 FFF7FEFF 		bl	Error_Handler
 899              	.LVL41:
 900              	.L46:
 173:Core/Src/main.c ****   }
 901              		.loc 1 173 5 view .LVU300
 902 0094 FFF7FEFF 		bl	Error_Handler
 903              	.LVL42:
 904              	.L47:
 180:Core/Src/main.c ****   }
 905              		.loc 1 180 5 view .LVU301
 906 0098 FFF7FEFF 		bl	Error_Handler
 907              	.LVL43:
 908              	.L48:
 186:Core/Src/main.c ****   }
 909              		.loc 1 186 5 view .LVU302
 910 009c FFF7FEFF 		bl	Error_Handler
 911              	.LVL44:
 912              		.cfi_endproc
 913              	.LFE138:
 915              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 916              		.align	2
 917              	.LC0:
 918 0000 74686520 		.ascii	"the is gcc application\000"
 918      69732067 
 918      63632061 
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 32


 918      70706C69 
 918      63617469 
 919              		.section	.text.main,"ax",%progbits
 920              		.align	1
 921              		.global	main
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv4-sp-d16
 927              	main:
 928              	.LFB137:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 929              		.loc 1 89 1 view -0
 930              		.cfi_startproc
 931              		@ Volatile: function does not return.
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934 0000 08B5     		push	{r3, lr}
 935              	.LCFI17:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
  97:Core/Src/main.c **** 
 939              		.loc 1 97 3 view .LVU304
 940 0002 FFF7FEFF 		bl	HAL_Init
 941              	.LVL45:
 104:Core/Src/main.c **** 
 942              		.loc 1 104 3 view .LVU305
 943 0006 FFF7FEFF 		bl	SystemClock_Config
 944              	.LVL46:
 111:Core/Src/main.c ****   MX_SPI1_Init();
 945              		.loc 1 111 3 view .LVU306
 946 000a FFF7FEFF 		bl	MX_GPIO_Init
 947              	.LVL47:
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 948              		.loc 1 112 3 view .LVU307
 949 000e FFF7FEFF 		bl	MX_SPI1_Init
 950              	.LVL48:
 113:Core/Src/main.c ****   MX_RTC_Init();
 951              		.loc 1 113 3 view .LVU308
 952 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 953              	.LVL49:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 954              		.loc 1 114 3 view .LVU309
 955 0016 FFF7FEFF 		bl	MX_RTC_Init
 956              	.LVL50:
 116:Core/Src/main.c ****   // sx126x_tx_cw();
 957              		.loc 1 116 3 view .LVU310
 958 001a FFF7FEFF 		bl	sx126x_init
 959              	.LVL51:
 960              	.L50:
 122:Core/Src/main.c ****   {
 961              		.loc 1 122 3 discriminator 1 view .LVU311
 124:Core/Src/main.c ****     HAL_Delay(200);
 962              		.loc 1 124 5 discriminator 1 view .LVU312
 963 001e 0448     		ldr	r0, .L52
 964 0020 FFF7FEFF 		bl	puts
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 33


 965              	.LVL52:
 125:Core/Src/main.c ****     sx126x_test();
 966              		.loc 1 125 5 discriminator 1 view .LVU313
 967 0024 C820     		movs	r0, #200
 968 0026 FFF7FEFF 		bl	HAL_Delay
 969              	.LVL53:
 126:Core/Src/main.c ****     /* USER CODE END WHILE */
 970              		.loc 1 126 5 discriminator 1 view .LVU314
 971 002a FFF7FEFF 		bl	sx126x_test
 972              	.LVL54:
 122:Core/Src/main.c ****   {
 973              		.loc 1 122 9 discriminator 1 view .LVU315
 974 002e F6E7     		b	.L50
 975              	.L53:
 976              		.align	2
 977              	.L52:
 978 0030 00000000 		.word	.LC0
 979              		.cfi_endproc
 980              	.LFE137:
 982              		.global	huart2
 983              		.global	hspi1
 984              		.global	hrtc
 985              		.section	.bss.hrtc,"aw",%nobits
 986              		.align	2
 987              		.set	.LANCHOR2,. + 0
 990              	hrtc:
 991 0000 00000000 		.space	36
 991      00000000 
 991      00000000 
 991      00000000 
 991      00000000 
 992              		.section	.bss.hspi1,"aw",%nobits
 993              		.align	2
 994              		.set	.LANCHOR1,. + 0
 997              	hspi1:
 998 0000 00000000 		.space	100
 998      00000000 
 998      00000000 
 998      00000000 
 998      00000000 
 999              		.section	.bss.huart2,"aw",%nobits
 1000              		.align	2
 1001              		.set	.LANCHOR0,. + 0
 1004              	huart2:
 1005 0000 00000000 		.space	128
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1006              		.text
 1007              	.Letext0:
 1008              		.file 3 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_defau
 1009              		.file 4 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1010              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1011              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1012              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1013              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 34


 1014              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1015              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1016              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 1017              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1018              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1019              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1020              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1021              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1022              		.file 17 "Drivers/sx126x/sx126x_driver.h"
 1023              		.file 18 "<built-in>"
ARM GAS  C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:229    .text.MX_GPIO_Init:000000f8 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:237    .text.SER_PutChar:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:244    .text.SER_PutChar:00000000 SER_PutChar
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:287    .text.SER_PutChar:00000020 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:292    .text._write:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:299    .text._write:00000000 _write
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:350    .text.Error_Handler:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:357    .text.Error_Handler:00000000 Error_Handler
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:389    .text.MX_SPI1_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:395    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:472    .text.MX_SPI1_Init:00000044 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:478    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:484    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:545    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:551    .text.MX_RTC_Init:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:557    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:742    .text.MX_RTC_Init:000000bc $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:748    .text.SystemClock_Config:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:755    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:916    .rodata.main.str1.4:00000000 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:920    .text.main:00000000 $t
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:927    .text.main:00000000 main
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:978    .text.main:00000030 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:1004   .bss.huart2:00000000 huart2
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:997    .bss.hspi1:00000000 hspi1
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:990    .bss.hrtc:00000000 hrtc
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:986    .bss.hrtc:00000000 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:993    .bss.hspi1:00000000 $d
C:\Users\andywei\AppData\Local\Temp\cclaqfRP.s:1000   .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
HAL_Init
sx126x_init
puts
HAL_Delay
sx126x_test
