//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_50
.address_size 64

	// .globl	adddmi

.visible .entry adddmi(
	.param .u64 adddmi_param_0,
	.param .u64 adddmi_param_1,
	.param .u64 adddmi_param_2,
	.param .u64 adddmi_param_3,
	.param .u64 adddmi_param_4,
	.param .u64 adddmi_param_5,
	.param .u64 adddmi_param_6,
	.param .f32 adddmi_param_7,
	.param .u64 adddmi_param_8,
	.param .u64 adddmi_param_9,
	.param .u64 adddmi_param_10,
	.param .f32 adddmi_param_11,
	.param .f32 adddmi_param_12,
	.param .f32 adddmi_param_13,
	.param .u32 adddmi_param_14,
	.param .u32 adddmi_param_15,
	.param .u32 adddmi_param_16,
	.param .u8 adddmi_param_17
)
{
	.reg .pred 	%p<48>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<232>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<89>;


	ld.param.u64 	%rd8, [adddmi_param_0];
	ld.param.u64 	%rd9, [adddmi_param_1];
	ld.param.u64 	%rd10, [adddmi_param_2];
	ld.param.u64 	%rd12, [adddmi_param_3];
	ld.param.u64 	%rd13, [adddmi_param_4];
	ld.param.u64 	%rd14, [adddmi_param_5];
	ld.param.u64 	%rd11, [adddmi_param_6];
	ld.param.f32 	%f230, [adddmi_param_7];
	ld.param.u64 	%rd15, [adddmi_param_8];
	ld.param.u64 	%rd16, [adddmi_param_9];
	ld.param.u64 	%rd17, [adddmi_param_10];
	ld.param.f32 	%f101, [adddmi_param_11];
	ld.param.f32 	%f102, [adddmi_param_12];
	ld.param.f32 	%f103, [adddmi_param_13];
	ld.param.u32 	%r71, [adddmi_param_14];
	ld.param.u32 	%r72, [adddmi_param_15];
	ld.param.u32 	%r73, [adddmi_param_16];
	ld.param.u8 	%rs13, [adddmi_param_17];
	cvta.to.global.u64 	%rd1, %rd16;
	cvta.to.global.u64 	%rd2, %rd15;
	cvta.to.global.u64 	%rd3, %rd17;
	cvta.to.global.u64 	%rd4, %rd14;
	cvta.to.global.u64 	%rd5, %rd13;
	cvta.to.global.u64 	%rd6, %rd12;
	mov.u32 	%r74, %ntid.x;
	mov.u32 	%r75, %ctaid.x;
	mov.u32 	%r76, %tid.x;
	mad.lo.s32 	%r1, %r74, %r75, %r76;
	mov.u32 	%r77, %ntid.y;
	mov.u32 	%r78, %ctaid.y;
	mov.u32 	%r79, %tid.y;
	mad.lo.s32 	%r2, %r77, %r78, %r79;
	mov.u32 	%r80, %ntid.z;
	mov.u32 	%r81, %ctaid.z;
	mov.u32 	%r82, %tid.z;
	mad.lo.s32 	%r3, %r80, %r81, %r82;
	setp.ge.s32	%p1, %r2, %r72;
	setp.ge.s32	%p2, %r1, %r71;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r73;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_81;

	mul.lo.s32 	%r4, %r3, %r72;
	add.s32 	%r83, %r4, %r2;
	mul.lo.s32 	%r5, %r83, %r71;
	add.s32 	%r84, %r5, %r1;
	cvt.s64.s32	%rd7, %r84;
	mul.wide.s32 	%rd18, %r84, 4;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd5, %rd18;
	add.s64 	%rd21, %rd4, %rd18;
	add.s64 	%rd22, %rd3, %rd7;
	ld.global.nc.u8 	%rs1, [%rd22];
	cvt.u32.u16	%r85, %rs1;
	and.b32  	%r6, %r85, 255;
	ld.global.nc.f32 	%f1, [%rd19];
	ld.global.nc.f32 	%f2, [%rd20];
	mul.f32 	%f104, %f2, %f2;
	fma.rn.f32 	%f105, %f1, %f1, %f104;
	ld.global.nc.f32 	%f3, [%rd21];
	fma.rn.f32 	%f106, %f3, %f3, %f105;
	setp.eq.f32	%p6, %f106, 0f00000000;
	@%p6 bra 	BB0_81;

	and.b16  	%rs2, %rs13, 1;
	setp.eq.s16	%p7, %rs2, 0;
	add.s32 	%r7, %r1, -1;
	@%p7 bra 	BB0_4;

	rem.s32 	%r86, %r7, %r71;
	add.s32 	%r87, %r86, %r71;
	rem.s32 	%r176, %r87, %r71;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r88, 0;
	max.s32 	%r176, %r7, %r88;

BB0_5:
	add.s32 	%r11, %r176, %r5;
	and.b16  	%rs14, %rs2, 1;
	setp.eq.b16	%p8, %rs14, 1;
	setp.gt.s32	%p9, %r1, 0;
	or.pred  	%p10, %p9, %p8;
	mov.f32 	%f206, 0f00000000;
	mov.f32 	%f213, %f206;
	mov.f32 	%f205, %f206;
	@!%p10 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	mul.wide.s32 	%rd23, %r11, 4;
	add.s64 	%rd24, %rd6, %rd23;
	ld.global.nc.f32 	%f205, [%rd24];
	add.s64 	%rd25, %rd5, %rd23;
	ld.global.nc.f32 	%f213, [%rd25];
	add.s64 	%rd26, %rd4, %rd23;
	ld.global.nc.f32 	%f206, [%rd26];

BB0_7:
	mov.f32 	%f8, %f213;
	mul.f32 	%f110, %f8, %f8;
	fma.rn.f32 	%f111, %f205, %f205, %f110;
	fma.rn.f32 	%f10, %f206, %f206, %f111;
	setp.eq.f32	%p11, %f10, 0f00000000;
	mov.u16 	%rs48, %rs1;
	@%p11 bra 	BB0_9;

	cvt.s64.s32	%rd27, %r11;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.nc.u8 	%rs3, [%rd28];
	mov.u16 	%rs48, %rs3;

BB0_9:
	mov.u16 	%rs4, %rs48;
	cvt.u32.u16	%r89, %rs4;
	and.b32  	%r12, %r89, 255;
	setp.gt.u16	%p12, %rs4, %rs1;
	@%p12 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_11:
	add.s32 	%r93, %r12, 1;
	mul.lo.s32 	%r94, %r93, %r12;
	shr.u32 	%r95, %r94, 1;
	add.s32 	%r177, %r95, %r6;
	bra.uni 	BB0_12;

BB0_10:
	add.s32 	%r90, %r6, 1;
	mul.lo.s32 	%r91, %r90, %r6;
	shr.u32 	%r92, %r91, 1;
	add.s32 	%r177, %r12, %r92;

BB0_12:
	mul.wide.s32 	%rd29, %r177, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.nc.f32 	%f11, [%rd30];
	@%p12 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_14:
	add.s32 	%r99, %r12, 1;
	mul.lo.s32 	%r100, %r99, %r12;
	shr.u32 	%r101, %r100, 1;
	add.s32 	%r178, %r101, %r6;
	bra.uni 	BB0_15;

BB0_13:
	add.s32 	%r96, %r6, 1;
	mul.lo.s32 	%r97, %r96, %r6;
	shr.u32 	%r98, %r97, 1;
	add.s32 	%r178, %r12, %r98;

BB0_15:
	mul.wide.s32 	%rd31, %r178, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f12, [%rd32];
	setp.neu.f32	%p14, %f10, 0f00000000;
	mov.f32 	%f212, %f8;
	@%p14 bra 	BB0_17;

	mul.f32 	%f112, %f12, 0f3F000000;
	div.rn.f32 	%f113, %f112, %f11;
	mul.f32 	%f114, %f113, %f101;
	fma.rn.f32 	%f205, %f3, %f114, %f1;
	mul.f32 	%f115, %f1, %f114;
	sub.f32 	%f206, %f3, %f115;
	mov.f32 	%f212, %f2;

BB0_17:
	mov.f32 	%f16, %f212;
	mul.f32 	%f18, %f101, %f101;
	add.f32 	%f116, %f11, %f11;
	div.rn.f32 	%f117, %f116, %f18;
	sub.f32 	%f118, %f205, %f1;
	sub.f32 	%f119, %f16, %f2;
	sub.f32 	%f120, %f206, %f3;
	fma.rn.f32 	%f19, %f118, %f117, 0f00000000;
	fma.rn.f32 	%f20, %f119, %f117, 0f00000000;
	fma.rn.f32 	%f121, %f117, %f120, 0f00000000;
	div.rn.f32 	%f21, %f12, %f101;
	fma.rn.f32 	%f22, %f205, %f21, %f121;
	add.s32 	%r19, %r1, 1;
	@%p7 bra 	BB0_19;

	rem.s32 	%r102, %r19, %r71;
	add.s32 	%r103, %r102, %r71;
	rem.s32 	%r179, %r103, %r71;
	bra.uni 	BB0_20;

BB0_19:
	add.s32 	%r104, %r71, -1;
	min.s32 	%r179, %r19, %r104;

BB0_20:
	mul.f32 	%f125, %f206, %f21;
	sub.f32 	%f23, %f19, %f125;
	add.s32 	%r23, %r179, %r5;
	setp.lt.s32	%p16, %r19, %r71;
	setp.eq.b16	%p17, %rs14, 1;
	or.pred  	%p18, %p16, %p17;
	mov.f32 	%f215, 0f00000000;
	mov.f32 	%f214, %f215;
	mov.f32 	%f207, %f215;
	@!%p18 bra 	BB0_22;
	bra.uni 	BB0_21;

BB0_21:
	mul.wide.s32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd6, %rd33;
	ld.global.nc.f32 	%f207, [%rd34];
	add.s64 	%rd35, %rd5, %rd33;
	ld.global.nc.f32 	%f214, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f215, [%rd36];

BB0_22:
	mov.f32 	%f211, %f214;
	mul.f32 	%f126, %f211, %f211;
	fma.rn.f32 	%f127, %f207, %f207, %f126;
	fma.rn.f32 	%f30, %f215, %f215, %f127;
	setp.eq.f32	%p19, %f30, 0f00000000;
	mov.u16 	%rs47, %rs1;
	@%p19 bra 	BB0_24;

	cvt.s64.s32	%rd37, %r23;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.nc.u8 	%rs47, [%rd38];

BB0_24:
	cvt.u32.u16	%r105, %rs47;
	and.b32  	%r24, %r105, 255;
	setp.gt.u16	%p20, %rs47, %rs1;
	@%p20 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	add.s32 	%r109, %r24, 1;
	mul.lo.s32 	%r110, %r109, %r24;
	shr.u32 	%r111, %r110, 1;
	add.s32 	%r180, %r111, %r6;
	bra.uni 	BB0_27;

BB0_25:
	add.s32 	%r106, %r6, 1;
	mul.lo.s32 	%r107, %r106, %r6;
	shr.u32 	%r108, %r107, 1;
	add.s32 	%r180, %r24, %r108;

BB0_27:
	mul.wide.s32 	%rd39, %r180, 4;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.nc.f32 	%f31, [%rd40];
	@%p20 bra 	BB0_29;
	bra.uni 	BB0_28;

BB0_29:
	add.s32 	%r115, %r24, 1;
	mul.lo.s32 	%r116, %r115, %r24;
	shr.u32 	%r117, %r116, 1;
	add.s32 	%r181, %r117, %r6;
	bra.uni 	BB0_30;

BB0_28:
	add.s32 	%r112, %r6, 1;
	mul.lo.s32 	%r113, %r112, %r6;
	shr.u32 	%r114, %r113, 1;
	add.s32 	%r181, %r24, %r114;

BB0_30:
	mul.wide.s32 	%rd41, %r181, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f32, [%rd42];
	setp.neu.f32	%p22, %f30, 0f00000000;
	@%p22 bra 	BB0_32;

	mul.f32 	%f128, %f32, 0f3F000000;
	div.rn.f32 	%f129, %f128, %f31;
	mul.f32 	%f130, %f129, %f101;
	mul.f32 	%f131, %f3, %f130;
	sub.f32 	%f207, %f1, %f131;
	fma.rn.f32 	%f215, %f1, %f130, %f3;
	mov.f32 	%f211, %f2;

BB0_32:
	add.f32 	%f132, %f31, %f31;
	div.rn.f32 	%f133, %f132, %f18;
	sub.f32 	%f134, %f207, %f1;
	sub.f32 	%f135, %f211, %f2;
	sub.f32 	%f136, %f215, %f3;
	fma.rn.f32 	%f137, %f134, %f133, %f23;
	fma.rn.f32 	%f38, %f135, %f133, %f20;
	fma.rn.f32 	%f39, %f133, %f136, %f22;
	div.rn.f32 	%f40, %f32, %f101;
	fma.rn.f32 	%f41, %f215, %f40, %f137;
	and.b16  	%rs7, %rs13, 2;
	setp.eq.s16	%p23, %rs7, 0;
	add.s32 	%r31, %r2, -1;
	@%p23 bra 	BB0_34;

	rem.s32 	%r118, %r31, %r72;
	add.s32 	%r119, %r118, %r72;
	rem.s32 	%r182, %r119, %r72;
	bra.uni 	BB0_35;

BB0_34:
	mov.u32 	%r120, 0;
	max.s32 	%r182, %r31, %r120;

BB0_35:
	mul.f32 	%f141, %f207, %f40;
	sub.f32 	%f42, %f39, %f141;
	add.s32 	%r121, %r182, %r4;
	mad.lo.s32 	%r35, %r121, %r71, %r1;
	setp.ne.s16	%p24, %rs7, 0;
	setp.gt.s32	%p25, %r2, 0;
	or.pred  	%p26, %p25, %p24;
	mov.f32 	%f217, 0f00000000;
	mov.f32 	%f216, %f217;
	mov.f32 	%f223, %f217;
	@!%p26 bra 	BB0_37;
	bra.uni 	BB0_36;

BB0_36:
	mul.wide.s32 	%rd43, %r35, 4;
	add.s64 	%rd44, %rd6, %rd43;
	ld.global.nc.f32 	%f223, [%rd44];
	add.s64 	%rd45, %rd5, %rd43;
	ld.global.nc.f32 	%f216, [%rd45];
	add.s64 	%rd46, %rd4, %rd43;
	ld.global.nc.f32 	%f217, [%rd46];

BB0_37:
	mov.f32 	%f46, %f223;
	mul.f32 	%f142, %f216, %f216;
	fma.rn.f32 	%f143, %f46, %f46, %f142;
	fma.rn.f32 	%f49, %f217, %f217, %f143;
	setp.eq.f32	%p27, %f49, 0f00000000;
	mov.u16 	%rs46, %rs1;
	@%p27 bra 	BB0_39;

	cvt.s64.s32	%rd47, %r35;
	add.s64 	%rd48, %rd3, %rd47;
	ld.global.nc.u8 	%rs46, [%rd48];

BB0_39:
	cvt.u32.u16	%r122, %rs46;
	and.b32  	%r36, %r122, 255;
	setp.gt.u16	%p28, %rs46, %rs1;
	@%p28 bra 	BB0_41;
	bra.uni 	BB0_40;

BB0_41:
	add.s32 	%r126, %r36, 1;
	mul.lo.s32 	%r127, %r126, %r36;
	shr.u32 	%r128, %r127, 1;
	add.s32 	%r183, %r128, %r6;
	bra.uni 	BB0_42;

BB0_40:
	add.s32 	%r123, %r6, 1;
	mul.lo.s32 	%r124, %r123, %r6;
	shr.u32 	%r125, %r124, 1;
	add.s32 	%r183, %r36, %r125;

BB0_42:
	mul.wide.s32 	%rd49, %r183, 4;
	add.s64 	%rd50, %rd2, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	@%p28 bra 	BB0_44;
	bra.uni 	BB0_43;

BB0_44:
	add.s32 	%r132, %r36, 1;
	mul.lo.s32 	%r133, %r132, %r36;
	shr.u32 	%r134, %r133, 1;
	add.s32 	%r184, %r134, %r6;
	bra.uni 	BB0_45;

BB0_43:
	add.s32 	%r129, %r6, 1;
	mul.lo.s32 	%r130, %r129, %r6;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r184, %r36, %r131;

BB0_45:
	mul.wide.s32 	%rd51, %r184, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f51, [%rd52];
	setp.neu.f32	%p30, %f49, 0f00000000;
	mov.f32 	%f222, %f46;
	@%p30 bra 	BB0_47;

	mul.f32 	%f144, %f51, 0f3F000000;
	div.rn.f32 	%f145, %f144, %f50;
	mul.f32 	%f146, %f145, %f102;
	fma.rn.f32 	%f216, %f3, %f146, %f2;
	mul.f32 	%f147, %f2, %f146;
	sub.f32 	%f217, %f3, %f147;
	mov.f32 	%f222, %f1;

BB0_47:
	mov.f32 	%f54, %f222;
	mul.f32 	%f57, %f102, %f102;
	add.f32 	%f148, %f50, %f50;
	div.rn.f32 	%f149, %f148, %f57;
	sub.f32 	%f150, %f54, %f1;
	sub.f32 	%f151, %f216, %f2;
	sub.f32 	%f152, %f217, %f3;
	fma.rn.f32 	%f58, %f150, %f149, %f41;
	fma.rn.f32 	%f59, %f151, %f149, %f38;
	fma.rn.f32 	%f153, %f149, %f152, %f42;
	div.rn.f32 	%f60, %f51, %f102;
	fma.rn.f32 	%f61, %f216, %f60, %f153;
	add.s32 	%r43, %r2, 1;
	@%p23 bra 	BB0_49;

	rem.s32 	%r135, %r43, %r72;
	add.s32 	%r136, %r135, %r72;
	rem.s32 	%r185, %r136, %r72;
	bra.uni 	BB0_50;

BB0_49:
	add.s32 	%r137, %r72, -1;
	min.s32 	%r185, %r43, %r137;

BB0_50:
	mul.f32 	%f157, %f217, %f60;
	sub.f32 	%f62, %f59, %f157;
	add.s32 	%r138, %r185, %r4;
	mad.lo.s32 	%r47, %r138, %r71, %r1;
	setp.lt.s32	%p32, %r43, %r72;
	or.pred  	%p34, %p32, %p24;
	mov.f32 	%f226, 0f00000000;
	mov.f32 	%f225, %f226;
	mov.f32 	%f224, %f226;
	@!%p34 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_51:
	mul.wide.s32 	%rd53, %r47, 4;
	add.s64 	%rd54, %rd6, %rd53;
	ld.global.nc.f32 	%f224, [%rd54];
	add.s64 	%rd55, %rd5, %rd53;
	ld.global.nc.f32 	%f225, [%rd55];
	add.s64 	%rd56, %rd4, %rd53;
	ld.global.nc.f32 	%f226, [%rd56];

BB0_52:
	mov.f32 	%f221, %f224;
	mul.f32 	%f158, %f225, %f225;
	fma.rn.f32 	%f159, %f221, %f221, %f158;
	fma.rn.f32 	%f69, %f226, %f226, %f159;
	setp.eq.f32	%p35, %f69, 0f00000000;
	mov.u16 	%rs45, %rs1;
	@%p35 bra 	BB0_54;

	cvt.s64.s32	%rd57, %r47;
	add.s64 	%rd58, %rd3, %rd57;
	ld.global.nc.u8 	%rs45, [%rd58];

BB0_54:
	cvt.u32.u16	%r139, %rs45;
	and.b32  	%r48, %r139, 255;
	setp.gt.u16	%p36, %rs45, %rs1;
	@%p36 bra 	BB0_56;
	bra.uni 	BB0_55;

BB0_56:
	add.s32 	%r143, %r48, 1;
	mul.lo.s32 	%r144, %r143, %r48;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r186, %r145, %r6;
	bra.uni 	BB0_57;

BB0_55:
	add.s32 	%r140, %r6, 1;
	mul.lo.s32 	%r141, %r140, %r6;
	shr.u32 	%r142, %r141, 1;
	add.s32 	%r186, %r48, %r142;

BB0_57:
	mul.wide.s32 	%rd59, %r186, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f70, [%rd60];
	@%p36 bra 	BB0_59;
	bra.uni 	BB0_58;

BB0_59:
	add.s32 	%r149, %r48, 1;
	mul.lo.s32 	%r150, %r149, %r48;
	shr.u32 	%r151, %r150, 1;
	add.s32 	%r187, %r151, %r6;
	bra.uni 	BB0_60;

BB0_58:
	add.s32 	%r146, %r6, 1;
	mul.lo.s32 	%r147, %r146, %r6;
	shr.u32 	%r148, %r147, 1;
	add.s32 	%r187, %r48, %r148;

BB0_60:
	mul.wide.s32 	%rd61, %r187, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f71, [%rd62];
	setp.neu.f32	%p38, %f69, 0f00000000;
	@%p38 bra 	BB0_62;

	mul.f32 	%f160, %f71, 0f3F000000;
	div.rn.f32 	%f161, %f160, %f70;
	mul.f32 	%f162, %f161, %f102;
	mul.f32 	%f163, %f3, %f162;
	sub.f32 	%f225, %f2, %f163;
	fma.rn.f32 	%f226, %f2, %f162, %f3;
	mov.f32 	%f221, %f1;

BB0_62:
	add.f32 	%f164, %f70, %f70;
	div.rn.f32 	%f165, %f164, %f57;
	sub.f32 	%f166, %f221, %f1;
	sub.f32 	%f167, %f225, %f2;
	sub.f32 	%f168, %f226, %f3;
	fma.rn.f32 	%f227, %f166, %f165, %f58;
	fma.rn.f32 	%f169, %f167, %f165, %f62;
	fma.rn.f32 	%f170, %f165, %f168, %f61;
	div.rn.f32 	%f171, %f71, %f102;
	fma.rn.f32 	%f228, %f226, %f171, %f169;
	mul.f32 	%f172, %f225, %f171;
	sub.f32 	%f229, %f170, %f172;
	setp.eq.s32	%p39, %r73, 1;
	@%p39 bra 	BB0_76;

	and.b16  	%rs12, %rs13, 4;
	setp.eq.s16	%p40, %rs12, 0;
	add.s32 	%r55, %r3, -1;
	@%p40 bra 	BB0_65;

	rem.s32 	%r152, %r55, %r73;
	add.s32 	%r153, %r152, %r73;
	rem.s32 	%r188, %r153, %r73;
	bra.uni 	BB0_66;

BB0_65:
	mov.u32 	%r154, 0;
	max.s32 	%r188, %r55, %r154;

BB0_66:
	mad.lo.s32 	%r155, %r188, %r72, %r2;
	mad.lo.s32 	%r156, %r155, %r71, %r1;
	cvt.s64.s32	%rd63, %r156;
	mul.wide.s32 	%rd64, %r156, 4;
	add.s64 	%rd65, %rd6, %rd64;
	add.s64 	%rd66, %rd5, %rd64;
	add.s64 	%rd67, %rd4, %rd64;
	ld.global.nc.f32 	%f173, [%rd65];
	ld.global.nc.f32 	%f174, [%rd66];
	mul.f32 	%f175, %f174, %f174;
	fma.rn.f32 	%f176, %f173, %f173, %f175;
	ld.global.nc.f32 	%f177, [%rd67];
	fma.rn.f32 	%f178, %f177, %f177, %f176;
	setp.eq.f32	%p41, %f178, 0f00000000;
	selp.f32	%f80, %f1, %f173, %p41;
	selp.f32	%f81, %f2, %f174, %p41;
	selp.f32	%f82, %f3, %f177, %p41;
	add.s64 	%rd68, %rd3, %rd63;
	ld.global.nc.u8 	%rs35, [%rd68];
	setp.gt.u16	%p42, %rs35, %rs1;
	cvt.u32.u16	%r157, %rs35;
	and.b32  	%r59, %r157, 255;
	@%p42 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_68:
	add.s32 	%r161, %r59, 1;
	mul.lo.s32 	%r162, %r161, %r59;
	shr.u32 	%r163, %r162, 1;
	add.s32 	%r189, %r163, %r6;
	bra.uni 	BB0_69;

BB0_67:
	add.s32 	%r158, %r6, 1;
	mul.lo.s32 	%r159, %r158, %r6;
	shr.u32 	%r160, %r159, 1;
	add.s32 	%r189, %r59, %r160;

BB0_69:
	mul.wide.s32 	%rd69, %r189, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f179, [%rd70];
	add.f32 	%f180, %f179, %f179;
	mul.f32 	%f83, %f103, %f103;
	div.rn.f32 	%f181, %f180, %f83;
	sub.f32 	%f182, %f80, %f1;
	sub.f32 	%f183, %f81, %f2;
	sub.f32 	%f184, %f82, %f3;
	fma.rn.f32 	%f84, %f182, %f181, %f227;
	fma.rn.f32 	%f85, %f183, %f181, %f228;
	fma.rn.f32 	%f86, %f184, %f181, %f229;
	add.s32 	%r63, %r3, 1;
	@%p40 bra 	BB0_71;

	rem.s32 	%r164, %r63, %r73;
	add.s32 	%r165, %r164, %r73;
	rem.s32 	%r190, %r165, %r73;
	bra.uni 	BB0_72;

BB0_71:
	add.s32 	%r166, %r73, -1;
	min.s32 	%r190, %r63, %r166;

BB0_72:
	mad.lo.s32 	%r167, %r190, %r72, %r2;
	mad.lo.s32 	%r168, %r167, %r71, %r1;
	cvt.s64.s32	%rd71, %r168;
	mul.wide.s32 	%rd72, %r168, 4;
	add.s64 	%rd73, %rd6, %rd72;
	add.s64 	%rd74, %rd5, %rd72;
	add.s64 	%rd75, %rd4, %rd72;
	ld.global.nc.f32 	%f185, [%rd73];
	ld.global.nc.f32 	%f186, [%rd74];
	mul.f32 	%f187, %f186, %f186;
	fma.rn.f32 	%f188, %f185, %f185, %f187;
	ld.global.nc.f32 	%f189, [%rd75];
	fma.rn.f32 	%f190, %f189, %f189, %f188;
	setp.eq.f32	%p44, %f190, 0f00000000;
	selp.f32	%f87, %f3, %f189, %p44;
	selp.f32	%f88, %f2, %f186, %p44;
	selp.f32	%f89, %f1, %f185, %p44;
	add.s64 	%rd76, %rd3, %rd71;
	ld.global.nc.u8 	%rs39, [%rd76];
	setp.gt.u16	%p45, %rs39, %rs1;
	cvt.u32.u16	%r169, %rs39;
	and.b32  	%r67, %r169, 255;
	@%p45 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	add.s32 	%r173, %r67, 1;
	mul.lo.s32 	%r174, %r173, %r67;
	shr.u32 	%r175, %r174, 1;
	add.s32 	%r191, %r175, %r6;
	bra.uni 	BB0_75;

BB0_73:
	add.s32 	%r170, %r6, 1;
	mul.lo.s32 	%r171, %r170, %r6;
	shr.u32 	%r172, %r171, 1;
	add.s32 	%r191, %r67, %r172;

BB0_75:
	mul.wide.s32 	%rd77, %r191, 4;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.nc.f32 	%f191, [%rd78];
	add.f32 	%f192, %f191, %f191;
	div.rn.f32 	%f193, %f192, %f83;
	sub.f32 	%f194, %f89, %f1;
	sub.f32 	%f195, %f88, %f2;
	sub.f32 	%f196, %f87, %f3;
	fma.rn.f32 	%f227, %f194, %f193, %f84;
	fma.rn.f32 	%f228, %f195, %f193, %f85;
	fma.rn.f32 	%f229, %f196, %f193, %f86;

BB0_76:
	setp.eq.s64	%p46, %rd11, 0;
	@%p46 bra 	BB0_78;

	cvta.to.global.u64 	%rd79, %rd11;
	shl.b64 	%rd80, %rd7, 2;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.nc.f32 	%f197, [%rd81];
	mul.f32 	%f230, %f197, %f230;

BB0_78:
	setp.eq.f32	%p47, %f230, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	@%p47 bra 	BB0_80;

	rcp.rn.f32 	%f231, %f230;

BB0_80:
	cvta.to.global.u64 	%rd82, %rd10;
	cvta.to.global.u64 	%rd83, %rd9;
	cvta.to.global.u64 	%rd84, %rd8;
	shl.b64 	%rd85, %rd7, 2;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f32 	%f199, [%rd86];
	fma.rn.f32 	%f200, %f227, %f231, %f199;
	st.global.f32 	[%rd86], %f200;
	add.s64 	%rd87, %rd83, %rd85;
	ld.global.f32 	%f201, [%rd87];
	fma.rn.f32 	%f202, %f228, %f231, %f201;
	st.global.f32 	[%rd87], %f202;
	add.s64 	%rd88, %rd82, %rd85;
	ld.global.f32 	%f203, [%rd88];
	fma.rn.f32 	%f204, %f229, %f231, %f203;
	st.global.f32 	[%rd88], %f204;

BB0_81:
	ret;
}


