<stg><name>C_IO_L2_in_6_x0</name>


<trans_list>

<trans id="433" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="2" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="2" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="3" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="or_ln4577" val="0"/>
</and_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="or_ln4577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="or_ln4577" val="1"/>
</and_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="or_ln4577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1004" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1004" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1003" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1003" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="9" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="27" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="28" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4577" val="0"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln4577" val="0"/>
<literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="29" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4577" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln4577" val="1"/>
<literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="30" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1002" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1002" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1001" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="33" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1001" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="34" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="35" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="53" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="54" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="72" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_6_x0131, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x024, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x023, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_6_x0131, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x024, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x023, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln4567 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4567"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln4568 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4568"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln4577 = br void

]]></Node>
<StgValue><ssdm name="br_ln4577"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten111 = phi i5 0, void, i5 %add_ln890_124, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten111"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1018, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_4 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_124 = add i5 %indvar_flatten111, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_124"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten111, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_1_C_IO_L2_in_6_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890237 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890237"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln4577 = select i1 %icmp_ln890237, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln4577"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln4577 = or i1 %icmp_ln890237, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln4577"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln4577 = xor i1 %icmp_ln890237, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4577"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln4577 = and i1 %arb_4, i1 %xor_ln4577

]]></Node>
<StgValue><ssdm name="and_ln4577"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln4578 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1042

]]></Node>
<StgValue><ssdm name="specloopname_ln4578"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln4577, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln4582 = br i1 %and_ln4577, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln4582"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln4584 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln4584"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln4658 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln4658"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.preheader251.preheader.preheader:0 %br_ln4750 = br void %.preheader251.preheader

]]></Node>
<StgValue><ssdm name="br_ln4750"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_22 = phi i4 %c3_24, void %.loopexit1216, i4 6, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_22"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader15:1 %tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_22, i32 3

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:2 %br_ln4584 = br i1 %tmp_573, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4584"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1117

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_2 = zext i4 %c3_22

]]></Node>
<StgValue><ssdm name="zext_ln886_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_2 = icmp_ugt  i6 %zext_ln886_2, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln4586 = br i1 %icmp_ln886_2, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4586"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln4589 = icmp_eq  i4 %c3_22, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln4589"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln4589 = br i1 %icmp_ln4589, void %.preheader12.preheader, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln4589"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
<literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0 %br_ln890 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_573" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
<literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln4599 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln4599"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
</and_exp><and_exp><literal name="tmp_573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln4624 = br i1 %or_ln4577, void %.loopexit1220, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4624"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="or_ln4577" val="1"/>
</and_exp><and_exp><literal name="tmp_573" val="1"/>
<literal name="or_ln4577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln4632 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln4632"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0 %c4_V_8 = phi i4 %add_ln691_1025, void, i4 0, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="c4_V_8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1 %add_ln691_1025 = add i4 %c4_V_8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1025"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:2 %icmp_ln890_994 = icmp_eq  i4 %c4_V_8, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_994"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4 %br_ln4604 = br i1 %icmp_ln890_994, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4604"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln4604 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1062

]]></Node>
<StgValue><ssdm name="specloopname_ln4604"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln4606 = br void

]]></Node>
<StgValue><ssdm name="br_ln4606"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_7 = phi i4 %add_ln691_1023, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_7"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1023 = add i4 %c4_V_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1023"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="4">
<![CDATA[
.preheader13:2 %trunc_ln4599 = trunc i4 %c4_V_7

]]></Node>
<StgValue><ssdm name="trunc_ln4599"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader13:3 %tmp_615_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4599, i4 0

]]></Node>
<StgValue><ssdm name="tmp_615_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:4 %icmp_ln890_993 = icmp_eq  i4 %c4_V_7, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_993"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:6 %br_ln4590 = br i1 %icmp_ln890_993, void %.split47, void %.loopexit1216.loopexit318

]]></Node>
<StgValue><ssdm name="br_ln4590"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln4590 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1272

]]></Node>
<StgValue><ssdm name="specloopname_ln4590"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln4592 = br void

]]></Node>
<StgValue><ssdm name="br_ln4592"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit318:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_24 = add i4 %c3_22, i4 1

]]></Node>
<StgValue><ssdm name="c3_24"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4589" val="1"/>
<literal name="icmp_ln890_993" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4589" val="0"/>
<literal name="icmp_ln890_994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_56 = phi i5 %add_ln691_1026, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_56"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1026 = add i5 %c5_V_56, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1026"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1004 = icmp_eq  i5 %c5_V_56, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1004"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4606 = br i1 %icmp_ln890_1004, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln4606"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1004" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln4606 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1009

]]></Node>
<StgValue><ssdm name="specloopname_ln4606"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_583 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x023

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024, i512 %tmp_583

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_55 = phi i5 %add_ln691_1024, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_55"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1024 = add i5 %c5_V_55, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1024"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4599 = zext i5 %c5_V_55

]]></Node>
<StgValue><ssdm name="zext_ln4599"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4599 = add i7 %tmp_615_cast, i7 %zext_ln4599

]]></Node>
<StgValue><ssdm name="add_ln4599"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4599_1 = zext i7 %add_ln4599

]]></Node>
<StgValue><ssdm name="zext_ln4599_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln4599_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1003 = icmp_eq  i5 %c5_V_55, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1003"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4592 = br i1 %icmp_ln890_1003, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln4592"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1003" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln4592 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1277

]]></Node>
<StgValue><ssdm name="specloopname_ln4592"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_582 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x023

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln4599 = store i512 %tmp_582, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln4599"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten47 = phi i17 %add_ln4625, void %.preheader10, i17 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %indvar_flatten19 = phi i11 %select_ln890_103, void %.preheader10, i11 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten = phi i10 %select_ln890_102, void %.preheader10, i10 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_72 = phi i6 %select_ln890_101, void %.preheader10, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_72"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %c7_V_70 = phi i4 %add_ln691_1017, void %.preheader10, i4 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_70"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader10.preheader:5 %add_ln4625 = add i17 %indvar_flatten47, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4625"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:6 %empty = trunc i6 %c6_V_72

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader10.preheader:7 %icmp_ln4625 = icmp_eq  i17 %indvar_flatten47, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4625"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:8 %br_ln4625 = br i1 %icmp_ln4625, void %.preheader10, void %.loopexit1220.loopexit317

]]></Node>
<StgValue><ssdm name="br_ln4625"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:2 %icmp_ln890_998 = icmp_eq  i11 %indvar_flatten19, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_998"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:3 %xor_ln4625 = xor i1 %icmp_ln890_998, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4625"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:4 %and_ln4625 = and i1 %empty, i1 %xor_ln4625

]]></Node>
<StgValue><ssdm name="and_ln4625"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:5 %icmp_ln890_999 = icmp_eq  i4 %c7_V_70, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_999"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:6 %and_ln4625_1 = and i1 %icmp_ln890_999, i1 %xor_ln4625

]]></Node>
<StgValue><ssdm name="and_ln4625_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:7 %icmp_ln890_1000 = icmp_eq  i10 %indvar_flatten, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1000"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %and_ln4625_2 = and i1 %icmp_ln890_1000, i1 %xor_ln4625

]]></Node>
<StgValue><ssdm name="and_ln4625_2"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %or_ln4631 = or i1 %and_ln4625_2, i1 %icmp_ln890_998

]]></Node>
<StgValue><ssdm name="or_ln4631"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:11 %select_ln4631 = select i1 %or_ln4631, i6 0, i6 %c6_V_72

]]></Node>
<StgValue><ssdm name="select_ln4631"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %xor_ln4631 = xor i1 %icmp_ln890_1000, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4631"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:13 %or_ln4631_1 = or i1 %icmp_ln890_998, i1 %xor_ln4631

]]></Node>
<StgValue><ssdm name="or_ln4631_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %and_ln4631 = and i1 %and_ln4625, i1 %or_ln4631_1

]]></Node>
<StgValue><ssdm name="and_ln4631"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:15 %and_ln4631_1 = and i1 %and_ln4625_1, i1 %or_ln4631_1

]]></Node>
<StgValue><ssdm name="and_ln4631_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:16 %add_ln691_1016 = add i6 %select_ln4631, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1016"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:18 %or_ln4632 = or i1 %and_ln4631_1, i1 %and_ln4625_2

]]></Node>
<StgValue><ssdm name="or_ln4632"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:19 %or_ln4632_1 = or i1 %or_ln4632, i1 %icmp_ln890_998

]]></Node>
<StgValue><ssdm name="or_ln4632_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:20 %select_ln4632 = select i1 %or_ln4632_1, i4 0, i4 %c7_V_70

]]></Node>
<StgValue><ssdm name="select_ln4632"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:21 %empty_2430 = trunc i6 %add_ln691_1016

]]></Node>
<StgValue><ssdm name="empty_2430"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:22 %select_ln4632_1 = select i1 %and_ln4631_1, i1 %empty_2430, i1 %and_ln4631

]]></Node>
<StgValue><ssdm name="select_ln4632_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:23 %select_ln890_101 = select i1 %and_ln4631_1, i6 %add_ln691_1016, i6 %select_ln4631

]]></Node>
<StgValue><ssdm name="select_ln890_101"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:24 %tmp_576 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1016, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:25 %tmp_577 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_72, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:26 %select_ln4631_1 = select i1 %or_ln4631, i4 0, i4 %tmp_577

]]></Node>
<StgValue><ssdm name="select_ln4631_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:27 %select_ln4632_2 = select i1 %and_ln4631_1, i4 %tmp_576, i4 %select_ln4631_1

]]></Node>
<StgValue><ssdm name="select_ln4632_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:53 %add_ln890_122 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_122"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader10:54 %select_ln890_102 = select i1 %or_ln4631, i10 1, i10 %add_ln890_122

]]></Node>
<StgValue><ssdm name="select_ln890_102"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:55 %add_ln890_123 = add i11 %indvar_flatten19, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_123"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader10:56 %select_ln890_103 = select i1 %icmp_ln890_998, i11 1, i11 %add_ln890_123

]]></Node>
<StgValue><ssdm name="select_ln890_103"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader10:28 %tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4632, i4 %select_ln4632_2

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:29 %local_C_ping_V_addr_8 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:32 %in_data_V_4 = load i7 %local_C_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:32 %in_data_V_4 = load i7 %local_C_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_4"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4632_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="512">
<![CDATA[
.preheader10:33 %data_split_V_0_93 = trunc i512 %in_data_V_4

]]></Node>
<StgValue><ssdm name="data_split_V_0_93"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4632_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:34 %data_split_V_1_93 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_4, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_93"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:35 %select_ln4648 = select i1 %select_ln4632_1, i256 %data_split_V_1_93, i256 %data_split_V_0_93

]]></Node>
<StgValue><ssdm name="select_ln4648"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="208" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="209" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="210" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="211" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="212" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="213" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="216" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="219" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="220" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="222" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_8_C_IO_L2_in_6_x0_loop_10_C_IO_L2_in_6_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_9_C_IO_L2_in_6_x0_loop_10_C_IO_L2_in_6_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_10_C_IO_L2_in_6_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:30 %specpipeline_ln4634 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln4634"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:31 %specloopname_ln4634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1286

]]></Node>
<StgValue><ssdm name="specloopname_ln4634"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader10:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4648

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:52 %add_ln691_1017 = add i4 %select_ln4632, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1017"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:57 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4577" val="0"/>
<literal name="or_ln4577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit317:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4577" val="1"/>
<literal name="or_ln4577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln4732 = xor i1 %arb_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4732"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890237, i1 %xor_ln4732

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1018 = add i3 %select_ln4577, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1018"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="238" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3 = phi i4 %c3_23, void %.loopexit1218, i4 6, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader9:1 %tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:2 %br_ln4658 = br i1 %tmp_572, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln4658"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_720

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln4660 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln4660"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln4663 = icmp_eq  i4 %c3, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln4663"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln4663 = br i1 %icmp_ln4663, void %.preheader6.preheader, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln4663"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_572" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln4673 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln4673"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln4698 = br i1 %or_ln4577, void %.loopexit1220, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4698"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4577" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln4577" val="1"/>
<literal name="tmp_572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln4706 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4706"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V_6 = phi i4 %add_ln691_1021, void, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V_6"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_1021 = add i4 %c4_V_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1021"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_992 = icmp_eq  i4 %c4_V_6, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_992"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln4678 = br i1 %icmp_ln890_992, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4678"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln4678 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1349

]]></Node>
<StgValue><ssdm name="specloopname_ln4678"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln4680 = br void

]]></Node>
<StgValue><ssdm name="br_ln4680"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1019, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1019 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1019"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln4673 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln4673"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_610_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4673, i4 0

]]></Node>
<StgValue><ssdm name="tmp_610_cast"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_991 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_991"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln4664 = br i1 %icmp_ln890_991, void %.split24, void %.loopexit1218.loopexit316

]]></Node>
<StgValue><ssdm name="br_ln4664"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln4664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_721

]]></Node>
<StgValue><ssdm name="specloopname_ln4664"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln4666 = br void

]]></Node>
<StgValue><ssdm name="br_ln4666"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit316:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_23 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_23"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4663" val="1"/>
<literal name="icmp_ln890_991" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4663" val="0"/>
<literal name="icmp_ln890_992" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_54 = phi i5 %add_ln691_1022, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_54"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1022 = add i5 %c5_V_54, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1022"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1002 = icmp_eq  i5 %c5_V_54, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1002"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4680 = br i1 %icmp_ln890_1002, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln4680"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1002" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln4680 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1653

]]></Node>
<StgValue><ssdm name="specloopname_ln4680"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_585 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x023

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024, i512 %tmp_585

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="282" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1020, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1020 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1020"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4673 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln4673"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4673 = add i7 %tmp_610_cast, i7 %zext_ln4673

]]></Node>
<StgValue><ssdm name="add_ln4673"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4673_1 = zext i7 %add_ln4673

]]></Node>
<StgValue><ssdm name="zext_ln4673_1"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_7 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln4673_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1001 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1001"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4666 = br i1 %icmp_ln890_1001, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln4666"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1001" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln4666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1144

]]></Node>
<StgValue><ssdm name="specloopname_ln4666"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_584 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x023

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln4673 = store i512 %tmp_584, i7 %local_C_ping_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln4673"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="296" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten103 = phi i17 %add_ln4699, void %.preheader, i17 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten75 = phi i11 %select_ln890_100, void %.preheader, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten55 = phi i10 %select_ln890_99, void %.preheader, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_71 = phi i6 %select_ln890_98, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_71"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V_69 = phi i4 %add_ln691_1015, void %.preheader, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_69"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5 %add_ln4699 = add i17 %indvar_flatten103, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4699"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %empty_2431 = trunc i6 %c6_V_71

]]></Node>
<StgValue><ssdm name="empty_2431"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7 %icmp_ln4699 = icmp_eq  i17 %indvar_flatten103, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4699"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln4699 = br i1 %icmp_ln4699, void %.preheader, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4699"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_995 = icmp_eq  i11 %indvar_flatten75, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_995"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln4699 = xor i1 %icmp_ln890_995, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4699"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:4 %and_ln4699 = and i1 %empty_2431, i1 %xor_ln4699

]]></Node>
<StgValue><ssdm name="and_ln4699"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %icmp_ln890_996 = icmp_eq  i4 %c7_V_69, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_996"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %and_ln4699_1 = and i1 %icmp_ln890_996, i1 %xor_ln4699

]]></Node>
<StgValue><ssdm name="and_ln4699_1"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:7 %icmp_ln890_997 = icmp_eq  i10 %indvar_flatten55, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_997"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln4699_2 = and i1 %icmp_ln890_997, i1 %xor_ln4699

]]></Node>
<StgValue><ssdm name="and_ln4699_2"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %or_ln4705 = or i1 %and_ln4699_2, i1 %icmp_ln890_995

]]></Node>
<StgValue><ssdm name="or_ln4705"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %select_ln4705 = select i1 %or_ln4705, i6 0, i6 %c6_V_71

]]></Node>
<StgValue><ssdm name="select_ln4705"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %xor_ln4705 = xor i1 %icmp_ln890_997, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4705"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %or_ln4705_1 = or i1 %icmp_ln890_995, i1 %xor_ln4705

]]></Node>
<StgValue><ssdm name="or_ln4705_1"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln4705 = and i1 %and_ln4699, i1 %or_ln4705_1

]]></Node>
<StgValue><ssdm name="and_ln4705"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln4705_1 = and i1 %and_ln4699_1, i1 %or_ln4705_1

]]></Node>
<StgValue><ssdm name="and_ln4705_1"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691_1014 = add i6 %select_ln4705, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1014"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln4706 = or i1 %and_ln4705_1, i1 %and_ln4699_2

]]></Node>
<StgValue><ssdm name="or_ln4706"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln4706_1 = or i1 %or_ln4706, i1 %icmp_ln890_995

]]></Node>
<StgValue><ssdm name="or_ln4706_1"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln4706 = select i1 %or_ln4706_1, i4 0, i4 %c7_V_69

]]></Node>
<StgValue><ssdm name="select_ln4706"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2432 = trunc i6 %add_ln691_1014

]]></Node>
<StgValue><ssdm name="empty_2432"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln4706_1 = select i1 %and_ln4705_1, i1 %empty_2432, i1 %and_ln4705

]]></Node>
<StgValue><ssdm name="select_ln4706_1"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:23 %select_ln890_98 = select i1 %and_ln4705_1, i6 %add_ln691_1014, i6 %select_ln4705

]]></Node>
<StgValue><ssdm name="select_ln890_98"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:24 %tmp_574 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1014, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp_575 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_71, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:26 %select_ln4705_1 = select i1 %or_ln4705, i4 0, i4 %tmp_575

]]></Node>
<StgValue><ssdm name="select_ln4705_1"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln4706_2 = select i1 %and_ln4705_1, i4 %tmp_574, i4 %select_ln4705_1

]]></Node>
<StgValue><ssdm name="select_ln4706_2"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:53 %add_ln890_120 = add i10 %indvar_flatten55, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_120"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:54 %select_ln890_99 = select i1 %or_ln4705, i10 1, i10 %add_ln890_120

]]></Node>
<StgValue><ssdm name="select_ln890_99"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:55 %add_ln890_121 = add i11 %indvar_flatten75, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_121"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:56 %select_ln890_100 = select i1 %icmp_ln890_995, i11 1, i11 %add_ln890_121

]]></Node>
<StgValue><ssdm name="select_ln890_100"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="333" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:28 %tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4706, i4 %select_ln4706_2

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %local_C_pong_V_addr_4 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_4"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V_3 = load i7 %local_C_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="336" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V_3 = load i7 %local_C_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_3"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4706_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="256" op_0_bw="512">
<![CDATA[
.preheader:33 %data_split_V_0_92 = trunc i512 %in_data_V_3

]]></Node>
<StgValue><ssdm name="data_split_V_0_92"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4706_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:34 %data_split_V_1_92 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_3, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_92"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:35 %select_ln4722 = select i1 %select_ln4706_1, i256 %data_split_V_1_92, i256 %data_split_V_0_92

]]></Node>
<StgValue><ssdm name="select_ln4722"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="340" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="341" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="342" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="343" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="344" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="345" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="346" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="347" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="348" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="349" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="350" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="351" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="352" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="353" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="354" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_19_C_IO_L2_in_6_x0_loop_21_C_IO_L2_in_6_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_20_C_IO_L2_in_6_x0_loop_21_C_IO_L2_in_6_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_21_C_IO_L2_in_6_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:30 %specpipeline_ln4708 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln4708"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:31 %specloopname_ln4708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_679

]]></Node>
<StgValue><ssdm name="specloopname_ln4708"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4722

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:52 %add_ln691_1015 = add i4 %select_ln4706, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1015"/></StgValue>
</operation>

<operation id="363" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader:57 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader251.preheader:0 %indvar_flatten167 = phi i17 %add_ln4743, void %.preheader251, i17 0, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader251.preheader:1 %indvar_flatten139 = phi i11 %select_ln890_97, void %.preheader251, i11 0, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten139"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader251.preheader:2 %indvar_flatten119 = phi i10 %select_ln890_96, void %.preheader251, i10 0, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten119"/></StgValue>
</operation>

<operation id="367" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader251.preheader:3 %c6_V = phi i6 %select_ln890, void %.preheader251, i6 0, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="368" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader251.preheader:4 %c7_V = phi i4 %add_ln691_1013, void %.preheader251, i4 0, void %.preheader251.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="369" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader251.preheader:5 %add_ln4743 = add i17 %indvar_flatten167, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4743"/></StgValue>
</operation>

<operation id="370" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="6">
<![CDATA[
.preheader251.preheader:6 %empty_2433 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2433"/></StgValue>
</operation>

<operation id="371" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader251.preheader:7 %icmp_ln4743 = icmp_eq  i17 %indvar_flatten167, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4743"/></StgValue>
</operation>

<operation id="372" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader251.preheader:8 %br_ln4743 = br i1 %icmp_ln4743, void %.preheader251, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln4743"/></StgValue>
</operation>

<operation id="373" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader251:2 %icmp_ln890_988 = icmp_eq  i11 %indvar_flatten139, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_988"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:3 %xor_ln4743 = xor i1 %icmp_ln890_988, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4743"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:4 %and_ln4743 = and i1 %empty_2433, i1 %xor_ln4743

]]></Node>
<StgValue><ssdm name="and_ln4743"/></StgValue>
</operation>

<operation id="376" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader251:5 %icmp_ln890_989 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_989"/></StgValue>
</operation>

<operation id="377" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:6 %and_ln4743_1 = and i1 %icmp_ln890_989, i1 %xor_ln4743

]]></Node>
<StgValue><ssdm name="and_ln4743_1"/></StgValue>
</operation>

<operation id="378" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader251:7 %icmp_ln890_990 = icmp_eq  i10 %indvar_flatten119, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_990"/></StgValue>
</operation>

<operation id="379" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:8 %and_ln4743_2 = and i1 %icmp_ln890_990, i1 %xor_ln4743

]]></Node>
<StgValue><ssdm name="and_ln4743_2"/></StgValue>
</operation>

<operation id="380" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:10 %or_ln4749 = or i1 %and_ln4743_2, i1 %icmp_ln890_988

]]></Node>
<StgValue><ssdm name="or_ln4749"/></StgValue>
</operation>

<operation id="381" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader251:11 %select_ln4749 = select i1 %or_ln4749, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln4749"/></StgValue>
</operation>

<operation id="382" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:12 %xor_ln4749 = xor i1 %icmp_ln890_990, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4749"/></StgValue>
</operation>

<operation id="383" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:13 %or_ln4749_1 = or i1 %icmp_ln890_988, i1 %xor_ln4749

]]></Node>
<StgValue><ssdm name="or_ln4749_1"/></StgValue>
</operation>

<operation id="384" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:14 %and_ln4749 = and i1 %and_ln4743, i1 %or_ln4749_1

]]></Node>
<StgValue><ssdm name="and_ln4749"/></StgValue>
</operation>

<operation id="385" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:15 %and_ln4749_1 = and i1 %and_ln4743_1, i1 %or_ln4749_1

]]></Node>
<StgValue><ssdm name="and_ln4749_1"/></StgValue>
</operation>

<operation id="386" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader251:16 %add_ln691 = add i6 %select_ln4749, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="387" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:18 %or_ln4750 = or i1 %and_ln4749_1, i1 %and_ln4743_2

]]></Node>
<StgValue><ssdm name="or_ln4750"/></StgValue>
</operation>

<operation id="388" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader251:19 %or_ln4750_1 = or i1 %or_ln4750, i1 %icmp_ln890_988

]]></Node>
<StgValue><ssdm name="or_ln4750_1"/></StgValue>
</operation>

<operation id="389" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader251:20 %select_ln4750 = select i1 %or_ln4750_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln4750"/></StgValue>
</operation>

<operation id="390" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="6">
<![CDATA[
.preheader251:21 %empty_2434 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2434"/></StgValue>
</operation>

<operation id="391" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader251:22 %select_ln4750_1 = select i1 %and_ln4749_1, i1 %empty_2434, i1 %and_ln4749

]]></Node>
<StgValue><ssdm name="select_ln4750_1"/></StgValue>
</operation>

<operation id="392" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader251:23 %select_ln890 = select i1 %and_ln4749_1, i6 %add_ln691, i6 %select_ln4749

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="393" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader251:24 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="394" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader251:25 %tmp_571 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="395" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader251:26 %select_ln4749_1 = select i1 %or_ln4749, i4 0, i4 %tmp_571

]]></Node>
<StgValue><ssdm name="select_ln4749_1"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader251:27 %select_ln4750_2 = select i1 %and_ln4749_1, i4 %tmp, i4 %select_ln4749_1

]]></Node>
<StgValue><ssdm name="select_ln4750_2"/></StgValue>
</operation>

<operation id="397" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader251:53 %add_ln890 = add i10 %indvar_flatten119, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="398" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader251:54 %select_ln890_96 = select i1 %or_ln4749, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_96"/></StgValue>
</operation>

<operation id="399" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader251:55 %add_ln890_119 = add i11 %indvar_flatten139, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_119"/></StgValue>
</operation>

<operation id="400" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4743" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader251:56 %select_ln890_97 = select i1 %icmp_ln890_988, i11 1, i11 %add_ln890_119

]]></Node>
<StgValue><ssdm name="select_ln890_97"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="401" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader251:28 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4750, i4 %select_ln4750_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="402" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader251:29 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="403" st_id="55" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="7">
<![CDATA[
.preheader251:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="404" st_id="56" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="7">
<![CDATA[
.preheader251:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4750_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="256" op_0_bw="512">
<![CDATA[
.preheader251:33 %data_split_V_0 = trunc i512 %in_data_V

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4750_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader251:34 %data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="407" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader251:35 %select_ln4766 = select i1 %select_ln4750_1, i256 %data_split_V_1, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="select_ln4766"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="408" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader251:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="409" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="411" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="412" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="413" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="414" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="415" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="416" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="419" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="421" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader251:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_25_C_IO_L2_in_6_x0_loop_27_C_IO_L2_in_6_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader251:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader251:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_26_C_IO_L2_in_6_x0_loop_27_C_IO_L2_in_6_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader251:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x0_loop_27_C_IO_L2_in_6_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader251:30 %specpipeline_ln4752 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln4752"/></StgValue>
</operation>

<operation id="428" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader251:31 %specloopname_ln4752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_691

]]></Node>
<StgValue><ssdm name="specloopname_ln4752"/></StgValue>
</operation>

<operation id="429" st_id="72" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader251:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x0131, i256 %select_ln4766

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="430" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader251:52 %add_ln691_1013 = add i4 %select_ln4750, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1013"/></StgValue>
</operation>

<operation id="431" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
.preheader251:57 %br_ln0 = br void %.preheader251.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="432" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln4813 = ret

]]></Node>
<StgValue><ssdm name="ret_ln4813"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
