// Seed: 3708154022
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    output wor id_11,
    output wor id_12
);
  assign id_12 = id_2 ? id_2 : 1 ? 1'b0 : id_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wand id_3
);
  assign id_2 = 1;
  module_0(
      id_1, id_0, id_0, id_1, id_1, id_3, id_2, id_3, id_2, id_0, id_1, id_3, id_3
  );
endmodule
