begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for fr30.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"fr30-desc.h"
end_include

begin_include
include|#
directive|include
file|"fr30-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"fr30"
block|,
name|MACH_FR30
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"fr30"
block|,
name|ISA_FR30
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|fr30_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|fr30_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|fr30_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"HASH-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|fr30_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NOT-IN-DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|fr30_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"fr30"
block|,
literal|16
block|,
literal|16
block|,
literal|16
block|,
literal|48
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|fr30_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"fr30"
block|,
literal|"fr30"
block|,
name|MACH_FR30
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ac"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fp"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_gr_names
init|=
block|{
operator|&
name|fr30_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|19
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_cr_names_entries
index|[]
init|=
block|{
block|{
literal|"cr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_cr_names
init|=
block|{
operator|&
name|fr30_cgen_opval_cr_names_entries
index|[
literal|0
index|]
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_dr_names_entries
index|[]
init|=
block|{
block|{
literal|"tbr"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rp"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssp"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"usp"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdh"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mdl"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_dr_names
init|=
block|{
operator|&
name|fr30_cgen_opval_dr_names_entries
index|[
literal|0
index|]
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_h_ps_entries
index|[]
init|=
block|{
block|{
literal|"ps"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_h_ps
init|=
block|{
operator|&
name|fr30_cgen_opval_h_ps_entries
index|[
literal|0
index|]
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_h_r13_entries
index|[]
init|=
block|{
block|{
literal|"r13"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_h_r13
init|=
block|{
operator|&
name|fr30_cgen_opval_h_r13_entries
index|[
literal|0
index|]
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_h_r14_entries
index|[]
init|=
block|{
block|{
literal|"r14"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_h_r14
init|=
block|{
operator|&
name|fr30_cgen_opval_h_r14_entries
index|[
literal|0
index|]
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|fr30_cgen_opval_h_r15_entries
index|[]
init|=
block|{
block|{
literal|"r15"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|fr30_cgen_opval_h_r15
init|=
block|{
operator|&
name|fr30_cgen_opval_h_r15_entries
index|[
literal|0
index|]
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|fr30_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cr"
block|,
name|HW_H_CR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_cr_names
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-dr"
block|,
name|HW_H_DR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_dr_names
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ps"
block|,
name|HW_H_PS
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_h_ps
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r13"
block|,
name|HW_H_R13
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_h_r13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r14"
block|,
name|HW_H_R14
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_h_r14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-r15"
block|,
name|HW_H_R15
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|fr30_cgen_opval_h_r15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-nbit"
block|,
name|HW_H_NBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-zbit"
block|,
name|HW_H_ZBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-vbit"
block|,
name|HW_H_VBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cbit"
block|,
name|HW_H_CBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ibit"
block|,
name|HW_H_IBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sbit"
block|,
name|HW_H_SBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-tbit"
block|,
name|HW_H_TBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-d0bit"
block|,
name|HW_H_D0BIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-d1bit"
block|,
name|HW_H_D1BIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ccr"
block|,
name|HW_H_CCR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-scr"
block|,
name|HW_H_SCR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ilm"
block|,
name|HW_H_ILM
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|fr30_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|FR30_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_OP1
block|,
literal|"f-op1"
block|,
literal|0
block|,
literal|16
block|,
literal|0
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_OP2
block|,
literal|"f-op2"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_OP3
block|,
literal|"f-op3"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_OP4
block|,
literal|"f-op4"
block|,
literal|0
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_OP5
block|,
literal|"f-op5"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_CC
block|,
literal|"f-cc"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_CCC
block|,
literal|"f-ccc"
block|,
literal|16
block|,
literal|16
block|,
literal|0
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RJ
block|,
literal|"f-Rj"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RI
block|,
literal|"f-Ri"
block|,
literal|0
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RS1
block|,
literal|"f-Rs1"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RS2
block|,
literal|"f-Rs2"
block|,
literal|0
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RJC
block|,
literal|"f-Rjc"
block|,
literal|16
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_RIC
block|,
literal|"f-Ric"
block|,
literal|16
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_CRJ
block|,
literal|"f-CRj"
block|,
literal|16
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_CRI
block|,
literal|"f-CRi"
block|,
literal|16
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_U4
block|,
literal|"f-u4"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_U4C
block|,
literal|"f-u4c"
block|,
literal|0
block|,
literal|16
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I4
block|,
literal|"f-i4"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_M4
block|,
literal|"f-m4"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_U8
block|,
literal|"f-u8"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I8
block|,
literal|"f-i8"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I20_4
block|,
literal|"f-i20-4"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I20_16
block|,
literal|"f-i20-16"
block|,
literal|16
block|,
literal|16
block|,
literal|0
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I20
block|,
literal|"f-i20"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_I32
block|,
literal|"f-i32"
block|,
literal|16
block|,
literal|32
block|,
literal|0
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_UDISP6
block|,
literal|"f-udisp6"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DISP8
block|,
literal|"f-disp8"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DISP9
block|,
literal|"f-disp9"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DISP10
block|,
literal|"f-disp10"
block|,
literal|0
block|,
literal|16
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_S10
block|,
literal|"f-s10"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_U10
block|,
literal|"f-u10"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REL9
block|,
literal|"f-rel9"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DIR8
block|,
literal|"f-dir8"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DIR9
block|,
literal|"f-dir9"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_DIR10
block|,
literal|"f-dir10"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REL12
block|,
literal|"f-rel12"
block|,
literal|0
block|,
literal|16
block|,
literal|5
block|,
literal|11
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REGLIST_HI_ST
block|,
literal|"f-reglist_hi_st"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REGLIST_LOW_ST
block|,
literal|"f-reglist_low_st"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REGLIST_HI_LD
block|,
literal|"f-reglist_hi_ld"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|FR30_F_REGLIST_LOW_LD
block|,
literal|"f-reglist_low_ld"
block|,
literal|0
block|,
literal|16
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FR30_F_I20_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FR30_F_I20_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_I20_4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_I20_16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|FR30_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|FR30_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|fr30_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|FR30_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Ri: destination register */
block|{
literal|"Ri"
block|,
name|FR30_OPERAND_RI
block|,
name|HW_H_GR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Rj: source register */
block|{
literal|"Rj"
block|,
name|FR30_OPERAND_RJ
block|,
name|HW_H_GR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Ric: target register coproc insn */
block|{
literal|"Ric"
block|,
name|FR30_OPERAND_RIC
block|,
name|HW_H_GR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RIC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Rjc: source register coproc insn */
block|{
literal|"Rjc"
block|,
name|FR30_OPERAND_RJC
block|,
name|HW_H_GR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RJC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* CRi: coprocessor register */
block|{
literal|"CRi"
block|,
name|FR30_OPERAND_CRI
block|,
name|HW_H_CR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_CRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* CRj: coprocessor register */
block|{
literal|"CRj"
block|,
name|FR30_OPERAND_CRJ
block|,
name|HW_H_CR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_CRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Rs1: dedicated register */
block|{
literal|"Rs1"
block|,
name|FR30_OPERAND_RS1
block|,
name|HW_H_DR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RS1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* Rs2: dedicated register */
block|{
literal|"Rs2"
block|,
name|FR30_OPERAND_RS2
block|,
name|HW_H_DR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_RS2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* R13: General Register 13 */
block|{
literal|"R13"
block|,
name|FR30_OPERAND_R13
block|,
name|HW_H_R13
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* R14: General Register 14 */
block|{
literal|"R14"
block|,
name|FR30_OPERAND_R14
block|,
name|HW_H_R14
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* R15: General Register 15 */
block|{
literal|"R15"
block|,
name|FR30_OPERAND_R15
block|,
name|HW_H_R15
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ps: Program Status register */
block|{
literal|"ps"
block|,
name|FR30_OPERAND_PS
block|,
name|HW_H_PS
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* u4: 4  bit unsigned immediate */
block|{
literal|"u4"
block|,
name|FR30_OPERAND_U4
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_U4
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* u4c: 4  bit unsigned immediate */
block|{
literal|"u4c"
block|,
name|FR30_OPERAND_U4C
block|,
name|HW_H_UINT
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_U4C
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* u8: 8  bit unsigned immediate */
block|{
literal|"u8"
block|,
name|FR30_OPERAND_U8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_U8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* i8: 8  bit unsigned immediate */
block|{
literal|"i8"
block|,
name|FR30_OPERAND_I8
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_I8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* udisp6: 6  bit unsigned immediate */
block|{
literal|"udisp6"
block|,
name|FR30_OPERAND_UDISP6
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_UDISP6
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* disp8: 8  bit signed   immediate */
block|{
literal|"disp8"
block|,
name|FR30_OPERAND_DISP8
block|,
name|HW_H_SINT
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DISP8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* disp9: 9  bit signed   immediate */
block|{
literal|"disp9"
block|,
name|FR30_OPERAND_DISP9
block|,
name|HW_H_SINT
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DISP9
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* disp10: 10 bit signed   immediate */
block|{
literal|"disp10"
block|,
name|FR30_OPERAND_DISP10
block|,
name|HW_H_SINT
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DISP10
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* s10: 10 bit signed   immediate */
block|{
literal|"s10"
block|,
name|FR30_OPERAND_S10
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_S10
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* u10: 10 bit unsigned immediate */
block|{
literal|"u10"
block|,
name|FR30_OPERAND_U10
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_U10
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* i32: 32 bit immediate */
block|{
literal|"i32"
block|,
name|FR30_OPERAND_I32
block|,
name|HW_H_UINT
block|,
literal|0
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_I32
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* m4: 4  bit negative immediate */
block|{
literal|"m4"
block|,
name|FR30_OPERAND_M4
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_M4
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* i20: 20 bit immediate */
block|{
literal|"i20"
block|,
name|FR30_OPERAND_I20
block|,
name|HW_H_UINT
block|,
literal|0
block|,
literal|20
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|FR30_F_I20_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dir8: 8  bit direct address */
block|{
literal|"dir8"
block|,
name|FR30_OPERAND_DIR8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DIR8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dir9: 9  bit direct address */
block|{
literal|"dir9"
block|,
name|FR30_OPERAND_DIR9
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DIR9
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dir10: 10 bit direct address */
block|{
literal|"dir10"
block|,
name|FR30_OPERAND_DIR10
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_DIR10
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* label9: 9  bit pc relative address */
block|{
literal|"label9"
block|,
name|FR30_OPERAND_LABEL9
block|,
name|HW_H_IADDR
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REL9
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* label12: 12 bit pc relative address */
block|{
literal|"label12"
block|,
name|FR30_OPERAND_LABEL12
block|,
name|HW_H_IADDR
block|,
literal|5
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REL12
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reglist_low_ld: 8 bit low register mask for ldm */
block|{
literal|"reglist_low_ld"
block|,
name|FR30_OPERAND_REGLIST_LOW_LD
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REGLIST_LOW_LD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reglist_hi_ld: 8 bit high register mask for ldm */
block|{
literal|"reglist_hi_ld"
block|,
name|FR30_OPERAND_REGLIST_HI_LD
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REGLIST_HI_LD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reglist_low_st: 8 bit low register mask for stm */
block|{
literal|"reglist_low_st"
block|,
name|FR30_OPERAND_REGLIST_LOW_ST
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REGLIST_LOW_ST
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reglist_hi_st: 8 bit high register mask for stm */
block|{
literal|"reglist_hi_st"
block|,
name|FR30_OPERAND_REGLIST_HI_ST
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_REGLIST_HI_ST
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cc: condition codes */
block|{
literal|"cc"
block|,
name|FR30_OPERAND_CC
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_CC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ccc: coprocessor calc */
block|{
literal|"ccc"
block|,
name|FR30_OPERAND_CCC
block|,
name|HW_H_UINT
block|,
literal|0
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|fr30_cgen_ifld_table
index|[
name|FR30_F_CCC
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nbit: negative   bit */
block|{
literal|"nbit"
block|,
name|FR30_OPERAND_NBIT
block|,
name|HW_H_NBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* vbit: overflow   bit */
block|{
literal|"vbit"
block|,
name|FR30_OPERAND_VBIT
block|,
name|HW_H_VBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* zbit: zero       bit */
block|{
literal|"zbit"
block|,
name|FR30_OPERAND_ZBIT
block|,
name|HW_H_ZBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbit: carry      bit */
block|{
literal|"cbit"
block|,
name|FR30_OPERAND_CBIT
block|,
name|HW_H_CBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ibit: interrupt  bit */
block|{
literal|"ibit"
block|,
name|FR30_OPERAND_IBIT
block|,
name|HW_H_IBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbit: stack      bit */
block|{
literal|"sbit"
block|,
name|FR30_OPERAND_SBIT
block|,
name|HW_H_SBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* tbit: trace trap bit */
block|{
literal|"tbit"
block|,
name|FR30_OPERAND_TBIT
block|,
name|HW_H_TBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* d0bit: division 0 bit */
block|{
literal|"d0bit"
block|,
name|FR30_OPERAND_D0BIT
block|,
name|HW_H_D0BIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* d1bit: division 1 bit */
block|{
literal|"d1bit"
block|,
name|FR30_OPERAND_D1BIT
block|,
name|HW_H_D1BIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ccr: condition code bits */
block|{
literal|"ccr"
block|,
name|FR30_OPERAND_CCR
block|,
name|HW_H_CCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* scr: system condition bits */
block|{
literal|"scr"
block|,
name|FR30_OPERAND_SCR
block|,
name|HW_H_SCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ilm: interrupt level mask */
block|{
literal|"ilm"
block|,
name|FR30_OPERAND_ILM
block|,
name|HW_H_ILM
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|fr30_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $Rj,$Ri */
block|{
name|FR30_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $u4,$Ri */
block|{
name|FR30_INSN_ADDI
block|,
literal|"addi"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add2 $m4,$Ri */
block|{
name|FR30_INSN_ADD2
block|,
literal|"add2"
block|,
literal|"add2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addc $Rj,$Ri */
block|{
name|FR30_INSN_ADDC
block|,
literal|"addc"
block|,
literal|"addc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addn $Rj,$Ri */
block|{
name|FR30_INSN_ADDN
block|,
literal|"addn"
block|,
literal|"addn"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addn $u4,$Ri */
block|{
name|FR30_INSN_ADDNI
block|,
literal|"addni"
block|,
literal|"addn"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addn2 $m4,$Ri */
block|{
name|FR30_INSN_ADDN2
block|,
literal|"addn2"
block|,
literal|"addn2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $Rj,$Ri */
block|{
name|FR30_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subc $Rj,$Ri */
block|{
name|FR30_INSN_SUBC
block|,
literal|"subc"
block|,
literal|"subc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subn $Rj,$Ri */
block|{
name|FR30_INSN_SUBN
block|,
literal|"subn"
block|,
literal|"subn"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $Rj,$Ri */
block|{
name|FR30_INSN_CMP
block|,
literal|"cmp"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp $u4,$Ri */
block|{
name|FR30_INSN_CMPI
block|,
literal|"cmpi"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmp2 $m4,$Ri */
block|{
name|FR30_INSN_CMP2
block|,
literal|"cmp2"
block|,
literal|"cmp2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $Rj,$Ri */
block|{
name|FR30_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $Rj,$Ri */
block|{
name|FR30_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* eor $Rj,$Ri */
block|{
name|FR30_INSN_EOR
block|,
literal|"eor"
block|,
literal|"eor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $Rj,@$Ri */
block|{
name|FR30_INSN_ANDM
block|,
literal|"andm"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andh $Rj,@$Ri */
block|{
name|FR30_INSN_ANDH
block|,
literal|"andh"
block|,
literal|"andh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andb $Rj,@$Ri */
block|{
name|FR30_INSN_ANDB
block|,
literal|"andb"
block|,
literal|"andb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $Rj,@$Ri */
block|{
name|FR30_INSN_ORM
block|,
literal|"orm"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orh $Rj,@$Ri */
block|{
name|FR30_INSN_ORH
block|,
literal|"orh"
block|,
literal|"orh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orb $Rj,@$Ri */
block|{
name|FR30_INSN_ORB
block|,
literal|"orb"
block|,
literal|"orb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* eor $Rj,@$Ri */
block|{
name|FR30_INSN_EORM
block|,
literal|"eorm"
block|,
literal|"eor"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* eorh $Rj,@$Ri */
block|{
name|FR30_INSN_EORH
block|,
literal|"eorh"
block|,
literal|"eorh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* eorb $Rj,@$Ri */
block|{
name|FR30_INSN_EORB
block|,
literal|"eorb"
block|,
literal|"eorb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bandl $u4,@$Ri */
block|{
name|FR30_INSN_BANDL
block|,
literal|"bandl"
block|,
literal|"bandl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* borl $u4,@$Ri */
block|{
name|FR30_INSN_BORL
block|,
literal|"borl"
block|,
literal|"borl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beorl $u4,@$Ri */
block|{
name|FR30_INSN_BEORL
block|,
literal|"beorl"
block|,
literal|"beorl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bandh $u4,@$Ri */
block|{
name|FR30_INSN_BANDH
block|,
literal|"bandh"
block|,
literal|"bandh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* borh $u4,@$Ri */
block|{
name|FR30_INSN_BORH
block|,
literal|"borh"
block|,
literal|"borh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beorh $u4,@$Ri */
block|{
name|FR30_INSN_BEORH
block|,
literal|"beorh"
block|,
literal|"beorh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* btstl $u4,@$Ri */
block|{
name|FR30_INSN_BTSTL
block|,
literal|"btstl"
block|,
literal|"btstl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* btsth $u4,@$Ri */
block|{
name|FR30_INSN_BTSTH
block|,
literal|"btsth"
block|,
literal|"btsth"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mul $Rj,$Ri */
block|{
name|FR30_INSN_MUL
block|,
literal|"mul"
block|,
literal|"mul"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulu $Rj,$Ri */
block|{
name|FR30_INSN_MULU
block|,
literal|"mulu"
block|,
literal|"mulu"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulh $Rj,$Ri */
block|{
name|FR30_INSN_MULH
block|,
literal|"mulh"
block|,
literal|"mulh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* muluh $Rj,$Ri */
block|{
name|FR30_INSN_MULUH
block|,
literal|"muluh"
block|,
literal|"muluh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div0s $Ri */
block|{
name|FR30_INSN_DIV0S
block|,
literal|"div0s"
block|,
literal|"div0s"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div0u $Ri */
block|{
name|FR30_INSN_DIV0U
block|,
literal|"div0u"
block|,
literal|"div0u"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div1 $Ri */
block|{
name|FR30_INSN_DIV1
block|,
literal|"div1"
block|,
literal|"div1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div2 $Ri */
block|{
name|FR30_INSN_DIV2
block|,
literal|"div2"
block|,
literal|"div2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div3 */
block|{
name|FR30_INSN_DIV3
block|,
literal|"div3"
block|,
literal|"div3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div4s */
block|{
name|FR30_INSN_DIV4S
block|,
literal|"div4s"
block|,
literal|"div4s"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsl $Rj,$Ri */
block|{
name|FR30_INSN_LSL
block|,
literal|"lsl"
block|,
literal|"lsl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsl $u4,$Ri */
block|{
name|FR30_INSN_LSLI
block|,
literal|"lsli"
block|,
literal|"lsl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsl2 $u4,$Ri */
block|{
name|FR30_INSN_LSL2
block|,
literal|"lsl2"
block|,
literal|"lsl2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsr $Rj,$Ri */
block|{
name|FR30_INSN_LSR
block|,
literal|"lsr"
block|,
literal|"lsr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsr $u4,$Ri */
block|{
name|FR30_INSN_LSRI
block|,
literal|"lsri"
block|,
literal|"lsr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsr2 $u4,$Ri */
block|{
name|FR30_INSN_LSR2
block|,
literal|"lsr2"
block|,
literal|"lsr2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* asr $Rj,$Ri */
block|{
name|FR30_INSN_ASR
block|,
literal|"asr"
block|,
literal|"asr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* asr $u4,$Ri */
block|{
name|FR30_INSN_ASRI
block|,
literal|"asri"
block|,
literal|"asr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* asr2 $u4,$Ri */
block|{
name|FR30_INSN_ASR2
block|,
literal|"asr2"
block|,
literal|"asr2"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldi:8 $i8,$Ri */
block|{
name|FR30_INSN_LDI8
block|,
literal|"ldi8"
block|,
literal|"ldi:8"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldi:20 $i20,$Ri */
block|{
name|FR30_INSN_LDI20
block|,
literal|"ldi20"
block|,
literal|"ldi:20"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldi:32 $i32,$Ri */
block|{
name|FR30_INSN_LDI32
block|,
literal|"ldi32"
block|,
literal|"ldi:32"
block|,
literal|48
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @$Rj,$Ri */
block|{
name|FR30_INSN_LD
block|,
literal|"ld"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lduh @$Rj,$Ri */
block|{
name|FR30_INSN_LDUH
block|,
literal|"lduh"
block|,
literal|"lduh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldub @$Rj,$Ri */
block|{
name|FR30_INSN_LDUB
block|,
literal|"ldub"
block|,
literal|"ldub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @($R13,$Rj),$Ri */
block|{
name|FR30_INSN_LDR13
block|,
literal|"ldr13"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lduh @($R13,$Rj),$Ri */
block|{
name|FR30_INSN_LDR13UH
block|,
literal|"ldr13uh"
block|,
literal|"lduh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldub @($R13,$Rj),$Ri */
block|{
name|FR30_INSN_LDR13UB
block|,
literal|"ldr13ub"
block|,
literal|"ldub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @($R14,$disp10),$Ri */
block|{
name|FR30_INSN_LDR14
block|,
literal|"ldr14"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lduh @($R14,$disp9),$Ri */
block|{
name|FR30_INSN_LDR14UH
block|,
literal|"ldr14uh"
block|,
literal|"lduh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldub @($R14,$disp8),$Ri */
block|{
name|FR30_INSN_LDR14UB
block|,
literal|"ldr14ub"
block|,
literal|"ldub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @($R15,$udisp6),$Ri */
block|{
name|FR30_INSN_LDR15
block|,
literal|"ldr15"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @$R15+,$Ri */
block|{
name|FR30_INSN_LDR15GR
block|,
literal|"ldr15gr"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @$R15+,$Rs2 */
block|{
name|FR30_INSN_LDR15DR
block|,
literal|"ldr15dr"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ld @$R15+,$ps */
block|{
name|FR30_INSN_LDR15PS
block|,
literal|"ldr15ps"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Ri,@$Rj */
block|{
name|FR30_INSN_ST
block|,
literal|"st"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sth $Ri,@$Rj */
block|{
name|FR30_INSN_STH
block|,
literal|"sth"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stb $Ri,@$Rj */
block|{
name|FR30_INSN_STB
block|,
literal|"stb"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Ri,@($R13,$Rj) */
block|{
name|FR30_INSN_STR13
block|,
literal|"str13"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sth $Ri,@($R13,$Rj) */
block|{
name|FR30_INSN_STR13H
block|,
literal|"str13h"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stb $Ri,@($R13,$Rj) */
block|{
name|FR30_INSN_STR13B
block|,
literal|"str13b"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Ri,@($R14,$disp10) */
block|{
name|FR30_INSN_STR14
block|,
literal|"str14"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sth $Ri,@($R14,$disp9) */
block|{
name|FR30_INSN_STR14H
block|,
literal|"str14h"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stb $Ri,@($R14,$disp8) */
block|{
name|FR30_INSN_STR14B
block|,
literal|"str14b"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Ri,@($R15,$udisp6) */
block|{
name|FR30_INSN_STR15
block|,
literal|"str15"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Ri,@-$R15 */
block|{
name|FR30_INSN_STR15GR
block|,
literal|"str15gr"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $Rs2,@-$R15 */
block|{
name|FR30_INSN_STR15DR
block|,
literal|"str15dr"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* st $ps,@-$R15 */
block|{
name|FR30_INSN_STR15PS
block|,
literal|"str15ps"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $Rj,$Ri */
block|{
name|FR30_INSN_MOV
block|,
literal|"mov"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $Rs1,$Ri */
block|{
name|FR30_INSN_MOVDR
block|,
literal|"movdr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $ps,$Ri */
block|{
name|FR30_INSN_MOVPS
block|,
literal|"movps"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $Ri,$Rs1 */
block|{
name|FR30_INSN_MOV2DR
block|,
literal|"mov2dr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $Ri,$ps */
block|{
name|FR30_INSN_MOV2PS
block|,
literal|"mov2ps"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmp @$Ri */
block|{
name|FR30_INSN_JMP
block|,
literal|"jmp"
block|,
literal|"jmp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmp:d @$Ri */
block|{
name|FR30_INSN_JMPD
block|,
literal|"jmpd"
block|,
literal|"jmp:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* call @$Ri */
block|{
name|FR30_INSN_CALLR
block|,
literal|"callr"
block|,
literal|"call"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* call:d @$Ri */
block|{
name|FR30_INSN_CALLRD
block|,
literal|"callrd"
block|,
literal|"call:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* call $label12 */
block|{
name|FR30_INSN_CALL
block|,
literal|"call"
block|,
literal|"call"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* call:d $label12 */
block|{
name|FR30_INSN_CALLD
block|,
literal|"calld"
block|,
literal|"call:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ret */
block|{
name|FR30_INSN_RET
block|,
literal|"ret"
block|,
literal|"ret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ret:d */
block|{
name|FR30_INSN_RET_D
block|,
literal|"ret:d"
block|,
literal|"ret:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* int $u8 */
block|{
name|FR30_INSN_INT
block|,
literal|"int"
block|,
literal|"int"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* inte */
block|{
name|FR30_INSN_INTE
block|,
literal|"inte"
block|,
literal|"inte"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reti */
block|{
name|FR30_INSN_RETI
block|,
literal|"reti"
block|,
literal|"reti"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bra:d $label9 */
block|{
name|FR30_INSN_BRAD
block|,
literal|"brad"
block|,
literal|"bra:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bra $label9 */
block|{
name|FR30_INSN_BRA
block|,
literal|"bra"
block|,
literal|"bra"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bno:d $label9 */
block|{
name|FR30_INSN_BNOD
block|,
literal|"bnod"
block|,
literal|"bno:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bno $label9 */
block|{
name|FR30_INSN_BNO
block|,
literal|"bno"
block|,
literal|"bno"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beq:d $label9 */
block|{
name|FR30_INSN_BEQD
block|,
literal|"beqd"
block|,
literal|"beq:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beq $label9 */
block|{
name|FR30_INSN_BEQ
block|,
literal|"beq"
block|,
literal|"beq"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bne:d $label9 */
block|{
name|FR30_INSN_BNED
block|,
literal|"bned"
block|,
literal|"bne:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bne $label9 */
block|{
name|FR30_INSN_BNE
block|,
literal|"bne"
block|,
literal|"bne"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc:d $label9 */
block|{
name|FR30_INSN_BCD
block|,
literal|"bcd"
block|,
literal|"bc:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc $label9 */
block|{
name|FR30_INSN_BC
block|,
literal|"bc"
block|,
literal|"bc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnc:d $label9 */
block|{
name|FR30_INSN_BNCD
block|,
literal|"bncd"
block|,
literal|"bnc:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnc $label9 */
block|{
name|FR30_INSN_BNC
block|,
literal|"bnc"
block|,
literal|"bnc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bn:d $label9 */
block|{
name|FR30_INSN_BND
block|,
literal|"bnd"
block|,
literal|"bn:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bn $label9 */
block|{
name|FR30_INSN_BN
block|,
literal|"bn"
block|,
literal|"bn"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bp:d $label9 */
block|{
name|FR30_INSN_BPD
block|,
literal|"bpd"
block|,
literal|"bp:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bp $label9 */
block|{
name|FR30_INSN_BP
block|,
literal|"bp"
block|,
literal|"bp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bv:d $label9 */
block|{
name|FR30_INSN_BVD
block|,
literal|"bvd"
block|,
literal|"bv:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bv $label9 */
block|{
name|FR30_INSN_BV
block|,
literal|"bv"
block|,
literal|"bv"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnv:d $label9 */
block|{
name|FR30_INSN_BNVD
block|,
literal|"bnvd"
block|,
literal|"bnv:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnv $label9 */
block|{
name|FR30_INSN_BNV
block|,
literal|"bnv"
block|,
literal|"bnv"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blt:d $label9 */
block|{
name|FR30_INSN_BLTD
block|,
literal|"bltd"
block|,
literal|"blt:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blt $label9 */
block|{
name|FR30_INSN_BLT
block|,
literal|"blt"
block|,
literal|"blt"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bge:d $label9 */
block|{
name|FR30_INSN_BGED
block|,
literal|"bged"
block|,
literal|"bge:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bge $label9 */
block|{
name|FR30_INSN_BGE
block|,
literal|"bge"
block|,
literal|"bge"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ble:d $label9 */
block|{
name|FR30_INSN_BLED
block|,
literal|"bled"
block|,
literal|"ble:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ble $label9 */
block|{
name|FR30_INSN_BLE
block|,
literal|"ble"
block|,
literal|"ble"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgt:d $label9 */
block|{
name|FR30_INSN_BGTD
block|,
literal|"bgtd"
block|,
literal|"bgt:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgt $label9 */
block|{
name|FR30_INSN_BGT
block|,
literal|"bgt"
block|,
literal|"bgt"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bls:d $label9 */
block|{
name|FR30_INSN_BLSD
block|,
literal|"blsd"
block|,
literal|"bls:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bls $label9 */
block|{
name|FR30_INSN_BLS
block|,
literal|"bls"
block|,
literal|"bls"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bhi:d $label9 */
block|{
name|FR30_INSN_BHID
block|,
literal|"bhid"
block|,
literal|"bhi:d"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bhi $label9 */
block|{
name|FR30_INSN_BHI
block|,
literal|"bhi"
block|,
literal|"bhi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov $R13,@$dir10 */
block|{
name|FR30_INSN_DMOVR13
block|,
literal|"dmovr13"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovh $R13,@$dir9 */
block|{
name|FR30_INSN_DMOVR13H
block|,
literal|"dmovr13h"
block|,
literal|"dmovh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovb $R13,@$dir8 */
block|{
name|FR30_INSN_DMOVR13B
block|,
literal|"dmovr13b"
block|,
literal|"dmovb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov @$R13+,@$dir10 */
block|{
name|FR30_INSN_DMOVR13PI
block|,
literal|"dmovr13pi"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovh @$R13+,@$dir9 */
block|{
name|FR30_INSN_DMOVR13PIH
block|,
literal|"dmovr13pih"
block|,
literal|"dmovh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovb @$R13+,@$dir8 */
block|{
name|FR30_INSN_DMOVR13PIB
block|,
literal|"dmovr13pib"
block|,
literal|"dmovb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov @$R15+,@$dir10 */
block|{
name|FR30_INSN_DMOVR15PI
block|,
literal|"dmovr15pi"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov @$dir10,$R13 */
block|{
name|FR30_INSN_DMOV2R13
block|,
literal|"dmov2r13"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovh @$dir9,$R13 */
block|{
name|FR30_INSN_DMOV2R13H
block|,
literal|"dmov2r13h"
block|,
literal|"dmovh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovb @$dir8,$R13 */
block|{
name|FR30_INSN_DMOV2R13B
block|,
literal|"dmov2r13b"
block|,
literal|"dmovb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov @$dir10,@$R13+ */
block|{
name|FR30_INSN_DMOV2R13PI
block|,
literal|"dmov2r13pi"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovh @$dir9,@$R13+ */
block|{
name|FR30_INSN_DMOV2R13PIH
block|,
literal|"dmov2r13pih"
block|,
literal|"dmovh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmovb @$dir8,@$R13+ */
block|{
name|FR30_INSN_DMOV2R13PIB
block|,
literal|"dmov2r13pib"
block|,
literal|"dmovb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dmov @$dir10,@-$R15 */
block|{
name|FR30_INSN_DMOV2R15PD
block|,
literal|"dmov2r15pd"
block|,
literal|"dmov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldres @$Ri+,$u4 */
block|{
name|FR30_INSN_LDRES
block|,
literal|"ldres"
block|,
literal|"ldres"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stres $u4,@$Ri+ */
block|{
name|FR30_INSN_STRES
block|,
literal|"stres"
block|,
literal|"stres"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* copop $u4c,$ccc,$CRj,$CRi */
block|{
name|FR30_INSN_COPOP
block|,
literal|"copop"
block|,
literal|"copop"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* copld $u4c,$ccc,$Rjc,$CRi */
block|{
name|FR30_INSN_COPLD
block|,
literal|"copld"
block|,
literal|"copld"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* copst $u4c,$ccc,$CRj,$Ric */
block|{
name|FR30_INSN_COPST
block|,
literal|"copst"
block|,
literal|"copst"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* copsv $u4c,$ccc,$CRj,$Ric */
block|{
name|FR30_INSN_COPSV
block|,
literal|"copsv"
block|,
literal|"copsv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nop */
block|{
name|FR30_INSN_NOP
block|,
literal|"nop"
block|,
literal|"nop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andccr $u8 */
block|{
name|FR30_INSN_ANDCCR
block|,
literal|"andccr"
block|,
literal|"andccr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orccr $u8 */
block|{
name|FR30_INSN_ORCCR
block|,
literal|"orccr"
block|,
literal|"orccr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stilm $u8 */
block|{
name|FR30_INSN_STILM
block|,
literal|"stilm"
block|,
literal|"stilm"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addsp $s10 */
block|{
name|FR30_INSN_ADDSP
block|,
literal|"addsp"
block|,
literal|"addsp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extsb $Ri */
block|{
name|FR30_INSN_EXTSB
block|,
literal|"extsb"
block|,
literal|"extsb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extub $Ri */
block|{
name|FR30_INSN_EXTUB
block|,
literal|"extub"
block|,
literal|"extub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extsh $Ri */
block|{
name|FR30_INSN_EXTSH
block|,
literal|"extsh"
block|,
literal|"extsh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extuh $Ri */
block|{
name|FR30_INSN_EXTUH
block|,
literal|"extuh"
block|,
literal|"extuh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldm0 ($reglist_low_ld) */
block|{
name|FR30_INSN_LDM0
block|,
literal|"ldm0"
block|,
literal|"ldm0"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldm1 ($reglist_hi_ld) */
block|{
name|FR30_INSN_LDM1
block|,
literal|"ldm1"
block|,
literal|"ldm1"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stm0 ($reglist_low_st) */
block|{
name|FR30_INSN_STM0
block|,
literal|"stm0"
block|,
literal|"stm0"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stm1 ($reglist_hi_st) */
block|{
name|FR30_INSN_STM1
block|,
literal|"stm1"
block|,
literal|"stm1"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* enter $u10 */
block|{
name|FR30_INSN_ENTER
block|,
literal|"enter"
block|,
literal|"enter"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* leave */
block|{
name|FR30_INSN_LEAVE
block|,
literal|"leave"
block|,
literal|"leave"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xchb @$Rj,$Ri */
block|{
name|FR30_INSN_XCHB
block|,
literal|"xchb"
block|,
literal|"xchb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|fr30_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|fr30_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|fr30_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|fr30_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|fr30_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of fr30_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|fr30_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|fr30_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|fr30_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"fr30_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|fr30_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|fr30_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"fr30_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"fr30_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|fr30_cgen_rebuild_tables
expr_stmt|;
name|fr30_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to fr30_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|fr30_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|fr30_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|fr30_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

