module mips_registers(read_data_1 , read_data_2, write_data, read_reg_1, read_reg_2, write_reg, signal_reg_write, clk);

output[31:0] read_data_1, read_data_2;
input [31:0] write_data;
input[2:0] read_reg_1, read_reg_2, write_reg;
input signal_reg_write, clk;

reg[7:0] registers [31:0];

always @ (posedge clk)
	if(clk == 1 and signal_reg_write == 1)
		read_data_1 <= registers[


endmodule
