#Build: Synplify Pro G-2012.09L-SP1 , Build 029R, Mar 11 2013
#install: D:\lscc\diamond\2.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ZECHARIAH

#Implementation: SBret10

$ Start of Compile
#Thu Jun 26 17:07:41 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"D:\lscc\diamond\2.2_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":26:7:26:22|Synthesizing work.usbaer_top_level.structural 
@W: CD276 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":59:7:59:12|Map for port intr_l of component i2c_top not found
@W: CD730 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":746:1:746:9|Component declaration has 10 ports but entity declares 11 ports
@W: CD326 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":746:1:746:9|Port intr_l of entity work.i2c_top is unconnected
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":25:7:25:27|Synthesizing work.cdvsresetstatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":38:13:38:14|Using sequential encoding for type state
Post processing for work.cdvsresetstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":49:7:49:13|Synthesizing work.i2c_top.behave 
@W: CD276 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":63:7:63:23|Map for port upper_address_reg of component mpu_to_i2c not found
@W: CD730 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":332:0:332:11|Component declaration has 19 ports but entity declares 20 ports
@W: CD326 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":332:0:332:11|Port upper_address_reg of entity work.mpu_to_i2c is unconnected
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":70:7:70:22|Signal interrupt_enable is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":80:7:80:13|Signal sclh_ck is undriven 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 0 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 1 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 2 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":46:7:46:15|Synthesizing work.delay_sda.delay_behave 
Post processing for work.delay_sda.delay_behave
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t3 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t2 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t1 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":290:7:290:17|Synthesizing work.stop_detect.stop_det_behave 
Post processing for work.stop_detect.stop_det_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":207:7:207:20|Synthesizing work.stop_generator.stop_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":271:3:271:16|OTHERS clause is not synthesized 
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":237:75:237:77|Signal sda in the sensitivity list is not used in the process
Post processing for work.stop_generator.stop_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":132:7:132:18|Synthesizing work.start_detect.start_det_behave 
Post processing for work.start_detect.start_det_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":48:7:48:21|Synthesizing work.start_generator.start_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":113:3:113:16|OTHERS clause is not synthesized 
Post processing for work.start_generator.start_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_INT_Blk.vhd":46:7:46:20|Synthesizing work.int_ctrl_block.int_behave 
Post processing for work.int_ctrl_block.int_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":47:7:47:16|Synthesizing work.arbitrator.arch_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":119:4:119:17|OTHERS clause is not synthesized 
Post processing for work.arbitrator.arch_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":49:7:49:19|Synthesizing work.counter_block.count_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":134:5:134:18|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":208:5:208:18|OTHERS clause is not synthesized 
Post processing for work.counter_block.count_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Clk_Blk.vhd":48:7:48:25|Synthesizing work.i2c_clock_generator.clk_gen_behave 
Post processing for work.i2c_clock_generator.clk_gen_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Synch_Blk.vhd":61:7:61:17|Synthesizing work.synch_block.synch_behave 
Post processing for work.synch_block.synch_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":49:7:49:14|Synthesizing work.i2c_main.i2c_main_behave 
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":313:11:313:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":320:9:320:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":364:7:364:10|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":370:7:370:10|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":398:7:398:13|Removed redundant assignment
Post processing for work.i2c_main.i2c_main_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":47:7:47:16|Synthesizing work.mpu_to_i2c.mpu_to_i2c_behave 
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":142:11:142:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":143:11:143:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":144:11:144:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":145:11:145:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":146:11:146:14|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":148:11:148:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":149:11:149:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":150:11:150:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":151:11:151:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":152:11:152:14|Removed redundant assignment
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":78:7:78:9|Signal mcr is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":94:7:94:12|Signal count1 is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":95:7:95:12|Signal count2 is undriven 
Post processing for work.mpu_to_i2c.mpu_to_i2c_behave
Post processing for work.i2c_top.behave
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":485:0:485:6|Pruning instance delay_3 -- not in use ... 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":479:0:479:6|Pruning instance delay_2 -- not in use ... 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":473:0:473:6|Pruning instance delay_1 -- not in use ... 
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":22:7:22:21|Synthesizing work.imustatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":58:14:58:15|Using onehot encoding for type staterw (stidle="10000000000")
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":68:15:68:16|Using onehot encoding for type stateimu (stidle="1000000000000000000000000000000000000000")
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":89:20:89:21|Using sequential encoding for type stateimuwrite
@W: CD274 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":449:4:449:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":510:4:510:7|Incomplete case statement - add more cases or a when others
@W: CG296 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":369:9:369:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":511:38:511:49|Referenced variable imuinitdata0 is not in sensitivity list
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":515:38:515:49|Referenced variable imuinitdata4 is not in sensitivity list
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":514:38:514:49|Referenced variable imuinitdata3 is not in sensitivity list
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":513:38:513:49|Referenced variable imuinitdata2 is not in sensitivity list
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":512:38:512:49|Referenced variable imuinitdata1 is not in sensitivity list
@W: CG296 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1083:16:1083:22|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:24:1085:32|Referenced variable imurunxei is not in sensitivity list
Post processing for work.imustatemachine.behavioral
@W: CL240 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":49:2:49:12|DebugLEDxEO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroZMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroYMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroXMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUTempMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelZMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelYMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelXMSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroZLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroYLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroXLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUTempLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelZLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelYLSBxDP_cl(7) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelXLSBxDP_cl(7) to a constant 1
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempLSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempMSBxDP_cl(7)  
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":25:7:25:19|Synthesizing work.adcvalueready.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":37:13:37:14|Using sequential encoding for type state
Post processing for work.adcvalueready.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":25:7:25:21|Synthesizing work.adcstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":56:16:56:17|Using onehot encoding for type colstate (stidle="100000000000")
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":57:16:57:17|Using onehot encoding for type rowstate (stidle="10000000")
Post processing for work.adcstatemachine.behavioral
@W: CL117 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":140:4:140:7|Latch generated from process for signal NoBxS; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":268:4:268:7|Latch generated from process for signal StartRowxSN; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":25:7:25:25|Synthesizing work.monitorstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":85:12:85:13|Using onehot encoding for type state (stidle="100000000000000")
Post processing for work.monitorstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":25:7:25:22|Synthesizing work.fifostatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":60:12:60:13|Using sequential encoding for type state
Post processing for work.fifostatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":19:7:19:30|Synthesizing work.synchronizerstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":69:13:69:14|Using onehot encoding for type state (stidle="100000")
Post processing for work.synchronizerstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\timestampCounter.vhd":25:7:25:22|Synthesizing work.timestampcounter.behavioral 
Post processing for work.timestampcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\eventCounter.vhd":26:7:26:18|Synthesizing work.eventcounter.behavioral 
Post processing for work.eventcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\earlyPaketTimer.vhd":25:7:25:21|Synthesizing work.earlypakettimer.behavioral 
Post processing for work.earlypakettimer.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\AERfifo.vhd":14:7:14:13|Synthesizing work.aerfifo.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1597:10:1597:16|Synthesizing work.fifo8ka.syn_black_box 
Post processing for work.fifo8ka.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1278:10:1278:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1270:10:1270:12|Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
Post processing for work.aerfifo.structure
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\shiftRegister.vhd":30:7:30:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\clockgen.vhd":14:7:14:14|Synthesizing work.clockgen.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1630:10:1630:16|Synthesizing work.ehxpllc.syn_black_box 
Post processing for work.ehxpllc.syn_black_box
Post processing for work.clockgen.structure
Post processing for work.usbaer_top_level.structural
@W: CL240 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":49:2:49:13|SyncOutSWxEI is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":48:2:48:15|SyncOutSIGxSBI is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":761:1:761:23|Pruning instance cDVSResetStateMachine_1 -- not in use ... 
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":245:4:245:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":158:2:158:3|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":394:2:394:3|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 15 reachable states with original encodings of:
   000000000000001
   000000000000010
   000000000000100
   000000000001000
   000000000010000
   000000000100000
   000000001000000
   000000010000000
   000000100000000
   000001000000000
   000010000000000
   000100000000000
   001000000000000
   010000000000000
   100000000000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateRowxDP
Extracted state machine for register StateRowxDP
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateColxDP
Extracted state machine for register StateColxDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":35:1:35:9|Input ADCovrxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":37:4:37:13|Input SRLatchxEI is unused
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":80:4:80:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelXxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelYxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUAccelZxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroXxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroYxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUGyroZxDP_cl(15) to a constant 1
@W: CL190 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Optimizing register bit IMUTempxDP_cl(15) to a constant 1
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUTempxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUGyroXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelZxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelYxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@W: CL169 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Pruning register IMUAccelXxDP_cl(15)  
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Trying to extract state machine for register StateIMUWritexDP
Extracted state machine for register StateIMUWritexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Trying to extract state machine for register StateRWxDP
Extracted state machine for register StateRWxDP
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1085:2:1085:3|Trying to extract state machine for register StateIMUxDP
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":167:3:167:4|Trying to extract state machine for register ns
Extracted state machine for register ns
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":535:3:535:4|Trying to extract state machine for register MCS
Extracted state machine for register MCS
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":464:3:464:4|Trying to extract state machine for register RCS
Extracted state machine for register RCS
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":405:3:405:4|Trying to extract state machine for register WCS
Extracted state machine for register WCS
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":73:4:73:5|Trying to extract state machine for register Current_State
Extracted state machine for register Current_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":72:2:72:3|Trying to extract state machine for register Current_Start_Gen_State
Extracted state machine for register Current_Start_Gen_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":152:3:152:4|Trying to extract state machine for register Current_Start_Det_State
Extracted state machine for register Current_Start_Det_State
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":230:2:230:3|Trying to extract state machine for register Current_Stop_Gen_State
Extracted state machine for register Current_Stop_Gen_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":212:7:212:9|Input SDA is unused
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":310:3:310:4|Trying to extract state machine for register Current_Stop_Det_State
Extracted state machine for register Current_Stop_Det_State
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL135 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Found seqShift t3, depth=3, width=1
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":107:4:107:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":31:4:31:12|Input RxcolGxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":45:2:45:14|Input SyncInSIGxSBO is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":46:2:46:12|Input SyncInSWxEI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":66:2:66:9|Input FXLEDxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":93:2:93:22|Input CDVSTestBiasBitOutxSI is unused
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Thu Jun 26 17:07:47 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10_scck.rpt 
Printing clock  summary report in "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

@W: FX469 :|Found undriven nets DebugxSIO[15] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[14] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[13] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[12] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[11] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[10] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[9] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[8] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[7] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[6] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[5] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[4] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[3] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[2] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[1] to be optimized by the mapper. 


Clock Summary
**************

Start                                             Requested      Requested     Clock                                          Clock                
Clock                                             Frequency      Period        Type                                           Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
clockgen|CLKOP_inferred_clock                     113.7 MHz      8.793         inferred                                       Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI                       4.1 MHz        241.465       inferred                                       Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                          1000.0 MHz     1.000         inferred                                       Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO                          1.0 MHz        1000.000      inferred                                       Autoconstr_clkgroup_3
ADCStateMachine|StateColxDP_derived_clock[11]     4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
===================================================================================================================================================

@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock clockgen|CLKOP_inferred_clock which controls 470 sequential elements including uMonitorAddressRegister.StatexDP[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock USBAER_top_level|IfClockxCI which controls 283 sequential elements including uADCRegister.StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":65:4:65:5|Found inferred clock USBAER_top_level|PC1xSIO which controls 128 sequential elements including shiftRegister_1.StatexD[127:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Found inferred clock USBAER_top_level|PC2xSIO which controls 128 sequential elements including shiftRegister_1.DataOutxDO[127:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=3  set on top level netlist USBAER_top_level
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 26 17:07:50 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MO111 :|Tristate driver tri0_inst on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri1_inst on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri2_inst on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri3_inst on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri4_inst on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri5_inst on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri6_inst on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri7_inst on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri8_inst on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri9_inst on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri10_inst on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri11_inst on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri12_inst on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri13_inst on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri14_inst on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[87] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[86] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[85] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[84] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[83] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[82] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[81] of view:PrimLib.dffr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Boundary register shiftRegister_1.DataOutxDO[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (view:work.synchronizerStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\synchronizerstatemachine.vhd":245:4:245:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\synchronizerstatemachine.vhd":245:4:245:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (view:work.fifoStatemachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\fifostatemachine.vhd":158:2:158:3|Found updn counter in view:work.fifoStatemachine(behavioral) inst FifoCountxDP[9:0] 
Encoding state machine StatexDP[0:14] (view:work.monitorStateMachine(behavioral))
original code -> new code
   000000000000001 -> 000000000000001
   000000000000010 -> 000000000000010
   000000000000100 -> 000000000000100
   000000000001000 -> 000000000001000
   000000000010000 -> 000000000010000
   000000000100000 -> 000000000100000
   000000001000000 -> 000000001000000
   000000010000000 -> 000000010000000
   000000100000000 -> 000000100000000
   000001000000000 -> 000001000000000
   000010000000000 -> 000010000000000
   000100000000000 -> 000100000000000
   001000000000000 -> 001000000000000
   010000000000000 -> 010000000000000
   100000000000000 -> 100000000000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":394:2:394:3|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":394:2:394:3|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StateColxDP[0:11] (view:work.ADCStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine StateRowxDP[0:6] (view:work.ADCStateMachine(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerColxDP[32:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountRowxDP[7:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerRowxDP[16:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountColxDP[17:0]
@N: MF179 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":226:15:226:39|Found 18 bit by 18 bit '==' comparator, 'p_col\.un1_countcolxdp'
Encoding state machine StatexDP[0:3] (view:work.ADCvalueReady(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StateRWxDP[0:10] (view:work.IMUStateMachine(behavioral))
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
Encoding state machine StateIMUWritexDP[0:3] (view:work.IMUStateMachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine ns[0:2] (view:work.MPU_to_I2C(mpu_to_i2c_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine WCS[0:4] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine RCS[0:5] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine MCS[0:4] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@W: BN132 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_main_blk.vhd":298:3:298:4|Removing instance I2C_Top_1.I2C_Main_1.I2C_Load_SR_Process.Trans_Buffer_SR[0],  because it is equivalent to instance I2C_Top_1.I2C_Main_1.Value
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":151:3:151:4|Found counter in view:work.Counter_Block(count_behave) inst Byte_Counter[7:0]
@N: MF179 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":179:8:179:36|Found 8 bit by 8 bit '==' comparator, 'Byte_Comparitor\.un22_byte_counter'
Encoding state machine Current_State[0:3] (view:work.Arbitrator(arch_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Start_Gen_State[0:3] (view:work.Start_Generator(start_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Start_Det_State[0:1] (view:work.Start_Detect(start_det_behave))
original code -> new code
   00 -> 0
   01 -> 1
Encoding state machine Current_Stop_Gen_State[0:3] (view:work.Stop_Generator(stop_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Stop_Det_State[0:1] (view:work.Stop_Detect(stop_det_behave))
original code -> new code
   00 -> 0
   01 -> 1
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_int_blk.vhd":71:4:71:5|Removing sequential instance I2C_Top_1.Int_Ctrl_1.Iack_Clear in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_int_blk.vhd":71:4:71:5|Removing sequential instance I2C_Top_1.Int_Ctrl_1.INTR_L in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.upaddr[2] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.upaddr[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.upaddr[1] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.upaddr[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.upaddr[0] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.upaddr[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":202:2:202:3|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.Iack in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":202:2:202:3|Boundary register I2C_Top_1.MPU_to_I2C_1.Iack packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[5] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.cmd[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[3] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.cmd[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[2] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.cmd[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[1] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.cmd[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[0] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@A: BN291 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Boundary register I2C_Top_1.MPU_to_I2C_1.cmd[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 151MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 151MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 151MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 151MB)

@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":176:3:176:4|Removing sequential instance I2C_Top_1.Counter_Blk_1.Byte_Cmpr in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 151MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 182MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.86ns		 884 /       975
   2		0h:00m:03s		    -4.10ns		 884 /       975
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.08ns		 897 /       975
   2		0h:00m:04s		    -3.08ns		 898 /       975
   3		0h:00m:04s		    -3.08ns		 898 /       975
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.08ns		 897 /       975
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 182MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_1_.un1[0] on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_2_.un1[0] on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_3_.un1[0] on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_4_.un1[0] on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_5_.un1[0] on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_6_.un1[0] on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_7_.un1[0] on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_8_.un1[0] on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_9_.un1[0] on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_10_.un1[0] on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_11_.un1[0] on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_12_.un1[0] on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_13_.un1[0] on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_14_.un1[0] on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_15_.un1[0] on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MT453 |clock period is too long for clock ADCStateMachine|StateColxDP_derived_clock[11], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ADCStateMachine|StateRowxDP_derived_clock[5], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 182MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 509 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 468 clock pin(s) of sequential element(s)
0 instances converted, 468 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0004       IfClockxCI          port                   260        ADCStateMachine_1.StateRowxDP[6]
@K:CKID0005       PC1xSIO             port                   128        shiftRegister_1.StatexD[127]    
@K:CKID0006       PC2xSIO             port                   121        shiftRegister_1.DataOutxDO[0]   
========================================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       uClockGen.PLLCInst_0                  EHXPLLC                466        AERREQxSB                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       ADCStateMachine_1.StateRowxDP[5]      FD1S3DX                1          ADCStateMachine_1.StartRowxSN     Inferred clock from port                                                                                                      
@K:CKID0003       ADCStateMachine_1.StateColxDP[11]     FD1S3BX                1          ADCStateMachine_1.NoBxS           Inferred clock from port                                                                                                      
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 182MB)

Writing EDIF Netlist and constraint files
G-2012.09L-SP1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC2xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC1xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|IfClockxCI" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC2xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC1xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|IfClockxCI" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 182MB)

@W: MT246 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 807.65ns. Please declare a user-defined clock on object "p:IfClockxCI"

@W: MT420 |Found inferred clock USBAER_top_level|PC1xSIO with period 1.48ns. Please declare a user-defined clock on object "p:PC1xSIO"

@W: MT420 |Found inferred clock USBAER_top_level|PC2xSIO with period 1000.00ns. Please declare a user-defined clock on object "p:PC2xSIO"

Found clock ADCStateMachine|StateRowxDP_derived_clock[5] with period 16152.90ns 
Found clock ADCStateMachine|StateColxDP_derived_clock[11] with period 16152.90ns 
@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 11.80ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun 26 17:07:56 2014
#


Top view:               USBAER_top_level
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -2.083

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                                  Requested     Estimated     Requested     Estimated                 Clock                                          Clock                
Starting Clock                                    Frequency     Frequency     Period        Period        Slack       Type                                           Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine|StateColxDP_derived_clock[11]     0.1 MHz       14.8 MHz      16152.902     67.440        804.273     derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      0.1 MHz       24.1 MHz      16152.902     41.500        806.014     derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
USBAER_top_level|IfClockxCI                       1.2 MHz       106.6 MHz     807.645       9.378         400.402     inferred                                       Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                          676.5 MHz     575.0 MHz     1.478         1.739         -0.261      inferred                                       Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO                          1.0 MHz       NA            1000.000      NA            NA          inferred                                       Autoconstr_clkgroup_3
clockgen|CLKOP_inferred_clock                     84.7 MHz      72.0 MHz      11.803        13.886        -2.083      inferred                                       Autoconstr_clkgroup_0
System                                            1.0 MHz       1.0 MHz       1000.000      992.647       7.353       system                                         system_clkgroup      
==========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                       |    rise  to  rise      |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                        |  constraint  slack     |  constraint  slack  |  constraint  slack    |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                        |  1000.000    1000.000  |  No paths    -      |  No paths    -        |  No paths    -    
System                                         clockgen|CLKOP_inferred_clock                 |  11.803      7.353     |  No paths    -      |  No paths    -        |  No paths    -    
System                                         USBAER_top_level|IfClockxCI                   |  807.645     804.588   |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  System                                        |  11.803      4.210     |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  clockgen|CLKOP_inferred_clock                 |  11.803      -2.083    |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  USBAER_top_level|IfClockxCI                   |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    System                                        |  807.645     804.678   |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    clockgen|CLKOP_inferred_clock                 |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    USBAER_top_level|IfClockxCI                   |  807.645     798.267   |  No paths    -      |  403.823     400.403  |  No paths    -    
USBAER_top_level|IfClockxCI                    ADCStateMachine|StateRowxDP_derived_clock[5]  |  807.645     805.570   |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|PC1xSIO                       USBAER_top_level|PC1xSIO                      |  1.478       -0.261    |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|PC1xSIO                       USBAER_top_level|PC2xSIO                      |  No paths    -         |  No paths    -      |  Diff grp    -        |  No paths    -    
USBAER_top_level|PC2xSIO                       clockgen|CLKOP_inferred_clock                 |  No paths    -         |  No paths    -      |  No paths    -        |  Diff grp    -    
USBAER_top_level|PC2xSIO                       USBAER_top_level|IfClockxCI                   |  No paths    -         |  No paths    -      |  No paths    -        |  Diff grp    -    
ADCStateMachine|StateColxDP_derived_clock[11]  clockgen|CLKOP_inferred_clock                 |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
ADCStateMachine|StateColxDP_derived_clock[11]  USBAER_top_level|IfClockxCI                   |  807.645     804.273   |  No paths    -      |  No paths    -        |  No paths    -    
ADCStateMachine|StateRowxDP_derived_clock[5]   USBAER_top_level|IfClockxCI                   |  807.645     806.014   |  No paths    -      |  No paths    -        |  No paths    -    
========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ADCStateMachine|StateColxDP_derived_clock[11]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                       Arrival            
Instance                    Reference                                         Type       Pin     Net       Time        Slack  
                            Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.NoBxS     ADCStateMachine|StateColxDP_derived_clock[11]     FD1S1D     Q       NoBxS     1.612       804.273
==============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                    Required            
Instance                      Reference                                         Type        Pin     Net                   Time         Slack  
                              Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------
uADCRegister.StatexDP[13]     ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     D       StatexDP_ldmx[13]     806.642      804.273
uADCRegister.StatexDP[0]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[1]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[2]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[3]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[4]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[5]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[6]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[7]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
uADCRegister.StatexDP[8]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i               807.452      805.503
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.645
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         806.642

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 804.273

    Number of logic level(s):                1
    Starting point:                          ADCStateMachine_1.NoBxS / Q
    Ending point:                            uADCRegister.StatexDP[13] / D
    The start point is clocked by            ADCStateMachine|StateColxDP_derived_clock[11] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ADCStateMachine_1.NoBxS            FD1S1D       Q        Out     1.612     1.612       -         
NoBxS                              Net          -        -       -         -           4         
uADCRegister.StatexDP_ldmx[13]     ORCALUT4     A        In      0.000     1.612       -         
uADCRegister.StatexDP_ldmx[13]     ORCALUT4     Z        Out     0.757     2.369       -         
StatexDP_ldmx[13]                  Net          -        -       -         -           1         
uADCRegister.StatexDP[13]          FD1P3DX      D        In      0.000     2.369       -         
=================================================================================================




====================================
Detailed Report for Clock: ADCStateMachine|StateRowxDP_derived_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                            Arrival            
Instance                          Reference                                        Type       Pin     Net             Time        Slack  
                                  Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSN     ADCStateMachine|StateRowxDP_derived_clock[5]     FD1S1D     Q       StartRowxSN     1.348       806.014
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                             Required            
Instance                          Reference                                        Type        Pin     Net             Time         Slack  
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSP     ADCStateMachine|StateRowxDP_derived_clock[5]     FD1S3DX     D       StartRowxSN     807.362      806.014
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.645
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         807.362

    - Propagation time:                      1.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 806.014

    Number of logic level(s):                0
    Starting point:                          ADCStateMachine_1.StartRowxSN / Q
    Ending point:                            ADCStateMachine_1.StartRowxSP / D
    The start point is clocked by            ADCStateMachine|StateRowxDP_derived_clock[5] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSN     FD1S1D      Q        Out     1.348     1.348       -         
StartRowxSN                       Net         -        -       -         -           1         
ADCStateMachine_1.StartRowxSP     FD1S3DX     D        In      0.000     1.348       -         
===============================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                 Arrival            
Instance                               Reference                       Type        Pin     Net                  Time        Slack  
                                       Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StateRowxDP[2]       USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateRowxDP[2]       1.660       400.402
ADCStateMachine_1.StateRowxDP[5]       USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateRowxDP_i[5]     1.660       400.402
ADCStateMachine_1.StateColxDP[8]       USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[8]       1.612       400.450
ADCStateMachine_1.StateColxDP[10]      USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[10]      1.612       400.450
ADCStateMachine_1.StateColxDP[1]       USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[1]       1.552       400.510
ADCStateMachine_1.DividerColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[0]     1.552       798.267
ADCStateMachine_1.DividerColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[1]     1.552       798.267
ADCStateMachine_1.DividerColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[2]     1.552       798.395
ADCStateMachine_1.DividerColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[3]     1.552       798.395
ADCStateMachine_1.DividerColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[4]     1.552       798.523
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                    Required            
Instance                                    Reference                       Type        Pin     Net                     Time         Slack  
                                            Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CDVSTestSRColClockxSO     USBAER_top_level|IfClockxCI     FD1S3DX     D       N_335_i                 402.820      400.450
ADCStateMachine_1.DividerColxDP[0]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[0]     806.642      798.267
ADCStateMachine_1.DividerColxDP[1]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[1]     806.642      798.267
ADCStateMachine_1.DividerColxDP[2]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[2]     806.642      798.267
ADCStateMachine_1.DividerColxDP[3]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[3]     806.642      798.267
ADCStateMachine_1.DividerColxDP[4]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[4]     806.642      798.267
ADCStateMachine_1.DividerColxDP[5]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[5]     806.642      798.267
ADCStateMachine_1.DividerColxDP[6]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[6]     806.642      798.267
ADCStateMachine_1.DividerColxDP[7]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[7]     806.642      798.267
ADCStateMachine_1.DividerColxDP[8]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[8]     806.642      798.267
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      403.822
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         402.820

    - Propagation time:                      2.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 400.403

    Number of logic level(s):                1
    Starting point:                          ADCStateMachine_1.StateRowxDP[2] / Q
    Ending point:                            ADCStateMachine_1.CDVSTestSRRowClockxSO / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [falling] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StateRowxDP[2]                FD1S3DX      Q        Out     1.660     1.660       -         
StateRowxDP[2]                                  Net          -        -       -         -           5         
ADCStateMachine_1.CDVSTestSRRowClockxSO_RNO     ORCALUT4     A        In      0.000     1.660       -         
ADCStateMachine_1.CDVSTestSRRowClockxSO_RNO     ORCALUT4     Z        Out     0.757     2.417       -         
N_327_i                                         Net          -        -       -         -           1         
ADCStateMachine_1.CDVSTestSRRowClockxSO         FD1S3DX      D        In      0.000     2.417       -         
==============================================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|PC1xSIO
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                        Arrival           
Instance                       Reference                    Type        Pin     Net            Time        Slack 
                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[0]     1.456       -0.261
shiftRegister_1.StatexD[1]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[1]     1.456       -0.261
shiftRegister_1.StatexD[2]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[2]     1.456       -0.261
shiftRegister_1.StatexD[3]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[3]     1.456       -0.261
shiftRegister_1.StatexD[4]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[4]     1.456       -0.261
shiftRegister_1.StatexD[5]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[5]     1.456       -0.261
shiftRegister_1.StatexD[6]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[6]     1.456       -0.261
shiftRegister_1.StatexD[7]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[7]     1.456       -0.261
shiftRegister_1.StatexD[8]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[8]     1.456       -0.261
shiftRegister_1.StatexD[9]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[9]     1.456       -0.261
=================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                        Required           
Instance                        Reference                    Type        Pin     Net            Time         Slack 
                                Clock                                                                              
-------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[0]     1.195        -0.261
shiftRegister_1.StatexD[2]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[1]     1.195        -0.261
shiftRegister_1.StatexD[3]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[2]     1.195        -0.261
shiftRegister_1.StatexD[4]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[3]     1.195        -0.261
shiftRegister_1.StatexD[5]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[4]     1.195        -0.261
shiftRegister_1.StatexD[6]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[5]     1.195        -0.261
shiftRegister_1.StatexD[7]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[6]     1.195        -0.261
shiftRegister_1.StatexD[8]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[7]     1.195        -0.261
shiftRegister_1.StatexD[9]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[8]     1.195        -0.261
shiftRegister_1.StatexD[10]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[9]     1.195        -0.261
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[0] / Q
    Ending point:                            shiftRegister_1.StatexD[1] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[0]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[1]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[1] / Q
    Ending point:                            shiftRegister_1.StatexD[2] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[1]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[2]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[2] / Q
    Ending point:                            shiftRegister_1.StatexD[3] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[2]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[2]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[3]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[3] / Q
    Ending point:                            shiftRegister_1.StatexD[4] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[3]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[3]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[4]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[4] / Q
    Ending point:                            shiftRegister_1.StatexD[5] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[4]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[4]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[5]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                      Arrival           
Instance                                  Reference                         Type        Pin     Net                     Time        Slack 
                                          Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[0]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[0]      1.456       -2.083
IMUStateMachine_1.I2CWaitCountxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[9]      1.456       -2.083
IMUStateMachine_1.I2CWaitCountxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[11]     1.456       -2.083
IMUStateMachine_1.I2CWaitCountxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[12]     1.456       -2.083
IMUStateMachine_1.I2CWaitCountxDP[3]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[3]      1.612       -0.906
IMUStateMachine_1.I2CWaitCountxDP[4]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[4]      1.612       -0.906
IMUStateMachine_1.I2CWaitCountxDP[5]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[5]      1.612       -0.906
IMUStateMachine_1.I2CWaitCountxDP[6]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[6]      1.612       -0.906
IMUStateMachine_1.I2CWaitCountxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[8]      1.612       -0.906
IMUStateMachine_1.I2CWaitCountxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     Q       I2CWaitCountxDP[10]     1.612       -0.906
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                  Required           
Instance                              Reference                         Type        Pin     Net                 Time         Slack 
                                      Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.StateIMUxDP[0]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[0]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[1]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[1]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[2]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[2]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[3]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[3]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[5]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[5]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[6]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[6]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[7]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[7]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[8]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[9]      10.800       -2.083
IMUStateMachine_1.StateIMUxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       StateIMUxDN[10]     10.800       -2.083
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.083

    Number of logic level(s):                9
    Starting point:                          IMUStateMachine_1.I2CWaitCountxDP[0] / Q
    Ending point:                            IMUStateMachine_1.StateIMUxDP[0] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[0]                  FD1S3DX      Q        Out     1.456     1.456       -         
I2CWaitCountxDP[0]                                    Net          -        -       -         -           2         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     A        In      0.000     1.456       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     Z        Out     1.189     2.645       -         
StateIMUxDN_0_sqmuxa_23_0_a2_1_4                      Net          -        -       -         -           1         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     D        In      0.000     2.645       -         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     Z        Out     1.597     4.242       -         
N_195                                                 Net          -        -       -         -           12        
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     A        In      0.000     4.242       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     Z        Out     1.393     5.635       -         
N_212                                                 Net          -        -       -         -           3         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     A        In      0.000     5.635       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     Z        Out     1.189     6.824       -         
un1_StateIMUxDN_0_sqmuxa_3_20                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     C        In      0.000     6.824       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     Z        Out     1.189     8.013       -         
un1_StateIMUxDN_0_sqmuxa_3_28                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     D        In      0.000     8.013       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     Z        Out     1.189     9.202       -         
un1_StateIMUxDN_0_sqmuxa_3_29                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     C        In      0.000     9.202       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     Z        Out     1.189     10.391      -         
un1_StateIMUxDN_0_sqmuxa_3_30                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     C        In      0.000     10.391      -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     Z        Out     1.735     12.126      -         
un1_StateIMUxDN_0_sqmuxa_3_36                         Net          -        -       -         -           39        
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     D        In      0.000     12.126      -         
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     Z        Out     0.757     12.883      -         
StateIMUxDN[0]                                        Net          -        -       -         -           1         
IMUStateMachine_1.StateIMUxDP[0]                      FD1S3DX      D        In      0.000     12.883      -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.083

    Number of logic level(s):                9
    Starting point:                          IMUStateMachine_1.I2CWaitCountxDP[9] / Q
    Ending point:                            IMUStateMachine_1.StateIMUxDP[0] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[9]                  FD1S3DX      Q        Out     1.456     1.456       -         
I2CWaitCountxDP[9]                                    Net          -        -       -         -           2         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     B        In      0.000     1.456       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     Z        Out     1.189     2.645       -         
StateIMUxDN_0_sqmuxa_23_0_a2_1_4                      Net          -        -       -         -           1         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     D        In      0.000     2.645       -         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     Z        Out     1.597     4.242       -         
N_195                                                 Net          -        -       -         -           12        
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     A        In      0.000     4.242       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     Z        Out     1.393     5.635       -         
N_212                                                 Net          -        -       -         -           3         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     A        In      0.000     5.635       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     Z        Out     1.189     6.824       -         
un1_StateIMUxDN_0_sqmuxa_3_20                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     C        In      0.000     6.824       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     Z        Out     1.189     8.013       -         
un1_StateIMUxDN_0_sqmuxa_3_28                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     D        In      0.000     8.013       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     Z        Out     1.189     9.202       -         
un1_StateIMUxDN_0_sqmuxa_3_29                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     C        In      0.000     9.202       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     Z        Out     1.189     10.391      -         
un1_StateIMUxDN_0_sqmuxa_3_30                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     C        In      0.000     10.391      -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     Z        Out     1.735     12.126      -         
un1_StateIMUxDN_0_sqmuxa_3_36                         Net          -        -       -         -           39        
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     D        In      0.000     12.126      -         
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     Z        Out     0.757     12.883      -         
StateIMUxDN[0]                                        Net          -        -       -         -           1         
IMUStateMachine_1.StateIMUxDP[0]                      FD1S3DX      D        In      0.000     12.883      -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.083

    Number of logic level(s):                9
    Starting point:                          IMUStateMachine_1.I2CWaitCountxDP[11] / Q
    Ending point:                            IMUStateMachine_1.StateIMUxDP[0] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[11]                 FD1S3DX      Q        Out     1.456     1.456       -         
I2CWaitCountxDP[11]                                   Net          -        -       -         -           2         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     C        In      0.000     1.456       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     Z        Out     1.189     2.645       -         
StateIMUxDN_0_sqmuxa_23_0_a2_1_4                      Net          -        -       -         -           1         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     D        In      0.000     2.645       -         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     Z        Out     1.597     4.242       -         
N_195                                                 Net          -        -       -         -           12        
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     A        In      0.000     4.242       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     Z        Out     1.393     5.635       -         
N_212                                                 Net          -        -       -         -           3         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     A        In      0.000     5.635       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     Z        Out     1.189     6.824       -         
un1_StateIMUxDN_0_sqmuxa_3_20                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     C        In      0.000     6.824       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     Z        Out     1.189     8.013       -         
un1_StateIMUxDN_0_sqmuxa_3_28                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     D        In      0.000     8.013       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     Z        Out     1.189     9.202       -         
un1_StateIMUxDN_0_sqmuxa_3_29                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     C        In      0.000     9.202       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     Z        Out     1.189     10.391      -         
un1_StateIMUxDN_0_sqmuxa_3_30                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     C        In      0.000     10.391      -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     Z        Out     1.735     12.126      -         
un1_StateIMUxDN_0_sqmuxa_3_36                         Net          -        -       -         -           39        
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     D        In      0.000     12.126      -         
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     Z        Out     0.757     12.883      -         
StateIMUxDN[0]                                        Net          -        -       -         -           1         
IMUStateMachine_1.StateIMUxDP[0]                      FD1S3DX      D        In      0.000     12.883      -         
====================================================================================================================


Path information for path number 4: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.083

    Number of logic level(s):                9
    Starting point:                          IMUStateMachine_1.I2CWaitCountxDP[12] / Q
    Ending point:                            IMUStateMachine_1.StateIMUxDP[0] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[12]                 FD1S3DX      Q        Out     1.456     1.456       -         
I2CWaitCountxDP[12]                                   Net          -        -       -         -           2         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     D        In      0.000     1.456       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     Z        Out     1.189     2.645       -         
StateIMUxDN_0_sqmuxa_23_0_a2_1_4                      Net          -        -       -         -           1         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     D        In      0.000     2.645       -         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     Z        Out     1.597     4.242       -         
N_195                                                 Net          -        -       -         -           12        
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     A        In      0.000     4.242       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     Z        Out     1.393     5.635       -         
N_212                                                 Net          -        -       -         -           3         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     A        In      0.000     5.635       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     Z        Out     1.189     6.824       -         
un1_StateIMUxDN_0_sqmuxa_3_20                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     C        In      0.000     6.824       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     Z        Out     1.189     8.013       -         
un1_StateIMUxDN_0_sqmuxa_3_28                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     D        In      0.000     8.013       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     Z        Out     1.189     9.202       -         
un1_StateIMUxDN_0_sqmuxa_3_29                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     C        In      0.000     9.202       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     Z        Out     1.189     10.391      -         
un1_StateIMUxDN_0_sqmuxa_3_30                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     C        In      0.000     10.391      -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     Z        Out     1.735     12.126      -         
un1_StateIMUxDN_0_sqmuxa_3_36                         Net          -        -       -         -           39        
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     D        In      0.000     12.126      -         
IMUStateMachine_1.StateIMUxDN_iv[0]                   ORCALUT4     Z        Out     0.757     12.883      -         
StateIMUxDN[0]                                        Net          -        -       -         -           1         
IMUStateMachine_1.StateIMUxDP[0]                      FD1S3DX      D        In      0.000     12.883      -         
====================================================================================================================


Path information for path number 5: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      12.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.083

    Number of logic level(s):                9
    Starting point:                          IMUStateMachine_1.I2CWaitCountxDP[0] / Q
    Ending point:                            IMUStateMachine_1.StateIMUxDP[35] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
IMUStateMachine_1.I2CWaitCountxDP[0]                  FD1S3DX      Q        Out     1.456     1.456       -         
I2CWaitCountxDP[0]                                    Net          -        -       -         -           2         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     A        In      0.000     1.456       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIAHH11[0]         ORCALUT4     Z        Out     1.189     2.645       -         
StateIMUxDN_0_sqmuxa_23_0_a2_1_4                      Net          -        -       -         -           1         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     D        In      0.000     2.645       -         
IMUStateMachine_1.I2CWaitCountxDP_RNI1FTC1[1]         ORCALUT4     Z        Out     1.597     4.242       -         
N_195                                                 Net          -        -       -         -           12        
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     A        In      0.000     4.242       -         
IMUStateMachine_1.I2CWaitCountxDP_RNIDLQ63[3]         ORCALUT4     Z        Out     1.393     5.635       -         
N_212                                                 Net          -        -       -         -           3         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     A        In      0.000     5.635       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_20_0     ORCALUT4     Z        Out     1.189     6.824       -         
un1_StateIMUxDN_0_sqmuxa_3_20                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     C        In      0.000     6.824       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_28       ORCALUT4     Z        Out     1.189     8.013       -         
un1_StateIMUxDN_0_sqmuxa_3_28                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     D        In      0.000     8.013       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_29       ORCALUT4     Z        Out     1.189     9.202       -         
un1_StateIMUxDN_0_sqmuxa_3_29                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     C        In      0.000     9.202       -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_30       ORCALUT4     Z        Out     1.189     10.391      -         
un1_StateIMUxDN_0_sqmuxa_3_30                         Net          -        -       -         -           1         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     C        In      0.000     10.391      -         
IMUStateMachine_1.un1_StateIMUxDN_0_sqmuxa_3_36       ORCALUT4     Z        Out     1.735     12.126      -         
un1_StateIMUxDN_0_sqmuxa_3_36                         Net          -        -       -         -           39        
IMUStateMachine_1.StateIMUxDP_RNO[35]                 ORCALUT4     D        In      0.000     12.126      -         
IMUStateMachine_1.StateIMUxDP_RNO[35]                 ORCALUT4     Z        Out     0.757     12.883      -         
StateIMUxDN[35]                                       Net          -        -       -         -           1         
IMUStateMachine_1.StateIMUxDP[35]                     FD1S3DX      D        In      0.000     12.883      -         
====================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival            
Instance              Reference     Type        Pin     Net             Time        Slack  
                      Clock                                                                
-------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1     System        FIFO8KA     FF      FifoFullxS      0.000       7.353  
uFifo.AERfifo_0_1     System        FIFO8KA     EF      FifoEmptyxS     0.000       804.588
===========================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                              Required          
Instance                                  Reference     Type        Pin     Net                 Time         Slack
                                          Clock                                                                   
------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[13]        System        FD1S3DX     D       StatexDP_ns[1]      10.800       7.353
monitorStateMachine_1.StatexDP[14]        System        FD1S3BX     D       N_250_i             10.800       7.665
monitorStateMachine_1.StatexDP[1]         System        FD1S3DX     D       StatexDP_ns[13]     10.800       8.542
monitorStateMachine_1.StatexDP[4]         System        FD1S3DX     D       StatexDP_ns[10]     10.800       8.542
monitorStateMachine_1.StatexDP[5]         System        FD1S3DX     D       StatexDP_ns[9]      10.800       8.542
monitorStateMachine_1.StatexDP[12]        System        FD1S3DX     D       StatexDP_ns[2]      10.800       8.542
uMonitorTimestampRegister.StatexDP[0]     System        FD1P3DX     SP      N_366_i             11.610       8.787
uMonitorTimestampRegister.StatexDP[1]     System        FD1P3DX     SP      N_366_i             11.610       8.787
uMonitorTimestampRegister.StatexDP[2]     System        FD1P3DX     SP      N_366_i             11.610       8.787
uMonitorTimestampRegister.StatexDP[3]     System        FD1P3DX     SP      N_366_i             11.610       8.787
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.803
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.800

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.353

    Number of logic level(s):                3
    Starting point:                          uFifo.AERfifo_0_1 / FF
    Ending point:                            monitorStateMachine_1.StatexDP[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1                               FIFO8KA      FF       Out     0.000     0.000       -         
FifoFullxS                                      Net          -        -       -         -           8         
monitorStateMachine_1.StatexDP_ns_i_o3[4]       ORCALUT4     C        In      0.000     0.000       -         
monitorStateMachine_1.StatexDP_ns_i_o3[4]       ORCALUT4     Z        Out     1.501     1.501       -         
N_292                                           Net          -        -       -         -           5         
monitorStateMachine_1.StatexDP_ns_0_a3_0[1]     ORCALUT4     C        In      0.000     1.501       -         
monitorStateMachine_1.StatexDP_ns_0_a3_0[1]     ORCALUT4     Z        Out     1.189     2.690       -         
N_440                                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0[1]          ORCALUT4     B        In      0.000     2.690       -         
monitorStateMachine_1.StatexDP_ns_0[1]          ORCALUT4     Z        Out     0.757     3.447       -         
StatexDP_ns[1]                                  Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP[13]              FD1S3DX      D        In      0.000     3.447       -         
==============================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2280c-3

Register bits: 975 of 2280 (43%)
Latch bits:      2
PIC Latch:       0
I/O cells:       94


Details:
BB:             2
CCU2:           209
FD1P3BX:        3
FD1P3DX:        483
FD1S1D:         2
FD1S3AX:        4
FD1S3BX:        10
FD1S3DX:        475
GSR:            1
IB:             35
INV:            10
OB:             42
OBZ:            15
ORCALUT4:       880
PFUMX:          33
PUR:            1
VHI:            26
VLO:            19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 44MB peak: 182MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Thu Jun 26 17:07:57 2014

###########################################################]
