module exp6
(
	input	CLRN,LDN,ENP,ENT,CLK,A,B,C,D;
	output reg RCO
	output reg QA,QB,QC,QD;
	
);
	reg [3:0] stateA,stateA,stateC,stateD;
	parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6, S7 = 7, S8  = 8, S9 = 9, S10 = 10, S11 = 11, S12 = 12, S13 = 13, S14 = 14, S15 = 15;
	always @ (A) 
	begin
		case (stateA)
			S0:A=4'b0000;
			S1:A=4'b0001;
			S2:A=4'b0010;
			S3:A=4'b0011;
			S4:A=4'b0100;
			S5:A=4'b0101;
			S6:A=4'b0110;
			S7:A=4'b0111;
			S8:A=4'b1000;
			S9:A=4'b1001;
			S10:A=4'b1010;
		   S11:A=4'b1011;
			S12:A=4'b1100;
		   S13:A=4'b1101;
			S14:A=4'b1110;
		   S15:A=4'b1111;
			default:A=4'b0000;
		endcase
	end
	always @ (B) 
	begin
		case (stateB)
			S0:B=4'b0000;
			S1:B=4'b0001;
			S2:B=4'b0010;
			S3:B=4'b0011;
			S4:B=4'b0100;
			S5:B=4'b0101;
			S6:B=4'b0110;
			S7:B=4'b0111;
			S8:B=4'b1000;
			S9:B=4'b1001;
			S10:B=4'b1010;
		   S11:B=4'b1011;
			S12:B=4'b1100;
		   S13:B=4'b1101;
			S14:B=4'b1110;
		   S15:B=4'b1111;
			default:B=4'b0000;
		endcase
	end
	always @ (C) 
	begin
		case (stateC)
			S0:C=4'b0000;
			S1:C=4'b0001;
			S2:C=4'b0010;
			S3:C=4'b0011;
			S4:C=4'b0100;
			S5:C=4'b0101;
			S6:C=4'b0110;
			S7:C=4'b0111;
			S8:C=4'b1000;
			S9:C=4'b1001;
			S10:C=4'b1010;
		   S11:C=4'b1011;
			S12:C=4'b1100;
		   S13:C=4'b1101;
			S14:C=4'b1110;
		   S15:C=4'b1111;
			default:C=4'b0000;
		endcase
	end
	always @ (D) 
	begin
		case (stateD)
			S0:D=4'b0000;
			S1:D=4'b0001;
			S2:D=4'b0010;
			S3:D=4'b0011;
			S4:D=4'b0100;
			S5:D=4'b0101;
			S6:D=4'b0110;
			S7:D=4'b0111;
			S8:D=4'b1000;
			S9:D=4'b1001;
			S10:D=4'b1010;
		   S11:D=4'b1011;
			S12:D=4'b1100;
		   S13:D=4'b1101;
			S14:D=4'b1110;
		   S15:D=4'b1111;
			default:D=4'b0000;
		endcase
	end
	always @ (posedge clk or posedge reset) begin
		if (reset)
			state <= S0;
		else
			case (state)
				S0:state <= S1;
				S1:if (in)
						state <= S2;
					else
						state <= S1;
				S2:if (in)
						state <= S3;
					else
						state <= S1;
				S3:if (in)
						state <= S2;
					else
						state <= S3;
			endcase
	end

endmodule
::0