

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 31 07:45:30 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.822 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1950|     1950| 19.500 us | 19.500 us |  1950|  1950|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1                        |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i_outer1_l_j_outer2_l_k2  |     1155|     1155|         6|          2|          1|   576|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     80|       0|   1204|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    683|    -|
|Register         |        0|      -|    1062|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|    1062|   1919|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_573_fu_1014_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_574_fu_1041_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_575_fu_1068_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_576_fu_1095_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_577_fu_1111_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_578_fu_1127_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_579_fu_1143_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_580_fu_1218_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_581_fu_1233_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_582_fu_1248_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_583_fu_1263_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_584_fu_1289_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_585_fu_1304_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_586_fu_1319_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_587_fu_1334_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_fu_987_p2       |     *    |      5|  0|  29|          40|          40|
    |add_ln169_fu_766_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln170_fu_846_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln177_fu_894_p2        |     +    |      0|  0|   8|           7|           7|
    |add_ln178_fu_919_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln182_fu_941_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln203_fu_735_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln703_573_fu_1165_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_574_fu_1171_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_575_fu_1177_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_576_fu_1183_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_577_fu_1189_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_578_fu_1195_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_579_fu_1201_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_580_fu_1349_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_581_fu_1355_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_582_fu_1361_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_583_fu_1367_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_584_fu_1373_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_585_fu_1379_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_586_fu_1385_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_587_fu_1391_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln703_fu_1159_p2       |     +    |      0|  0|  31|          24|          24|
    |i_outer1_fu_772_p2         |     +    |      0|  0|  10|           2|           1|
    |j_outer2_fu_818_p2         |     +    |      0|  0|  15|           5|           1|
    |k2_fu_933_p2               |     +    |      0|  0|  13|           4|           1|
    |v70_fu_673_p2              |     +    |      0|  0|  13|           4|           1|
    |v71_fu_711_p2              |     +    |      0|  0|  15|           7|           1|
    |sub_ln177_fu_882_p2        |     -    |      0|  0|   8|           7|           7|
    |and_ln177_fu_812_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln164_fu_667_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln165_fu_705_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln169_fu_760_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln170_fu_778_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln171_fu_806_p2       |   icmp   |      0|  0|   9|           4|           4|
    |or_ln178_fu_824_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln170_fu_852_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln177_1_fu_792_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln177_fu_784_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln178_1_fu_838_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln178_fu_830_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln177_fu_800_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     80|  0|1204|        1145|        1118|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_i_outer1_0_phi_fu_627_p4        |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten45_phi_fu_616_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_638_p4    |   9|          2|    9|         18|
    |ap_phi_mux_j_outer2_0_phi_fu_649_p4        |   9|          2|    5|         10|
    |ap_phi_mux_k2_0_phi_fu_660_p4              |   9|          2|    4|          8|
    |i_outer1_0_reg_623                         |   9|          2|    2|          4|
    |indvar_flatten45_reg_612                   |   9|          2|   10|         20|
    |indvar_flatten_reg_634                     |   9|          2|    9|         18|
    |j_outer2_0_reg_645                         |   9|          2|    5|         10|
    |k2_0_reg_656                               |   9|          2|    4|          8|
    |v68_0_0_V_address0                         |  21|          4|    6|         24|
    |v68_0_0_V_d0                               |  15|          3|   24|         72|
    |v68_0_1_V_address0                         |  21|          4|    6|         24|
    |v68_0_1_V_d0                               |  15|          3|   24|         72|
    |v68_0_2_V_address0                         |  21|          4|    6|         24|
    |v68_0_2_V_d0                               |  15|          3|   24|         72|
    |v68_0_3_V_address0                         |  21|          4|    6|         24|
    |v68_0_3_V_d0                               |  15|          3|   24|         72|
    |v68_1_0_V_address0                         |  21|          4|    6|         24|
    |v68_1_0_V_d0                               |  15|          3|   24|         72|
    |v68_1_1_V_address0                         |  21|          4|    6|         24|
    |v68_1_1_V_d0                               |  15|          3|   24|         72|
    |v68_1_2_V_address0                         |  21|          4|    6|         24|
    |v68_1_2_V_d0                               |  15|          3|   24|         72|
    |v68_1_3_V_address0                         |  21|          4|    6|         24|
    |v68_1_3_V_d0                               |  15|          3|   24|         72|
    |v68_2_0_V_address0                         |  15|          3|    6|         18|
    |v68_2_0_V_d0                               |  15|          3|   24|         72|
    |v68_2_1_V_address0                         |  15|          3|    6|         18|
    |v68_2_1_V_d0                               |  15|          3|   24|         72|
    |v68_2_2_V_address0                         |  15|          3|    6|         18|
    |v68_2_2_V_d0                               |  15|          3|   24|         72|
    |v68_2_3_V_address0                         |  15|          3|    6|         18|
    |v68_2_3_V_d0                               |  15|          3|   24|         72|
    |v68_3_0_V_address0                         |  15|          3|    6|         18|
    |v68_3_0_V_d0                               |  15|          3|   24|         72|
    |v68_3_1_V_address0                         |  15|          3|    6|         18|
    |v68_3_1_V_d0                               |  15|          3|   24|         72|
    |v68_3_2_V_address0                         |  15|          3|    6|         18|
    |v68_3_2_V_d0                               |  15|          3|   24|         72|
    |v68_3_3_V_address0                         |  15|          3|    6|         18|
    |v68_3_3_V_d0                               |  15|          3|   24|         72|
    |v70_0_reg_590                              |   9|          2|    4|          8|
    |v71_0_reg_601                              |   9|          2|    7|         14|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 683|        137|  553|       1639|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln169_reg_1430         |  10|   0|   10|          0|
    |add_ln182_reg_1511         |   7|   0|    7|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_outer1_0_reg_623         |   2|   0|    2|          0|
    |icmp_ln169_reg_1426        |   1|   0|    1|          0|
    |indvar_flatten45_reg_612   |  10|   0|   10|          0|
    |indvar_flatten_reg_634     |   9|   0|    9|          0|
    |j_outer2_0_reg_645         |   5|   0|    5|          0|
    |k2_0_reg_656               |   4|   0|    4|          0|
    |k2_reg_1506                |   4|   0|    4|          0|
    |select_ln170_reg_1456      |   9|   0|    9|          0|
    |select_ln177_1_reg_1435    |   2|   0|    2|          0|
    |select_ln178_1_reg_1449    |   5|   0|    5|          0|
    |select_ln178_reg_1442      |   4|   0|    4|          0|
    |sext_ln1118_93_reg_1636    |  56|   0|   72|         16|
    |sext_ln1118_94_reg_1647    |  56|   0|   72|         16|
    |sext_ln1118_95_reg_1658    |  56|   0|   72|         16|
    |sext_ln1118_96_reg_1669    |  56|   0|   72|         16|
    |trunc_ln203_reg_1406       |   2|   0|    2|          0|
    |trunc_ln708_569_reg_1664   |  24|   0|   24|          0|
    |trunc_ln708_570_reg_1675   |  24|   0|   24|          0|
    |trunc_ln708_571_reg_1680   |  24|   0|   24|          0|
    |trunc_ln708_572_reg_1685   |  24|   0|   24|          0|
    |trunc_ln708_573_reg_1690   |  24|   0|   24|          0|
    |trunc_ln708_574_reg_1695   |  24|   0|   24|          0|
    |trunc_ln708_575_reg_1700   |  24|   0|   24|          0|
    |trunc_ln708_576_reg_1705   |  24|   0|   24|          0|
    |trunc_ln708_577_reg_1710   |  24|   0|   24|          0|
    |trunc_ln708_578_reg_1715   |  24|   0|   24|          0|
    |trunc_ln708_579_reg_1720   |  24|   0|   24|          0|
    |trunc_ln708_580_reg_1725   |  24|   0|   24|          0|
    |trunc_ln708_581_reg_1730   |  24|   0|   24|          0|
    |trunc_ln708_582_reg_1735   |  24|   0|   24|          0|
    |trunc_ln708_s_reg_1653     |  24|   0|   24|          0|
    |trunc_ln_reg_1642          |  24|   0|   24|          0|
    |v66_0_V_load_reg_1516      |  24|   0|   24|          0|
    |v66_1_V_load_reg_1541      |  24|   0|   24|          0|
    |v66_2_V_load_reg_1546      |  24|   0|   24|          0|
    |v66_3_V_load_reg_1551      |  24|   0|   24|          0|
    |v67_0_V_load_reg_1521      |  24|   0|   24|          0|
    |v67_1_V_load_reg_1526      |  24|   0|   24|          0|
    |v67_2_V_load_reg_1531      |  24|   0|   24|          0|
    |v67_3_V_load_reg_1536      |  24|   0|   24|          0|
    |v68_0_0_V_addr_1_reg_1556  |   6|   0|    6|          0|
    |v68_0_1_V_addr_1_reg_1561  |   6|   0|    6|          0|
    |v68_0_2_V_addr_1_reg_1566  |   6|   0|    6|          0|
    |v68_0_3_V_addr_1_reg_1571  |   6|   0|    6|          0|
    |v68_1_0_V_addr_1_reg_1576  |   6|   0|    6|          0|
    |v68_1_1_V_addr_1_reg_1581  |   6|   0|    6|          0|
    |v68_1_2_V_addr_1_reg_1586  |   6|   0|    6|          0|
    |v68_1_3_V_addr_1_reg_1591  |   6|   0|    6|          0|
    |v68_2_0_V_addr_1_reg_1596  |   6|   0|    6|          0|
    |v68_2_1_V_addr_1_reg_1601  |   6|   0|    6|          0|
    |v68_2_2_V_addr_1_reg_1606  |   6|   0|    6|          0|
    |v68_2_3_V_addr_1_reg_1611  |   6|   0|    6|          0|
    |v68_3_0_V_addr_1_reg_1616  |   6|   0|    6|          0|
    |v68_3_1_V_addr_1_reg_1621  |   6|   0|    6|          0|
    |v68_3_2_V_addr_1_reg_1626  |   6|   0|    6|          0|
    |v68_3_3_V_addr_1_reg_1631  |   6|   0|    6|          0|
    |v70_0_reg_590              |   4|   0|    4|          0|
    |v70_reg_1401               |   4|   0|    4|          0|
    |v71_0_reg_601              |   7|   0|    7|          0|
    |zext_ln165_reg_1410        |   2|   0|    7|          5|
    |zext_ln177_reg_1461        |   2|   0|    7|          5|
    |icmp_ln169_reg_1426        |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1062|  32| 1073|         74|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_done             | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Context_layer | return value |
|v66_0_V_address0    | out |    6|  ap_memory |    v66_0_V    |     array    |
|v66_0_V_ce0         | out |    1|  ap_memory |    v66_0_V    |     array    |
|v66_0_V_q0          |  in |   24|  ap_memory |    v66_0_V    |     array    |
|v66_1_V_address0    | out |    6|  ap_memory |    v66_1_V    |     array    |
|v66_1_V_ce0         | out |    1|  ap_memory |    v66_1_V    |     array    |
|v66_1_V_q0          |  in |   24|  ap_memory |    v66_1_V    |     array    |
|v66_2_V_address0    | out |    6|  ap_memory |    v66_2_V    |     array    |
|v66_2_V_ce0         | out |    1|  ap_memory |    v66_2_V    |     array    |
|v66_2_V_q0          |  in |   24|  ap_memory |    v66_2_V    |     array    |
|v66_3_V_address0    | out |    6|  ap_memory |    v66_3_V    |     array    |
|v66_3_V_ce0         | out |    1|  ap_memory |    v66_3_V    |     array    |
|v66_3_V_q0          |  in |   24|  ap_memory |    v66_3_V    |     array    |
|v67_0_V_address0    | out |    8|  ap_memory |    v67_0_V    |     array    |
|v67_0_V_ce0         | out |    1|  ap_memory |    v67_0_V    |     array    |
|v67_0_V_q0          |  in |   24|  ap_memory |    v67_0_V    |     array    |
|v67_1_V_address0    | out |    8|  ap_memory |    v67_1_V    |     array    |
|v67_1_V_ce0         | out |    1|  ap_memory |    v67_1_V    |     array    |
|v67_1_V_q0          |  in |   24|  ap_memory |    v67_1_V    |     array    |
|v67_2_V_address0    | out |    8|  ap_memory |    v67_2_V    |     array    |
|v67_2_V_ce0         | out |    1|  ap_memory |    v67_2_V    |     array    |
|v67_2_V_q0          |  in |   24|  ap_memory |    v67_2_V    |     array    |
|v67_3_V_address0    | out |    8|  ap_memory |    v67_3_V    |     array    |
|v67_3_V_ce0         | out |    1|  ap_memory |    v67_3_V    |     array    |
|v67_3_V_q0          |  in |   24|  ap_memory |    v67_3_V    |     array    |
|v68_0_0_V_address0  | out |    6|  ap_memory |   v68_0_0_V   |     array    |
|v68_0_0_V_ce0       | out |    1|  ap_memory |   v68_0_0_V   |     array    |
|v68_0_0_V_we0       | out |    1|  ap_memory |   v68_0_0_V   |     array    |
|v68_0_0_V_d0        | out |   24|  ap_memory |   v68_0_0_V   |     array    |
|v68_0_0_V_q0        |  in |   24|  ap_memory |   v68_0_0_V   |     array    |
|v68_0_1_V_address0  | out |    6|  ap_memory |   v68_0_1_V   |     array    |
|v68_0_1_V_ce0       | out |    1|  ap_memory |   v68_0_1_V   |     array    |
|v68_0_1_V_we0       | out |    1|  ap_memory |   v68_0_1_V   |     array    |
|v68_0_1_V_d0        | out |   24|  ap_memory |   v68_0_1_V   |     array    |
|v68_0_1_V_q0        |  in |   24|  ap_memory |   v68_0_1_V   |     array    |
|v68_0_2_V_address0  | out |    6|  ap_memory |   v68_0_2_V   |     array    |
|v68_0_2_V_ce0       | out |    1|  ap_memory |   v68_0_2_V   |     array    |
|v68_0_2_V_we0       | out |    1|  ap_memory |   v68_0_2_V   |     array    |
|v68_0_2_V_d0        | out |   24|  ap_memory |   v68_0_2_V   |     array    |
|v68_0_2_V_q0        |  in |   24|  ap_memory |   v68_0_2_V   |     array    |
|v68_0_3_V_address0  | out |    6|  ap_memory |   v68_0_3_V   |     array    |
|v68_0_3_V_ce0       | out |    1|  ap_memory |   v68_0_3_V   |     array    |
|v68_0_3_V_we0       | out |    1|  ap_memory |   v68_0_3_V   |     array    |
|v68_0_3_V_d0        | out |   24|  ap_memory |   v68_0_3_V   |     array    |
|v68_0_3_V_q0        |  in |   24|  ap_memory |   v68_0_3_V   |     array    |
|v68_1_0_V_address0  | out |    6|  ap_memory |   v68_1_0_V   |     array    |
|v68_1_0_V_ce0       | out |    1|  ap_memory |   v68_1_0_V   |     array    |
|v68_1_0_V_we0       | out |    1|  ap_memory |   v68_1_0_V   |     array    |
|v68_1_0_V_d0        | out |   24|  ap_memory |   v68_1_0_V   |     array    |
|v68_1_0_V_q0        |  in |   24|  ap_memory |   v68_1_0_V   |     array    |
|v68_1_1_V_address0  | out |    6|  ap_memory |   v68_1_1_V   |     array    |
|v68_1_1_V_ce0       | out |    1|  ap_memory |   v68_1_1_V   |     array    |
|v68_1_1_V_we0       | out |    1|  ap_memory |   v68_1_1_V   |     array    |
|v68_1_1_V_d0        | out |   24|  ap_memory |   v68_1_1_V   |     array    |
|v68_1_1_V_q0        |  in |   24|  ap_memory |   v68_1_1_V   |     array    |
|v68_1_2_V_address0  | out |    6|  ap_memory |   v68_1_2_V   |     array    |
|v68_1_2_V_ce0       | out |    1|  ap_memory |   v68_1_2_V   |     array    |
|v68_1_2_V_we0       | out |    1|  ap_memory |   v68_1_2_V   |     array    |
|v68_1_2_V_d0        | out |   24|  ap_memory |   v68_1_2_V   |     array    |
|v68_1_2_V_q0        |  in |   24|  ap_memory |   v68_1_2_V   |     array    |
|v68_1_3_V_address0  | out |    6|  ap_memory |   v68_1_3_V   |     array    |
|v68_1_3_V_ce0       | out |    1|  ap_memory |   v68_1_3_V   |     array    |
|v68_1_3_V_we0       | out |    1|  ap_memory |   v68_1_3_V   |     array    |
|v68_1_3_V_d0        | out |   24|  ap_memory |   v68_1_3_V   |     array    |
|v68_1_3_V_q0        |  in |   24|  ap_memory |   v68_1_3_V   |     array    |
|v68_2_0_V_address0  | out |    6|  ap_memory |   v68_2_0_V   |     array    |
|v68_2_0_V_ce0       | out |    1|  ap_memory |   v68_2_0_V   |     array    |
|v68_2_0_V_we0       | out |    1|  ap_memory |   v68_2_0_V   |     array    |
|v68_2_0_V_d0        | out |   24|  ap_memory |   v68_2_0_V   |     array    |
|v68_2_0_V_q0        |  in |   24|  ap_memory |   v68_2_0_V   |     array    |
|v68_2_1_V_address0  | out |    6|  ap_memory |   v68_2_1_V   |     array    |
|v68_2_1_V_ce0       | out |    1|  ap_memory |   v68_2_1_V   |     array    |
|v68_2_1_V_we0       | out |    1|  ap_memory |   v68_2_1_V   |     array    |
|v68_2_1_V_d0        | out |   24|  ap_memory |   v68_2_1_V   |     array    |
|v68_2_1_V_q0        |  in |   24|  ap_memory |   v68_2_1_V   |     array    |
|v68_2_2_V_address0  | out |    6|  ap_memory |   v68_2_2_V   |     array    |
|v68_2_2_V_ce0       | out |    1|  ap_memory |   v68_2_2_V   |     array    |
|v68_2_2_V_we0       | out |    1|  ap_memory |   v68_2_2_V   |     array    |
|v68_2_2_V_d0        | out |   24|  ap_memory |   v68_2_2_V   |     array    |
|v68_2_2_V_q0        |  in |   24|  ap_memory |   v68_2_2_V   |     array    |
|v68_2_3_V_address0  | out |    6|  ap_memory |   v68_2_3_V   |     array    |
|v68_2_3_V_ce0       | out |    1|  ap_memory |   v68_2_3_V   |     array    |
|v68_2_3_V_we0       | out |    1|  ap_memory |   v68_2_3_V   |     array    |
|v68_2_3_V_d0        | out |   24|  ap_memory |   v68_2_3_V   |     array    |
|v68_2_3_V_q0        |  in |   24|  ap_memory |   v68_2_3_V   |     array    |
|v68_3_0_V_address0  | out |    6|  ap_memory |   v68_3_0_V   |     array    |
|v68_3_0_V_ce0       | out |    1|  ap_memory |   v68_3_0_V   |     array    |
|v68_3_0_V_we0       | out |    1|  ap_memory |   v68_3_0_V   |     array    |
|v68_3_0_V_d0        | out |   24|  ap_memory |   v68_3_0_V   |     array    |
|v68_3_0_V_q0        |  in |   24|  ap_memory |   v68_3_0_V   |     array    |
|v68_3_1_V_address0  | out |    6|  ap_memory |   v68_3_1_V   |     array    |
|v68_3_1_V_ce0       | out |    1|  ap_memory |   v68_3_1_V   |     array    |
|v68_3_1_V_we0       | out |    1|  ap_memory |   v68_3_1_V   |     array    |
|v68_3_1_V_d0        | out |   24|  ap_memory |   v68_3_1_V   |     array    |
|v68_3_1_V_q0        |  in |   24|  ap_memory |   v68_3_1_V   |     array    |
|v68_3_2_V_address0  | out |    6|  ap_memory |   v68_3_2_V   |     array    |
|v68_3_2_V_ce0       | out |    1|  ap_memory |   v68_3_2_V   |     array    |
|v68_3_2_V_we0       | out |    1|  ap_memory |   v68_3_2_V   |     array    |
|v68_3_2_V_d0        | out |   24|  ap_memory |   v68_3_2_V   |     array    |
|v68_3_2_V_q0        |  in |   24|  ap_memory |   v68_3_2_V   |     array    |
|v68_3_3_V_address0  | out |    6|  ap_memory |   v68_3_3_V   |     array    |
|v68_3_3_V_ce0       | out |    1|  ap_memory |   v68_3_3_V   |     array    |
|v68_3_3_V_we0       | out |    1|  ap_memory |   v68_3_3_V   |     array    |
|v68_3_3_V_d0        | out |   24|  ap_memory |   v68_3_3_V   |     array    |
|v68_3_3_V_q0        |  in |   24|  ap_memory |   v68_3_3_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

