---
MainSourceFile:  'C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/.autopilot/db/add.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        'C:\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_base.h'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\.autopilot\db\add.pp.0.cpp'
        Offset:          59255
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'C:\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\.autopilot\db\add.pp.0.cpp'
        Offset:          286578
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'C:\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\.autopilot\db\add.pp.0.cpp'
        Offset:          287042
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'C:\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\.autopilot\db\add.pp.0.cpp'
        Offset:          287507
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        'C:\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\.autopilot\db\add.pp.0.cpp'
        Offset:          570784
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
...
