

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Sun May  8 20:47:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   320521|   320521|  3.205 ms|  3.205 ms|  320521|  320521|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3  |   320519|   320519|         9|          1|          1|  320512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    395|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|     792|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|     792|    674|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_7ns_6ns_11_4_1_U26  |mac_muladd_6ns_7ns_6ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fft_coeff_M_imag_V_U  |fft_fft_coeff_M_imag_V  |        2|  0|   0|    0|  1521|   10|     1|        15210|
    |fft_coeff_M_real_V_U  |fft_fft_coeff_M_real_V  |        2|  0|   0|    0|  1521|   10|     1|        15210|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                        |        4|  0|   0|    0|  3042|   20|     2|        30420|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln117_1_fu_229_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln117_fu_331_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln118_1_fu_317_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln118_fu_273_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln119_fu_311_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln121_1_fu_379_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln121_fu_365_p2       |         +|   0|  0|  17|          14|          14|
    |empty_28_fu_486_p2        |         +|   0|  0|  17|          14|          14|
    |ret_V_2_fu_447_p2         |         +|   0|  0|  47|          40|          40|
    |sum_M_imag_V_4_fu_467_p2  |         +|   0|  0|  39|          32|          32|
    |sum_M_real_V_4_fu_461_p2  |         +|   0|  0|  39|          32|          32|
    |ret_V_fu_433_p2           |         -|   0|  0|  47|          40|          40|
    |and_ln117_fu_267_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_235_p2      |      icmp|   0|  0|  13|          19|          19|
    |icmp_ln118_fu_241_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln119_fu_261_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln122_fu_305_p2      |      icmp|   0|  0|  10|           6|           5|
    |or_ln118_fu_279_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln117_1_fu_337_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln117_fu_247_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln118_1_fu_293_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln118_2_fu_323_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln118_fu_285_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln117_fu_255_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 395|         290|         257|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_212_p4  |   9|          2|    9|         18|
    |ap_phi_mux_j_phi_fu_190_p4  |   9|          2|    6|         12|
    |i_reg_208                   |   9|          2|    9|         18|
    |indvar_flatten19_reg_164    |   9|          2|   19|         38|
    |indvar_flatten_reg_175      |   9|          2|   12|         24|
    |j_reg_186                   |   9|          2|    6|         12|
    |k_reg_197                   |   9|          2|    6|         12|
    |sum_M_imag_V_fu_82          |   9|          2|   32|         64|
    |sum_M_real_V_fu_78          |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 119|         26|  134|        270|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln121_reg_577                 |  11|   0|   14|          3|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |fft_coeff_M_imag_V_load_reg_617   |  10|   0|   10|          0|
    |fft_coeff_M_real_V_load_reg_612   |  10|   0|   10|          0|
    |i_reg_208                         |   9|   0|    9|          0|
    |icmp_ln117_reg_525                |   1|   0|    1|          0|
    |icmp_ln118_reg_529                |   1|   0|    1|          0|
    |icmp_ln118_reg_529_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln122_reg_551                |   1|   0|    1|          0|
    |indvar_flatten19_reg_164          |  19|   0|   19|          0|
    |indvar_flatten_reg_175            |  12|   0|   12|          0|
    |j_reg_186                         |   6|   0|    6|          0|
    |k_reg_197                         |   6|   0|    6|          0|
    |mul_ln1192_reg_661                |  40|   0|   40|          0|
    |mul_ln1193_reg_651                |  40|   0|   40|          0|
    |mul_ln703_2_reg_656               |  40|   0|   40|          0|
    |mul_ln703_reg_646                 |  40|   0|   40|          0|
    |r_V_4_reg_607                     |  32|   0|   32|          0|
    |r_V_reg_602                       |  32|   0|   32|          0|
    |select_ln117_1_reg_565            |   9|   0|    9|          0|
    |select_ln118_1_reg_540            |   6|   0|    6|          0|
    |select_ln118_reg_534              |   6|   0|    6|          0|
    |sum_M_imag_V_4_reg_671            |  32|   0|   32|          0|
    |sum_M_imag_V_fu_82                |  32|   0|   32|          0|
    |sum_M_real_V_4_reg_666            |  32|   0|   32|          0|
    |sum_M_real_V_fu_78                |  32|   0|   32|          0|
    |add_ln121_reg_577                 |  64|  32|   14|          3|
    |icmp_ln117_reg_525                |  64|  32|    1|          0|
    |icmp_ln122_reg_551                |  64|  32|    1|          0|
    |select_ln118_1_reg_540            |  64|  32|    6|          0|
    |select_ln118_reg_534              |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 792| 160|  503|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|a_M_real_address0    |  out|   14|   ap_memory|      a_M_real|         array|
|a_M_real_ce0         |  out|    1|   ap_memory|      a_M_real|         array|
|a_M_real_q0          |   in|   32|   ap_memory|      a_M_real|         array|
|a_M_imag_address0    |  out|   14|   ap_memory|      a_M_imag|         array|
|a_M_imag_ce0         |  out|    1|   ap_memory|      a_M_imag|         array|
|a_M_imag_q0          |   in|   32|   ap_memory|      a_M_imag|         array|
|out_M_real_address0  |  out|   14|   ap_memory|    out_M_real|         array|
|out_M_real_ce0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_we0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_d0        |  out|   32|   ap_memory|    out_M_real|         array|
|out_M_imag_address0  |  out|   14|   ap_memory|    out_M_imag|         array|
|out_M_imag_ce0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_we0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_d0        |  out|   32|   ap_memory|    out_M_imag|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 11 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_M_real_V = alloca i32 1"   --->   Operation 12 'alloca' 'sum_M_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_M_imag_V = alloca i32 1"   --->   Operation 13 'alloca' 'sum_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 14 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 15 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln117 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 16 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.24>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i19 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i19 %add_ln117_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 17 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i12 %select_ln118_2, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %select_ln118_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 19 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k = phi i6 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln119, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 20 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%add_ln117_1 = add i19 %indvar_flatten19, i19 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 21 'add' 'add_ln117_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.43ns)   --->   "%icmp_ln117 = icmp_eq  i19 %indvar_flatten19, i19 320512" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 22 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split3, void" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 23 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.99ns)   --->   "%icmp_ln118 = icmp_eq  i12 %indvar_flatten, i12 1024" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 24 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%select_ln117 = select i1 %icmp_ln118, i6 0, i6 %j" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 25 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln117)   --->   "%xor_ln117 = xor i1 %icmp_ln118, i1 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 26 'xor' 'xor_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%icmp_ln119 = icmp_eq  i6 %k, i6 32" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 27 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117 = and i1 %icmp_ln119, i1 %xor_ln117" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 28 'and' 'and_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln118 = add i6 %select_ln117, i6 1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 29 'add' 'add_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%or_ln118 = or i1 %and_ln117, i1 %icmp_ln118" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 30 'or' 'or_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %or_ln118, i6 0, i6 %k" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 31 'select' 'select_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "%select_ln118_1 = select i1 %and_ln117, i6 %add_ln118, i6 %select_ln117" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 32 'select' 'select_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln118_1_cast = zext i6 %select_ln118_1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 33 'zext' 'select_ln118_1_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 34 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln122 = icmp_eq  i6 %select_ln118, i6 31" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 35 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln117)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split3._ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge_crit_edge, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit36" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 36 'br' 'br_ln122' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln119 = add i6 %select_ln118, i6 1" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 37 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln118_1 = add i12 %indvar_flatten, i12 1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 38 'add' 'add_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%select_ln118_2 = select i1 %icmp_ln118, i12 1, i12 %add_ln118_1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 39 'select' 'select_ln118_2' <Predicate = (!icmp_ln117)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 41 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 41 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i9 %select_ln117_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln117 = add i9 %i, i9 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 43 'add' 'add_ln117' <Predicate = (!icmp_ln117 & icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.96ns)   --->   "%select_ln117_1 = select i1 %icmp_ln118, i9 %add_ln117, i9 %i" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 44 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 45 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i6 %select_ln118"   --->   Operation 46 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i11 %mul_ln1118, i11 %zext_ln1118_4"   --->   Operation 47 'add' 'add_ln1118' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln117_1, i5 0" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln117_1, i3 0" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i12 %tmp_s" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 50 'zext' 'zext_ln121' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%add_ln121 = add i14 %tmp, i14 %zext_ln121" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 51 'add' 'add_ln121' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i6 %select_ln118"   --->   Operation 52 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i11 %mul_ln1118, i11 %zext_ln1118_4"   --->   Operation 53 'add' 'add_ln1118' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i11 %add_ln1118"   --->   Operation 54 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%fft_coeff_M_imag_V_addr = getelementptr i10 %fft_coeff_M_imag_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 55 'getelementptr' 'fft_coeff_M_imag_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%fft_coeff_M_real_V_addr = getelementptr i10 %fft_coeff_M_real_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 56 'getelementptr' 'fft_coeff_M_real_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.81ns)   --->   "%add_ln121_1 = add i14 %add_ln121, i14 %zext_ln1118_3" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 57 'add' 'add_ln121_1' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i14 %add_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 58 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i32 %a_M_real, i64 0, i64 %zext_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 59 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i32 %a_M_imag, i64 0, i64 %zext_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 60 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 61 'load' 'r_V' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%r_V_4 = load i14 %p_x_M_imag_V"   --->   Operation 62 'load' 'r_V_4' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%fft_coeff_M_real_V_load = load i11 %fft_coeff_M_real_V_addr"   --->   Operation 63 'load' 'fft_coeff_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%fft_coeff_M_imag_V_load = load i11 %fft_coeff_M_imag_V_addr"   --->   Operation 64 'load' 'fft_coeff_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 65 'load' 'r_V' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%r_V_4 = load i14 %p_x_M_imag_V"   --->   Operation 66 'load' 'r_V_4' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%fft_coeff_M_real_V_load = load i11 %fft_coeff_M_real_V_addr"   --->   Operation 67 'load' 'fft_coeff_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%fft_coeff_M_imag_V_load = load i11 %fft_coeff_M_imag_V_addr"   --->   Operation 68 'load' 'fft_coeff_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %fft_coeff_M_real_V_load"   --->   Operation 69 'sext' 'sext_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i32 %r_V"   --->   Operation 70 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %fft_coeff_M_imag_V_load"   --->   Operation 71 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i32 %r_V_4"   --->   Operation 72 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_7"   --->   Operation 73 'mul' 'mul_ln703' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_9"   --->   Operation 74 'mul' 'mul_ln1193' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_7"   --->   Operation 75 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_9"   --->   Operation 76 'mul' 'mul_ln1192' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_7"   --->   Operation 77 'mul' 'mul_ln703' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_9"   --->   Operation 78 'mul' 'mul_ln1193' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_7"   --->   Operation 79 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_9"   --->   Operation 80 'mul' 'mul_ln1192' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sum_M_real_V_load = load i32 %sum_M_real_V"   --->   Operation 81 'load' 'sum_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sum_M_imag_V_load = load i32 %sum_M_imag_V"   --->   Operation 82 'load' 'sum_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.87ns)   --->   "%ret_V = sub i40 %mul_ln703, i40 %mul_ln1193"   --->   Operation 83 'sub' 'ret_V' <Predicate = (!icmp_ln117)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_r_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 84 'partselect' 'p_r_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (2.87ns)   --->   "%ret_V_2 = add i40 %mul_ln703_2, i40 %mul_ln1192"   --->   Operation 85 'add' 'ret_V_2' <Predicate = (!icmp_ln117)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_2, i32 8, i32 39"   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (2.55ns)   --->   "%sum_M_real_V_4 = add i32 %p_r_V, i32 %sum_M_real_V_load"   --->   Operation 87 'add' 'sum_M_real_V_4' <Predicate = (!icmp_ln117)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (2.55ns)   --->   "%sum_M_imag_V_4 = add i32 %trunc_ln, i32 %sum_M_imag_V_load"   --->   Operation 88 'add' 'sum_M_imag_V_4' <Predicate = (!icmp_ln117)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %sum_M_imag_V_4, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 89 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %sum_M_real_V_4, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 90 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln125 = store i32 0, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 92 'store' 'store_ln125' <Predicate = (icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln125 = store i32 0, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 93 'store' 'store_ln125' <Predicate = (icmp_ln122)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.06>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 320512, i64 320512, i64 320512"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %select_ln118_1"   --->   Operation 97 'zext' 'zext_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.81ns)   --->   "%empty_28 = add i14 %add_ln121, i14 %zext_ln1118" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 98 'add' 'empty_28' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_28" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 99 'zext' 'p_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%out_M_real_addr = getelementptr i32 %out_M_real, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 100 'getelementptr' 'out_M_real_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%out_M_imag_addr = getelementptr i32 %out_M_imag, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 101 'getelementptr' 'out_M_imag_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [../SourceCodes/radarProcessor.cpp:116]   --->   Operation 102 'specpipeline' 'specpipeline_ln116' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../SourceCodes/radarProcessor.cpp:116]   --->   Operation 103 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln123 = store i32 %sum_M_real_V_4, i14 %out_M_real_addr" [../SourceCodes/radarProcessor.cpp:123]   --->   Operation 104 'store' 'store_ln123' <Predicate = (icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_10 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln123 = store i32 %sum_M_imag_V_4, i14 %out_M_imag_addr" [../SourceCodes/radarProcessor.cpp:123]   --->   Operation 105 'store' 'store_ln123' <Predicate = (icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln125 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 106 'br' 'br_ln125' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [../SourceCodes/radarProcessor.cpp:129]   --->   Operation 107 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_coeff_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fft_coeff_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_M_real_V            (alloca           ) [ 011111111110]
sum_M_imag_V            (alloca           ) [ 011111111110]
store_ln117             (store            ) [ 000000000000]
store_ln117             (store            ) [ 000000000000]
br_ln117                (br               ) [ 011111111110]
indvar_flatten19        (phi              ) [ 001111111110]
indvar_flatten          (phi              ) [ 001111111110]
j                       (phi              ) [ 001111111110]
k                       (phi              ) [ 001111111110]
add_ln117_1             (add              ) [ 011111111110]
icmp_ln117              (icmp             ) [ 001111111110]
br_ln117                (br               ) [ 000000000000]
icmp_ln118              (icmp             ) [ 001110000000]
select_ln117            (select           ) [ 000000000000]
xor_ln117               (xor              ) [ 000000000000]
icmp_ln119              (icmp             ) [ 000000000000]
and_ln117               (and              ) [ 000000000000]
add_ln118               (add              ) [ 000000000000]
or_ln118                (or               ) [ 000000000000]
select_ln118            (select           ) [ 001111000000]
select_ln118_1          (select           ) [ 011111111110]
select_ln118_1_cast     (zext             ) [ 001110000000]
icmp_ln122              (icmp             ) [ 001111111110]
br_ln122                (br               ) [ 000000000000]
add_ln119               (add              ) [ 011111111110]
add_ln118_1             (add              ) [ 000000000000]
select_ln118_2          (select           ) [ 011111111110]
br_ln0                  (br               ) [ 011111111110]
i                       (phi              ) [ 001110000000]
add_ln117               (add              ) [ 000000000000]
select_ln117_1          (select           ) [ 011111111110]
mul_ln1118              (mul              ) [ 001001000000]
zext_ln1118_4           (zext             ) [ 001001000000]
tmp                     (bitconcatenate   ) [ 000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000]
zext_ln121              (zext             ) [ 000000000000]
add_ln121               (add              ) [ 001000111110]
zext_ln1118_3           (zext             ) [ 000000000000]
add_ln1118              (add              ) [ 000000000000]
zext_ln1118_5           (zext             ) [ 000000000000]
fft_coeff_M_imag_V_addr (getelementptr    ) [ 001000100000]
fft_coeff_M_real_V_addr (getelementptr    ) [ 001000100000]
add_ln121_1             (add              ) [ 000000000000]
zext_ln121_1            (zext             ) [ 000000000000]
p_x_M_real_V            (getelementptr    ) [ 001000100000]
p_x_M_imag_V            (getelementptr    ) [ 001000100000]
r_V                     (load             ) [ 001000010000]
r_V_4                   (load             ) [ 001000010000]
fft_coeff_M_real_V_load (load             ) [ 001000010000]
fft_coeff_M_imag_V_load (load             ) [ 001000010000]
sext_ln1118             (sext             ) [ 001000001000]
sext_ln1118_7           (sext             ) [ 001000001000]
sext_ln1118_8           (sext             ) [ 001000001000]
sext_ln1118_9           (sext             ) [ 001000001000]
mul_ln703               (mul              ) [ 001000000100]
mul_ln1193              (mul              ) [ 001000000100]
mul_ln703_2             (mul              ) [ 001000000100]
mul_ln1192              (mul              ) [ 001000000100]
sum_M_real_V_load       (load             ) [ 000000000000]
sum_M_imag_V_load       (load             ) [ 000000000000]
ret_V                   (sub              ) [ 000000000000]
p_r_V                   (partselect       ) [ 000000000000]
ret_V_2                 (add              ) [ 000000000000]
trunc_ln                (partselect       ) [ 000000000000]
sum_M_real_V_4          (add              ) [ 001000000010]
sum_M_imag_V_4          (add              ) [ 001000000010]
store_ln122             (store            ) [ 000000000000]
store_ln122             (store            ) [ 000000000000]
br_ln122                (br               ) [ 000000000000]
store_ln125             (store            ) [ 000000000000]
store_ln125             (store            ) [ 000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000]
empty                   (speclooptripcount) [ 000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000]
zext_ln1118             (zext             ) [ 000000000000]
empty_28                (add              ) [ 000000000000]
p_cast                  (zext             ) [ 000000000000]
out_M_real_addr         (getelementptr    ) [ 000000000000]
out_M_imag_addr         (getelementptr    ) [ 000000000000]
specpipeline_ln116      (specpipeline     ) [ 000000000000]
specloopname_ln116      (specloopname     ) [ 000000000000]
store_ln123             (store            ) [ 000000000000]
store_ln123             (store            ) [ 000000000000]
br_ln125                (br               ) [ 000000000000]
ret_ln129               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fft_coeff_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_coeff_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fft_coeff_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_coeff_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="sum_M_real_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_M_real_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sum_M_imag_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_M_imag_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fft_coeff_M_imag_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_coeff_M_imag_V_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="fft_coeff_M_real_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_coeff_M_real_V_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_x_M_real_V_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_real_V/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_x_M_imag_V_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_imag_V/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_4/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fft_coeff_M_real_V_load/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fft_coeff_M_imag_V_load/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_M_real_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_real_addr/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="out_M_imag_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_imag_addr/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln123_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln123_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/10 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten19_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="1"/>
<pin id="166" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten19_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="19" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="1"/>
<pin id="177" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="k_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="k_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="3"/>
<pin id="210" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="3"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 store_ln125/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 store_ln125/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln117_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="19" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln117_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="19" slack="0"/>
<pin id="237" dir="0" index="1" bw="19" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln118_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln117_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln117_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln119_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln117_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln118_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln118_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln118_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln118_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln118_1_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln118_1_cast/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln122_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln119_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln118_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln118_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="0" index="2" bw="12" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln117_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln117_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="2"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln1118_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="2"/>
<pin id="346" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="9" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln121_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln121_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln1118_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="3"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln1118_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln121_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln121_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln1118_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="1"/>
<pin id="393" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1118_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1118_8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="1"/>
<pin id="399" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1118_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_2/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sum_M_real_V_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="8"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_M_real_V_load/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sum_M_imag_V_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="8"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_M_imag_V_load/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ret_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="40" slack="1"/>
<pin id="435" dir="0" index="1" bw="40" slack="1"/>
<pin id="436" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_r_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="40" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="7" slack="0"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="ret_V_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="40" slack="1"/>
<pin id="449" dir="0" index="1" bw="40" slack="1"/>
<pin id="450" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="40" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sum_M_real_V_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_M_real_V_4/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sum_M_imag_V_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_M_imag_V_4/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln122_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="8"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln122_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="8"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln1118_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="8"/>
<pin id="485" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_28_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="5"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/10 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="11" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/2 add_ln1118/4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sum_M_real_V_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_M_real_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="sum_M_imag_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_M_imag_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln117_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="19" slack="0"/>
<pin id="522" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln117_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln118_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln118_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="2"/>
<pin id="536" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="540" class="1005" name="select_ln118_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln118_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln118_1_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="1"/>
<pin id="548" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_1_cast "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln122_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="7"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln119_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln118_2_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln118_2 "/>
</bind>
</comp>

<comp id="565" class="1005" name="select_ln117_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln117_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln1118_4_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln121_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="5"/>
<pin id="579" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="582" class="1005" name="fft_coeff_M_imag_V_addr_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="1"/>
<pin id="584" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fft_coeff_M_imag_V_addr "/>
</bind>
</comp>

<comp id="587" class="1005" name="fft_coeff_M_real_V_addr_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="1"/>
<pin id="589" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fft_coeff_M_real_V_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="p_x_M_real_V_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="1"/>
<pin id="594" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_V "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_x_M_imag_V_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="1"/>
<pin id="599" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V "/>
</bind>
</comp>

<comp id="602" class="1005" name="r_V_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="607" class="1005" name="r_V_4_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="612" class="1005" name="fft_coeff_M_real_V_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="1"/>
<pin id="614" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_coeff_M_real_V_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="fft_coeff_M_imag_V_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="1"/>
<pin id="619" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_coeff_M_imag_V_load "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln1118_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="40" slack="1"/>
<pin id="624" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sext_ln1118_7_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="40" slack="1"/>
<pin id="630" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="sext_ln1118_8_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="40" slack="1"/>
<pin id="636" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_8 "/>
</bind>
</comp>

<comp id="640" class="1005" name="sext_ln1118_9_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="40" slack="1"/>
<pin id="642" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_9 "/>
</bind>
</comp>

<comp id="646" class="1005" name="mul_ln703_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="40" slack="1"/>
<pin id="648" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mul_ln1193_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="40" slack="1"/>
<pin id="653" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1193 "/>
</bind>
</comp>

<comp id="656" class="1005" name="mul_ln703_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="40" slack="1"/>
<pin id="658" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="mul_ln1192_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="40" slack="1"/>
<pin id="663" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sum_M_real_V_4_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_M_real_V_4 "/>
</bind>
</comp>

<comp id="671" class="1005" name="sum_M_imag_V_4_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_M_imag_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="107" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="93" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="86" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="145" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="168" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="168" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="179" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="190" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="241" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="201" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="247" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="241" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="201" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="267" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="273" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="247" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="285" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="285" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="179" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="241" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="212" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="212" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="347" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="383"><net_src comp="365" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="371" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="400" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="397" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="394" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="391" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="400" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="465"><net_src comp="437" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="427" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="451" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="430" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="461" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="502"><net_src comp="301" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="34" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="344" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="509"><net_src comp="78" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="516"><net_src comp="82" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="523"><net_src comp="229" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="528"><net_src comp="235" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="241" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="537"><net_src comp="285" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="543"><net_src comp="293" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="549"><net_src comp="301" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="554"><net_src comp="305" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="311" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="563"><net_src comp="323" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="568"><net_src comp="337" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="575"><net_src comp="344" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="580"><net_src comp="365" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="585"><net_src comp="86" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="590"><net_src comp="93" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="595"><net_src comp="100" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="600"><net_src comp="107" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="605"><net_src comp="114" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="610"><net_src comp="120" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="615"><net_src comp="126" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="620"><net_src comp="132" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="625"><net_src comp="391" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="631"><net_src comp="394" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="637"><net_src comp="397" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="643"><net_src comp="400" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="649"><net_src comp="403" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="654"><net_src comp="409" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="659"><net_src comp="415" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="664"><net_src comp="421" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="669"><net_src comp="461" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="674"><net_src comp="467" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_M_real | {10 }
	Port: out_M_imag | {10 }
	Port: fft_coeff_M_real_V | {}
	Port: fft_coeff_M_imag_V | {}
 - Input state : 
	Port: fft : a_M_real | {5 6 }
	Port: fft : a_M_imag | {5 6 }
	Port: fft : fft_coeff_M_real_V | {5 6 }
	Port: fft : fft_coeff_M_imag_V | {5 6 }
  - Chain level:
	State 1
		store_ln117 : 1
		store_ln117 : 1
	State 2
		add_ln117_1 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		icmp_ln118 : 1
		select_ln117 : 2
		xor_ln117 : 2
		icmp_ln119 : 1
		and_ln117 : 2
		add_ln118 : 3
		or_ln118 : 2
		select_ln118 : 2
		select_ln118_1 : 2
		select_ln118_1_cast : 3
		mul_ln1118 : 4
		icmp_ln122 : 3
		br_ln122 : 4
		add_ln119 : 3
		add_ln118_1 : 1
		select_ln118_2 : 2
	State 3
	State 4
		add_ln117 : 1
		select_ln117_1 : 2
		add_ln1118 : 1
	State 5
		zext_ln121 : 1
		add_ln121 : 2
		zext_ln1118_5 : 1
		fft_coeff_M_imag_V_addr : 2
		fft_coeff_M_real_V_addr : 2
		add_ln121_1 : 3
		zext_ln121_1 : 4
		p_x_M_real_V : 5
		p_x_M_imag_V : 5
		r_V : 6
		r_V_4 : 6
		fft_coeff_M_real_V_load : 3
		fft_coeff_M_imag_V_load : 3
	State 6
	State 7
		mul_ln703 : 1
		mul_ln1193 : 1
		mul_ln703_2 : 1
		mul_ln1192 : 1
	State 8
	State 9
		p_r_V : 1
		trunc_ln : 1
		sum_M_real_V_4 : 2
		sum_M_imag_V_4 : 2
		store_ln122 : 3
		store_ln122 : 3
	State 10
		empty_28 : 1
		p_cast : 2
		out_M_real_addr : 3
		out_M_imag_addr : 3
		store_ln123 : 4
		store_ln123 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_403         |    0    |   165   |    50   |
|    mul   |         grp_fu_409         |    0    |   165   |    50   |
|          |         grp_fu_415         |    0    |   165   |    50   |
|          |         grp_fu_421         |    0    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln117_1_fu_229     |    0    |    0    |    26   |
|          |      add_ln118_fu_273      |    0    |    0    |    14   |
|          |      add_ln119_fu_311      |    0    |    0    |    14   |
|          |     add_ln118_1_fu_317     |    0    |    0    |    12   |
|          |      add_ln117_fu_331      |    0    |    0    |    14   |
|    add   |      add_ln121_fu_365      |    0    |    0    |    17   |
|          |     add_ln121_1_fu_379     |    0    |    0    |    17   |
|          |       ret_V_2_fu_447       |    0    |    0    |    47   |
|          |    sum_M_real_V_4_fu_461   |    0    |    0    |    39   |
|          |    sum_M_imag_V_4_fu_467   |    0    |    0    |    39   |
|          |       empty_28_fu_486      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        ret_V_fu_433        |    0    |    0    |    47   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln117_fu_235     |    0    |    0    |    13   |
|   icmp   |      icmp_ln118_fu_241     |    0    |    0    |    12   |
|          |      icmp_ln119_fu_261     |    0    |    0    |    10   |
|          |      icmp_ln122_fu_305     |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln117_fu_247    |    0    |    0    |    6    |
|          |     select_ln118_fu_285    |    0    |    0    |    6    |
|  select  |    select_ln118_1_fu_293   |    0    |    0    |    6    |
|          |    select_ln118_2_fu_323   |    0    |    0    |    12   |
|          |    select_ln117_1_fu_337   |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|    xor   |      xor_ln117_fu_255      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln117_fu_267      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln118_fu_279      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_497         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | select_ln118_1_cast_fu_301 |    0    |    0    |    0    |
|          |    zext_ln1118_4_fu_344    |    0    |    0    |    0    |
|          |      zext_ln121_fu_361     |    0    |    0    |    0    |
|   zext   |    zext_ln1118_3_fu_371    |    0    |    0    |    0    |
|          |    zext_ln1118_5_fu_374    |    0    |    0    |    0    |
|          |     zext_ln121_1_fu_385    |    0    |    0    |    0    |
|          |     zext_ln1118_fu_483     |    0    |    0    |    0    |
|          |        p_cast_fu_491       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_347         |    0    |    0    |    0    |
|          |        tmp_s_fu_354        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln1118_fu_391     |    0    |    0    |    0    |
|   sext   |    sext_ln1118_7_fu_394    |    0    |    0    |    0    |
|          |    sext_ln1118_8_fu_397    |    0    |    0    |    0    |
|          |    sext_ln1118_9_fu_400    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        p_r_V_fu_437        |    0    |    0    |    0    |
|          |       trunc_ln_fu_451      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |   660   |   593   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln117_1_reg_520      |   19   |
|       add_ln119_reg_555       |    6   |
|       add_ln121_reg_577       |   14   |
|fft_coeff_M_imag_V_addr_reg_582|   11   |
|fft_coeff_M_imag_V_load_reg_617|   10   |
|fft_coeff_M_real_V_addr_reg_587|   11   |
|fft_coeff_M_real_V_load_reg_612|   10   |
|           i_reg_208           |    9   |
|       icmp_ln117_reg_525      |    1   |
|       icmp_ln118_reg_529      |    1   |
|       icmp_ln122_reg_551      |    1   |
|    indvar_flatten19_reg_164   |   19   |
|     indvar_flatten_reg_175    |   12   |
|           j_reg_186           |    6   |
|           k_reg_197           |    6   |
|       mul_ln1192_reg_661      |   40   |
|       mul_ln1193_reg_651      |   40   |
|      mul_ln703_2_reg_656      |   40   |
|       mul_ln703_reg_646       |   40   |
|      p_x_M_imag_V_reg_597     |   14   |
|      p_x_M_real_V_reg_592     |   14   |
|         r_V_4_reg_607         |   32   |
|          r_V_reg_602          |   32   |
|     select_ln117_1_reg_565    |    9   |
|  select_ln118_1_cast_reg_546  |   11   |
|     select_ln118_1_reg_540    |    6   |
|     select_ln118_2_reg_560    |   12   |
|      select_ln118_reg_534     |    6   |
|     sext_ln1118_7_reg_628     |   40   |
|     sext_ln1118_8_reg_634     |   40   |
|     sext_ln1118_9_reg_640     |   40   |
|      sext_ln1118_reg_622      |   40   |
|     sum_M_imag_V_4_reg_671    |   32   |
|      sum_M_imag_V_reg_513     |   32   |
|     sum_M_real_V_4_reg_666    |   32   |
|      sum_M_real_V_reg_506     |   32   |
|     zext_ln1118_4_reg_572     |   11   |
+-------------------------------+--------+
|             Total             |   731  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_403    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_403    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_409    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_409    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_415    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_415    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_421    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_421    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_497    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_497    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   470  ||  22.232 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   660  |   593  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |   731  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |  1391  |   719  |
+-----------+--------+--------+--------+--------+
