{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729036719392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729036719392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:58:39 2024 " "Processing started: Tue Oct 15 20:58:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729036719392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036719392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c nn_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c nn_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036719392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729036719530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729036719530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_nn_rgb-sim " "Found design unit 1: sim_nn_rgb-sim" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723435 ""} { "Info" "ISGN_ENTITY_NAME" "1 sim_nn_rgb " "Found entity 1: sim_nn_rgb" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sim_nn_rgb.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigmoid_ip-SYN " "Found design unit 1: sigmoid_ip-SYN" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723435 ""} { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_IP " "Found entity 1: sigmoid_IP" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nn_rgb-behave " "Found design unit 1: nn_rgb-behave" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""} { "Info" "ISGN_ENTITY_NAME" "1 nn_rgb " "Found entity 1: nn_rgb" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-behave " "Found design unit 1: neuron-behave" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behave " "Found design unit 1: control-behave" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/control.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/control.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/control.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nn_rgb " "Elaborating entity \"nn_rgb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729036723459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable nn_rgb.vhd(41) " "Verilog HDL or VHDL warning at nn_rgb.vhd(41): object \"enable\" assigned a value but never read" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729036723460 "|nn_rgb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:hidden0 " "Elaborating entity \"neuron\" for hierarchy \"neuron:hidden0\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "hidden0" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid_IP neuron:hidden0\|sigmoid_IP:sigmoid " "Elaborating entity \"sigmoid_IP\" for hierarchy \"neuron:hidden0\|sigmoid_IP:sigmoid\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "sigmoid" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "altsyncram_component" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component " "Instantiated megafunction \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sigmoid_14_bit.mif " "Parameter \"init_file\" = \"sigmoid_14_bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729036723515 ""}  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729036723515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7824 " "Found entity 1: altsyncram_7824" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7824 neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated " "Elaborating entity \"altsyncram_7824\" for hierarchy \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_7824.tdf" "rden_decode" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729036723669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036723669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"neuron:hidden0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_7824.tdf" "mux2" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:hidden1 " "Elaborating entity \"neuron\" for hierarchy \"neuron:hidden1\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "hidden1" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:hidden2 " "Elaborating entity \"neuron\" for hierarchy \"neuron:hidden2\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "hidden2" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:output0 " "Elaborating entity \"neuron\" for hierarchy \"neuron:output0\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "output0" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "control" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036723695 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a6 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a14 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a5 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a13 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a4 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a12 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a3 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a11 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a2 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a10 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a1 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a9 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a0 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a8 " "Synthesized away node \"neuron:output0\|sigmoid_IP:sigmoid\|altsyncram:altsyncram_component\|altsyncram_7824:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7824.tdf" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/curupirAi/project2/db/altsyncram_7824.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "/home/markblz/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/sigmoid_IP.vhd" 60 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/neuron.vhd" 47 0 0 } } { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036723987 "|nn_rgb|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729036723987 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729036723987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729036724201 "|nn_rgb|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729036724201 "|nn_rgb|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729036724201 "|nn_rgb|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729036724201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729036724262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729036724455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729036724603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729036724603 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036724678 "|nn_rgb|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[0\] " "No output dependent on input pin \"enable_in\[0\]\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036724678 "|nn_rgb|enable_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[1\] " "No output dependent on input pin \"enable_in\[1\]\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036724678 "|nn_rgb|enable_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[2\] " "No output dependent on input pin \"enable_in\[2\]\"" {  } { { "../../repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" "" { Text "/home/markblz/Documents/aventura-politecnica/tcc/repositories/NN_RGB_FPGA/FPGA_plain/nn_rgb.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729036724678 "|nn_rgb|enable_in[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729036724678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "603 " "Implemented 603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729036724679 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729036724679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "472 " "Implemented 472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729036724679 ""} { "Info" "ICUT_CUT_TM_RAMS" "50 " "Implemented 50 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729036724679 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1729036724679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729036724679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729036724687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:58:44 2024 " "Processing ended: Tue Oct 15 20:58:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729036724687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729036724687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729036724687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729036724687 ""}
