URL: http://www.eecs.umich.edu/UMichMP/Publications/asilomar.ps
Refering-URL: http://www.eecs.umich.edu/UMichMP/abstracts.html
Root-URL: http://www.eecs.umich.edu
Abstract: 1990 IEEE International Electron Devices Meeting Technical Digest, pp. 983 - 986. [4] P. ONeil, B. Bernhardt, F. Nikpourian, C.Delta, Y. Abad, G. Hansell, GaAs Integrated Circuit Fabrication at Motorola, 1993 IEEE GaAs IC Symposium Technical Digest, pp. 123 - 126. [5] T. Huff, Architectural and Circuit Issues for a High Clock Rate Floating-Point Processor, 1995 Ph.D. Dissertation, University of Michigan. [6] I. Koren, Computer Arithmetic Algorithms, 1993 Prentice Hall. [7] R. Brown, B. Bernhardt, M. LaMacchia, J. Abrokwah, P. Parakh, T. Basso, S. Gold, S. Stetson, C. Gauthier, D. Foster, B. Crawforth, T. McQuire, K. Sakallah, R. Lomax, T. Mudge, Overview of Complementary GaAs Technology for High-Speed VLSI Circuits, 1997 IEEE Transactions on VLSI Circuits. [8] M. Riepe, T. Huff, M. Upton, T. Mudge, R. Brown, A 7-nS 53x53-bit Parallel Array Multiplier Implemented in 0.6 mm GaAs DCFL, University of Michigan, Electrical Engineering and Computer Science, pp. 1-9. [9] G. Bewick, Fast Multiplication: Algorithms and Implementation, 1994 Ph.D. Dissertation, Stanford University. [10] A. Baca, J. Zolper, M. Sherwin, P. Robertson, R. Shul, A. Howard, D. Rieger, J. Klem, Complementary GaAs Junction-Gated Heterostructure Field Effect Transistor Technology, 1994 IEEE GaAs IC Symposium Technical Digest, pp. 59 - 62. [11] N. Burgess, Removal of Sign-Extension Circuitry From Booths Algorithm Multiplier-Accumulators, Electronics Letters, August 1990, Vol. 26, No. 17, pp. 1413 - 1415. [12] M. Roorda, Method to Reduce the Sign Bit Extension in a Multiplier That Uses the Modified Booth Algorithm, Electronics Letters, September 1986, Vol. 22, No. 20, pp. 1061 - 1062. [13] M. Mehta, V. Parmar, E. Swartzlander, High-Speed Multiplier Design Using Multi-Input Counter and Compressor Circuits, 1991 IEEE Symposium on Computer Arithmetic, pp. 43 - 50. [14] J. Hallmark, C. Shurboff, B. Ooms, R. Lucero, J. Abrokwah, J. Huang, 0.9 V DSP Blocks: A 15 ns 4K SRAM and a 45 ns 16-bit Multiply/Accumulator, 1994 IEEE GaAs IC Symposium Technical Digest, pp 55 - 58. [15] H. Ling, High-Speed Binary Adder, 1981 IBM Journal of Research and Development, Vol. 25, No. 3, pp. 156 - 166. [16] N. Quach, M. Flynn, High-Speed Addition in CMOS, Stanford University Technical Report, CSL-TR-90-415, 1990. [17] J. Huang, E. Glass, J. Abrokwah, B. Bernhardt, M. Majerus, E. Spears, J. Parsey, D. Scheitlin, R. Droopad, L. Mills, K. Hawthorne, J. Blaugh, Device and Process Optimization for a Low Voltage Enhancement Mode Power Heterojunction FET for Portable Applications, 1997 IEEE GaAs IC Symposium Technical Digest, pp. 55 - 58. [18] P. Song, G. DeMicheli, Circuit and Architecture TradeOffs for High-Speed Multiplication, 1991 IEEE Journal of Solid-State Circuits, Vol. 26, No. 9, pp. 1184 - 1198. [19] J. Rabaey, Digital Integrated Circuits, 1996 Prentice Hall. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> J. Abrokwah, J. Huang, W. Ooms, C. Shurboff, J. Hallmark, R. Lucero, J. Gilbert, B. Bernhardt, G. Hansell, </author> <title> A Manufacturable Complementary GaAs Process, </title> <booktitle> 1993 IEEE GaAs IC Symposium Technical Digest, </booktitle> <pages> pp. 127 - 130. </pages>
Reference: [2] <author> M. LaMacchia, J. Abrokwah, B. Bernhardt, D. Foster, B. Crawforth, B. Mathes, T. McGuire, T. Weatherford, </author> <title> Radiation Hardened Complementary GaAs, </title> <booktitle> 1997 IEEE GaAs IC Symposium Technical Digest, </booktitle> <pages> pp. 59 - 61. </pages>

References-found: 2

