

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>AM64X Devices Descriptions &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
        <link rel="next" title="AM64X Clock Identifiers" href="clocks.html"/>
        <link rel="prev" title="AM64X Host Descriptions" href="hosts.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                08.06.03
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#am64x">AM64x</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hosts.html">AM64X Host Descriptions</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">AM64X Devices Descriptions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="#enumeration-of-device-ids">Enumeration of Device IDs</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="clocks.html">AM64X Clock Identifiers</a></li>
<li class="toctree-l3"><a class="reference internal" href="pll_data.html">AM64X PLL Defaults</a></li>
<li class="toctree-l3"><a class="reference internal" href="resasg_types.html">AM64X Board Configuration Resource Assignment Type Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="interrupt_cfg.html">AM64X Interrupt Management Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">AM64X Ring Accelerator Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">AM64X DMA Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">AM64X PSI-L Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">AM64X Proxy Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">AM64X Secure Proxy Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="processors.html">AM64X Processor Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="runtime_keystore.html">AM6 Runtime Keystore</a></li>
<li class="toctree-l3"><a class="reference internal" href="firewalls.html">AM64X Firewall Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">AM64X Device Group descriptions</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62x">AM62x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62ax">AM62Ax</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721e">J721E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721s2">J721S2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j784s4">J784S4</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
      
    <li>AM64X Devices Descriptions</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="am64x-devices-descriptions">
<h1>AM64X Devices Descriptions<a class="headerlink" href="#am64x-devices-descriptions" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<span id="soc-doc-am64x-public-devices-desc-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on Device IDs that are permitted in the am64x
SoC.  The device IDs represent SoC subsystems that can be modified via DMSC
TISCI message APIs.  Some Secure, Power, and Resource Management DMSC subsystem
TISCI message APIs define a device ID as a parameter allowing a user to specify
management of a particular SoC subsystem.</p>
</div>
<div class="section" id="enumeration-of-device-ids">
<span id="soc-doc-am64x-public-devices-desc-device-list"></span><h2>Enumeration of Device IDs<a class="headerlink" href="#enumeration-of-device-ids" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="75%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Device ID</th>
<th class="head">Device Name</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>AM64X_DEV_ADC0</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>AM64X_DEV_CMP_EVENT_INTROUTER0</td>
</tr>
<tr class="row-even"><td>2</td>
<td>AM64X_DEV_DBGSUSPENDROUTER0</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>AM64X_DEV_MAIN_GPIOMUX_INTROUTER0</td>
</tr>
<tr class="row-even"><td>5</td>
<td>AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>AM64X_DEV_TIMESYNC_EVENT_INTROUTER0</td>
</tr>
<tr class="row-even"><td>7</td>
<td>AM64X_DEV_MCU_M4FSS0</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>AM64X_DEV_MCU_M4FSS0_CBASS_0</td>
</tr>
<tr class="row-even"><td>9</td>
<td>AM64X_DEV_MCU_M4FSS0_CORE0</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>AM64X_DEV_CPSW0</td>
</tr>
<tr class="row-even"><td>14</td>
<td>AM64X_DEV_CPT2_AGGR0</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>AM64X_DEV_STM0</td>
</tr>
<tr class="row-even"><td>16</td>
<td>AM64X_DEV_DCC0</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>AM64X_DEV_DCC1</td>
</tr>
<tr class="row-even"><td>18</td>
<td>AM64X_DEV_DCC2</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>AM64X_DEV_DCC3</td>
</tr>
<tr class="row-even"><td>20</td>
<td>AM64X_DEV_DCC4</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>AM64X_DEV_DCC5</td>
</tr>
<tr class="row-even"><td>22</td>
<td>AM64X_DEV_DMSC0</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>AM64X_DEV_MCU_DCC0</td>
</tr>
<tr class="row-even"><td>24</td>
<td>AM64X_DEV_DEBUGSS_WRAP0</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>AM64X_DEV_DMASS0</td>
</tr>
<tr class="row-even"><td>26</td>
<td>AM64X_DEV_DMASS0_BCDMA_0</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>AM64X_DEV_DMASS0_CBASS_0</td>
</tr>
<tr class="row-even"><td>28</td>
<td>AM64X_DEV_DMASS0_INTAGGR_0</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>AM64X_DEV_DMASS0_IPCSS_0</td>
</tr>
<tr class="row-even"><td>30</td>
<td>AM64X_DEV_DMASS0_PKTDMA_0</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>AM64X_DEV_DMASS0_RINGACC_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>AM64X_DEV_MCU_TIMER0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>AM64X_DEV_TIMER0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>AM64X_DEV_TIMER1</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>AM64X_DEV_TIMER2</td>
</tr>
<tr class="row-even"><td>39</td>
<td>AM64X_DEV_TIMER3</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>AM64X_DEV_TIMER4</td>
</tr>
<tr class="row-even"><td>41</td>
<td>AM64X_DEV_TIMER5</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>AM64X_DEV_TIMER6</td>
</tr>
<tr class="row-even"><td>43</td>
<td>AM64X_DEV_TIMER7</td>
</tr>
<tr class="row-odd"><td>44</td>
<td>AM64X_DEV_TIMER8</td>
</tr>
<tr class="row-even"><td>45</td>
<td>AM64X_DEV_TIMER9</td>
</tr>
<tr class="row-odd"><td>46</td>
<td>AM64X_DEV_TIMER10</td>
</tr>
<tr class="row-even"><td>47</td>
<td>AM64X_DEV_TIMER11</td>
</tr>
<tr class="row-odd"><td>48</td>
<td>AM64X_DEV_MCU_TIMER1</td>
</tr>
<tr class="row-even"><td>49</td>
<td>AM64X_DEV_MCU_TIMER2</td>
</tr>
<tr class="row-odd"><td>50</td>
<td>AM64X_DEV_MCU_TIMER3</td>
</tr>
<tr class="row-even"><td>51</td>
<td>AM64X_DEV_ECAP0</td>
</tr>
<tr class="row-odd"><td>52</td>
<td>AM64X_DEV_ECAP1</td>
</tr>
<tr class="row-even"><td>53</td>
<td>AM64X_DEV_ECAP2</td>
</tr>
<tr class="row-odd"><td>54</td>
<td>AM64X_DEV_ELM0</td>
</tr>
<tr class="row-even"><td>55</td>
<td>AM64X_DEV_EMIF_DATA_0_VD</td>
</tr>
<tr class="row-odd"><td>57</td>
<td>AM64X_DEV_MMCSD0</td>
</tr>
<tr class="row-even"><td>58</td>
<td>AM64X_DEV_MMCSD1</td>
</tr>
<tr class="row-odd"><td>59</td>
<td>AM64X_DEV_EQEP0</td>
</tr>
<tr class="row-even"><td>60</td>
<td>AM64X_DEV_EQEP1</td>
</tr>
<tr class="row-odd"><td>61</td>
<td>AM64X_DEV_GTC0</td>
</tr>
<tr class="row-even"><td>62</td>
<td>AM64X_DEV_EQEP2</td>
</tr>
<tr class="row-odd"><td>63</td>
<td>AM64X_DEV_ESM0</td>
</tr>
<tr class="row-even"><td>64</td>
<td>AM64X_DEV_MCU_ESM0</td>
</tr>
<tr class="row-odd"><td>65</td>
<td>AM64X_DEV_FSIRX0</td>
</tr>
<tr class="row-even"><td>66</td>
<td>AM64X_DEV_FSIRX1</td>
</tr>
<tr class="row-odd"><td>67</td>
<td>AM64X_DEV_FSIRX2</td>
</tr>
<tr class="row-even"><td>68</td>
<td>AM64X_DEV_FSIRX3</td>
</tr>
<tr class="row-odd"><td>69</td>
<td>AM64X_DEV_FSIRX4</td>
</tr>
<tr class="row-even"><td>70</td>
<td>AM64X_DEV_FSIRX5</td>
</tr>
<tr class="row-odd"><td>71</td>
<td>AM64X_DEV_FSITX0</td>
</tr>
<tr class="row-even"><td>72</td>
<td>AM64X_DEV_FSITX1</td>
</tr>
<tr class="row-odd"><td>73</td>
<td>AM64X_DEV_FSS0</td>
</tr>
<tr class="row-even"><td>74</td>
<td>AM64X_DEV_FSS0_FSAS_0</td>
</tr>
<tr class="row-odd"><td>75</td>
<td>AM64X_DEV_FSS0_OSPI_0</td>
</tr>
<tr class="row-even"><td>76</td>
<td>AM64X_DEV_GICSS0</td>
</tr>
<tr class="row-odd"><td>77</td>
<td>AM64X_DEV_GPIO0</td>
</tr>
<tr class="row-even"><td>78</td>
<td>AM64X_DEV_GPIO1</td>
</tr>
<tr class="row-odd"><td>79</td>
<td>AM64X_DEV_MCU_GPIO0</td>
</tr>
<tr class="row-even"><td>80</td>
<td>AM64X_DEV_GPMC0</td>
</tr>
<tr class="row-odd"><td>81</td>
<td>AM64X_DEV_PRU_ICSSG0</td>
</tr>
<tr class="row-even"><td>82</td>
<td>AM64X_DEV_PRU_ICSSG1</td>
</tr>
<tr class="row-odd"><td>83</td>
<td>AM64X_DEV_LED0</td>
</tr>
<tr class="row-even"><td>84</td>
<td>AM64X_DEV_CPTS0</td>
</tr>
<tr class="row-odd"><td>85</td>
<td>AM64X_DEV_DDPA0</td>
</tr>
<tr class="row-even"><td>86</td>
<td>AM64X_DEV_EPWM0</td>
</tr>
<tr class="row-odd"><td>87</td>
<td>AM64X_DEV_EPWM1</td>
</tr>
<tr class="row-even"><td>88</td>
<td>AM64X_DEV_EPWM2</td>
</tr>
<tr class="row-odd"><td>89</td>
<td>AM64X_DEV_EPWM3</td>
</tr>
<tr class="row-even"><td>90</td>
<td>AM64X_DEV_EPWM4</td>
</tr>
<tr class="row-odd"><td>91</td>
<td>AM64X_DEV_EPWM5</td>
</tr>
<tr class="row-even"><td>92</td>
<td>AM64X_DEV_EPWM6</td>
</tr>
<tr class="row-odd"><td>93</td>
<td>AM64X_DEV_EPWM7</td>
</tr>
<tr class="row-even"><td>94</td>
<td>AM64X_DEV_EPWM8</td>
</tr>
<tr class="row-odd"><td>95</td>
<td>AM64X_DEV_VTM0</td>
</tr>
<tr class="row-even"><td>96</td>
<td>AM64X_DEV_MAILBOX0</td>
</tr>
<tr class="row-odd"><td>97</td>
<td>AM64X_DEV_MAIN2MCU_VD</td>
</tr>
<tr class="row-even"><td>98</td>
<td>AM64X_DEV_MCAN0</td>
</tr>
<tr class="row-odd"><td>99</td>
<td>AM64X_DEV_MCAN1</td>
</tr>
<tr class="row-even"><td>100</td>
<td>AM64X_DEV_MCU_MCRC64_0</td>
</tr>
<tr class="row-odd"><td>101</td>
<td>AM64X_DEV_MCU2MAIN_VD</td>
</tr>
<tr class="row-even"><td>102</td>
<td>AM64X_DEV_I2C0</td>
</tr>
<tr class="row-odd"><td>103</td>
<td>AM64X_DEV_I2C1</td>
</tr>
<tr class="row-even"><td>104</td>
<td>AM64X_DEV_I2C2</td>
</tr>
<tr class="row-odd"><td>105</td>
<td>AM64X_DEV_I2C3</td>
</tr>
<tr class="row-even"><td>106</td>
<td>AM64X_DEV_MCU_I2C0</td>
</tr>
<tr class="row-odd"><td>107</td>
<td>AM64X_DEV_MCU_I2C1</td>
</tr>
<tr class="row-even"><td>114</td>
<td>AM64X_DEV_PCIE0</td>
</tr>
<tr class="row-odd"><td>119</td>
<td>AM64X_DEV_R5FSS0</td>
</tr>
<tr class="row-even"><td>120</td>
<td>AM64X_DEV_R5FSS1</td>
</tr>
<tr class="row-odd"><td>121</td>
<td>AM64X_DEV_R5FSS0_CORE0</td>
</tr>
<tr class="row-even"><td>122</td>
<td>AM64X_DEV_R5FSS0_CORE1</td>
</tr>
<tr class="row-odd"><td>123</td>
<td>AM64X_DEV_R5FSS1_CORE0</td>
</tr>
<tr class="row-even"><td>124</td>
<td>AM64X_DEV_R5FSS1_CORE1</td>
</tr>
<tr class="row-odd"><td>125</td>
<td>AM64X_DEV_RTI0</td>
</tr>
<tr class="row-even"><td>126</td>
<td>AM64X_DEV_RTI1</td>
</tr>
<tr class="row-odd"><td>127</td>
<td>AM64X_DEV_RTI8</td>
</tr>
<tr class="row-even"><td>128</td>
<td>AM64X_DEV_RTI9</td>
</tr>
<tr class="row-odd"><td>130</td>
<td>AM64X_DEV_RTI10</td>
</tr>
<tr class="row-even"><td>131</td>
<td>AM64X_DEV_RTI11</td>
</tr>
<tr class="row-odd"><td>132</td>
<td>AM64X_DEV_MCU_RTI0</td>
</tr>
<tr class="row-even"><td>133</td>
<td>AM64X_DEV_SA2_UL0</td>
</tr>
<tr class="row-odd"><td>134</td>
<td>AM64X_DEV_COMPUTE_CLUSTER0</td>
</tr>
<tr class="row-even"><td>135</td>
<td>AM64X_DEV_A53SS0_CORE_0</td>
</tr>
<tr class="row-odd"><td>136</td>
<td>AM64X_DEV_A53SS0_CORE_1</td>
</tr>
<tr class="row-even"><td>137</td>
<td>AM64X_DEV_A53SS0</td>
</tr>
<tr class="row-odd"><td>138</td>
<td>AM64X_DEV_DDR16SS0</td>
</tr>
<tr class="row-even"><td>139</td>
<td>AM64X_DEV_PSC0</td>
</tr>
<tr class="row-odd"><td>140</td>
<td>AM64X_DEV_MCU_PSC0</td>
</tr>
<tr class="row-even"><td>141</td>
<td>AM64X_DEV_MCSPI0</td>
</tr>
<tr class="row-odd"><td>142</td>
<td>AM64X_DEV_MCSPI1</td>
</tr>
<tr class="row-even"><td>143</td>
<td>AM64X_DEV_MCSPI2</td>
</tr>
<tr class="row-odd"><td>144</td>
<td>AM64X_DEV_MCSPI3</td>
</tr>
<tr class="row-even"><td>145</td>
<td>AM64X_DEV_MCSPI4</td>
</tr>
<tr class="row-odd"><td>146</td>
<td>AM64X_DEV_UART0</td>
</tr>
<tr class="row-even"><td>147</td>
<td>AM64X_DEV_MCU_MCSPI0</td>
</tr>
<tr class="row-odd"><td>148</td>
<td>AM64X_DEV_MCU_MCSPI1</td>
</tr>
<tr class="row-even"><td>149</td>
<td>AM64X_DEV_MCU_UART0</td>
</tr>
<tr class="row-odd"><td>150</td>
<td>AM64X_DEV_SPINLOCK0</td>
</tr>
<tr class="row-even"><td>151</td>
<td>AM64X_DEV_TIMERMGR0</td>
</tr>
<tr class="row-odd"><td>152</td>
<td>AM64X_DEV_UART1</td>
</tr>
<tr class="row-even"><td>153</td>
<td>AM64X_DEV_UART2</td>
</tr>
<tr class="row-odd"><td>154</td>
<td>AM64X_DEV_UART3</td>
</tr>
<tr class="row-even"><td>155</td>
<td>AM64X_DEV_UART4</td>
</tr>
<tr class="row-odd"><td>156</td>
<td>AM64X_DEV_UART5</td>
</tr>
<tr class="row-even"><td>157</td>
<td>AM64X_DEV_BOARD0</td>
</tr>
<tr class="row-odd"><td>158</td>
<td>AM64X_DEV_UART6</td>
</tr>
<tr class="row-even"><td>160</td>
<td>AM64X_DEV_MCU_UART1</td>
</tr>
<tr class="row-odd"><td>161</td>
<td>AM64X_DEV_USB0</td>
</tr>
<tr class="row-even"><td>162</td>
<td>AM64X_DEV_SERDES_10G0</td>
</tr>
<tr class="row-odd"><td>163</td>
<td>AM64X_DEV_PBIST0</td>
</tr>
<tr class="row-even"><td>164</td>
<td>AM64X_DEV_PBIST1</td>
</tr>
<tr class="row-odd"><td>165</td>
<td>AM64X_DEV_PBIST2</td>
</tr>
<tr class="row-even"><td>166</td>
<td>AM64X_DEV_PBIST3</td>
</tr>
<tr class="row-odd"><td>167</td>
<td>AM64X_DEV_COMPUTE_CLUSTER0_PBIST_0</td>
</tr>
</tbody>
</table>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="clocks.html" class="btn btn-neutral float-right" title="AM64X Clock Identifiers" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="hosts.html" class="btn btn-neutral" title="AM64X Host Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2023</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'08.06.03',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>