
zephyr.elf:     file format elf32-littleriscv


Disassembly of section vector:

20400000 <__start>:
SECTION_FUNC(vectors, __start)
#if defined(CONFIG_RISCV_GP)
	/* Initialize global pointer */
	.option push
	.option norelax
	la gp, __global_pointer$
20400000:	5fc02197          	auipc	gp,0x5fc02
20400004:	80818193          	addi	gp,gp,-2040 # 80001808 <__global_pointer$>

	/*
	 * Set mtvec (Machine Trap-Vector Base-Address Register)
	 * to __irq_wrapper.
	 */
	la t0, __irq_wrapper
20400008:	00000297          	auipc	t0,0x0
2040000c:	01c28293          	addi	t0,t0,28 # 20400024 <__irq_wrapper>
	csrw mtvec, t0
20400010:	30529073          	csrw	mtvec,t0

	/* Jump to __reset */
	tail __reset
20400014:	00c0006f          	j	20400020 <__reset>

Disassembly of section reset:

20400020 <__reset>:
	/*
	 * jump to __initialize
	 * use call opcode in case __initialize is far away.
	 * This will be dependent on linker.ld configuration.
	 */
	call __initialize
20400020:	279010ef          	jal	ra,20401a98 <__initialize>

Disassembly of section exceptions:

20400024 <__irq_wrapper>:
	 * Save caller-saved registers on current thread stack.
	 * NOTE: need to be updated to account for floating-point registers
	 * floating-point registers should be accounted for when corresponding
	 * config variable is set
	 */
	STORE_CALLER_SAVED()
20400024:	fb010113          	addi	sp,sp,-80
20400028:	00112023          	sw	ra,0(sp)
2040002c:	00412223          	sw	tp,4(sp)
20400030:	00512423          	sw	t0,8(sp)
20400034:	00612623          	sw	t1,12(sp)
20400038:	00712823          	sw	t2,16(sp)
2040003c:	01c12a23          	sw	t3,20(sp)
20400040:	01d12c23          	sw	t4,24(sp)
20400044:	01e12e23          	sw	t5,28(sp)
20400048:	03f12023          	sw	t6,32(sp)
2040004c:	02a12223          	sw	a0,36(sp)
20400050:	02b12423          	sw	a1,40(sp)
20400054:	02c12623          	sw	a2,44(sp)
20400058:	02d12823          	sw	a3,48(sp)
2040005c:	02e12a23          	sw	a4,52(sp)
20400060:	02f12c23          	sw	a5,56(sp)
20400064:	03012e23          	sw	a6,60(sp)
20400068:	05112023          	sw	a7,64(sp)

skip_store_fp_caller_saved:
#endif /* CONFIG_FPU && CONFIG_FPU_SHARING */

	/* Save MEPC register */
	csrr t0, mepc
2040006c:	341022f3          	csrr	t0,mepc
	RV_OP_STOREREG t0, __z_arch_esf_t_mepc_OFFSET(sp)
20400070:	04512223          	sw	t0,68(sp)

	/* Save SOC-specific MSTATUS register */
	csrr t0, mstatus
20400074:	300022f3          	csrr	t0,mstatus
	RV_OP_STOREREG t0, __z_arch_esf_t_mstatus_OFFSET(sp)
20400078:	04512423          	sw	t0,72(sp)
	 * SOCs (like pulpino or riscv-qemu), the MSB is never set to indicate
	 * interrupt. Hence, check for interrupt/exception via the __soc_is_irq
	 * function (that needs to be implemented by each SOC). The result is
	 * returned via register a0 (1: interrupt, 0 exception)
	 */
	jal ra, __soc_is_irq
2040007c:	228000ef          	jal	ra,204002a4 <__soc_is_irq>

	/* If a0 != 0, jump to is_interrupt */
	addi t1, x0, 0
20400080:	00000313          	li	t1,0
	bnez a0, is_interrupt
20400084:	02051e63          	bnez	a0,204000c0 <is_interrupt>
	/*
	 * If the exception is the result of an ECALL, check whether to
	 * perform a context-switch or an IRQ offload. Otherwise call _Fault
	 * to report the exception.
	 */
	csrr t0, mcause
20400088:	342022f3          	csrr	t0,mcause
	li t2, SOC_MCAUSE_EXP_MASK
2040008c:	800003b7          	lui	t2,0x80000
20400090:	fff38393          	addi	t2,t2,-1 # 7fffffff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000000>
	and t0, t0, t2
20400094:	0072f2b3          	and	t0,t0,t2
	li t1, SOC_MCAUSE_ECALL_EXP
20400098:	00b00313          	li	t1,11

	/*
	 * If mcause == SOC_MCAUSE_ECALL_EXP, handle system call from
	 * kernel thread.
	 */
	beq t0, t1, is_kernel_syscall
2040009c:	00628a63          	beq	t0,t1,204000b0 <is_kernel_syscall>
	 * Stack pointer is pointing to a z_arch_esf_t structure, pass it
	 * to _Fault (via register a0).
	 * If _Fault shall return, set return address to
	 * no_reschedule to restore stack.
	 */
	addi a0, sp, 0
204000a0:	00010513          	mv	a0,sp
	RV_OP_LOADREG t1, _kernel_offset_to_current(t0)
	RV_OP_LOADREG t0, _thread_offset_to_priv_stack_start(t1)
	RV_OP_STOREREG sp, _thread_offset_to_user_sp(t1) /* Update user SP */
	addi sp, t0, CONFIG_PRIVILEGED_STACK_SIZE
#else
	la ra, no_reschedule
204000a4:	00000097          	auipc	ra,0x0
204000a8:	19408093          	addi	ra,ra,404 # 20400238 <no_reschedule>
#endif /* CONFIG_USERSPACE */

	tail _Fault
204000ac:	18d0106f          	j	20401a38 <_Fault>

204000b0 <is_kernel_syscall>:
	 * again upon exiting the ISR.
	 *
	 * It's safe to always increment by 4, even with compressed
	 * instructions, because the ecall instruction is always 4 bytes.
	 */
	RV_OP_LOADREG t0, __z_arch_esf_t_mepc_OFFSET(sp)
204000b0:	04412283          	lw	t0,68(sp)
	addi t0, t0, 4
204000b4:	00428293          	addi	t0,t0,4
	RV_OP_STOREREG t0, __z_arch_esf_t_mepc_OFFSET(sp)
204000b8:	04512223          	sw	t0,68(sp)
	j z_riscv_user_mode_enter_syscall
#endif /* CONFIG_USERSPACE */
	/*
	 * Go to reschedule to handle context-switch
	 */
	j reschedule
204000bc:	0800006f          	j	2040013c <reschedule>

204000c0 <is_interrupt>:
	 * Save current thread stack pointer and switch
	 * stack pointer to interrupt stack.
	 */

	/* Save thread stack pointer to temp register t0 */
	addi t0, sp, 0
204000c0:	00010293          	mv	t0,sp

	/* Switch to interrupt stack */
	la t2, _kernel
204000c4:	5fc00397          	auipc	t2,0x5fc00
204000c8:	07838393          	addi	t2,t2,120 # 8000013c <_kernel>
	RV_OP_LOADREG sp, _kernel_offset_to_irq_stack(t2)
204000cc:	0043a103          	lw	sp,4(t2)

	/*
	 * Save thread stack pointer on interrupt stack
	 * In RISC-V, stack pointer needs to be 16-byte aligned
	 */
	addi sp, sp, -16
204000d0:	ff010113          	addi	sp,sp,-16
	RV_OP_STOREREG t0, 0x00(sp)
204000d4:	00512023          	sw	t0,0(sp)

204000d8 <on_irq_stack>:
	la t2, _kernel
#endif /* !CONFIG_USERSPACE && !CONFIG_PMP_STACK_GUARD */

on_irq_stack:
	/* Increment _kernel.cpus[0].nested variable */
	lw t3, _kernel_offset_to_nested(t2)
204000d8:	0003ae03          	lw	t3,0(t2)
	addi t3, t3, 1
204000dc:	001e0e13          	addi	t3,t3,1
	sw t3, _kernel_offset_to_nested(t2)
204000e0:	01c3a023          	sw	t3,0(t2)
#ifdef CONFIG_TRACING_ISR
	call sys_trace_isr_enter
#endif

	/* Get IRQ causing interrupt */
	csrr a0, mcause
204000e4:	34202573          	csrr	a0,mcause
	li t0, SOC_MCAUSE_EXP_MASK
204000e8:	800002b7          	lui	t0,0x80000
204000ec:	fff28293          	addi	t0,t0,-1 # 7fffffff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000000>
	and a0, a0, t0
204000f0:	00557533          	and	a0,a0,t0

	/*
	 * Clear pending IRQ generating the interrupt at SOC level
	 * Pass IRQ number to __soc_handle_irq via register a0
	 */
	jal ra, __soc_handle_irq
204000f4:	1a0000ef          	jal	ra,20400294 <__soc_handle_irq>

	/*
	 * Call corresponding registered function in _sw_isr_table.
	 * (table is 2-word wide, we should shift index accordingly)
	 */
	la t0, _sw_isr_table
204000f8:	00004297          	auipc	t0,0x4
204000fc:	2f028293          	addi	t0,t0,752 # 204043e8 <_sw_isr_table>
	slli a0, a0, (RV_REGSHIFT + 1)
20400100:	00351513          	slli	a0,a0,0x3
	add t0, t0, a0
20400104:	00a282b3          	add	t0,t0,a0

	/* Load argument in a0 register */
	RV_OP_LOADREG a0, 0x00(t0)
20400108:	0002a503          	lw	a0,0(t0)

	/* Load ISR function address in register t1 */
	RV_OP_LOADREG t1, RV_REGSIZE(t0)
2040010c:	0042a303          	lw	t1,4(t0)

	/* Call ISR function */
	jalr ra, t1
20400110:	000300e7          	jalr	t1

20400114 <on_thread_stack>:

on_thread_stack:
	/* Get reference to _kernel */
	la t1, _kernel
20400114:	5fc00317          	auipc	t1,0x5fc00
20400118:	02830313          	addi	t1,t1,40 # 8000013c <_kernel>

	/* Decrement _kernel.cpus[0].nested variable */
	lw t2, _kernel_offset_to_nested(t1)
2040011c:	00032383          	lw	t2,0(t1)
	addi t2, t2, -1
20400120:	fff38393          	addi	t2,t2,-1
	sw t2, _kernel_offset_to_nested(t1)
20400124:	00732023          	sw	t2,0(t1)

#if !defined(CONFIG_USERSPACE) && !defined(CONFIG_PMP_STACK_GUARD)
	/* Restore thread stack pointer */
	RV_OP_LOADREG t0, 0x00(sp)
20400128:	00012283          	lw	t0,0(sp)
	addi sp, t0, 0
2040012c:	00028113          	mv	sp,t0
	/*
	 * Check if we need to perform a reschedule
	 */

	/* Get pointer to _kernel.current */
	RV_OP_LOADREG t2, _kernel_offset_to_current(t1)
20400130:	00832383          	lw	t2,8(t1)

	/*
	 * Check if next thread to schedule is current thread.
	 * If yes do not perform a reschedule
	 */
	RV_OP_LOADREG t3, _kernel_offset_to_ready_q_cache(t1)
20400134:	01832e03          	lw	t3,24(t1)
	beq t3, t2, no_reschedule
20400138:	107e0063          	beq	t3,t2,20400238 <no_reschedule>

2040013c <reschedule>:
	 * Note:
	 *   Sometimes this code is execute back-to-back before the target thread
	 *   has a chance to run. If this happens, the current thread and the
	 *   target thread will be the same.
	 */
	la t0, _kernel
2040013c:	5fc00297          	auipc	t0,0x5fc00
20400140:	00028293          	mv	t0,t0
	RV_OP_LOADREG t2, _kernel_offset_to_current(t0)
20400144:	0082a383          	lw	t2,8(t0) # 80000144 <_kernel+0x8>
	RV_OP_LOADREG t3, _kernel_offset_to_ready_q_cache(t0)
20400148:	0182ae03          	lw	t3,24(t0)
	beq t2, t3, no_reschedule
2040014c:	0fc38663          	beq	t2,t3,20400238 <no_reschedule>

#if CONFIG_INSTRUMENT_THREAD_SWITCHING
	call z_thread_mark_switched_out
#endif
	/* Get reference to _kernel */
	la t0, _kernel
20400150:	5fc00297          	auipc	t0,0x5fc00
20400154:	fec28293          	addi	t0,t0,-20 # 8000013c <_kernel>

	/* Get pointer to _kernel.current */
	RV_OP_LOADREG t1, _kernel_offset_to_current(t0)
20400158:	0082a303          	lw	t1,8(t0)

	/*
	 * Save callee-saved registers of current kernel thread
	 * prior to handle context-switching
	 */
	STORE_CALLEE_SAVED(t1)
2040015c:	02832a23          	sw	s0,52(t1)
20400160:	02932c23          	sw	s1,56(t1)
20400164:	03232e23          	sw	s2,60(t1)
20400168:	05332023          	sw	s3,64(t1)
2040016c:	05432223          	sw	s4,68(t1)
20400170:	05532423          	sw	s5,72(t1)
20400174:	05632623          	sw	s6,76(t1)
20400178:	05732823          	sw	s7,80(t1)
2040017c:	05832a23          	sw	s8,84(t1)
20400180:	05932c23          	sw	s9,88(t1)
20400184:	05a32e23          	sw	s10,92(t1)
20400188:	07b32023          	sw	s11,96(t1)

2040018c <skip_callee_saved_reg>:

	/*
	 * Save stack pointer of current thread and set the default return value
	 * of z_swap to _k_neg_eagain for the thread.
	 */
	RV_OP_STOREREG sp, _thread_offset_to_sp(t1)
2040018c:	02232823          	sw	sp,48(t1)
	la t2, _k_neg_eagain
20400190:	00004397          	auipc	t2,0x4
20400194:	49038393          	addi	t2,t2,1168 # 20404620 <_k_neg_eagain>
	lw t3, 0x00(t2)
20400198:	0003ae03          	lw	t3,0(t2)
	sw t3, _thread_offset_to_swap_return_value(t1)
2040019c:	07c32c23          	sw	t3,120(t1)

	/* Get next thread to schedule. */
	RV_OP_LOADREG t1, _kernel_offset_to_ready_q_cache(t0)
204001a0:	0182a303          	lw	t1,24(t0)

	/*
	 * Set _kernel.current to new thread loaded in t1
	 */
	RV_OP_STOREREG t1, _kernel_offset_to_current(t0)
204001a4:	0062a423          	sw	t1,8(t0)

	/* Switch to new thread stack */
	RV_OP_LOADREG sp, _thread_offset_to_sp(t1)
204001a8:	03032103          	lw	sp,48(t1)

	/* Restore callee-saved registers of new thread */
	LOAD_CALLEE_SAVED(t1)
204001ac:	03432403          	lw	s0,52(t1)
204001b0:	03832483          	lw	s1,56(t1)
204001b4:	03c32903          	lw	s2,60(t1)
204001b8:	04032983          	lw	s3,64(t1)
204001bc:	04432a03          	lw	s4,68(t1)
204001c0:	04832a83          	lw	s5,72(t1)
204001c4:	04c32b03          	lw	s6,76(t1)
204001c8:	05032b83          	lw	s7,80(t1)
204001cc:	05432c03          	lw	s8,84(t1)
204001d0:	05832c83          	lw	s9,88(t1)
204001d4:	05c32d03          	lw	s10,92(t1)
204001d8:	06032d83          	lw	s11,96(t1)
	addi a0, sp, __z_arch_esf_t_soc_context_OFFSET
	jal ra, __soc_restore_context
#endif /* CONFIG_RISCV_SOC_CONTEXT_SAVE */

	/* Restore MEPC register */
	RV_OP_LOADREG t0, __z_arch_esf_t_mepc_OFFSET(sp)
204001dc:	04412283          	lw	t0,68(sp)
	csrw mepc, t0
204001e0:	34129073          	csrw	mepc,t0

	/* Restore SOC-specific MSTATUS register */
	RV_OP_LOADREG t0, __z_arch_esf_t_mstatus_OFFSET(sp)
204001e4:	04812283          	lw	t0,72(sp)
	csrw mstatus, t0
204001e8:	30029073          	csrw	mstatus,t0

skip_load_fp_caller_saved_resched:
#endif /* CONFIG_FPU && CONFIG_FPU_SHARING */

	/* Restore caller-saved registers from thread stack */
	LOAD_CALLER_SAVED()
204001ec:	00012083          	lw	ra,0(sp)
204001f0:	00412203          	lw	tp,4(sp)
204001f4:	00812283          	lw	t0,8(sp)
204001f8:	00c12303          	lw	t1,12(sp)
204001fc:	01012383          	lw	t2,16(sp)
20400200:	01412e03          	lw	t3,20(sp)
20400204:	01812e83          	lw	t4,24(sp)
20400208:	01c12f03          	lw	t5,28(sp)
2040020c:	02012f83          	lw	t6,32(sp)
20400210:	02412503          	lw	a0,36(sp)
20400214:	02812583          	lw	a1,40(sp)
20400218:	02c12603          	lw	a2,44(sp)
2040021c:	03012683          	lw	a3,48(sp)
20400220:	03412703          	lw	a4,52(sp)
20400224:	03812783          	lw	a5,56(sp)
20400228:	03c12803          	lw	a6,60(sp)
2040022c:	04012883          	lw	a7,64(sp)
20400230:	05010113          	addi	sp,sp,80

	/* Call SOC_ERET to exit ISR */
	SOC_ERET
20400234:	30200073          	mret

20400238 <no_reschedule>:
	addi a0, sp, __z_arch_esf_t_soc_context_OFFSET
	jal ra, __soc_restore_context
#endif /* CONFIG_RISCV_SOC_CONTEXT_SAVE */

	/* Restore MEPC register */
	RV_OP_LOADREG t0, __z_arch_esf_t_mepc_OFFSET(sp)
20400238:	04412283          	lw	t0,68(sp)
	csrw mepc, t0
2040023c:	34129073          	csrw	mepc,t0

	/* Restore SOC-specific MSTATUS register */
	RV_OP_LOADREG t0, __z_arch_esf_t_mstatus_OFFSET(sp)
20400240:	04812283          	lw	t0,72(sp)
	csrw mstatus, t0
20400244:	30029073          	csrw	mstatus,t0

skip_load_fp_caller_saved:
#endif /* CONFIG_FPU && CONFIG_FPU_SHARING */

	/* Restore caller-saved registers from thread stack */
	LOAD_CALLER_SAVED()
20400248:	00012083          	lw	ra,0(sp)
2040024c:	00412203          	lw	tp,4(sp)
20400250:	00812283          	lw	t0,8(sp)
20400254:	00c12303          	lw	t1,12(sp)
20400258:	01012383          	lw	t2,16(sp)
2040025c:	01412e03          	lw	t3,20(sp)
20400260:	01812e83          	lw	t4,24(sp)
20400264:	01c12f03          	lw	t5,28(sp)
20400268:	02012f83          	lw	t6,32(sp)
2040026c:	02412503          	lw	a0,36(sp)
20400270:	02812583          	lw	a1,40(sp)
20400274:	02c12603          	lw	a2,44(sp)
20400278:	03012683          	lw	a3,48(sp)
2040027c:	03412703          	lw	a4,52(sp)
20400280:	03812783          	lw	a5,56(sp)
20400284:	03c12803          	lw	a6,60(sp)
20400288:	04012883          	lw	a7,64(sp)
2040028c:	05010113          	addi	sp,sp,80

#ifdef CONFIG_PMP_STACK_GUARD
	csrrw sp, mscratch, sp
#endif /* CONFIG_PMP_STACK_GUARD */
	/* Call SOC_ERET to exit ISR */
	SOC_ERET
20400290:	30200073          	mret

20400294 <__soc_handle_irq>:
 * SOC-specific function to handle pending IRQ number generating the interrupt.
 * Exception number is given as parameter via register a0.
 */
SECTION_FUNC(exception.other, __soc_handle_irq)
	/* Clear exception number from CSR mip register */
	li t1, 1
20400294:	00100313          	li	t1,1
	sll t0, t1, a0
20400298:	00a312b3          	sll	t0,t1,a0
	csrrc t1, mip, t0
2040029c:	3442b373          	csrrc	t1,mip,t0

	/* Return */
	jalr x0, ra
204002a0:	00008067          	ret

204002a4 <__soc_is_irq>:
 * return 1 (interrupt) or 0 (exception)
 *
 */
SECTION_FUNC(exception.other, __soc_is_irq)
	/* Read mcause and check if interrupt bit is set */
	csrr t0, mcause
204002a4:	342022f3          	csrr	t0,mcause
	li t1, SOC_MCAUSE_IRQ_MASK
204002a8:	80000337          	lui	t1,0x80000
	and t0, t0, t1
204002ac:	0062f2b3          	and	t0,t0,t1

	/* If interrupt bit is not set, return with 0 */
	addi a0, x0, 0
204002b0:	00000513          	li	a0,0
	beqz t0, not_interrupt
204002b4:	00028463          	beqz	t0,204002bc <not_interrupt>
	addi a0, a0, 1
204002b8:	00150513          	addi	a0,a0,1

204002bc <not_interrupt>:

not_interrupt:
	/* return */
	jalr x0, ra
204002bc:	00008067          	ret

204002c0 <arch_swap>:
 * key is stored in a0 register
 */
SECTION_FUNC(exception.other, arch_swap)

	/* Make a system call to perform context switch */
	ecall
204002c0:	00000073          	ecall
	 * Prior to unlocking irq, load return value of
	 * arch_swap to temp register t2 (from
	 * _thread_offset_to_swap_return_value). Normally, it should be -EAGAIN,
	 * unless someone has previously called arch_thread_return_value_set(..).
	 */
	la t0, _kernel
204002c4:	5fc00297          	auipc	t0,0x5fc00
204002c8:	e7828293          	addi	t0,t0,-392 # 8000013c <_kernel>

	/* Get pointer to _kernel.current */
	RV_OP_LOADREG t1, _kernel_offset_to_current(t0)
204002cc:	0082a303          	lw	t1,8(t0)

	/* Load return value of arch_swap function in temp register t2 */
	lw t2, _thread_offset_to_swap_return_value(t1)
204002d0:	07832383          	lw	t2,120(t1) # 80000078 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000079>

	/*
	 * Unlock irq, following IRQ lock state in a0 register.
	 * Use atomic instruction csrrs to do so.
	 */
	andi a0, a0, MSTATUS_IEN
204002d4:	00857513          	andi	a0,a0,8
	csrrs t0, mstatus, a0
204002d8:	300522f3          	csrrs	t0,mstatus,a0

	/* Set value of return register a0 to value of register t2 */
	addi a0, t2, 0
204002dc:	00038513          	mv	a0,t2

	/* Return */
	jalr x0, ra
204002e0:	00008067          	ret

Disassembly of section text:

204002e4 <__udivdi3>:
204002e4:	00050893          	mv	a7,a0
204002e8:	00058793          	mv	a5,a1
204002ec:	00060813          	mv	a6,a2
204002f0:	00068513          	mv	a0,a3
204002f4:	00088313          	mv	t1,a7
204002f8:	28069463          	bnez	a3,20400580 <__udivdi3+0x29c>
204002fc:	204046b7          	lui	a3,0x20404
20400300:	62468693          	addi	a3,a3,1572 # 20404624 <__clz_tab>
20400304:	0ec5f663          	bgeu	a1,a2,204003f0 <__udivdi3+0x10c>
20400308:	00010737          	lui	a4,0x10
2040030c:	0ce67863          	bgeu	a2,a4,204003dc <__udivdi3+0xf8>
20400310:	0ff00713          	li	a4,255
20400314:	00c73733          	sltu	a4,a4,a2
20400318:	00371713          	slli	a4,a4,0x3
2040031c:	00e65533          	srl	a0,a2,a4
20400320:	00a686b3          	add	a3,a3,a0
20400324:	0006c683          	lbu	a3,0(a3)
20400328:	02000513          	li	a0,32
2040032c:	00e68733          	add	a4,a3,a4
20400330:	40e506b3          	sub	a3,a0,a4
20400334:	00e50c63          	beq	a0,a4,2040034c <__udivdi3+0x68>
20400338:	00d795b3          	sll	a1,a5,a3
2040033c:	00e8d733          	srl	a4,a7,a4
20400340:	00d61833          	sll	a6,a2,a3
20400344:	00b765b3          	or	a1,a4,a1
20400348:	00d89333          	sll	t1,a7,a3
2040034c:	01085893          	srli	a7,a6,0x10
20400350:	0315d6b3          	divu	a3,a1,a7
20400354:	01081613          	slli	a2,a6,0x10
20400358:	01065613          	srli	a2,a2,0x10
2040035c:	01035793          	srli	a5,t1,0x10
20400360:	0315f733          	remu	a4,a1,a7
20400364:	00068513          	mv	a0,a3
20400368:	02d605b3          	mul	a1,a2,a3
2040036c:	01071713          	slli	a4,a4,0x10
20400370:	00f767b3          	or	a5,a4,a5
20400374:	00b7fe63          	bgeu	a5,a1,20400390 <__udivdi3+0xac>
20400378:	010787b3          	add	a5,a5,a6
2040037c:	fff68513          	addi	a0,a3,-1
20400380:	0107e863          	bltu	a5,a6,20400390 <__udivdi3+0xac>
20400384:	00b7f663          	bgeu	a5,a1,20400390 <__udivdi3+0xac>
20400388:	ffe68513          	addi	a0,a3,-2
2040038c:	010787b3          	add	a5,a5,a6
20400390:	40b787b3          	sub	a5,a5,a1
20400394:	0317f733          	remu	a4,a5,a7
20400398:	01031313          	slli	t1,t1,0x10
2040039c:	01035313          	srli	t1,t1,0x10
204003a0:	0317d7b3          	divu	a5,a5,a7
204003a4:	01071713          	slli	a4,a4,0x10
204003a8:	00676333          	or	t1,a4,t1
204003ac:	02f606b3          	mul	a3,a2,a5
204003b0:	00078613          	mv	a2,a5
204003b4:	00d37c63          	bgeu	t1,a3,204003cc <__udivdi3+0xe8>
204003b8:	00680333          	add	t1,a6,t1
204003bc:	fff78613          	addi	a2,a5,-1
204003c0:	01036663          	bltu	t1,a6,204003cc <__udivdi3+0xe8>
204003c4:	00d37463          	bgeu	t1,a3,204003cc <__udivdi3+0xe8>
204003c8:	ffe78613          	addi	a2,a5,-2
204003cc:	01051513          	slli	a0,a0,0x10
204003d0:	00c56533          	or	a0,a0,a2
204003d4:	00000593          	li	a1,0
204003d8:	0e40006f          	j	204004bc <__udivdi3+0x1d8>
204003dc:	01000537          	lui	a0,0x1000
204003e0:	01000713          	li	a4,16
204003e4:	f2a66ce3          	bltu	a2,a0,2040031c <__udivdi3+0x38>
204003e8:	01800713          	li	a4,24
204003ec:	f31ff06f          	j	2040031c <__udivdi3+0x38>
204003f0:	00061663          	bnez	a2,204003fc <__udivdi3+0x118>
204003f4:	00100713          	li	a4,1
204003f8:	02c75833          	divu	a6,a4,a2
204003fc:	00010737          	lui	a4,0x10
20400400:	0ce87063          	bgeu	a6,a4,204004c0 <__udivdi3+0x1dc>
20400404:	0ff00713          	li	a4,255
20400408:	01077463          	bgeu	a4,a6,20400410 <__udivdi3+0x12c>
2040040c:	00800513          	li	a0,8
20400410:	00a85733          	srl	a4,a6,a0
20400414:	00e686b3          	add	a3,a3,a4
20400418:	0006c703          	lbu	a4,0(a3)
2040041c:	02000613          	li	a2,32
20400420:	00a70733          	add	a4,a4,a0
20400424:	40e606b3          	sub	a3,a2,a4
20400428:	0ae61663          	bne	a2,a4,204004d4 <__udivdi3+0x1f0>
2040042c:	410787b3          	sub	a5,a5,a6
20400430:	00100593          	li	a1,1
20400434:	01085893          	srli	a7,a6,0x10
20400438:	01081613          	slli	a2,a6,0x10
2040043c:	01065613          	srli	a2,a2,0x10
20400440:	01035713          	srli	a4,t1,0x10
20400444:	0317f6b3          	remu	a3,a5,a7
20400448:	0317d7b3          	divu	a5,a5,a7
2040044c:	01069693          	slli	a3,a3,0x10
20400450:	00e6e733          	or	a4,a3,a4
20400454:	02f60e33          	mul	t3,a2,a5
20400458:	00078513          	mv	a0,a5
2040045c:	01c77e63          	bgeu	a4,t3,20400478 <__udivdi3+0x194>
20400460:	01070733          	add	a4,a4,a6
20400464:	fff78513          	addi	a0,a5,-1
20400468:	01076863          	bltu	a4,a6,20400478 <__udivdi3+0x194>
2040046c:	01c77663          	bgeu	a4,t3,20400478 <__udivdi3+0x194>
20400470:	ffe78513          	addi	a0,a5,-2
20400474:	01070733          	add	a4,a4,a6
20400478:	41c70733          	sub	a4,a4,t3
2040047c:	031777b3          	remu	a5,a4,a7
20400480:	01031313          	slli	t1,t1,0x10
20400484:	01035313          	srli	t1,t1,0x10
20400488:	03175733          	divu	a4,a4,a7
2040048c:	01079793          	slli	a5,a5,0x10
20400490:	0067e333          	or	t1,a5,t1
20400494:	02e606b3          	mul	a3,a2,a4
20400498:	00070613          	mv	a2,a4
2040049c:	00d37c63          	bgeu	t1,a3,204004b4 <__udivdi3+0x1d0>
204004a0:	00680333          	add	t1,a6,t1
204004a4:	fff70613          	addi	a2,a4,-1 # ffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7fff>
204004a8:	01036663          	bltu	t1,a6,204004b4 <__udivdi3+0x1d0>
204004ac:	00d37463          	bgeu	t1,a3,204004b4 <__udivdi3+0x1d0>
204004b0:	ffe70613          	addi	a2,a4,-2
204004b4:	01051513          	slli	a0,a0,0x10
204004b8:	00c56533          	or	a0,a0,a2
204004bc:	00008067          	ret
204004c0:	01000737          	lui	a4,0x1000
204004c4:	01000513          	li	a0,16
204004c8:	f4e864e3          	bltu	a6,a4,20400410 <__udivdi3+0x12c>
204004cc:	01800513          	li	a0,24
204004d0:	f41ff06f          	j	20400410 <__udivdi3+0x12c>
204004d4:	00d81833          	sll	a6,a6,a3
204004d8:	00e7d533          	srl	a0,a5,a4
204004dc:	00d89333          	sll	t1,a7,a3
204004e0:	00d797b3          	sll	a5,a5,a3
204004e4:	00e8d733          	srl	a4,a7,a4
204004e8:	01085893          	srli	a7,a6,0x10
204004ec:	00f76633          	or	a2,a4,a5
204004f0:	03157733          	remu	a4,a0,a7
204004f4:	01081793          	slli	a5,a6,0x10
204004f8:	0107d793          	srli	a5,a5,0x10
204004fc:	01065593          	srli	a1,a2,0x10
20400500:	03155533          	divu	a0,a0,a7
20400504:	01071713          	slli	a4,a4,0x10
20400508:	00b76733          	or	a4,a4,a1
2040050c:	02a786b3          	mul	a3,a5,a0
20400510:	00050593          	mv	a1,a0
20400514:	00d77e63          	bgeu	a4,a3,20400530 <__udivdi3+0x24c>
20400518:	01070733          	add	a4,a4,a6
2040051c:	fff50593          	addi	a1,a0,-1 # ffffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xff7fff>
20400520:	01076863          	bltu	a4,a6,20400530 <__udivdi3+0x24c>
20400524:	00d77663          	bgeu	a4,a3,20400530 <__udivdi3+0x24c>
20400528:	ffe50593          	addi	a1,a0,-2
2040052c:	01070733          	add	a4,a4,a6
20400530:	40d706b3          	sub	a3,a4,a3
20400534:	0316f733          	remu	a4,a3,a7
20400538:	01061613          	slli	a2,a2,0x10
2040053c:	01065613          	srli	a2,a2,0x10
20400540:	0316d6b3          	divu	a3,a3,a7
20400544:	01071713          	slli	a4,a4,0x10
20400548:	02d78533          	mul	a0,a5,a3
2040054c:	00c767b3          	or	a5,a4,a2
20400550:	00068713          	mv	a4,a3
20400554:	00a7fe63          	bgeu	a5,a0,20400570 <__udivdi3+0x28c>
20400558:	010787b3          	add	a5,a5,a6
2040055c:	fff68713          	addi	a4,a3,-1
20400560:	0107e863          	bltu	a5,a6,20400570 <__udivdi3+0x28c>
20400564:	00a7f663          	bgeu	a5,a0,20400570 <__udivdi3+0x28c>
20400568:	ffe68713          	addi	a4,a3,-2
2040056c:	010787b3          	add	a5,a5,a6
20400570:	01059593          	slli	a1,a1,0x10
20400574:	40a787b3          	sub	a5,a5,a0
20400578:	00e5e5b3          	or	a1,a1,a4
2040057c:	eb9ff06f          	j	20400434 <__udivdi3+0x150>
20400580:	18d5e663          	bltu	a1,a3,2040070c <__udivdi3+0x428>
20400584:	00010737          	lui	a4,0x10
20400588:	04e6f463          	bgeu	a3,a4,204005d0 <__udivdi3+0x2ec>
2040058c:	0ff00713          	li	a4,255
20400590:	00d735b3          	sltu	a1,a4,a3
20400594:	00359593          	slli	a1,a1,0x3
20400598:	20404737          	lui	a4,0x20404
2040059c:	00b6d533          	srl	a0,a3,a1
204005a0:	62470713          	addi	a4,a4,1572 # 20404624 <__clz_tab>
204005a4:	00a70733          	add	a4,a4,a0
204005a8:	00074703          	lbu	a4,0(a4)
204005ac:	02000513          	li	a0,32
204005b0:	00b70733          	add	a4,a4,a1
204005b4:	40e505b3          	sub	a1,a0,a4
204005b8:	02e51663          	bne	a0,a4,204005e4 <__udivdi3+0x300>
204005bc:	00100513          	li	a0,1
204005c0:	eef6eee3          	bltu	a3,a5,204004bc <__udivdi3+0x1d8>
204005c4:	00c8b533          	sltu	a0,a7,a2
204005c8:	00154513          	xori	a0,a0,1
204005cc:	ef1ff06f          	j	204004bc <__udivdi3+0x1d8>
204005d0:	01000737          	lui	a4,0x1000
204005d4:	01000593          	li	a1,16
204005d8:	fce6e0e3          	bltu	a3,a4,20400598 <__udivdi3+0x2b4>
204005dc:	01800593          	li	a1,24
204005e0:	fb9ff06f          	j	20400598 <__udivdi3+0x2b4>
204005e4:	00e65833          	srl	a6,a2,a4
204005e8:	00b696b3          	sll	a3,a3,a1
204005ec:	00d86833          	or	a6,a6,a3
204005f0:	00e7de33          	srl	t3,a5,a4
204005f4:	01085e93          	srli	t4,a6,0x10
204005f8:	03de76b3          	remu	a3,t3,t4
204005fc:	00b797b3          	sll	a5,a5,a1
20400600:	00e8d733          	srl	a4,a7,a4
20400604:	00b61333          	sll	t1,a2,a1
20400608:	00f76633          	or	a2,a4,a5
2040060c:	01081793          	slli	a5,a6,0x10
20400610:	0107d793          	srli	a5,a5,0x10
20400614:	01065713          	srli	a4,a2,0x10
20400618:	03de5e33          	divu	t3,t3,t4
2040061c:	01069693          	slli	a3,a3,0x10
20400620:	00e6e733          	or	a4,a3,a4
20400624:	03c78f33          	mul	t5,a5,t3
20400628:	000e0513          	mv	a0,t3
2040062c:	01e77e63          	bgeu	a4,t5,20400648 <__udivdi3+0x364>
20400630:	01070733          	add	a4,a4,a6
20400634:	fffe0513          	addi	a0,t3,-1
20400638:	01076863          	bltu	a4,a6,20400648 <__udivdi3+0x364>
2040063c:	01e77663          	bgeu	a4,t5,20400648 <__udivdi3+0x364>
20400640:	ffee0513          	addi	a0,t3,-2
20400644:	01070733          	add	a4,a4,a6
20400648:	41e70733          	sub	a4,a4,t5
2040064c:	03d776b3          	remu	a3,a4,t4
20400650:	03d75733          	divu	a4,a4,t4
20400654:	01069693          	slli	a3,a3,0x10
20400658:	02e78e33          	mul	t3,a5,a4
2040065c:	01061793          	slli	a5,a2,0x10
20400660:	0107d793          	srli	a5,a5,0x10
20400664:	00f6e7b3          	or	a5,a3,a5
20400668:	00070613          	mv	a2,a4
2040066c:	01c7fe63          	bgeu	a5,t3,20400688 <__udivdi3+0x3a4>
20400670:	010787b3          	add	a5,a5,a6
20400674:	fff70613          	addi	a2,a4,-1 # ffffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xff7fff>
20400678:	0107e863          	bltu	a5,a6,20400688 <__udivdi3+0x3a4>
2040067c:	01c7f663          	bgeu	a5,t3,20400688 <__udivdi3+0x3a4>
20400680:	ffe70613          	addi	a2,a4,-2
20400684:	010787b3          	add	a5,a5,a6
20400688:	01051513          	slli	a0,a0,0x10
2040068c:	00010eb7          	lui	t4,0x10
20400690:	00c56533          	or	a0,a0,a2
20400694:	fffe8693          	addi	a3,t4,-1 # ffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7fff>
20400698:	00d57833          	and	a6,a0,a3
2040069c:	01055613          	srli	a2,a0,0x10
204006a0:	00d376b3          	and	a3,t1,a3
204006a4:	01035313          	srli	t1,t1,0x10
204006a8:	41c787b3          	sub	a5,a5,t3
204006ac:	02d80e33          	mul	t3,a6,a3
204006b0:	02d606b3          	mul	a3,a2,a3
204006b4:	010e5713          	srli	a4,t3,0x10
204006b8:	02680833          	mul	a6,a6,t1
204006bc:	00d80833          	add	a6,a6,a3
204006c0:	01070733          	add	a4,a4,a6
204006c4:	02660633          	mul	a2,a2,t1
204006c8:	00d77463          	bgeu	a4,a3,204006d0 <__udivdi3+0x3ec>
204006cc:	01d60633          	add	a2,a2,t4
204006d0:	01075693          	srli	a3,a4,0x10
204006d4:	00c68633          	add	a2,a3,a2
204006d8:	02c7e663          	bltu	a5,a2,20400704 <__udivdi3+0x420>
204006dc:	cec79ce3          	bne	a5,a2,204003d4 <__udivdi3+0xf0>
204006e0:	000107b7          	lui	a5,0x10
204006e4:	fff78793          	addi	a5,a5,-1 # ffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7fff>
204006e8:	00f77733          	and	a4,a4,a5
204006ec:	01071713          	slli	a4,a4,0x10
204006f0:	00fe7e33          	and	t3,t3,a5
204006f4:	00b898b3          	sll	a7,a7,a1
204006f8:	01c70733          	add	a4,a4,t3
204006fc:	00000593          	li	a1,0
20400700:	dae8fee3          	bgeu	a7,a4,204004bc <__udivdi3+0x1d8>
20400704:	fff50513          	addi	a0,a0,-1
20400708:	ccdff06f          	j	204003d4 <__udivdi3+0xf0>
2040070c:	00000593          	li	a1,0
20400710:	00000513          	li	a0,0
20400714:	da9ff06f          	j	204004bc <__udivdi3+0x1d8>

20400718 <__umoddi3>:
20400718:	00050e93          	mv	t4,a0
2040071c:	00058313          	mv	t1,a1
20400720:	00060813          	mv	a6,a2
20400724:	00068793          	mv	a5,a3
20400728:	22069a63          	bnez	a3,2040095c <__umoddi3+0x244>
2040072c:	20404737          	lui	a4,0x20404
20400730:	62470713          	addi	a4,a4,1572 # 20404624 <__clz_tab>
20400734:	0cc5fc63          	bgeu	a1,a2,2040080c <__umoddi3+0xf4>
20400738:	000106b7          	lui	a3,0x10
2040073c:	0ad67e63          	bgeu	a2,a3,204007f8 <__umoddi3+0xe0>
20400740:	0ff00693          	li	a3,255
20400744:	00c6f463          	bgeu	a3,a2,2040074c <__umoddi3+0x34>
20400748:	00800793          	li	a5,8
2040074c:	00f656b3          	srl	a3,a2,a5
20400750:	00d70733          	add	a4,a4,a3
20400754:	00074703          	lbu	a4,0(a4)
20400758:	00f707b3          	add	a5,a4,a5
2040075c:	02000713          	li	a4,32
20400760:	40f708b3          	sub	a7,a4,a5
20400764:	00f70c63          	beq	a4,a5,2040077c <__umoddi3+0x64>
20400768:	011315b3          	sll	a1,t1,a7
2040076c:	00fed7b3          	srl	a5,t4,a5
20400770:	01161833          	sll	a6,a2,a7
20400774:	00b7e5b3          	or	a1,a5,a1
20400778:	011e9533          	sll	a0,t4,a7
2040077c:	01085693          	srli	a3,a6,0x10
20400780:	02d5f7b3          	remu	a5,a1,a3
20400784:	01081613          	slli	a2,a6,0x10
20400788:	01065613          	srli	a2,a2,0x10
2040078c:	01055713          	srli	a4,a0,0x10
20400790:	02d5d5b3          	divu	a1,a1,a3
20400794:	01079793          	slli	a5,a5,0x10
20400798:	00e7e733          	or	a4,a5,a4
2040079c:	02b605b3          	mul	a1,a2,a1
204007a0:	00b77a63          	bgeu	a4,a1,204007b4 <__umoddi3+0x9c>
204007a4:	01070733          	add	a4,a4,a6
204007a8:	01076663          	bltu	a4,a6,204007b4 <__umoddi3+0x9c>
204007ac:	00b77463          	bgeu	a4,a1,204007b4 <__umoddi3+0x9c>
204007b0:	01070733          	add	a4,a4,a6
204007b4:	40b70733          	sub	a4,a4,a1
204007b8:	02d777b3          	remu	a5,a4,a3
204007bc:	01051513          	slli	a0,a0,0x10
204007c0:	01055513          	srli	a0,a0,0x10
204007c4:	02d75733          	divu	a4,a4,a3
204007c8:	01079793          	slli	a5,a5,0x10
204007cc:	00a7e533          	or	a0,a5,a0
204007d0:	02e60733          	mul	a4,a2,a4
204007d4:	00e57a63          	bgeu	a0,a4,204007e8 <__umoddi3+0xd0>
204007d8:	01050533          	add	a0,a0,a6
204007dc:	01056663          	bltu	a0,a6,204007e8 <__umoddi3+0xd0>
204007e0:	00e57463          	bgeu	a0,a4,204007e8 <__umoddi3+0xd0>
204007e4:	01050533          	add	a0,a0,a6
204007e8:	40e50533          	sub	a0,a0,a4
204007ec:	01155533          	srl	a0,a0,a7
204007f0:	00000593          	li	a1,0
204007f4:	00008067          	ret
204007f8:	010006b7          	lui	a3,0x1000
204007fc:	01000793          	li	a5,16
20400800:	f4d666e3          	bltu	a2,a3,2040074c <__umoddi3+0x34>
20400804:	01800793          	li	a5,24
20400808:	f45ff06f          	j	2040074c <__umoddi3+0x34>
2040080c:	00061663          	bnez	a2,20400818 <__umoddi3+0x100>
20400810:	00100693          	li	a3,1
20400814:	02c6d833          	divu	a6,a3,a2
20400818:	000106b7          	lui	a3,0x10
2040081c:	12d87663          	bgeu	a6,a3,20400948 <__umoddi3+0x230>
20400820:	0ff00693          	li	a3,255
20400824:	0106f463          	bgeu	a3,a6,2040082c <__umoddi3+0x114>
20400828:	00800793          	li	a5,8
2040082c:	00f856b3          	srl	a3,a6,a5
20400830:	00d70733          	add	a4,a4,a3
20400834:	00074603          	lbu	a2,0(a4)
20400838:	410305b3          	sub	a1,t1,a6
2040083c:	00f60633          	add	a2,a2,a5
20400840:	02000793          	li	a5,32
20400844:	40c788b3          	sub	a7,a5,a2
20400848:	08c78663          	beq	a5,a2,204008d4 <__umoddi3+0x1bc>
2040084c:	01181833          	sll	a6,a6,a7
20400850:	00c357b3          	srl	a5,t1,a2
20400854:	011315b3          	sll	a1,t1,a7
20400858:	01085313          	srli	t1,a6,0x10
2040085c:	00ced633          	srl	a2,t4,a2
20400860:	00b66633          	or	a2,a2,a1
20400864:	01081593          	slli	a1,a6,0x10
20400868:	0105d593          	srli	a1,a1,0x10
2040086c:	011e9533          	sll	a0,t4,a7
20400870:	0267d6b3          	divu	a3,a5,t1
20400874:	0267f733          	remu	a4,a5,t1
20400878:	01065793          	srli	a5,a2,0x10
2040087c:	02d586b3          	mul	a3,a1,a3
20400880:	01071713          	slli	a4,a4,0x10
20400884:	00f76733          	or	a4,a4,a5
20400888:	00d77a63          	bgeu	a4,a3,2040089c <__umoddi3+0x184>
2040088c:	01070733          	add	a4,a4,a6
20400890:	01076663          	bltu	a4,a6,2040089c <__umoddi3+0x184>
20400894:	00d77463          	bgeu	a4,a3,2040089c <__umoddi3+0x184>
20400898:	01070733          	add	a4,a4,a6
2040089c:	40d706b3          	sub	a3,a4,a3
204008a0:	0266f733          	remu	a4,a3,t1
204008a4:	01061613          	slli	a2,a2,0x10
204008a8:	01065613          	srli	a2,a2,0x10
204008ac:	0266d6b3          	divu	a3,a3,t1
204008b0:	01071713          	slli	a4,a4,0x10
204008b4:	02d586b3          	mul	a3,a1,a3
204008b8:	00c765b3          	or	a1,a4,a2
204008bc:	00d5fa63          	bgeu	a1,a3,204008d0 <__umoddi3+0x1b8>
204008c0:	010585b3          	add	a1,a1,a6
204008c4:	0105e663          	bltu	a1,a6,204008d0 <__umoddi3+0x1b8>
204008c8:	00d5f463          	bgeu	a1,a3,204008d0 <__umoddi3+0x1b8>
204008cc:	010585b3          	add	a1,a1,a6
204008d0:	40d585b3          	sub	a1,a1,a3
204008d4:	01085693          	srli	a3,a6,0x10
204008d8:	02d5f733          	remu	a4,a1,a3
204008dc:	01081793          	slli	a5,a6,0x10
204008e0:	0107d793          	srli	a5,a5,0x10
204008e4:	01055613          	srli	a2,a0,0x10
204008e8:	02d5d5b3          	divu	a1,a1,a3
204008ec:	01071713          	slli	a4,a4,0x10
204008f0:	00c76733          	or	a4,a4,a2
204008f4:	02b785b3          	mul	a1,a5,a1
204008f8:	00b77a63          	bgeu	a4,a1,2040090c <__umoddi3+0x1f4>
204008fc:	01070733          	add	a4,a4,a6
20400900:	01076663          	bltu	a4,a6,2040090c <__umoddi3+0x1f4>
20400904:	00b77463          	bgeu	a4,a1,2040090c <__umoddi3+0x1f4>
20400908:	01070733          	add	a4,a4,a6
2040090c:	40b705b3          	sub	a1,a4,a1
20400910:	02d5f733          	remu	a4,a1,a3
20400914:	01051513          	slli	a0,a0,0x10
20400918:	01055513          	srli	a0,a0,0x10
2040091c:	02d5d5b3          	divu	a1,a1,a3
20400920:	02b785b3          	mul	a1,a5,a1
20400924:	01071793          	slli	a5,a4,0x10
20400928:	00a7e533          	or	a0,a5,a0
2040092c:	00b57a63          	bgeu	a0,a1,20400940 <__umoddi3+0x228>
20400930:	01050533          	add	a0,a0,a6
20400934:	01056663          	bltu	a0,a6,20400940 <__umoddi3+0x228>
20400938:	00b57463          	bgeu	a0,a1,20400940 <__umoddi3+0x228>
2040093c:	01050533          	add	a0,a0,a6
20400940:	40b50533          	sub	a0,a0,a1
20400944:	ea9ff06f          	j	204007ec <__umoddi3+0xd4>
20400948:	010006b7          	lui	a3,0x1000
2040094c:	01000793          	li	a5,16
20400950:	ecd86ee3          	bltu	a6,a3,2040082c <__umoddi3+0x114>
20400954:	01800793          	li	a5,24
20400958:	ed5ff06f          	j	2040082c <__umoddi3+0x114>
2040095c:	e8d5ece3          	bltu	a1,a3,204007f4 <__umoddi3+0xdc>
20400960:	000107b7          	lui	a5,0x10
20400964:	04f6f863          	bgeu	a3,a5,204009b4 <__umoddi3+0x29c>
20400968:	0ff00893          	li	a7,255
2040096c:	00d8b7b3          	sltu	a5,a7,a3
20400970:	00379793          	slli	a5,a5,0x3
20400974:	20404737          	lui	a4,0x20404
20400978:	00f6d833          	srl	a6,a3,a5
2040097c:	62470713          	addi	a4,a4,1572 # 20404624 <__clz_tab>
20400980:	01070733          	add	a4,a4,a6
20400984:	00074883          	lbu	a7,0(a4)
20400988:	00f888b3          	add	a7,a7,a5
2040098c:	02000793          	li	a5,32
20400990:	41178833          	sub	a6,a5,a7
20400994:	03179a63          	bne	a5,a7,204009c8 <__umoddi3+0x2b0>
20400998:	0066e463          	bltu	a3,t1,204009a0 <__umoddi3+0x288>
2040099c:	e4ceece3          	bltu	t4,a2,204007f4 <__umoddi3+0xdc>
204009a0:	40ce8533          	sub	a0,t4,a2
204009a4:	40d305b3          	sub	a1,t1,a3
204009a8:	00aebeb3          	sltu	t4,t4,a0
204009ac:	41d585b3          	sub	a1,a1,t4
204009b0:	e45ff06f          	j	204007f4 <__umoddi3+0xdc>
204009b4:	01000737          	lui	a4,0x1000
204009b8:	01000793          	li	a5,16
204009bc:	fae6ece3          	bltu	a3,a4,20400974 <__umoddi3+0x25c>
204009c0:	01800793          	li	a5,24
204009c4:	fb1ff06f          	j	20400974 <__umoddi3+0x25c>
204009c8:	011657b3          	srl	a5,a2,a7
204009cc:	010696b3          	sll	a3,a3,a6
204009d0:	00d7ee33          	or	t3,a5,a3
204009d4:	01135f33          	srl	t5,t1,a7
204009d8:	011ed7b3          	srl	a5,t4,a7
204009dc:	010e9533          	sll	a0,t4,a6
204009e0:	010e5e93          	srli	t4,t3,0x10
204009e4:	010315b3          	sll	a1,t1,a6
204009e8:	03df5333          	divu	t1,t5,t4
204009ec:	00b7e7b3          	or	a5,a5,a1
204009f0:	010e1593          	slli	a1,t3,0x10
204009f4:	0105d593          	srli	a1,a1,0x10
204009f8:	0107d713          	srli	a4,a5,0x10
204009fc:	01061633          	sll	a2,a2,a6
20400a00:	03df76b3          	remu	a3,t5,t4
20400a04:	02658f33          	mul	t5,a1,t1
20400a08:	01069693          	slli	a3,a3,0x10
20400a0c:	00e6e733          	or	a4,a3,a4
20400a10:	00030693          	mv	a3,t1
20400a14:	01e77e63          	bgeu	a4,t5,20400a30 <__umoddi3+0x318>
20400a18:	01c70733          	add	a4,a4,t3
20400a1c:	fff30693          	addi	a3,t1,-1
20400a20:	01c76863          	bltu	a4,t3,20400a30 <__umoddi3+0x318>
20400a24:	01e77663          	bgeu	a4,t5,20400a30 <__umoddi3+0x318>
20400a28:	ffe30693          	addi	a3,t1,-2
20400a2c:	01c70733          	add	a4,a4,t3
20400a30:	41e70733          	sub	a4,a4,t5
20400a34:	03d77333          	remu	t1,a4,t4
20400a38:	01079793          	slli	a5,a5,0x10
20400a3c:	0107d793          	srli	a5,a5,0x10
20400a40:	03d75733          	divu	a4,a4,t4
20400a44:	01031313          	slli	t1,t1,0x10
20400a48:	00f36333          	or	t1,t1,a5
20400a4c:	02e585b3          	mul	a1,a1,a4
20400a50:	00070793          	mv	a5,a4
20400a54:	00b37e63          	bgeu	t1,a1,20400a70 <__umoddi3+0x358>
20400a58:	01c30333          	add	t1,t1,t3
20400a5c:	fff70793          	addi	a5,a4,-1 # ffffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xff7fff>
20400a60:	01c36863          	bltu	t1,t3,20400a70 <__umoddi3+0x358>
20400a64:	00b37663          	bgeu	t1,a1,20400a70 <__umoddi3+0x358>
20400a68:	ffe70793          	addi	a5,a4,-2
20400a6c:	01c30333          	add	t1,t1,t3
20400a70:	01069693          	slli	a3,a3,0x10
20400a74:	00010f37          	lui	t5,0x10
20400a78:	00f6e6b3          	or	a3,a3,a5
20400a7c:	40b305b3          	sub	a1,t1,a1
20400a80:	ffff0313          	addi	t1,t5,-1 # ffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7fff>
20400a84:	0066feb3          	and	t4,a3,t1
20400a88:	01065713          	srli	a4,a2,0x10
20400a8c:	0106d693          	srli	a3,a3,0x10
20400a90:	00667333          	and	t1,a2,t1
20400a94:	026e87b3          	mul	a5,t4,t1
20400a98:	02668333          	mul	t1,a3,t1
20400a9c:	02ee8eb3          	mul	t4,t4,a4
20400aa0:	02e686b3          	mul	a3,a3,a4
20400aa4:	006e8eb3          	add	t4,t4,t1
20400aa8:	0107d713          	srli	a4,a5,0x10
20400aac:	01d70733          	add	a4,a4,t4
20400ab0:	00677463          	bgeu	a4,t1,20400ab8 <__umoddi3+0x3a0>
20400ab4:	01e686b3          	add	a3,a3,t5
20400ab8:	01075313          	srli	t1,a4,0x10
20400abc:	00d306b3          	add	a3,t1,a3
20400ac0:	00010337          	lui	t1,0x10
20400ac4:	fff30313          	addi	t1,t1,-1 # ffff <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7fff>
20400ac8:	00677733          	and	a4,a4,t1
20400acc:	01071713          	slli	a4,a4,0x10
20400ad0:	0067f7b3          	and	a5,a5,t1
20400ad4:	00f707b3          	add	a5,a4,a5
20400ad8:	00d5e663          	bltu	a1,a3,20400ae4 <__umoddi3+0x3cc>
20400adc:	00d59e63          	bne	a1,a3,20400af8 <__umoddi3+0x3e0>
20400ae0:	00f57c63          	bgeu	a0,a5,20400af8 <__umoddi3+0x3e0>
20400ae4:	40c78633          	sub	a2,a5,a2
20400ae8:	00c7b7b3          	sltu	a5,a5,a2
20400aec:	01c787b3          	add	a5,a5,t3
20400af0:	40f686b3          	sub	a3,a3,a5
20400af4:	00060793          	mv	a5,a2
20400af8:	40f507b3          	sub	a5,a0,a5
20400afc:	00f53533          	sltu	a0,a0,a5
20400b00:	40d585b3          	sub	a1,a1,a3
20400b04:	40a585b3          	sub	a1,a1,a0
20400b08:	011598b3          	sll	a7,a1,a7
20400b0c:	0107d533          	srl	a0,a5,a6
20400b10:	00a8e533          	or	a0,a7,a0
20400b14:	0105d5b3          	srl	a1,a1,a6
20400b18:	cddff06f          	j	204007f4 <__umoddi3+0xdc>

20400b1c <_OffsetAbsSyms>:
 * point regs
 */
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF,
		 STACK_ROUND_UP(sizeof(struct k_thread)));

GEN_ABS_SYM_END
20400b1c:	00008067          	ret

20400b20 <main>:
#include <zephyr.h>
#include <sys/printk.h>

void main(void)
{
	printk("Hello World! %s\n", CONFIG_BOARD);
20400b20:	204045b7          	lui	a1,0x20404
20400b24:	20404537          	lui	a0,0x20404
20400b28:	72458593          	addi	a1,a1,1828 # 20404724 <__clz_tab+0x100>
20400b2c:	72c50513          	addi	a0,a0,1836 # 2040472c <__clz_tab+0x108>
20400b30:	0600006f          	j	20400b90 <printk>

20400b34 <arch_printk_char_out>:
{
	ARG_UNUSED(c);

	/* do nothing */
	return 0;
}
20400b34:	00000513          	li	a0,0
20400b38:	00008067          	ret

20400b3c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
20400b3c:	0005a783          	lw	a5,0(a1)
20400b40:	00178793          	addi	a5,a5,1 # 10001 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x8001>
20400b44:	00f5a023          	sw	a5,0(a1)
	return _char_out(c);
20400b48:	800017b7          	lui	a5,0x80001
20400b4c:	0087a783          	lw	a5,8(a5) # 80001008 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80001009>
20400b50:	00078067          	jr	a5

20400b54 <__printk_hook_install>:
	_char_out = fn;
20400b54:	800017b7          	lui	a5,0x80001
20400b58:	00a7a423          	sw	a0,8(a5) # 80001008 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80001009>
}
20400b5c:	00008067          	ret

20400b60 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
20400b60:	fe010113          	addi	sp,sp,-32
20400b64:	00050613          	mv	a2,a0
	struct out_context ctx = { 0 };
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
20400b68:	20401537          	lui	a0,0x20401
{
20400b6c:	00058693          	mv	a3,a1
	cbvprintf(char_out, &ctx, fmt, ap);
20400b70:	b3c50513          	addi	a0,a0,-1220 # 20400b3c <char_out>
20400b74:	00c10593          	addi	a1,sp,12
{
20400b78:	00112e23          	sw	ra,28(sp)
	struct out_context ctx = { 0 };
20400b7c:	00012623          	sw	zero,12(sp)
	cbvprintf(char_out, &ctx, fmt, ap);
20400b80:	244000ef          	jal	ra,20400dc4 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
20400b84:	01c12083          	lw	ra,28(sp)
20400b88:	02010113          	addi	sp,sp,32
20400b8c:	00008067          	ret

20400b90 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
20400b90:	fc010113          	addi	sp,sp,-64
20400b94:	02b12223          	sw	a1,36(sp)
	va_list ap;

	va_start(ap, fmt);
20400b98:	02410593          	addi	a1,sp,36
{
20400b9c:	00112e23          	sw	ra,28(sp)
20400ba0:	02c12423          	sw	a2,40(sp)
20400ba4:	02d12623          	sw	a3,44(sp)
20400ba8:	02e12823          	sw	a4,48(sp)
20400bac:	02f12a23          	sw	a5,52(sp)
20400bb0:	03012c23          	sw	a6,56(sp)
20400bb4:	03112e23          	sw	a7,60(sp)
	va_start(ap, fmt);
20400bb8:	00b12623          	sw	a1,12(sp)

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
20400bbc:	fa5ff0ef          	jal	ra,20400b60 <vprintk>
	}
	va_end(ap);
}
20400bc0:	01c12083          	lw	ra,28(sp)
20400bc4:	04010113          	addi	sp,sp,64
20400bc8:	00008067          	ret

20400bcc <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
20400bcc:	ff010113          	addi	sp,sp,-16
20400bd0:	00050793          	mv	a5,a0
20400bd4:	00058513          	mv	a0,a1
20400bd8:	00060593          	mv	a1,a2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
20400bdc:	00068613          	mv	a2,a3
{
20400be0:	00112623          	sw	ra,12(sp)
	entry(p1, p2, p3);
20400be4:	000780e7          	jalr	a5
		/* coverity[OVERRUN] */
		return (k_tid_t) arch_syscall_invoke0(K_SYSCALL_Z_CURRENT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_z_current_get();
20400be8:	128030ef          	jal	ra,20403d10 <z_impl_z_current_get>
		arch_syscall_invoke1(*(uintptr_t *)&thread, K_SYSCALL_K_THREAD_ABORT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_abort(thread);
20400bec:	224030ef          	jal	ra,20403e10 <z_impl_k_thread_abort>

20400bf0 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
20400bf0:	fd010113          	addi	sp,sp,-48
20400bf4:	02812423          	sw	s0,40(sp)
20400bf8:	02912223          	sw	s1,36(sp)
20400bfc:	03212023          	sw	s2,32(sp)
20400c00:	01312e23          	sw	s3,28(sp)
20400c04:	01712623          	sw	s7,12(sp)
20400c08:	01812423          	sw	s8,8(sp)
20400c0c:	01912223          	sw	s9,4(sp)
20400c10:	02112623          	sw	ra,44(sp)
20400c14:	01412c23          	sw	s4,24(sp)
20400c18:	01512a23          	sw	s5,20(sp)
20400c1c:	01612823          	sw	s6,16(sp)
	bool upcase = isupper((int)conv->specifier);
20400c20:	00364783          	lbu	a5,3(a2)
{
20400c24:	00070413          	mv	s0,a4
	switch (specifier) {
20400c28:	06f00713          	li	a4,111
{
20400c2c:	00050c13          	mv	s8,a0
20400c30:	00058c93          	mv	s9,a1
20400c34:	00060b93          	mv	s7,a2
20400c38:	00068913          	mv	s2,a3
extern "C" {
#endif

static inline int isupper(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
20400c3c:	fbf78993          	addi	s3,a5,-65
	switch (specifier) {
20400c40:	00800493          	li	s1,8
20400c44:	00e78c63          	beq	a5,a4,20400c5c <encode_uint+0x6c>
20400c48:	0cf76263          	bltu	a4,a5,20400d0c <encode_uint+0x11c>
20400c4c:	05800713          	li	a4,88
		return 10;
20400c50:	00a00493          	li	s1,10
	switch (specifier) {
20400c54:	00e79463          	bne	a5,a4,20400c5c <encode_uint+0x6c>
		return 16;
20400c58:	01000493          	li	s1,16
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);

	do {
		unsigned int lsv = (unsigned int)(value % radix);
20400c5c:	00000a93          	li	s5,0

		*--bp = (lsv <= 9) ? ('0' + lsv)
20400c60:	00900a13          	li	s4,9
20400c64:	01900b13          	li	s6,25
		unsigned int lsv = (unsigned int)(value % radix);
20400c68:	00048613          	mv	a2,s1
20400c6c:	00000693          	li	a3,0
20400c70:	000c0513          	mv	a0,s8
20400c74:	000c8593          	mv	a1,s9
20400c78:	aa1ff0ef          	jal	ra,20400718 <__umoddi3>
		*--bp = (lsv <= 9) ? ('0' + lsv)
20400c7c:	0ff57793          	andi	a5,a0,255
20400c80:	0aaa6263          	bltu	s4,a0,20400d24 <encode_uint+0x134>
20400c84:	03078793          	addi	a5,a5,48
20400c88:	0ff7f793          	andi	a5,a5,255
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
20400c8c:	00048613          	mv	a2,s1
20400c90:	00000693          	li	a3,0
20400c94:	000c0513          	mv	a0,s8
20400c98:	000c8593          	mv	a1,s9
		*--bp = (lsv <= 9) ? ('0' + lsv)
20400c9c:	fef40fa3          	sb	a5,-1(s0)
20400ca0:	fff40413          	addi	s0,s0,-1
		value /= radix;
20400ca4:	e40ff0ef          	jal	ra,204002e4 <__udivdi3>
	} while ((value != 0) && (bps < bp));
20400ca8:	019a9463          	bne	s5,s9,20400cb0 <encode_uint+0xc0>
20400cac:	009c6463          	bltu	s8,s1,20400cb4 <encode_uint+0xc4>
20400cb0:	06896463          	bltu	s2,s0,20400d18 <encode_uint+0x128>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
20400cb4:	000bd783          	lhu	a5,0(s7)
20400cb8:	0207f793          	andi	a5,a5,32
20400cbc:	00078c63          	beqz	a5,20400cd4 <encode_uint+0xe4>
		if (radix == 8) {
20400cc0:	00800793          	li	a5,8
20400cc4:	06f49a63          	bne	s1,a5,20400d38 <encode_uint+0x148>
			conv->altform_0 = true;
20400cc8:	002bc783          	lbu	a5,2(s7)
20400ccc:	0087e793          	ori	a5,a5,8
		} else if (radix == 16) {
			conv->altform_0c = true;
20400cd0:	00fb8123          	sb	a5,2(s7)
			;
		}
	}

	return bp;
}
20400cd4:	02c12083          	lw	ra,44(sp)
20400cd8:	00040513          	mv	a0,s0
20400cdc:	02812403          	lw	s0,40(sp)
20400ce0:	02412483          	lw	s1,36(sp)
20400ce4:	02012903          	lw	s2,32(sp)
20400ce8:	01c12983          	lw	s3,28(sp)
20400cec:	01812a03          	lw	s4,24(sp)
20400cf0:	01412a83          	lw	s5,20(sp)
20400cf4:	01012b03          	lw	s6,16(sp)
20400cf8:	00c12b83          	lw	s7,12(sp)
20400cfc:	00812c03          	lw	s8,8(sp)
20400d00:	00412c83          	lw	s9,4(sp)
20400d04:	03010113          	addi	sp,sp,48
20400d08:	00008067          	ret
	switch (specifier) {
20400d0c:	0f77f793          	andi	a5,a5,247
20400d10:	07000713          	li	a4,112
20400d14:	f3dff06f          	j	20400c50 <encode_uint+0x60>
		value /= radix;
20400d18:	00050c13          	mv	s8,a0
20400d1c:	00058c93          	mv	s9,a1
20400d20:	f49ff06f          	j	20400c68 <encode_uint+0x78>
		*--bp = (lsv <= 9) ? ('0' + lsv)
20400d24:	013b6663          	bltu	s6,s3,20400d30 <encode_uint+0x140>
20400d28:	03778793          	addi	a5,a5,55
20400d2c:	f5dff06f          	j	20400c88 <encode_uint+0x98>
20400d30:	05778793          	addi	a5,a5,87
20400d34:	f55ff06f          	j	20400c88 <encode_uint+0x98>
		} else if (radix == 16) {
20400d38:	01000793          	li	a5,16
20400d3c:	f8f49ce3          	bne	s1,a5,20400cd4 <encode_uint+0xe4>
			conv->altform_0c = true;
20400d40:	002bc783          	lbu	a5,2(s7)
20400d44:	0107e793          	ori	a5,a5,16
20400d48:	f89ff06f          	j	20400cd0 <encode_uint+0xe0>

20400d4c <outs>:
/* Outline function to emit all characters in [sp, ep). */
static int outs(cbprintf_cb out,
		void *ctx,
		const char *sp,
		const char *ep)
{
20400d4c:	fe010113          	addi	sp,sp,-32
20400d50:	00812c23          	sw	s0,24(sp)
20400d54:	00912a23          	sw	s1,20(sp)
20400d58:	01212823          	sw	s2,16(sp)
20400d5c:	01312623          	sw	s3,12(sp)
20400d60:	01412423          	sw	s4,8(sp)
20400d64:	00112e23          	sw	ra,28(sp)
20400d68:	00050993          	mv	s3,a0
20400d6c:	00058a13          	mv	s4,a1
20400d70:	00060493          	mv	s1,a2
20400d74:	00068913          	mv	s2,a3
	size_t count = 0;

	while ((sp < ep) || ((ep == NULL) && *sp)) {
20400d78:	00060413          	mv	s0,a2
20400d7c:	40940533          	sub	a0,s0,s1
20400d80:	01246863          	bltu	s0,s2,20400d90 <outs+0x44>
20400d84:	02091063          	bnez	s2,20400da4 <outs+0x58>
20400d88:	00044783          	lbu	a5,0(s0)
20400d8c:	00078c63          	beqz	a5,20400da4 <outs+0x58>
		int rc = out((int)*sp++, ctx);
20400d90:	00044503          	lbu	a0,0(s0)
20400d94:	000a0593          	mv	a1,s4
20400d98:	00140413          	addi	s0,s0,1
20400d9c:	000980e7          	jalr	s3

		if (rc < 0) {
20400da0:	fc055ee3          	bgez	a0,20400d7c <outs+0x30>
		}
		++count;
	}

	return (int)count;
}
20400da4:	01c12083          	lw	ra,28(sp)
20400da8:	01812403          	lw	s0,24(sp)
20400dac:	01412483          	lw	s1,20(sp)
20400db0:	01012903          	lw	s2,16(sp)
20400db4:	00c12983          	lw	s3,12(sp)
20400db8:	00812a03          	lw	s4,8(sp)
20400dbc:	02010113          	addi	sp,sp,32
20400dc0:	00008067          	ret

20400dc4 <cbvprintf>:

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
20400dc4:	f7010113          	addi	sp,sp,-144
20400dc8:	07512a23          	sw	s5,116(sp)
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
20400dcc:	20404ab7          	lui	s5,0x20404
20400dd0:	7cca8793          	addi	a5,s5,1996 # 204047cc <__clz_tab+0x1a8>
{
20400dd4:	07612823          	sw	s6,112(sp)
	switch ((enum length_mod_enum)conv->length_mod) {
20400dd8:	20405b37          	lui	s6,0x20405
{
20400ddc:	07712623          	sw	s7,108(sp)
20400de0:	07812423          	sw	s8,104(sp)
		switch (conv->specifier) {
20400de4:	00f12223          	sw	a5,4(sp)
				conv->specifier = 'x';

				goto prec_int_pad0;
			}

			bps = "(nil)";
20400de8:	20404bb7          	lui	s7,0x20404
	switch ((enum length_mod_enum)conv->length_mod) {
20400dec:	824b0793          	addi	a5,s6,-2012 # 20404824 <__clz_tab+0x200>
			bpe = bps + 5;
20400df0:	20404c37          	lui	s8,0x20404
{
20400df4:	09212023          	sw	s2,128(sp)
20400df8:	07312e23          	sw	s3,124(sp)
20400dfc:	07912223          	sw	s9,100(sp)
20400e00:	07a12023          	sw	s10,96(sp)
20400e04:	05b12e23          	sw	s11,92(sp)
20400e08:	08112623          	sw	ra,140(sp)
20400e0c:	08812423          	sw	s0,136(sp)
20400e10:	08912223          	sw	s1,132(sp)
20400e14:	07412c23          	sw	s4,120(sp)
20400e18:	00050913          	mv	s2,a0
20400e1c:	00058993          	mv	s3,a1
20400e20:	00060d13          	mv	s10,a2
20400e24:	00068c93          	mv	s9,a3
	size_t count = 0;
20400e28:	00000d93          	li	s11,0
	switch ((enum length_mod_enum)conv->length_mod) {
20400e2c:	00f12423          	sw	a5,8(sp)
			bps = "(nil)";
20400e30:	740b8b93          	addi	s7,s7,1856 # 20404740 <__clz_tab+0x11c>
			bpe = bps + 5;
20400e34:	745c0c13          	addi	s8,s8,1861 # 20404745 <__clz_tab+0x121>
	while (*fp != 0) {
20400e38:	000d4403          	lbu	s0,0(s10)
20400e3c:	00041663          	bnez	s0,20400e48 <cbvprintf+0x84>
			OUTC(' ');
			--width;
		}
	}

	return count;
20400e40:	000d8513          	mv	a0,s11
20400e44:	2290006f          	j	2040186c <cbvprintf+0xaa8>
		if (*fp != '%') {
20400e48:	02500793          	li	a5,37
			OUTC(*fp++);
20400e4c:	001d0a13          	addi	s4,s10,1
		if (*fp != '%') {
20400e50:	02f40463          	beq	s0,a5,20400e78 <cbvprintf+0xb4>
			OUTC(*fp++);
20400e54:	00098593          	mv	a1,s3
20400e58:	00040513          	mv	a0,s0
20400e5c:	000900e7          	jalr	s2
20400e60:	200546e3          	bltz	a0,2040186c <cbvprintf+0xaa8>
20400e64:	001d8d93          	addi	s11,s11,1
			continue;
20400e68:	000c8413          	mv	s0,s9
20400e6c:	00040c93          	mv	s9,s0
20400e70:	000a0d13          	mv	s10,s4
20400e74:	fc5ff06f          	j	20400e38 <cbvprintf+0x74>
		} state = {
20400e78:	02000613          	li	a2,32
20400e7c:	00000593          	li	a1,0
20400e80:	03010513          	addi	a0,sp,48
20400e84:	4e5000ef          	jal	ra,20401b68 <memset>
	if (*sp == '%') {
20400e88:	001d4783          	lbu	a5,1(s10)
20400e8c:	0e879263          	bne	a5,s0,20400f70 <cbvprintf+0x1ac>
		conv->specifier = *sp++;
20400e90:	002d0a13          	addi	s4,s10,2
20400e94:	04f101a3          	sb	a5,67(sp)
		if (conv->width_star) {
20400e98:	04015783          	lhu	a5,64(sp)
20400e9c:	1007f713          	andi	a4,a5,256
20400ea0:	52070e63          	beqz	a4,204013dc <cbvprintf+0x618>
			width = va_arg(ap, int);
20400ea4:	000ca483          	lw	s1,0(s9)
20400ea8:	004c8413          	addi	s0,s9,4
			if (width < 0) {
20400eac:	0004d863          	bgez	s1,20400ebc <cbvprintf+0xf8>
				conv->flag_dash = true;
20400eb0:	0047e793          	ori	a5,a5,4
20400eb4:	04f11023          	sh	a5,64(sp)
				width = -width;
20400eb8:	409004b3          	neg	s1,s1
		if (conv->prec_star) {
20400ebc:	04015703          	lhu	a4,64(sp)
20400ec0:	40077793          	andi	a5,a4,1024
20400ec4:	52078c63          	beqz	a5,204013fc <cbvprintf+0x638>
			int arg = va_arg(ap, int);
20400ec8:	00042a83          	lw	s5,0(s0)
20400ecc:	00440413          	addi	s0,s0,4
			if (arg < 0) {
20400ed0:	000ad863          	bgez	s5,20400ee0 <cbvprintf+0x11c>
				conv->prec_present = false;
20400ed4:	dff77713          	andi	a4,a4,-513
20400ed8:	04e11023          	sh	a4,64(sp)
		int precision = -1;
20400edc:	fff00a93          	li	s5,-1
			= (enum specifier_cat_enum)conv->specifier_cat;
20400ee0:	04012583          	lw	a1,64(sp)
		conv->pad0_value = 0;
20400ee4:	04012223          	sw	zero,68(sp)
		conv->pad0_pre_exp = 0;
20400ee8:	04012423          	sw	zero,72(sp)
			= (enum specifier_cat_enum)conv->specifier_cat;
20400eec:	0105d693          	srli	a3,a1,0x10
			= (enum length_mod_enum)conv->length_mod;
20400ef0:	00b5d713          	srli	a4,a1,0xb
		enum specifier_cat_enum specifier_cat
20400ef4:	0076f693          	andi	a3,a3,7
		if (specifier_cat == SPECIFIER_SINT) {
20400ef8:	00100613          	li	a2,1
			= (enum length_mod_enum)conv->length_mod;
20400efc:	00f77713          	andi	a4,a4,15
		if (specifier_cat == SPECIFIER_SINT) {
20400f00:	56c69263          	bne	a3,a2,20401464 <cbvprintf+0x6a0>
			switch (length_mod) {
20400f04:	00500613          	li	a2,5
20400f08:	50c70e63          	beq	a4,a2,20401424 <cbvprintf+0x660>
20400f0c:	00e66a63          	bltu	a2,a4,20400f20 <cbvprintf+0x15c>
20400f10:	00300693          	li	a3,3
20400f14:	4ed70e63          	beq	a4,a3,20401410 <cbvprintf+0x64c>
20400f18:	00400693          	li	a3,4
20400f1c:	50d70463          	beq	a4,a3,20401424 <cbvprintf+0x660>
					(sint_value_type)va_arg(ap, ptrdiff_t);
20400f20:	00042683          	lw	a3,0(s0)
20400f24:	00440413          	addi	s0,s0,4
20400f28:	02d12823          	sw	a3,48(sp)
20400f2c:	41f6d693          	srai	a3,a3,0x1f
20400f30:	02d12a23          	sw	a3,52(sp)
			if (length_mod == LENGTH_HH) {
20400f34:	00100693          	li	a3,1
20400f38:	50d71863          	bne	a4,a3,20401448 <cbvprintf+0x684>
				value->uint = (unsigned char)value->uint;
20400f3c:	03014683          	lbu	a3,48(sp)
				value->uint = (unsigned short)value->uint;
20400f40:	02d12823          	sw	a3,48(sp)
20400f44:	02012a23          	sw	zero,52(sp)
		if (conv->invalid || conv->unsupported) {
20400f48:	0035f593          	andi	a1,a1,3
20400f4c:	5e058863          	beqz	a1,2040153c <cbvprintf+0x778>
			OUTS(sp, fp);
20400f50:	000a0693          	mv	a3,s4
20400f54:	000d0613          	mv	a2,s10
20400f58:	00098593          	mv	a1,s3
20400f5c:	00090513          	mv	a0,s2
20400f60:	dedff0ef          	jal	ra,20400d4c <outs>
20400f64:	100544e3          	bltz	a0,2040186c <cbvprintf+0xaa8>
20400f68:	00ad8db3          	add	s11,s11,a0
			continue;
20400f6c:	f01ff06f          	j	20400e6c <cbvprintf+0xa8>
20400f70:	00000513          	li	a0,0
20400f74:	00000693          	li	a3,0
20400f78:	00000593          	li	a1,0
20400f7c:	00000613          	li	a2,0
20400f80:	00000713          	li	a4,0
		switch (*sp) {
20400f84:	02b00813          	li	a6,43
20400f88:	02d00893          	li	a7,45
20400f8c:	03000313          	li	t1,48
20400f90:	02000e13          	li	t3,32
20400f94:	02300e93          	li	t4,35
20400f98:	000a4783          	lbu	a5,0(s4)
20400f9c:	13078863          	beq	a5,a6,204010cc <cbvprintf+0x308>
20400fa0:	10f86e63          	bltu	a6,a5,204010bc <cbvprintf+0x2f8>
20400fa4:	13c78a63          	beq	a5,t3,204010d8 <cbvprintf+0x314>
20400fa8:	13d78c63          	beq	a5,t4,204010e0 <cbvprintf+0x31c>
20400fac:	00070863          	beqz	a4,20400fbc <cbvprintf+0x1f8>
20400fb0:	04015703          	lhu	a4,64(sp)
20400fb4:	00476713          	ori	a4,a4,4
20400fb8:	04e11023          	sh	a4,64(sp)
20400fbc:	00060863          	beqz	a2,20400fcc <cbvprintf+0x208>
20400fc0:	04015703          	lhu	a4,64(sp)
20400fc4:	00876713          	ori	a4,a4,8
20400fc8:	04e11023          	sh	a4,64(sp)
20400fcc:	00058863          	beqz	a1,20400fdc <cbvprintf+0x218>
20400fd0:	04015703          	lhu	a4,64(sp)
20400fd4:	01076713          	ori	a4,a4,16
20400fd8:	04e11023          	sh	a4,64(sp)
20400fdc:	00068863          	beqz	a3,20400fec <cbvprintf+0x228>
20400fe0:	04015703          	lhu	a4,64(sp)
20400fe4:	02076713          	ori	a4,a4,32
20400fe8:	04e11023          	sh	a4,64(sp)
20400fec:	00050863          	beqz	a0,20400ffc <cbvprintf+0x238>
20400ff0:	04015703          	lhu	a4,64(sp)
20400ff4:	04076713          	ori	a4,a4,64
20400ff8:	04e11023          	sh	a4,64(sp)
	if (conv->flag_zero && conv->flag_dash) {
20400ffc:	04012703          	lw	a4,64(sp)
20401000:	04400693          	li	a3,68
20401004:	04477713          	andi	a4,a4,68
20401008:	00d71863          	bne	a4,a3,20401018 <cbvprintf+0x254>
		conv->flag_zero = false;
2040100c:	04015703          	lhu	a4,64(sp)
20401010:	fbf77713          	andi	a4,a4,-65
20401014:	04e11023          	sh	a4,64(sp)
	conv->width_present = true;
20401018:	04015703          	lhu	a4,64(sp)
2040101c:	08076693          	ori	a3,a4,128
20401020:	04d11023          	sh	a3,64(sp)
	if (*sp == '*') {
20401024:	02a00693          	li	a3,42
20401028:	10d79463          	bne	a5,a3,20401130 <cbvprintf+0x36c>
			++sp;
2040102c:	001a0793          	addi	a5,s4,1
		conv->width_star = true;
20401030:	18076713          	ori	a4,a4,384
		conv->unsupported |= ((conv->width_value < 0)
20401034:	04e11023          	sh	a4,64(sp)
	conv->prec_present = (*sp == '.');
20401038:	0007c603          	lbu	a2,0(a5)
2040103c:	fd260713          	addi	a4,a2,-46
20401040:	00173713          	seqz	a4,a4
20401044:	00971693          	slli	a3,a4,0x9
20401048:	04015703          	lhu	a4,64(sp)
2040104c:	dff77713          	andi	a4,a4,-513
20401050:	00d76733          	or	a4,a4,a3
20401054:	04e11023          	sh	a4,64(sp)
	if (!conv->prec_present) {
20401058:	02e00693          	li	a3,46
2040105c:	0ed61a63          	bne	a2,a3,20401150 <cbvprintf+0x38c>
	if (*sp == '*') {
20401060:	0017c603          	lbu	a2,1(a5)
20401064:	02a00693          	li	a3,42
20401068:	0cd60e63          	beq	a2,a3,20401144 <cbvprintf+0x380>
	++sp;
2040106c:	00178793          	addi	a5,a5,1
	size_t val = 0;
20401070:	00000713          	li	a4,0
	while (isdigit((int)(unsigned char)*sp)) {
20401074:	00900613          	li	a2,9
		val = 10U * val + *sp++ - '0';
20401078:	00a00813          	li	a6,10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
2040107c:	0007c683          	lbu	a3,0(a5)
20401080:	00178513          	addi	a0,a5,1
20401084:	fd068593          	addi	a1,a3,-48 # ffffd0 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xff7fd0>
	while (isdigit((int)(unsigned char)*sp)) {
20401088:	16b67463          	bgeu	a2,a1,204011f0 <cbvprintf+0x42c>
	conv->unsupported |= ((conv->prec_value < 0)
2040108c:	04012683          	lw	a3,64(sp)
	conv->prec_value = prec;
20401090:	04e12423          	sw	a4,72(sp)
			      || (prec != (size_t)conv->prec_value));
20401094:	01f75713          	srli	a4,a4,0x1f
	conv->unsupported |= ((conv->prec_value < 0)
20401098:	0016d693          	srli	a3,a3,0x1
2040109c:	0016f693          	andi	a3,a3,1
204010a0:	00e6e733          	or	a4,a3,a4
204010a4:	04015683          	lhu	a3,64(sp)
204010a8:	00171713          	slli	a4,a4,0x1
204010ac:	ffd6f693          	andi	a3,a3,-3
204010b0:	00e6e733          	or	a4,a3,a4
204010b4:	04e11023          	sh	a4,64(sp)
	return sp;
204010b8:	0980006f          	j	20401150 <cbvprintf+0x38c>
		switch (*sp) {
204010bc:	03178663          	beq	a5,a7,204010e8 <cbvprintf+0x324>
204010c0:	ee6796e3          	bne	a5,t1,20400fac <cbvprintf+0x1e8>
			conv->flag_zero = true;
204010c4:	00100513          	li	a0,1
204010c8:	0080006f          	j	204010d0 <cbvprintf+0x30c>
			conv->flag_plus = true;
204010cc:	00100613          	li	a2,1
			++sp;
204010d0:	001a0a13          	addi	s4,s4,1
	} while (loop);
204010d4:	ec5ff06f          	j	20400f98 <cbvprintf+0x1d4>
			conv->flag_space = true;
204010d8:	00100593          	li	a1,1
204010dc:	ff5ff06f          	j	204010d0 <cbvprintf+0x30c>
			conv->flag_hash = true;
204010e0:	00100693          	li	a3,1
204010e4:	fedff06f          	j	204010d0 <cbvprintf+0x30c>
		switch (*sp) {
204010e8:	00100713          	li	a4,1
204010ec:	fe5ff06f          	j	204010d0 <cbvprintf+0x30c>
		val = 10U * val + *sp++ - '0';
204010f0:	03070733          	mul	a4,a4,a6
204010f4:	00050793          	mv	a5,a0
204010f8:	fd070713          	addi	a4,a4,-48
204010fc:	00d70733          	add	a4,a4,a3
20401100:	0007c683          	lbu	a3,0(a5)
20401104:	00178513          	addi	a0,a5,1
20401108:	fd068593          	addi	a1,a3,-48
	while (isdigit((int)(unsigned char)*sp)) {
2040110c:	feb672e3          	bgeu	a2,a1,204010f0 <cbvprintf+0x32c>
	if (sp != wp) {
20401110:	f2fa04e3          	beq	s4,a5,20401038 <cbvprintf+0x274>
		conv->unsupported |= ((conv->width_value < 0)
20401114:	04015683          	lhu	a3,64(sp)
		conv->width_value = width;
20401118:	04e12223          	sw	a4,68(sp)
		conv->unsupported |= ((conv->width_value < 0)
2040111c:	01f75713          	srli	a4,a4,0x1f
20401120:	00171713          	slli	a4,a4,0x1
20401124:	ffd6f693          	andi	a3,a3,-3
20401128:	00e6e733          	or	a4,a3,a4
2040112c:	f09ff06f          	j	20401034 <cbvprintf+0x270>
20401130:	000a0793          	mv	a5,s4
	size_t val = 0;
20401134:	00000713          	li	a4,0
	while (isdigit((int)(unsigned char)*sp)) {
20401138:	00900613          	li	a2,9
		val = 10U * val + *sp++ - '0';
2040113c:	00a00813          	li	a6,10
20401140:	fc1ff06f          	j	20401100 <cbvprintf+0x33c>
		conv->prec_star = true;
20401144:	40076713          	ori	a4,a4,1024
20401148:	04e11023          	sh	a4,64(sp)
		return ++sp;
2040114c:	00278793          	addi	a5,a5,2
	switch (*sp) {
20401150:	0007c603          	lbu	a2,0(a5)
20401154:	06c00713          	li	a4,108
		if (*++sp == 'h') {
20401158:	00178593          	addi	a1,a5,1
	switch (*sp) {
2040115c:	10e60c63          	beq	a2,a4,20401274 <cbvprintf+0x4b0>
20401160:	0ac76263          	bltu	a4,a2,20401204 <cbvprintf+0x440>
20401164:	06800713          	li	a4,104
20401168:	0ce60663          	beq	a2,a4,20401234 <cbvprintf+0x470>
2040116c:	06a00713          	li	a4,106
20401170:	12e60863          	beq	a2,a4,204012a0 <cbvprintf+0x4dc>
20401174:	04c00713          	li	a4,76
20401178:	14e60e63          	beq	a2,a4,204012d4 <cbvprintf+0x510>
2040117c:	00078593          	mv	a1,a5
	conv->specifier = *sp++;
20401180:	0005c703          	lbu	a4,0(a1)
	switch (conv->specifier) {
20401184:	07800793          	li	a5,120
	conv->specifier = *sp++;
20401188:	00158a13          	addi	s4,a1,1
2040118c:	04e101a3          	sb	a4,67(sp)
	switch (conv->specifier) {
20401190:	22e7ec63          	bltu	a5,a4,204013c8 <cbvprintf+0x604>
20401194:	05700793          	li	a5,87
20401198:	14e7ec63          	bltu	a5,a4,204012f0 <cbvprintf+0x52c>
2040119c:	04100793          	li	a5,65
204011a0:	00f70a63          	beq	a4,a5,204011b4 <cbvprintf+0x3f0>
204011a4:	fbb70713          	addi	a4,a4,-69
204011a8:	0ff77713          	andi	a4,a4,255
204011ac:	00200793          	li	a5,2
204011b0:	20e7ec63          	bltu	a5,a4,204013c8 <cbvprintf+0x604>
		conv->specifier_cat = SPECIFIER_FP;
204011b4:	04214783          	lbu	a5,66(sp)
204011b8:	ff87f793          	andi	a5,a5,-8
204011bc:	0047e793          	ori	a5,a5,4
204011c0:	04f10123          	sb	a5,66(sp)
			unsupported = true;
204011c4:	00100793          	li	a5,1
	conv->unsupported |= unsupported;
204011c8:	04012703          	lw	a4,64(sp)
204011cc:	00175713          	srli	a4,a4,0x1
204011d0:	00177713          	andi	a4,a4,1
204011d4:	00e7e7b3          	or	a5,a5,a4
204011d8:	04015703          	lhu	a4,64(sp)
204011dc:	00179793          	slli	a5,a5,0x1
204011e0:	ffd77713          	andi	a4,a4,-3
204011e4:	00f767b3          	or	a5,a4,a5
204011e8:	04f11023          	sh	a5,64(sp)
	return sp;
204011ec:	cadff06f          	j	20400e98 <cbvprintf+0xd4>
		val = 10U * val + *sp++ - '0';
204011f0:	03070733          	mul	a4,a4,a6
204011f4:	00050793          	mv	a5,a0
204011f8:	fd070713          	addi	a4,a4,-48
204011fc:	00e68733          	add	a4,a3,a4
20401200:	e7dff06f          	j	2040107c <cbvprintf+0x2b8>
	switch (*sp) {
20401204:	07400713          	li	a4,116
20401208:	0ae60a63          	beq	a2,a4,204012bc <cbvprintf+0x4f8>
2040120c:	07a00713          	li	a4,122
20401210:	f6e616e3          	bne	a2,a4,2040117c <cbvprintf+0x3b8>
		conv->length_mod = LENGTH_Z;
20401214:	04015783          	lhu	a5,64(sp)
20401218:	ffff8737          	lui	a4,0xffff8
2040121c:	7ff70713          	addi	a4,a4,2047 # ffff87ff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff8800>
20401220:	00e7f7b3          	and	a5,a5,a4
20401224:	00003737          	lui	a4,0x3
		conv->unsupported = true;
20401228:	00e7e7b3          	or	a5,a5,a4
2040122c:	04f11023          	sh	a5,64(sp)
		break;
20401230:	f51ff06f          	j	20401180 <cbvprintf+0x3bc>
		if (*++sp == 'h') {
20401234:	04015503          	lhu	a0,64(sp)
20401238:	0017c803          	lbu	a6,1(a5)
2040123c:	ffff86b7          	lui	a3,0xffff8
20401240:	7ff68713          	addi	a4,a3,2047 # ffff87ff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff8800>
			conv->length_mod = LENGTH_HH;
20401244:	00a77733          	and	a4,a4,a0
		if (*++sp == 'h') {
20401248:	00c81e63          	bne	a6,a2,20401264 <cbvprintf+0x4a0>
			conv->length_mod = LENGTH_HH;
2040124c:	000016b7          	lui	a3,0x1
20401250:	80068693          	addi	a3,a3,-2048 # 800 <CONFIG_ISR_STACK_SIZE>
			conv->length_mod = LENGTH_LL;
20401254:	00d76733          	or	a4,a4,a3
20401258:	04e11023          	sh	a4,64(sp)
			++sp;
2040125c:	00278593          	addi	a1,a5,2
20401260:	f21ff06f          	j	20401180 <cbvprintf+0x3bc>
			conv->length_mod = LENGTH_H;
20401264:	000017b7          	lui	a5,0x1
			conv->length_mod = LENGTH_L;
20401268:	00f76733          	or	a4,a4,a5
2040126c:	04e11023          	sh	a4,64(sp)
20401270:	f11ff06f          	j	20401180 <cbvprintf+0x3bc>
		if (*++sp == 'l') {
20401274:	04015503          	lhu	a0,64(sp)
20401278:	0017c803          	lbu	a6,1(a5) # 1001 <CONFIG_ISR_STACK_SIZE+0x801>
2040127c:	ffff86b7          	lui	a3,0xffff8
20401280:	7ff68713          	addi	a4,a3,2047 # ffff87ff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff8800>
			conv->length_mod = LENGTH_LL;
20401284:	00a77733          	and	a4,a4,a0
		if (*++sp == 'l') {
20401288:	00c81663          	bne	a6,a2,20401294 <cbvprintf+0x4d0>
			conv->length_mod = LENGTH_LL;
2040128c:	000026b7          	lui	a3,0x2
20401290:	fc5ff06f          	j	20401254 <cbvprintf+0x490>
			conv->length_mod = LENGTH_L;
20401294:	000027b7          	lui	a5,0x2
20401298:	80078793          	addi	a5,a5,-2048 # 1800 <__kernel_ram_size+0x7bc>
2040129c:	fcdff06f          	j	20401268 <cbvprintf+0x4a4>
		conv->length_mod = LENGTH_J;
204012a0:	04015783          	lhu	a5,64(sp)
204012a4:	ffff8737          	lui	a4,0xffff8
204012a8:	7ff70713          	addi	a4,a4,2047 # ffff87ff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff8800>
204012ac:	00e7f7b3          	and	a5,a5,a4
204012b0:	00003737          	lui	a4,0x3
		conv->length_mod = LENGTH_T;
204012b4:	80070713          	addi	a4,a4,-2048 # 2800 <__kernel_ram_size+0x17bc>
204012b8:	f71ff06f          	j	20401228 <cbvprintf+0x464>
204012bc:	04015783          	lhu	a5,64(sp)
204012c0:	ffff8737          	lui	a4,0xffff8
204012c4:	7ff70713          	addi	a4,a4,2047 # ffff87ff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff8800>
204012c8:	00e7f7b3          	and	a5,a5,a4
204012cc:	00004737          	lui	a4,0x4
204012d0:	fe5ff06f          	j	204012b4 <cbvprintf+0x4f0>
		conv->unsupported = true;
204012d4:	04015783          	lhu	a5,64(sp)
204012d8:	ffff8737          	lui	a4,0xffff8
204012dc:	7fd70713          	addi	a4,a4,2045 # ffff87fd <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffff87fe>
204012e0:	00e7f7b3          	and	a5,a5,a4
204012e4:	00004737          	lui	a4,0x4
204012e8:	00270713          	addi	a4,a4,2 # 4002 <__kernel_ram_size+0x2fbe>
204012ec:	f3dff06f          	j	20401228 <cbvprintf+0x464>
	switch (conv->specifier) {
204012f0:	fa870793          	addi	a5,a4,-88
204012f4:	0ff7f793          	andi	a5,a5,255
204012f8:	02000693          	li	a3,32
204012fc:	0cf6e663          	bltu	a3,a5,204013c8 <cbvprintf+0x604>
20401300:	204046b7          	lui	a3,0x20404
20401304:	00279793          	slli	a5,a5,0x2
20401308:	74868693          	addi	a3,a3,1864 # 20404748 <__clz_tab+0x124>
2040130c:	00d787b3          	add	a5,a5,a3
20401310:	0007a783          	lw	a5,0(a5)
20401314:	00078067          	jr	a5
		conv->specifier_cat = SPECIFIER_SINT;
20401318:	04214783          	lbu	a5,66(sp)
2040131c:	ff87f793          	andi	a5,a5,-8
20401320:	0017e793          	ori	a5,a5,1
		if (conv->length_mod == LENGTH_UPPER_L) {
20401324:	04015683          	lhu	a3,64(sp)
		conv->specifier_cat = SPECIFIER_UINT;
20401328:	04f10123          	sb	a5,66(sp)
		if (conv->length_mod == LENGTH_UPPER_L) {
2040132c:	000087b7          	lui	a5,0x8
20401330:	80078793          	addi	a5,a5,-2048 # 7800 <__rom_region_size+0x2da8>
20401334:	00f6f7b3          	and	a5,a3,a5
20401338:	01079793          	slli	a5,a5,0x10
2040133c:	0107d793          	srli	a5,a5,0x10
20401340:	00004637          	lui	a2,0x4
20401344:	00c79663          	bne	a5,a2,20401350 <cbvprintf+0x58c>
			conv->invalid = true;
20401348:	0016e693          	ori	a3,a3,1
2040134c:	04d11023          	sh	a3,64(sp)
		if (conv->specifier == 'c') {
20401350:	06300693          	li	a3,99
	bool unsupported = false;
20401354:	00000793          	li	a5,0
		if (conv->specifier == 'c') {
20401358:	e6d718e3          	bne	a4,a3,204011c8 <cbvprintf+0x404>
		if (conv->length_mod != LENGTH_NONE) {
2040135c:	04015703          	lhu	a4,64(sp)
20401360:	000087b7          	lui	a5,0x8
20401364:	80078793          	addi	a5,a5,-2048 # 7800 <__rom_region_size+0x2da8>
20401368:	00e7f7b3          	and	a5,a5,a4
2040136c:	00f037b3          	snez	a5,a5
20401370:	e59ff06f          	j	204011c8 <cbvprintf+0x404>
		conv->specifier_cat = SPECIFIER_UINT;
20401374:	04214783          	lbu	a5,66(sp)
20401378:	ff87f793          	andi	a5,a5,-8
2040137c:	0027e793          	ori	a5,a5,2
20401380:	fa5ff06f          	j	20401324 <cbvprintf+0x560>
		conv->specifier_cat = SPECIFIER_PTR;
20401384:	04214783          	lbu	a5,66(sp)
		if (conv->length_mod == LENGTH_UPPER_L) {
20401388:	04015703          	lhu	a4,64(sp)
		conv->specifier_cat = SPECIFIER_PTR;
2040138c:	ff87f793          	andi	a5,a5,-8
20401390:	0037e793          	ori	a5,a5,3
20401394:	04f10123          	sb	a5,66(sp)
		if (conv->length_mod == LENGTH_UPPER_L) {
20401398:	000087b7          	lui	a5,0x8
2040139c:	80078793          	addi	a5,a5,-2048 # 7800 <__rom_region_size+0x2da8>
204013a0:	00e7f7b3          	and	a5,a5,a4
204013a4:	ffffc737          	lui	a4,0xffffc
204013a8:	00e787b3          	add	a5,a5,a4
204013ac:	0017b793          	seqz	a5,a5
204013b0:	e19ff06f          	j	204011c8 <cbvprintf+0x404>
		conv->specifier_cat = SPECIFIER_PTR;
204013b4:	04214783          	lbu	a5,66(sp)
204013b8:	ff87f793          	andi	a5,a5,-8
204013bc:	0037e793          	ori	a5,a5,3
204013c0:	04f10123          	sb	a5,66(sp)
204013c4:	f99ff06f          	j	2040135c <cbvprintf+0x598>
		conv->invalid = true;
204013c8:	04015783          	lhu	a5,64(sp)
204013cc:	0017e793          	ori	a5,a5,1
204013d0:	04f11023          	sh	a5,64(sp)
	bool unsupported = false;
204013d4:	00000793          	li	a5,0
		break;
204013d8:	df1ff06f          	j	204011c8 <cbvprintf+0x404>
		} else if (conv->width_present) {
204013dc:	0807f793          	andi	a5,a5,128
204013e0:	00078863          	beqz	a5,204013f0 <cbvprintf+0x62c>
			width = conv->width_value;
204013e4:	04412483          	lw	s1,68(sp)
204013e8:	000c8413          	mv	s0,s9
204013ec:	ad1ff06f          	j	20400ebc <cbvprintf+0xf8>
204013f0:	000c8413          	mv	s0,s9
		int width = -1;
204013f4:	fff00493          	li	s1,-1
204013f8:	ac5ff06f          	j	20400ebc <cbvprintf+0xf8>
		} else if (conv->prec_present) {
204013fc:	20077713          	andi	a4,a4,512
		int precision = -1;
20401400:	fff00a93          	li	s5,-1
		} else if (conv->prec_present) {
20401404:	ac070ee3          	beqz	a4,20400ee0 <cbvprintf+0x11c>
			precision = conv->prec_value;
20401408:	04812a83          	lw	s5,72(sp)
2040140c:	ad5ff06f          	j	20400ee0 <cbvprintf+0x11c>
					value->sint = va_arg(ap, long);
20401410:	00440513          	addi	a0,s0,4
					value->uint = (wchar_t)va_arg(ap,
20401414:	00042683          	lw	a3,0(s0)
20401418:	02d12823          	sw	a3,48(sp)
2040141c:	41f6d693          	srai	a3,a3,0x1f
20401420:	01c0006f          	j	2040143c <cbvprintf+0x678>
					(sint_value_type)va_arg(ap, long long);
20401424:	00740413          	addi	s0,s0,7
20401428:	ff847413          	andi	s0,s0,-8
				value->sint =
2040142c:	00042603          	lw	a2,0(s0)
20401430:	00442683          	lw	a3,4(s0)
					(sint_value_type)va_arg(ap, long long);
20401434:	00840513          	addi	a0,s0,8
				value->sint =
20401438:	02c12823          	sw	a2,48(sp)
2040143c:	02d12a23          	sw	a3,52(sp)
					(uint_value_type)va_arg(ap, size_t);
20401440:	00050413          	mv	s0,a0
20401444:	b05ff06f          	j	20400f48 <cbvprintf+0x184>
			} else if (length_mod == LENGTH_H) {
20401448:	00200693          	li	a3,2
2040144c:	aed71ee3          	bne	a4,a3,20400f48 <cbvprintf+0x184>
				value->sint = (short)value->sint;
20401450:	03011683          	lh	a3,48(sp)
20401454:	02d12823          	sw	a3,48(sp)
20401458:	41f6d693          	srai	a3,a3,0x1f
				value->dbl = va_arg(ap, double);
2040145c:	02d12a23          	sw	a3,52(sp)
20401460:	ae9ff06f          	j	20400f48 <cbvprintf+0x184>
		} else if (specifier_cat == SPECIFIER_UINT) {
20401464:	00200513          	li	a0,2
20401468:	06a69463          	bne	a3,a0,204014d0 <cbvprintf+0x70c>
			switch (length_mod) {
2040146c:	00500693          	li	a3,5
20401470:	fad70ae3          	beq	a4,a3,20401424 <cbvprintf+0x660>
20401474:	00e6ea63          	bltu	a3,a4,20401488 <cbvprintf+0x6c4>
20401478:	00300693          	li	a3,3
2040147c:	02d70a63          	beq	a4,a3,204014b0 <cbvprintf+0x6ec>
20401480:	00400693          	li	a3,4
20401484:	fad700e3          	beq	a4,a3,20401424 <cbvprintf+0x660>
					(uint_value_type)va_arg(ap, size_t);
20401488:	00042683          	lw	a3,0(s0)
2040148c:	02012a23          	sw	zero,52(sp)
20401490:	00440413          	addi	s0,s0,4
20401494:	02d12823          	sw	a3,48(sp)
			if (length_mod == LENGTH_HH) {
20401498:	00100693          	li	a3,1
2040149c:	aad700e3          	beq	a4,a3,20400f3c <cbvprintf+0x178>
			} else if (length_mod == LENGTH_H) {
204014a0:	00200693          	li	a3,2
204014a4:	aad712e3          	bne	a4,a3,20400f48 <cbvprintf+0x184>
				value->uint = (unsigned short)value->uint;
204014a8:	03015683          	lhu	a3,48(sp)
204014ac:	a95ff06f          	j	20400f40 <cbvprintf+0x17c>
				if ((!WCHAR_IS_SIGNED)
204014b0:	04314603          	lbu	a2,67(sp)
204014b4:	06300693          	li	a3,99
				value->sint = va_arg(ap, int);
204014b8:	00440513          	addi	a0,s0,4
				if ((!WCHAR_IS_SIGNED)
204014bc:	f4d60ce3          	beq	a2,a3,20401414 <cbvprintf+0x650>
					value->uint = va_arg(ap, unsigned long);
204014c0:	00042683          	lw	a3,0(s0)
204014c4:	02012a23          	sw	zero,52(sp)
204014c8:	02d12823          	sw	a3,48(sp)
204014cc:	f75ff06f          	j	20401440 <cbvprintf+0x67c>
		} else if (specifier_cat == SPECIFIER_FP) {
204014d0:	00400613          	li	a2,4
204014d4:	04c69a63          	bne	a3,a2,20401528 <cbvprintf+0x764>
			if (length_mod == LENGTH_UPPER_L) {
204014d8:	00800693          	li	a3,8
204014dc:	02d71863          	bne	a4,a3,2040150c <cbvprintf+0x748>
				value->ldbl = va_arg(ap, long double);
204014e0:	00042683          	lw	a3,0(s0)
204014e4:	0006a803          	lw	a6,0(a3)
204014e8:	0046a503          	lw	a0,4(a3)
204014ec:	0086a603          	lw	a2,8(a3)
204014f0:	00c6a683          	lw	a3,12(a3)
204014f4:	03012823          	sw	a6,48(sp)
204014f8:	02a12a23          	sw	a0,52(sp)
204014fc:	02c12c23          	sw	a2,56(sp)
20401500:	02d12e23          	sw	a3,60(sp)
			value->ptr = va_arg(ap, void *);
20401504:	00440413          	addi	s0,s0,4
20401508:	a41ff06f          	j	20400f48 <cbvprintf+0x184>
				value->dbl = va_arg(ap, double);
2040150c:	00740693          	addi	a3,s0,7
20401510:	ff86f693          	andi	a3,a3,-8
20401514:	0006a603          	lw	a2,0(a3)
20401518:	00868413          	addi	s0,a3,8
2040151c:	0046a683          	lw	a3,4(a3)
20401520:	02c12823          	sw	a2,48(sp)
20401524:	f39ff06f          	j	2040145c <cbvprintf+0x698>
		} else if (specifier_cat == SPECIFIER_PTR) {
20401528:	00300613          	li	a2,3
2040152c:	a0c69ee3          	bne	a3,a2,20400f48 <cbvprintf+0x184>
			value->ptr = va_arg(ap, void *);
20401530:	00042683          	lw	a3,0(s0)
20401534:	02d12823          	sw	a3,48(sp)
20401538:	fcdff06f          	j	20401504 <cbvprintf+0x740>
		switch (conv->specifier) {
2040153c:	04314683          	lbu	a3,67(sp)
20401540:	07800613          	li	a2,120
20401544:	92d664e3          	bltu	a2,a3,20400e6c <cbvprintf+0xa8>
20401548:	06200613          	li	a2,98
2040154c:	00d66e63          	bltu	a2,a3,20401568 <cbvprintf+0x7a4>
20401550:	02500713          	li	a4,37
20401554:	02e68c63          	beq	a3,a4,2040158c <cbvprintf+0x7c8>
20401558:	05800713          	li	a4,88
2040155c:	90e698e3          	bne	a3,a4,20400e6c <cbvprintf+0xa8>
20401560:	00000b13          	li	s6,0
20401564:	2080006f          	j	2040176c <cbvprintf+0x9a8>
20401568:	f9d68693          	addi	a3,a3,-99
2040156c:	0ff6f693          	andi	a3,a3,255
20401570:	01500613          	li	a2,21
20401574:	8ed66ce3          	bltu	a2,a3,20400e6c <cbvprintf+0xa8>
20401578:	00412783          	lw	a5,4(sp)
2040157c:	00269693          	slli	a3,a3,0x2
20401580:	00f686b3          	add	a3,a3,a5
20401584:	0006a683          	lw	a3,0(a3)
20401588:	00068067          	jr	a3
			OUTC('%');
2040158c:	00098593          	mv	a1,s3
20401590:	02500513          	li	a0,37
20401594:	000900e7          	jalr	s2
20401598:	2c054a63          	bltz	a0,2040186c <cbvprintf+0xaa8>
2040159c:	001d8d93          	addi	s11,s11,1
			break;
204015a0:	8cdff06f          	j	20400e6c <cbvprintf+0xa8>
			bps = (const char *)value->ptr;
204015a4:	03012c83          	lw	s9,48(sp)
			if (precision >= 0) {
204015a8:	160ac063          	bltz	s5,20401708 <cbvprintf+0x944>
				len = strnlen(bps, precision);
204015ac:	000a8593          	mv	a1,s5
204015b0:	000c8513          	mv	a0,s9
204015b4:	56c000ef          	jal	ra,20401b20 <strnlen>
			bpe = bps + len;
204015b8:	00ac8d33          	add	s10,s9,a0
		char sign = 0;
204015bc:	00000b13          	li	s6,0
		if (bps == NULL) {
204015c0:	8a0c86e3          	beqz	s9,20400e6c <cbvprintf+0xa8>
		size_t nj_len = (bpe - bps);
204015c4:	419d07b3          	sub	a5,s10,s9
		if (sign != 0) {
204015c8:	000b0463          	beqz	s6,204015d0 <cbvprintf+0x80c>
			nj_len += 1U;
204015cc:	00178793          	addi	a5,a5,1
		if (conv->altform_0c) {
204015d0:	04214703          	lbu	a4,66(sp)
204015d4:	01077693          	andi	a3,a4,16
204015d8:	26068663          	beqz	a3,20401844 <cbvprintf+0xa80>
			nj_len += 2U;
204015dc:	00278793          	addi	a5,a5,2
		nj_len += conv->pad0_value;
204015e0:	04412683          	lw	a3,68(sp)
		if (conv->pad_fp) {
204015e4:	04077713          	andi	a4,a4,64
		nj_len += conv->pad0_value;
204015e8:	00d787b3          	add	a5,a5,a3
		if (conv->pad_fp) {
204015ec:	00070663          	beqz	a4,204015f8 <cbvprintf+0x834>
			nj_len += conv->pad0_pre_exp;
204015f0:	04812703          	lw	a4,72(sp)
204015f4:	00e787b3          	add	a5,a5,a4
		if (width > 0) {
204015f8:	04905c63          	blez	s1,20401650 <cbvprintf+0x88c>
			width -= (int)nj_len;
204015fc:	40f484b3          	sub	s1,s1,a5
			if (!conv->flag_dash) {
20401600:	04012783          	lw	a5,64(sp)
20401604:	0027d793          	srli	a5,a5,0x2
20401608:	0017f793          	andi	a5,a5,1
2040160c:	04079263          	bnez	a5,20401650 <cbvprintf+0x88c>
				if (conv->flag_zero) {
20401610:	04015783          	lhu	a5,64(sp)
20401614:	0407f793          	andi	a5,a5,64
20401618:	28078863          	beqz	a5,204018a8 <cbvprintf+0xae4>
					if (sign != 0) {
2040161c:	280b0a63          	beqz	s6,204018b0 <cbvprintf+0xaec>
						OUTC(sign);
20401620:	00098593          	mv	a1,s3
20401624:	000b0513          	mv	a0,s6
20401628:	000900e7          	jalr	s2
2040162c:	24054063          	bltz	a0,2040186c <cbvprintf+0xaa8>
20401630:	001d8d93          	addi	s11,s11,1
					pad = '0';
20401634:	03000793          	li	a5,48
						sign = 0;
20401638:	00000b13          	li	s6,0
2040163c:	01b48ab3          	add	s5,s1,s11
20401640:	00048713          	mv	a4,s1
20401644:	409a8db3          	sub	s11,s5,s1
				while (width-- > 0) {
20401648:	fff48493          	addi	s1,s1,-1
2040164c:	20e04463          	bgtz	a4,20401854 <cbvprintf+0xa90>
		if (sign != 0) {
20401650:	000b0c63          	beqz	s6,20401668 <cbvprintf+0x8a4>
			OUTC(sign);
20401654:	00098593          	mv	a1,s3
20401658:	000b0513          	mv	a0,s6
2040165c:	000900e7          	jalr	s2
20401660:	20054663          	bltz	a0,2040186c <cbvprintf+0xaa8>
20401664:	001d8d93          	addi	s11,s11,1
			if (conv->altform_0c | conv->altform_0) {
20401668:	04012783          	lw	a5,64(sp)
2040166c:	0147d713          	srli	a4,a5,0x14
20401670:	00177713          	andi	a4,a4,1
20401674:	00071863          	bnez	a4,20401684 <cbvprintf+0x8c0>
20401678:	0137d793          	srli	a5,a5,0x13
2040167c:	0017f793          	andi	a5,a5,1
20401680:	00078c63          	beqz	a5,20401698 <cbvprintf+0x8d4>
				OUTC('0');
20401684:	00098593          	mv	a1,s3
20401688:	03000513          	li	a0,48
2040168c:	000900e7          	jalr	s2
20401690:	1c054e63          	bltz	a0,2040186c <cbvprintf+0xaa8>
20401694:	001d8d93          	addi	s11,s11,1
			if (conv->altform_0c) {
20401698:	04214783          	lbu	a5,66(sp)
2040169c:	0107f793          	andi	a5,a5,16
204016a0:	00078c63          	beqz	a5,204016b8 <cbvprintf+0x8f4>
				OUTC(conv->specifier);
204016a4:	04314503          	lbu	a0,67(sp)
204016a8:	00098593          	mv	a1,s3
204016ac:	000900e7          	jalr	s2
204016b0:	1a054e63          	bltz	a0,2040186c <cbvprintf+0xaa8>
204016b4:	001d8d93          	addi	s11,s11,1
			while (pad_len-- > 0) {
204016b8:	04412783          	lw	a5,68(sp)
204016bc:	01b78ab3          	add	s5,a5,s11
204016c0:	41ba8733          	sub	a4,s5,s11
204016c4:	1ee04a63          	bgtz	a4,204018b8 <cbvprintf+0xaf4>
			OUTS(bps, bpe);
204016c8:	000d0693          	mv	a3,s10
204016cc:	000c8613          	mv	a2,s9
204016d0:	00098593          	mv	a1,s3
204016d4:	00090513          	mv	a0,s2
204016d8:	e74ff0ef          	jal	ra,20400d4c <outs>
204016dc:	18054863          	bltz	a0,2040186c <cbvprintf+0xaa8>
204016e0:	01b50db3          	add	s11,a0,s11
		while (width > 0) {
204016e4:	01b484b3          	add	s1,s1,s11
204016e8:	41b487b3          	sub	a5,s1,s11
204016ec:	f8f05063          	blez	a5,20400e6c <cbvprintf+0xa8>
			OUTC(' ');
204016f0:	00098593          	mv	a1,s3
204016f4:	02000513          	li	a0,32
204016f8:	000900e7          	jalr	s2
204016fc:	16054863          	bltz	a0,2040186c <cbvprintf+0xaa8>
20401700:	001d8d93          	addi	s11,s11,1
			--width;
20401704:	fe5ff06f          	j	204016e8 <cbvprintf+0x924>
				len = strlen(bps);
20401708:	000c8513          	mv	a0,s9
2040170c:	3f4000ef          	jal	ra,20401b00 <strlen>
20401710:	ea9ff06f          	j	204015b8 <cbvprintf+0x7f4>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
20401714:	03012783          	lw	a5,48(sp)
			bps = buf;
20401718:	01810c93          	addi	s9,sp,24
			bpe = buf + 1;
2040171c:	01910d13          	addi	s10,sp,25
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
20401720:	00f10c23          	sb	a5,24(sp)
			break;
20401724:	00000b13          	li	s6,0
20401728:	e9dff06f          	j	204015c4 <cbvprintf+0x800>
			if (conv->flag_plus) {
2040172c:	04015703          	lhu	a4,64(sp)
				sign = '+';
20401730:	02b00b13          	li	s6,43
			if (conv->flag_plus) {
20401734:	00877693          	andi	a3,a4,8
20401738:	00069663          	bnez	a3,20401744 <cbvprintf+0x980>
				sign = ' ';
2040173c:	00171b13          	slli	s6,a4,0x1
20401740:	020b7b13          	andi	s6,s6,32
			sint = value->sint;
20401744:	03412703          	lw	a4,52(sp)
20401748:	03012683          	lw	a3,48(sp)
			if (sint < 0) {
2040174c:	02075063          	bgez	a4,2040176c <cbvprintf+0x9a8>
				value->uint = (uint_value_type)-sint;
20401750:	40d00633          	neg	a2,a3
20401754:	40e00733          	neg	a4,a4
20401758:	00d036b3          	snez	a3,a3
2040175c:	40d70733          	sub	a4,a4,a3
20401760:	02c12823          	sw	a2,48(sp)
20401764:	02e12a23          	sw	a4,52(sp)
				sign = '-';
20401768:	02d00b13          	li	s6,45
			bps = encode_uint(value->uint, conv, buf, bpe);
2040176c:	03012503          	lw	a0,48(sp)
20401770:	03412583          	lw	a1,52(sp)
20401774:	02e10713          	addi	a4,sp,46
20401778:	01810693          	addi	a3,sp,24
2040177c:	04010613          	addi	a2,sp,64
20401780:	c70ff0ef          	jal	ra,20400bf0 <encode_uint>
20401784:	00050c93          	mv	s9,a0
			if (precision >= 0) {
20401788:	02e10d13          	addi	s10,sp,46
2040178c:	e20acae3          	bltz	s5,204015c0 <cbvprintf+0x7fc>
				conv->flag_zero = false;
20401790:	04015683          	lhu	a3,64(sp)
				size_t len = bpe - bps;
20401794:	419d0733          	sub	a4,s10,s9
				conv->flag_zero = false;
20401798:	fbf6f693          	andi	a3,a3,-65
2040179c:	04d11023          	sh	a3,64(sp)
				if (len < (size_t)precision) {
204017a0:	e35770e3          	bgeu	a4,s5,204015c0 <cbvprintf+0x7fc>
					conv->pad0_value = precision - (int)len;
204017a4:	40ea87b3          	sub	a5,s5,a4
204017a8:	04f12223          	sw	a5,68(sp)
204017ac:	e15ff06f          	j	204015c0 <cbvprintf+0x7fc>
			if (value->ptr != NULL) {
204017b0:	03012503          	lw	a0,48(sp)
204017b4:	08050263          	beqz	a0,20401838 <cbvprintf+0xa74>
				bps = encode_uint((uintptr_t)value->ptr, conv,
204017b8:	02e10713          	addi	a4,sp,46
204017bc:	01810693          	addi	a3,sp,24
204017c0:	04010613          	addi	a2,sp,64
204017c4:	00000593          	li	a1,0
204017c8:	c28ff0ef          	jal	ra,20400bf0 <encode_uint>
				conv->altform_0c = true;
204017cc:	04215703          	lhu	a4,66(sp)
204017d0:	000086b7          	lui	a3,0x8
204017d4:	81068693          	addi	a3,a3,-2032 # 7810 <__rom_region_size+0x2db8>
204017d8:	0ef77713          	andi	a4,a4,239
204017dc:	00d76733          	or	a4,a4,a3
				bps = encode_uint((uintptr_t)value->ptr, conv,
204017e0:	00050c93          	mv	s9,a0
				conv->altform_0c = true;
204017e4:	04e11123          	sh	a4,66(sp)
		char sign = 0;
204017e8:	00000b13          	li	s6,0
				goto prec_int_pad0;
204017ec:	f9dff06f          	j	20401788 <cbvprintf+0x9c4>
	switch ((enum length_mod_enum)conv->length_mod) {
204017f0:	00700693          	li	a3,7
				store_count(conv, value->ptr, count);
204017f4:	03012783          	lw	a5,48(sp)
	switch ((enum length_mod_enum)conv->length_mod) {
204017f8:	e6e6ea63          	bltu	a3,a4,20400e6c <cbvprintf+0xa8>
204017fc:	00812683          	lw	a3,8(sp)
20401800:	00271713          	slli	a4,a4,0x2
20401804:	00d70733          	add	a4,a4,a3
20401808:	00072703          	lw	a4,0(a4) # ffffc000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xffffc001>
2040180c:	00070067          	jr	a4
		*(signed char *)dp = (signed char)count;
20401810:	01b78023          	sb	s11,0(a5)
		break;
20401814:	e58ff06f          	j	20400e6c <cbvprintf+0xa8>
		*(short *)dp = (short)count;
20401818:	01b79023          	sh	s11,0(a5)
		break;
2040181c:	e50ff06f          	j	20400e6c <cbvprintf+0xa8>
		*(intmax_t *)dp = (intmax_t)count;
20401820:	41fdd713          	srai	a4,s11,0x1f
20401824:	01b7a023          	sw	s11,0(a5)
20401828:	00e7a223          	sw	a4,4(a5)
		break;
2040182c:	e40ff06f          	j	20400e6c <cbvprintf+0xa8>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
20401830:	01b7a023          	sw	s11,0(a5)
		break;
20401834:	e38ff06f          	j	20400e6c <cbvprintf+0xa8>
			bps = "(nil)";
20401838:	000b8c93          	mv	s9,s7
			bpe = bps + 5;
2040183c:	000c0d13          	mv	s10,s8
20401840:	ee5ff06f          	j	20401724 <cbvprintf+0x960>
		} else if (conv->altform_0) {
20401844:	00877693          	andi	a3,a4,8
20401848:	d8068ce3          	beqz	a3,204015e0 <cbvprintf+0x81c>
			nj_len += 1U;
2040184c:	00178793          	addi	a5,a5,1
20401850:	d91ff06f          	j	204015e0 <cbvprintf+0x81c>
					OUTC(pad);
20401854:	00078513          	mv	a0,a5
20401858:	00098593          	mv	a1,s3
2040185c:	00f12623          	sw	a5,12(sp)
20401860:	000900e7          	jalr	s2
20401864:	00c12783          	lw	a5,12(sp)
20401868:	dc055ce3          	bgez	a0,20401640 <cbvprintf+0x87c>
#undef OUTS
#undef OUTC
}
2040186c:	08c12083          	lw	ra,140(sp)
20401870:	08812403          	lw	s0,136(sp)
20401874:	08412483          	lw	s1,132(sp)
20401878:	08012903          	lw	s2,128(sp)
2040187c:	07c12983          	lw	s3,124(sp)
20401880:	07812a03          	lw	s4,120(sp)
20401884:	07412a83          	lw	s5,116(sp)
20401888:	07012b03          	lw	s6,112(sp)
2040188c:	06c12b83          	lw	s7,108(sp)
20401890:	06812c03          	lw	s8,104(sp)
20401894:	06412c83          	lw	s9,100(sp)
20401898:	06012d03          	lw	s10,96(sp)
2040189c:	05c12d83          	lw	s11,92(sp)
204018a0:	09010113          	addi	sp,sp,144
204018a4:	00008067          	ret
				char pad = ' ';
204018a8:	02000793          	li	a5,32
204018ac:	d91ff06f          	j	2040163c <cbvprintf+0x878>
					pad = '0';
204018b0:	03000793          	li	a5,48
204018b4:	d89ff06f          	j	2040163c <cbvprintf+0x878>
				OUTC('0');
204018b8:	00098593          	mv	a1,s3
204018bc:	03000513          	li	a0,48
204018c0:	000900e7          	jalr	s2
204018c4:	fa0544e3          	bltz	a0,2040186c <cbvprintf+0xaa8>
204018c8:	001d8d93          	addi	s11,s11,1
204018cc:	df5ff06f          	j	204016c0 <cbvprintf+0x8fc>

204018d0 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
204018d0:	00008067          	ret

204018d4 <arch_cpu_idle>:
 * '_pm_save_flag' variable is non-zero.
 *
 * @return N/A
 */
void arch_cpu_idle(void)
{
204018d4:	ff010113          	addi	sp,sp,-16
204018d8:	00112623          	sw	ra,12(sp)
	sys_trace_idle();
204018dc:	090000ef          	jal	ra,2040196c <sys_trace_idle>
 */
static ALWAYS_INLINE void arch_irq_unlock(unsigned int key)
{
	ulong_t mstatus;

	__asm__ volatile ("csrrs %0, mstatus, %1"
204018e0:	00800793          	li	a5,8
204018e4:	3007a7f3          	csrrs	a5,mstatus,a5
	__asm__ volatile("wfi");
204018e8:	10500073          	wfi
	riscv_idle(MSTATUS_IEN);
}
204018ec:	00c12083          	lw	ra,12(sp)
204018f0:	01010113          	addi	sp,sp,16
204018f4:	00008067          	ret

204018f8 <arch_irq_enable>:
{
#if defined(CONFIG_3RD_LEVEL_INTERRUPTS)
	return ((irq >> 16) & 0xFF) != 0 ? 3 :
		(((irq >> 8) & 0xFF) == 0 ? 1 : 2);
#elif defined(CONFIG_2ND_LEVEL_INTERRUPTS)
	return ((irq >> 8) & 0xFF) == 0 ? 1 : 2;
204018f8:	00855793          	srli	a5,a0,0x8
204018fc:	0ff7f713          	andi	a4,a5,255
20401900:	00071a63          	bnez	a4,20401914 <arch_irq_enable+0x1c>
	 * CSR mie register is updated using atomic instruction csrrs
	 * (atomic read and set bits in CSR register)
	 */
	__asm__ volatile ("csrrs %0, mie, %1\n"
			  : "=r" (mie)
			  : "r" (1 << irq));
20401904:	00100793          	li	a5,1
20401908:	00a79533          	sll	a0,a5,a0
	__asm__ volatile ("csrrs %0, mie, %1\n"
2040190c:	30452573          	csrrs	a0,mie,a0
}
20401910:	00008067          	ret
		riscv_plic_irq_enable(irq);
20401914:	fff78513          	addi	a0,a5,-1
20401918:	3c40006f          	j	20401cdc <riscv_plic_irq_enable>

2040191c <arch_irq_disable>:
2040191c:	00855793          	srli	a5,a0,0x8
20401920:	0ff7f713          	andi	a4,a5,255
20401924:	00071a63          	bnez	a4,20401938 <arch_irq_disable+0x1c>
	 * Use atomic instruction csrrc to disable device interrupt in mie CSR.
	 * (atomic read and clear bits in CSR register)
	 */
	__asm__ volatile ("csrrc %0, mie, %1\n"
			  : "=r" (mie)
			  : "r" (1 << irq));
20401928:	00100793          	li	a5,1
2040192c:	00a79533          	sll	a0,a5,a0
	__asm__ volatile ("csrrc %0, mie, %1\n"
20401930:	30453573          	csrrc	a0,mie,a0
};
20401934:	00008067          	ret
		riscv_plic_irq_disable(irq);
20401938:	fff78513          	addi	a0,a5,-1
2040193c:	3d80006f          	j	20401d14 <riscv_plic_irq_disable>

20401940 <arch_irq_priority_set>:
20401940:	00855513          	srli	a0,a0,0x8
20401944:	0ff57793          	andi	a5,a0,255
20401948:	00078663          	beqz	a5,20401954 <arch_irq_priority_set+0x14>
#if defined(CONFIG_RISCV_HAS_PLIC)
	unsigned int level = irq_get_level(irq);

	if (level == 2) {
		irq = irq_from_level_2(irq);
		riscv_plic_set_priority(irq, prio);
2040194c:	fff50513          	addi	a0,a0,-1
20401950:	4000006f          	j	20401d50 <riscv_plic_set_priority>
#if defined(CONFIG_NUCLEI_ECLIC)
	nuclei_eclic_set_priority(irq, prio);
#endif

	return ;
}
20401954:	00008067          	ret

20401958 <soc_interrupt_init>:
	__asm__ volatile ("csrrc %0, mstatus, %1"
20401958:	00800793          	li	a5,8
2040195c:	3007b7f3          	csrrc	a5,mstatus,a5
__weak void soc_interrupt_init(void)
{
	/* ensure that all interrupts are disabled */
	(void)irq_lock();

	__asm__ volatile ("csrwi mie, 0\n"
20401960:	30405073          	csrwi	mie,0
20401964:	34405073          	csrwi	mip,0
			  "csrwi mip, 0\n");
}
20401968:	00008067          	ret

2040196c <sys_trace_idle>:
2040196c:	00008067          	ret

20401970 <pinmux_sifive_set>:
	((struct pinmux_sifive_regs_t *)(DEV_CFG(dev))->base)

static int pinmux_sifive_set(const struct device *dev, uint32_t pin,
			     uint32_t func)
{
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
20401970:	00452783          	lw	a5,4(a0)

	if (func > SIFIVE_PINMUX_IOF1 ||
20401974:	00100713          	li	a4,1
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
20401978:	0007a783          	lw	a5,0(a5)
	if (func > SIFIVE_PINMUX_IOF1 ||
2040197c:	04c76463          	bltu	a4,a2,204019c4 <pinmux_sifive_set+0x54>
20401980:	01f00693          	li	a3,31
	    pin >= SIFIVE_PINMUX_PINS)
		return -EINVAL;
20401984:	fea00513          	li	a0,-22
	if (func > SIFIVE_PINMUX_IOF1 ||
20401988:	04b6e063          	bltu	a3,a1,204019c8 <pinmux_sifive_set+0x58>

	if (func == SIFIVE_PINMUX_IOF1)
		pinmux->iof_sel |= (SIFIVE_PINMUX_IOF1 << pin);
2040198c:	00b715b3          	sll	a1,a4,a1
	if (func == SIFIVE_PINMUX_IOF1)
20401990:	02e61263          	bne	a2,a4,204019b4 <pinmux_sifive_set+0x44>
		pinmux->iof_sel |= (SIFIVE_PINMUX_IOF1 << pin);
20401994:	0047a703          	lw	a4,4(a5)
20401998:	00b76733          	or	a4,a4,a1
	else
		pinmux->iof_sel &= ~(SIFIVE_PINMUX_IOF1 << pin);
2040199c:	00e7a223          	sw	a4,4(a5)

	/* Enable IO function for this pin */
	pinmux->iof_en |= (1 << pin);
204019a0:	0007a703          	lw	a4,0(a5)

	return 0;
204019a4:	00000513          	li	a0,0
	pinmux->iof_en |= (1 << pin);
204019a8:	00b765b3          	or	a1,a4,a1
204019ac:	00b7a023          	sw	a1,0(a5)
	return 0;
204019b0:	00008067          	ret
		pinmux->iof_sel &= ~(SIFIVE_PINMUX_IOF1 << pin);
204019b4:	0047a683          	lw	a3,4(a5)
204019b8:	fff5c713          	not	a4,a1
204019bc:	00d77733          	and	a4,a4,a3
204019c0:	fddff06f          	j	2040199c <pinmux_sifive_set+0x2c>
		return -EINVAL;
204019c4:	fea00513          	li	a0,-22
}
204019c8:	00008067          	ret

204019cc <pinmux_sifive_get>:

static int pinmux_sifive_get(const struct device *dev, uint32_t pin,
			     uint32_t *func)
{
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
204019cc:	00452783          	lw	a5,4(a0)

	if (pin >= SIFIVE_PINMUX_PINS ||
204019d0:	01f00713          	li	a4,31
	    func == NULL)
		return -EINVAL;
204019d4:	fea00513          	li	a0,-22
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
204019d8:	0007a783          	lw	a5,0(a5)
	if (pin >= SIFIVE_PINMUX_PINS ||
204019dc:	02b76463          	bltu	a4,a1,20401a04 <pinmux_sifive_get+0x38>
204019e0:	02060263          	beqz	a2,20401a04 <pinmux_sifive_get+0x38>

	*func = (pinmux->iof_sel & (SIFIVE_PINMUX_IOF1 << pin)) ?
204019e4:	0047a703          	lw	a4,4(a5)
204019e8:	00100793          	li	a5,1
204019ec:	00b797b3          	sll	a5,a5,a1
204019f0:	00e7f7b3          	and	a5,a5,a4
		SIFIVE_PINMUX_IOF1 : SIFIVE_PINMUX_IOF0;
204019f4:	00f037b3          	snez	a5,a5
	*func = (pinmux->iof_sel & (SIFIVE_PINMUX_IOF1 << pin)) ?
204019f8:	00f62023          	sw	a5,0(a2) # 4000 <__kernel_ram_size+0x2fbc>

	return 0;
204019fc:	00000513          	li	a0,0
20401a00:	00008067          	ret
}
20401a04:	00008067          	ret

20401a08 <pinmux_sifive_pullup>:

static int pinmux_sifive_pullup(const struct device *dev, uint32_t pin,
				uint8_t func)
{
	return -ENOTSUP;
}
20401a08:	f7a00513          	li	a0,-134
20401a0c:	00008067          	ret

20401a10 <pinmux_sifive_init>:
	return -ENOTSUP;
}

static int pinmux_sifive_init(const struct device *dev)
{
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
20401a10:	00452783          	lw	a5,4(a0)

	/* Ensure that all pins are disabled initially */
	pinmux->iof_en = 0x0;

	return 0;
}
20401a14:	00000513          	li	a0,0
	volatile struct pinmux_sifive_regs_t *pinmux = DEV_PINMUX(dev);
20401a18:	0007a783          	lw	a5,0(a5)
	pinmux->iof_en = 0x0;
20401a1c:	0007a023          	sw	zero,0(a5)
}
20401a20:	00008067          	ret

20401a24 <pinmux_sifive_input>:
20401a24:	f7a00513          	li	a0,-134
20401a28:	00008067          	ret

20401a2c <z_riscv_fatal_error>:
 #define NO_REG "                "
#endif

FUNC_NORETURN void z_riscv_fatal_error(unsigned int reason,
				       const z_arch_esf_t *esf)
{
20401a2c:	ff010113          	addi	sp,sp,-16
20401a30:	00112623          	sw	ra,12(sp)
		LOG_ERR("   mepc: " PR_REG, esf->mepc);
		LOG_ERR("mstatus: " PR_REG, esf->mstatus);
		LOG_ERR("");
	}

	z_fatal_error(reason, esf);
20401a34:	684010ef          	jal	ra,204030b8 <z_fatal_error>

20401a38 <_Fault>:
		return "unknown";
	}
}

void _Fault(z_arch_esf_t *esf)
{
20401a38:	ff010113          	addi	sp,sp,-16
20401a3c:	00112623          	sw	ra,12(sp)
20401a40:	00050593          	mv	a1,a0
		}
	}
#endif /* CONFIG_USERSPACE */
	ulong_t mcause;

	__asm__ volatile("csrr %0, mcause" : "=r" (mcause));
20401a44:	342027f3          	csrr	a5,mcause

#ifndef CONFIG_SOC_OPENISA_RV32M1_RISCV32
	ulong_t mtval;
	__asm__ volatile("csrr %0, mtval" : "=r" (mtval));
20401a48:	343027f3          	csrr	a5,mtval
#endif

	unsigned int reason = K_ERR_CPU_EXCEPTION;

#if !defined(CONFIG_USERSPACE)
	if (esf->t5 == ARCH_EXCEPT_MARKER) {
20401a4c:	01c52703          	lw	a4,28(a0)
20401a50:	00deb7b7          	lui	a5,0xdeb
20401a54:	d0078793          	addi	a5,a5,-768 # dead00 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xde2d00>
20401a58:	00000513          	li	a0,0
20401a5c:	00f71463          	bne	a4,a5,20401a64 <_Fault+0x2c>
		reason = esf->t6;
20401a60:	0205a503          	lw	a0,32(a1)
	z_fatal_error(reason, esf);
20401a64:	654010ef          	jal	ra,204030b8 <z_fatal_error>

20401a68 <z_irq_spurious>:
#include <kernel_internal.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

FUNC_NORETURN void z_irq_spurious(const void *unused)
{
20401a68:	ff010113          	addi	sp,sp,-16
20401a6c:	00112623          	sw	ra,12(sp)
	ulong_t mcause;

	ARG_UNUSED(unused);

	__asm__ volatile("csrr %0, mcause" : "=r" (mcause));
20401a70:	342027f3          	csrr	a5,mcause
	if (mcause == RISCV_MACHINE_EXT_IRQ) {
		LOG_ERR("PLIC interrupt line causing the IRQ: %d",
			riscv_plic_get_irq());
	}
#endif
	z_riscv_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
20401a74:	00000593          	li	a1,0
20401a78:	00100513          	li	a0,1
20401a7c:	fb1ff0ef          	jal	ra,20401a2c <z_riscv_fatal_error>

20401a80 <_PrepC>:
 *
 * @return N/A
 */

void _PrepC(void)
{
20401a80:	ff010113          	addi	sp,sp,-16
20401a84:	00112623          	sw	ra,12(sp)
	z_bss_zero();
20401a88:	764010ef          	jal	ra,204031ec <z_bss_zero>
#ifdef CONFIG_XIP
	z_data_copy();
20401a8c:	388020ef          	jal	ra,20403e14 <z_data_copy>
#endif
#if defined(CONFIG_RISCV_SOC_INTERRUPT_INIT)
	soc_interrupt_init();
20401a90:	ec9ff0ef          	jal	ra,20401958 <soc_interrupt_init>
#endif
#ifdef CONFIG_PMP_STACK_GUARD
	z_riscv_configure_interrupt_stack_guard();
#endif
	z_cstart();
20401a94:	778010ef          	jal	ra,2040320c <z_cstart>

20401a98 <__initialize>:
SECTION_FUNC(TEXT, __initialize)
	/*
	 * This will boot master core, just halt other cores.
	 * Note: need to be updated for complete SMP support
	 */
	csrr a0, mhartid
20401a98:	f1402573          	csrr	a0,mhartid
	beqz a0, boot_master_core
20401a9c:	00050663          	beqz	a0,20401aa8 <boot_master_core>

20401aa0 <loop_slave_core>:

loop_slave_core:
	wfi
20401aa0:	10500073          	wfi
	j loop_slave_core
20401aa4:	ffdff06f          	j	20401aa0 <loop_slave_core>

20401aa8 <boot_master_core>:

	/*
	 * Initially, setup stack pointer to
	 * z_interrupt_stacks + CONFIG_ISR_STACK_SIZE
	 */
	la sp, z_interrupt_stacks
20401aa8:	5fbff117          	auipc	sp,0x5fbff
20401aac:	cb810113          	addi	sp,sp,-840 # 80000760 <z_interrupt_stacks>
	li t0, CONFIG_ISR_STACK_SIZE
20401ab0:	000012b7          	lui	t0,0x1
20401ab4:	80028293          	addi	t0,t0,-2048 # 800 <CONFIG_ISR_STACK_SIZE>
	add sp, sp, t0
20401ab8:	00510133          	add	sp,sp,t0

	csrw mscratch, sp
20401abc:	34011073          	csrw	mscratch,sp

	/*
	 * Jump into C domain. _PrepC zeroes BSS, copies rw data into RAM,
	 * and then enters kernel z_cstart
	 */
	call _PrepC
20401ac0:	fc1ff0ef          	jal	ra,20401a80 <_PrepC>

20401ac4 <z_thread_entry_wrapper>:
	 * in registers a0, a1, a2 and a3. These registers are used as arguments
	 * to function z_thread_entry. Hence, just call z_thread_entry with
	 * return address set to 0 to indicate a non-returning function call.
	 */

	jal x0, z_thread_entry
20401ac4:	908ff06f          	j	20400bcc <z_thread_entry>

20401ac8 <arch_new_thread>:
#ifdef CONFIG_RISCV_SOC_CONTEXT_SAVE
	const struct soc_esf soc_esf_init = {SOC_ESF_INIT};
#endif

	/* Initial stack frame for thread */
	stack_init = (struct __esf *)Z_STACK_PTR_ALIGN(
20401ac8:	fb460613          	addi	a2,a2,-76
 * @param ptr Proposed stack pointer address
 * @return Properly aligned stack pointer address
 */
static inline char *z_stack_ptr_align(char *ptr)
{
	return (char *)ROUND_DOWN(ptr, ARCH_STACK_PTR_ALIGN);
20401acc:	ff067613          	andi	a2,a2,-16
				);

	/* Setup the initial stack frame */
	stack_init->a0 = (ulong_t)entry;
	stack_init->a1 = (ulong_t)p1;
	stack_init->a2 = (ulong_t)p2;
20401ad0:	02f62623          	sw	a5,44(a2)
	 *    restored following the MSTATUS value set within the thread stack;
	 * 2) the core will jump to z_thread_entry_wrapper, as the program
	 *    counter will be restored following the MEPC value set within the
	 *    thread stack.
	 */
	stack_init->mstatus = MSTATUS_DEF_RESTORE;
20401ad4:	000027b7          	lui	a5,0x2
20401ad8:	88078793          	addi	a5,a5,-1920 # 1880 <__kernel_ram_size+0x83c>
20401adc:	04f62423          	sw	a5,72(a2)
#elif defined(CONFIG_FPU)
	/* Unshared FP mode: enable FPU of each thread. */
	stack_init->mstatus |= MSTATUS_FS_INIT;
#endif

	stack_init->mepc = (ulong_t)z_thread_entry_wrapper;
20401ae0:	204027b7          	lui	a5,0x20402
20401ae4:	ac478793          	addi	a5,a5,-1340 # 20401ac4 <z_thread_entry_wrapper>
	stack_init->a0 = (ulong_t)entry;
20401ae8:	02d62223          	sw	a3,36(a2)
	stack_init->a1 = (ulong_t)p1;
20401aec:	02e62423          	sw	a4,40(a2)
	stack_init->a3 = (ulong_t)p3;
20401af0:	03062823          	sw	a6,48(a2)
	stack_init->mepc = (ulong_t)z_thread_entry_wrapper;
20401af4:	04f62223          	sw	a5,68(a2)

#ifdef CONFIG_RISCV_SOC_CONTEXT_SAVE
	stack_init->soc_context = soc_esf_init;
#endif

	thread->callee_saved.sp = (ulong_t)stack_init;
20401af8:	02c52823          	sw	a2,48(a0)
}
20401afc:	00008067          	ret

20401b00 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
20401b00:	00050793          	mv	a5,a0
	size_t n = 0;
20401b04:	00000513          	li	a0,0

	while (*s != '\0') {
20401b08:	00a78733          	add	a4,a5,a0
20401b0c:	00074703          	lbu	a4,0(a4)
20401b10:	00071463          	bnez	a4,20401b18 <strlen+0x18>
		s++;
		n++;
	}

	return n;
}
20401b14:	00008067          	ret
		n++;
20401b18:	00150513          	addi	a0,a0,1
20401b1c:	fedff06f          	j	20401b08 <strlen+0x8>

20401b20 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
20401b20:	00050793          	mv	a5,a0
	size_t n = 0;
20401b24:	00000513          	li	a0,0

	while (*s != '\0' && n < maxlen) {
20401b28:	00a78733          	add	a4,a5,a0
20401b2c:	00074703          	lbu	a4,0(a4)
20401b30:	00070463          	beqz	a4,20401b38 <strnlen+0x18>
20401b34:	00b51463          	bne	a0,a1,20401b3c <strnlen+0x1c>
		s++;
		n++;
	}

	return n;
}
20401b38:	00008067          	ret
		n++;
20401b3c:	00150513          	addi	a0,a0,1
20401b40:	fe9ff06f          	j	20401b28 <strnlen+0x8>

20401b44 <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
20401b44:	00000793          	li	a5,0
20401b48:	00f61463          	bne	a2,a5,20401b50 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
20401b4c:	00008067          	ret
		*(d_byte++) = *(s_byte++);
20401b50:	00f586b3          	add	a3,a1,a5
20401b54:	0006c683          	lbu	a3,0(a3)
20401b58:	00f50733          	add	a4,a0,a5
20401b5c:	00178793          	addi	a5,a5,1
20401b60:	00d70023          	sb	a3,0(a4)
		n--;
20401b64:	fe5ff06f          	j	20401b48 <memcpy+0x4>

20401b68 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
20401b68:	0ff5f593          	andi	a1,a1,255
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
20401b6c:	00c50633          	add	a2,a0,a2
	unsigned char *d_byte = (unsigned char *)buf;
20401b70:	00050793          	mv	a5,a0
	while (n > 0) {
20401b74:	00c79463          	bne	a5,a2,20401b7c <memset+0x14>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
20401b78:	00008067          	ret
		*(d_byte++) = c_byte;
20401b7c:	00178793          	addi	a5,a5,1
20401b80:	feb78fa3          	sb	a1,-1(a5)
		n--;
20401b84:	ff1ff06f          	j	20401b74 <memset+0xc>

20401b88 <_stdout_hook_default>:
static int _stdout_hook_default(int c)
{
	(void)(c);  /* Prevent warning about unused argument */

	return EOF;
}
20401b88:	fff00513          	li	a0,-1
20401b8c:	00008067          	ret

20401b90 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
20401b90:	80a1a223          	sw	a0,-2044(gp) # 8000100c <_stdout_hook>
}
20401b94:	00008067          	ret

20401b98 <pinmux_pin_set.constprop.0.isra.0>:
	pmux_get get;
	pmux_pullup pullup;
	pmux_input input;
};

static inline int pinmux_pin_set(const struct device *dev, uint32_t pin,
20401b98:	00050593          	mv	a1,a0
				 uint32_t func)
{
	const struct pinmux_driver_api *api =
20401b9c:	20404537          	lui	a0,0x20404
20401ba0:	37050713          	addi	a4,a0,880 # 20404370 <__device_dts_ord_33>
		(const struct pinmux_driver_api *)dev->api;

	return api->set(dev, pin, func);
20401ba4:	00872703          	lw	a4,8(a4)
20401ba8:	00000613          	li	a2,0
20401bac:	37050513          	addi	a0,a0,880
20401bb0:	00072703          	lw	a4,0(a4)
20401bb4:	00070067          	jr	a4

20401bb8 <artyA7_pinmux_init>:
#include <init.h>
#include <drivers/pinmux.h>
#include <soc.h>

static int artyA7_pinmux_init(const struct device *dev)
{
20401bb8:	ff010113          	addi	sp,sp,-16
	const struct device *p = DEVICE_DT_GET(DT_NODELABEL(pinctrl));

	__ASSERT_NO_MSG(device_is_ready(p));

	/* UART0 RX */
	pinmux_pin_set(p, 16, SIFIVE_PINMUX_IOF0);
20401bbc:	01000513          	li	a0,16
{
20401bc0:	00112623          	sw	ra,12(sp)
	pinmux_pin_set(p, 16, SIFIVE_PINMUX_IOF0);
20401bc4:	fd5ff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>

	/* UART0 TX */
	pinmux_pin_set(p, 17, SIFIVE_PINMUX_IOF0);
20401bc8:	01100513          	li	a0,17
20401bcc:	fcdff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>

	/* SPI1 */
	pinmux_pin_set(p, 2, SIFIVE_PINMUX_IOF0);  /* CS0 */
20401bd0:	00200513          	li	a0,2
20401bd4:	fc5ff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 3, SIFIVE_PINMUX_IOF0);  /* MOSI */
20401bd8:	00300513          	li	a0,3
20401bdc:	fbdff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 4, SIFIVE_PINMUX_IOF0);  /* MISO */
20401be0:	00400513          	li	a0,4
20401be4:	fb5ff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 5, SIFIVE_PINMUX_IOF0);  /* SCK */
20401be8:	00500513          	li	a0,5
20401bec:	fadff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 9, SIFIVE_PINMUX_IOF0);  /* CS2 */
20401bf0:	00900513          	li	a0,9
20401bf4:	fa5ff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 10, SIFIVE_PINMUX_IOF0); /* CS3 */
20401bf8:	00a00513          	li	a0,10
20401bfc:	f9dff0ef          	jal	ra,20401b98 <pinmux_pin_set.constprop.0.isra.0>
	pinmux_pin_set(p, 13, SIFIVE_PINMUX_IOF1); /* PWM2_3 */

#endif /* CONFIG_PWM */

	return 0;
}
20401c00:	00c12083          	lw	ra,12(sp)
20401c04:	00000513          	li	a0,0
20401c08:	01010113          	addi	sp,sp,16
20401c0c:	00008067          	ret

20401c10 <plic_init>:
 *
 * @brief Initialize the Platform Level Interrupt Controller
 * @return N/A
 */
static int plic_init(const struct device *dev)
{
20401c10:	ff010113          	addi	sp,sp,-16
	    (volatile struct plic_regs_t *)PLIC_REG;
	int i;

	/* Ensure that all interrupts are disabled initially */
	for (i = 0; i < PLIC_EN_SIZE; i++) {
		*en = 0U;
20401c14:	0c0027b7          	lui	a5,0xc002
{
20401c18:	00112623          	sw	ra,12(sp)
		*en = 0U;
20401c1c:	0007a023          	sw	zero,0(a5) # c002000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xbffa000>
20401c20:	0007a223          	sw	zero,4(a5)
	volatile uint32_t *prio = (volatile uint32_t *)PLIC_PRIO;
20401c24:	0c0007b7          	lui	a5,0xc000
		en++;
	}

	/* Set priority of each interrupt line to 0 initially */
	for (i = 0; i < PLIC_IRQS; i++) {
20401c28:	0d078713          	addi	a4,a5,208 # c0000d0 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xbff80d0>
		*prio = 0U;
20401c2c:	0007a023          	sw	zero,0(a5)
		prio++;
20401c30:	00478793          	addi	a5,a5,4
	for (i = 0; i < PLIC_IRQS; i++) {
20401c34:	fee79ce3          	bne	a5,a4,20401c2c <plic_init+0x1c>
	}

	/* Set threshold priority to 0 */
	regs->threshold_prio = 0U;
20401c38:	0c2007b7          	lui	a5,0xc200
20401c3c:	0007a023          	sw	zero,0(a5) # c200000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc1f8000>

	/* Setup IRQ handler for PLIC driver */
	IRQ_CONNECT(RISCV_MACHINE_EXT_IRQ,
20401c40:	00000593          	li	a1,0
20401c44:	00b00513          	li	a0,11
20401c48:	cf9ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
		    plic_irq_handler,
		    NULL,
		    0);

	/* Enable IRQ for PLIC driver */
	irq_enable(RISCV_MACHINE_EXT_IRQ);
20401c4c:	00b00513          	li	a0,11
20401c50:	ca9ff0ef          	jal	ra,204018f8 <arch_irq_enable>

	return 0;
}
20401c54:	00c12083          	lw	ra,12(sp)
20401c58:	00000513          	li	a0,0
20401c5c:	01010113          	addi	sp,sp,16
20401c60:	00008067          	ret

20401c64 <plic_irq_handler>:
{
20401c64:	ff010113          	addi	sp,sp,-16
	irq = regs->claim_complete;
20401c68:	0c2007b7          	lui	a5,0xc200
{
20401c6c:	00812423          	sw	s0,8(sp)
	irq = regs->claim_complete;
20401c70:	0047a403          	lw	s0,4(a5) # c200004 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc1f8004>
	save_irq = irq;
20401c74:	800007b7          	lui	a5,0x80000
{
20401c78:	00912223          	sw	s1,4(sp)
20401c7c:	00112623          	sw	ra,12(sp)
	save_irq = irq;
20401c80:	0087a823          	sw	s0,16(a5) # 80000010 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000011>
	if (irq == 0U || irq >= PLIC_IRQS)
20401c84:	fff40693          	addi	a3,s0,-1
20401c88:	03200713          	li	a4,50
20401c8c:	01078493          	addi	s1,a5,16
20401c90:	00d77663          	bgeu	a4,a3,20401c9c <plic_irq_handler+0x38>
		z_irq_spurious(NULL);
20401c94:	00000513          	li	a0,0
20401c98:	dd1ff0ef          	jal	ra,20401a68 <z_irq_spurious>
	irq += CONFIG_2ND_LVL_ISR_TBL_OFFSET;
20401c9c:	00c40413          	addi	s0,s0,12
	ite->isr(ite->arg);
20401ca0:	204047b7          	lui	a5,0x20404
20401ca4:	3e878793          	addi	a5,a5,1000 # 204043e8 <_sw_isr_table>
20401ca8:	00341413          	slli	s0,s0,0x3
20401cac:	00878433          	add	s0,a5,s0
20401cb0:	00442783          	lw	a5,4(s0)
20401cb4:	00042503          	lw	a0,0(s0)
20401cb8:	000780e7          	jalr	a5
	regs->claim_complete = save_irq;
20401cbc:	0004a703          	lw	a4,0(s1)
}
20401cc0:	00c12083          	lw	ra,12(sp)
20401cc4:	00812403          	lw	s0,8(sp)
	regs->claim_complete = save_irq;
20401cc8:	0c2007b7          	lui	a5,0xc200
20401ccc:	00e7a223          	sw	a4,4(a5) # c200004 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc1f8004>
}
20401cd0:	00412483          	lw	s1,4(sp)
20401cd4:	01010113          	addi	sp,sp,16
20401cd8:	00008067          	ret

20401cdc <riscv_plic_irq_enable>:
20401cdc:	00800793          	li	a5,8
20401ce0:	3007b7f3          	csrrc	a5,mstatus,a5
	en += (irq >> 5);
20401ce4:	00555693          	srli	a3,a0,0x5
20401ce8:	00269713          	slli	a4,a3,0x2
20401cec:	0c0026b7          	lui	a3,0xc002
20401cf0:	00e686b3          	add	a3,a3,a4
	*en |= (1 << (irq & 31));
20401cf4:	0006a603          	lw	a2,0(a3) # c002000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xbffa000>
20401cf8:	00100713          	li	a4,1
20401cfc:	00a71533          	sll	a0,a4,a0
20401d00:	00c56533          	or	a0,a0,a2
20401d04:	00a6a023          	sw	a0,0(a3)
	key = (mstatus & MSTATUS_IEN);
20401d08:	0087f793          	andi	a5,a5,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20401d0c:	3007a7f3          	csrrs	a5,mstatus,a5
}
20401d10:	00008067          	ret

20401d14 <riscv_plic_irq_disable>:
	__asm__ volatile ("csrrc %0, mstatus, %1"
20401d14:	00800713          	li	a4,8
20401d18:	30073773          	csrrc	a4,mstatus,a4
	en += (irq >> 5);
20401d1c:	00555693          	srli	a3,a0,0x5
20401d20:	00269793          	slli	a5,a3,0x2
20401d24:	0c0026b7          	lui	a3,0xc002
20401d28:	00f686b3          	add	a3,a3,a5
	*en &= ~(1 << (irq & 31));
20401d2c:	0006a603          	lw	a2,0(a3) # c002000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xbffa000>
20401d30:	00100793          	li	a5,1
20401d34:	00a797b3          	sll	a5,a5,a0
20401d38:	fff7c793          	not	a5,a5
20401d3c:	00c7f7b3          	and	a5,a5,a2
20401d40:	00f6a023          	sw	a5,0(a3)
	key = (mstatus & MSTATUS_IEN);
20401d44:	00877793          	andi	a5,a4,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20401d48:	3007a7f3          	csrrs	a5,mstatus,a5
}
20401d4c:	00008067          	ret

20401d50 <riscv_plic_set_priority>:
	if (priority > PLIC_MAX_PRIO)
20401d50:	00700793          	li	a5,7
20401d54:	00b7f463          	bgeu	a5,a1,20401d5c <riscv_plic_set_priority+0xc>
20401d58:	00700593          	li	a1,7
	prio += irq;
20401d5c:	00251513          	slli	a0,a0,0x2
20401d60:	0c0007b7          	lui	a5,0xc000
20401d64:	00a78533          	add	a0,a5,a0
	*prio = priority;
20401d68:	00b52023          	sw	a1,0(a0)
}
20401d6c:	00008067          	ret

20401d70 <riscv_plic_get_irq>:
}
20401d70:	800007b7          	lui	a5,0x80000
20401d74:	0107a503          	lw	a0,16(a5) # 80000010 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000011>
20401d78:	00008067          	ret

20401d7c <uart_console_init>:
{

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
20401d7c:	20404537          	lui	a0,0x20404
{
20401d80:	ff010113          	addi	sp,sp,-16
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
20401d84:	3a050713          	addi	a4,a0,928 # 204043a0 <__device_dts_ord_26>
20401d88:	800007b7          	lui	a5,0x80000
{
20401d8c:	00112623          	sw	ra,12(sp)
20401d90:	00812423          	sw	s0,8(sp)
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
20401d94:	00e7aa23          	sw	a4,20(a5) # 80000014 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000015>
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
20401d98:	3a050513          	addi	a0,a0,928
20401d9c:	2e0010ef          	jal	ra,2040307c <z_device_ready>
20401da0:	fed00793          	li	a5,-19
20401da4:	00050e63          	beqz	a0,20401dc0 <uart_console_init+0x44>
	__stdout_hook_install(console_out);
20401da8:	20402437          	lui	s0,0x20402
20401dac:	dd440513          	addi	a0,s0,-556 # 20401dd4 <console_out>
20401db0:	de1ff0ef          	jal	ra,20401b90 <__stdout_hook_install>
	__printk_hook_install(console_out);
20401db4:	dd440513          	addi	a0,s0,-556
20401db8:	d9dfe0ef          	jal	ra,20400b54 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
20401dbc:	00000793          	li	a5,0
}
20401dc0:	00c12083          	lw	ra,12(sp)
20401dc4:	00812403          	lw	s0,8(sp)
20401dc8:	00078513          	mv	a0,a5
20401dcc:	01010113          	addi	sp,sp,16
20401dd0:	00008067          	ret

20401dd4 <console_out>:
{
20401dd4:	ff010113          	addi	sp,sp,-16
20401dd8:	00812423          	sw	s0,8(sp)
20401ddc:	00912223          	sw	s1,4(sp)
20401de0:	00112623          	sw	ra,12(sp)
20401de4:	800004b7          	lui	s1,0x80000
	if ('\n' == c) {
20401de8:	00a00793          	li	a5,10
{
20401dec:	00050413          	mv	s0,a0
20401df0:	01448493          	addi	s1,s1,20 # 80000014 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000015>
	if ('\n' == c) {
20401df4:	00f51c63          	bne	a0,a5,20401e0c <console_out+0x38>
		uart_poll_out(uart_console_dev, '\r');
20401df8:	0004a503          	lw	a0,0(s1)
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
20401dfc:	00852783          	lw	a5,8(a0)
20401e00:	00d00593          	li	a1,13
20401e04:	0047a783          	lw	a5,4(a5)
20401e08:	000780e7          	jalr	a5
	uart_poll_out(uart_console_dev, c);
20401e0c:	0004a503          	lw	a0,0(s1)
20401e10:	00852783          	lw	a5,8(a0)
20401e14:	0ff47593          	andi	a1,s0,255
20401e18:	0047a783          	lw	a5,4(a5)
20401e1c:	000780e7          	jalr	a5
}
20401e20:	00c12083          	lw	ra,12(sp)
20401e24:	00040513          	mv	a0,s0
20401e28:	00812403          	lw	s0,8(sp)
20401e2c:	00412483          	lw	s1,4(sp)
20401e30:	01010113          	addi	sp,sp,16
20401e34:	00008067          	ret

20401e38 <gpio_sifive_config>:
 */
static int gpio_sifive_config(const struct device *dev,
			      gpio_pin_t pin,
			      gpio_flags_t flags)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401e38:	00452783          	lw	a5,4(a0)
20401e3c:	0047a703          	lw	a4,4(a5)

	if (pin >= SIFIVE_PINMUX_PINS) {
20401e40:	01f00793          	li	a5,31
20401e44:	0ab7ec63          	bltu	a5,a1,20401efc <gpio_sifive_config+0xc4>
	if ((flags & GPIO_SINGLE_ENDED) != 0) {
		return -ENOTSUP;
	}

	/* We only support pull-ups, not pull-downs */
	if ((flags & GPIO_PULL_DOWN) != 0) {
20401e48:	02267793          	andi	a5,a2,34
		return -ENOTSUP;
20401e4c:	f7a00513          	li	a0,-134
	if ((flags & GPIO_PULL_DOWN) != 0) {
20401e50:	0a079863          	bnez	a5,20401f00 <gpio_sifive_config+0xc8>
	}

	/* Set pull-up if requested */
	WRITE_BIT(gpio->pue, pin, flags & GPIO_PULL_UP);
20401e54:	00100793          	li	a5,1
20401e58:	00b795b3          	sll	a1,a5,a1
20401e5c:	01067793          	andi	a5,a2,16
20401e60:	06078863          	beqz	a5,20401ed0 <gpio_sifive_config+0x98>
20401e64:	01072783          	lw	a5,16(a4)
20401e68:	00b7e7b3          	or	a5,a5,a1
20401e6c:	00f72823          	sw	a5,16(a4)

	/* Set the initial output value before enabling output to avoid
	 * glitches
	 */
	if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
20401e70:	00b65793          	srli	a5,a2,0xb
20401e74:	0017f793          	andi	a5,a5,1
20401e78:	00078863          	beqz	a5,20401e88 <gpio_sifive_config+0x50>
		gpio->out_val |= BIT(pin);
20401e7c:	00c72783          	lw	a5,12(a4)
20401e80:	00b7e7b3          	or	a5,a5,a1
20401e84:	00f72623          	sw	a5,12(a4)
	}
	if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
20401e88:	40067793          	andi	a5,a2,1024
20401e8c:	00078a63          	beqz	a5,20401ea0 <gpio_sifive_config+0x68>
		gpio->out_val &= ~BIT(pin);
20401e90:	00c72683          	lw	a3,12(a4)
20401e94:	fff5c793          	not	a5,a1
20401e98:	00d7f7b3          	and	a5,a5,a3
20401e9c:	00f72623          	sw	a5,12(a4)
	}

	/* Enable input/output */
	WRITE_BIT(gpio->out_en, pin, flags & GPIO_OUTPUT);
20401ea0:	20067793          	andi	a5,a2,512
20401ea4:	02078e63          	beqz	a5,20401ee0 <gpio_sifive_config+0xa8>
20401ea8:	00872783          	lw	a5,8(a4)
20401eac:	00b7e7b3          	or	a5,a5,a1
20401eb0:	00f72423          	sw	a5,8(a4)
	WRITE_BIT(gpio->in_en, pin, flags & GPIO_INPUT);
20401eb4:	00472783          	lw	a5,4(a4)
20401eb8:	10067613          	andi	a2,a2,256
20401ebc:	02060a63          	beqz	a2,20401ef0 <gpio_sifive_config+0xb8>
20401ec0:	00b7e5b3          	or	a1,a5,a1
20401ec4:	00b72223          	sw	a1,4(a4)

	return 0;
20401ec8:	00000513          	li	a0,0
20401ecc:	00008067          	ret
	WRITE_BIT(gpio->pue, pin, flags & GPIO_PULL_UP);
20401ed0:	01072683          	lw	a3,16(a4)
20401ed4:	fff5c793          	not	a5,a1
20401ed8:	00d7f7b3          	and	a5,a5,a3
20401edc:	f91ff06f          	j	20401e6c <gpio_sifive_config+0x34>
	WRITE_BIT(gpio->out_en, pin, flags & GPIO_OUTPUT);
20401ee0:	00872683          	lw	a3,8(a4)
20401ee4:	fff5c793          	not	a5,a1
20401ee8:	00d7f7b3          	and	a5,a5,a3
20401eec:	fc5ff06f          	j	20401eb0 <gpio_sifive_config+0x78>
	WRITE_BIT(gpio->in_en, pin, flags & GPIO_INPUT);
20401ef0:	fff5c593          	not	a1,a1
20401ef4:	00f5f5b3          	and	a1,a1,a5
20401ef8:	fcdff06f          	j	20401ec4 <gpio_sifive_config+0x8c>
		return -EINVAL;
20401efc:	fea00513          	li	a0,-22
}
20401f00:	00008067          	ret

20401f04 <gpio_sifive_port_get_raw>:

static int gpio_sifive_port_get_raw(const struct device *dev,
				    gpio_port_value_t *value)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f04:	00452783          	lw	a5,4(a0)

	*value = gpio->in_val;

	return 0;
}
20401f08:	00000513          	li	a0,0
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f0c:	0047a783          	lw	a5,4(a5)
	*value = gpio->in_val;
20401f10:	0007a783          	lw	a5,0(a5)
20401f14:	00f5a023          	sw	a5,0(a1)
}
20401f18:	00008067          	ret

20401f1c <gpio_sifive_port_set_masked_raw>:

static int gpio_sifive_port_set_masked_raw(const struct device *dev,
					   gpio_port_pins_t mask,
					   gpio_port_value_t value)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f1c:	00452783          	lw	a5,4(a0)

	gpio->out_val = (gpio->out_val & ~mask) | (value & mask);

	return 0;
}
20401f20:	00000513          	li	a0,0
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f24:	0047a783          	lw	a5,4(a5)
	gpio->out_val = (gpio->out_val & ~mask) | (value & mask);
20401f28:	00c7a703          	lw	a4,12(a5)
20401f2c:	00c74633          	xor	a2,a4,a2
20401f30:	00b67633          	and	a2,a2,a1
20401f34:	00e64633          	xor	a2,a2,a4
20401f38:	00c7a623          	sw	a2,12(a5)
}
20401f3c:	00008067          	ret

20401f40 <gpio_sifive_port_set_bits_raw>:

static int gpio_sifive_port_set_bits_raw(const struct device *dev,
					 gpio_port_pins_t mask)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f40:	00452783          	lw	a5,4(a0)

	gpio->out_val |= mask;

	return 0;
}
20401f44:	00000513          	li	a0,0
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f48:	0047a703          	lw	a4,4(a5)
	gpio->out_val |= mask;
20401f4c:	00c72783          	lw	a5,12(a4)
20401f50:	00b7e7b3          	or	a5,a5,a1
20401f54:	00f72623          	sw	a5,12(a4)
}
20401f58:	00008067          	ret

20401f5c <gpio_sifive_port_clear_bits_raw>:

static int gpio_sifive_port_clear_bits_raw(const struct device *dev,
					   gpio_port_pins_t mask)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f5c:	00452783          	lw	a5,4(a0)

	gpio->out_val &= ~mask;
20401f60:	fff5c593          	not	a1,a1

	return 0;
}
20401f64:	00000513          	li	a0,0
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f68:	0047a783          	lw	a5,4(a5)
	gpio->out_val &= ~mask;
20401f6c:	00c7a703          	lw	a4,12(a5)
20401f70:	00e5f5b3          	and	a1,a1,a4
20401f74:	00b7a623          	sw	a1,12(a5)
}
20401f78:	00008067          	ret

20401f7c <gpio_sifive_port_toggle_bits>:

static int gpio_sifive_port_toggle_bits(const struct device *dev,
					gpio_port_pins_t mask)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f7c:	00452783          	lw	a5,4(a0)

	gpio->out_val ^= mask;

	return 0;
}
20401f80:	00000513          	li	a0,0
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20401f84:	0047a703          	lw	a4,4(a5)
	gpio->out_val ^= mask;
20401f88:	00c72783          	lw	a5,12(a4)
20401f8c:	00b7c7b3          	xor	a5,a5,a1
20401f90:	00f72623          	sw	a5,12(a4)
}
20401f94:	00008067          	ret

20401f98 <gpio_sifive_manage_callback>:

static int gpio_sifive_manage_callback(const struct device *dev,
				       struct gpio_callback *callback,
				       bool set)
{
	struct gpio_sifive_data *data = DEV_GPIO_DATA(dev);
20401f98:	01052783          	lw	a5,16(a0)
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
20401f9c:	00000693          	li	a3,0
	return list->head;
20401fa0:	0047a703          	lw	a4,4(a5)
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
20401fa4:	00071a63          	bnez	a4,20401fb8 <gpio_sifive_manage_callback+0x20>
				return -EINVAL;
			}
		}
	}

	if (set) {
20401fa8:	04061c63          	bnez	a2,20402000 <gpio_sifive_manage_callback+0x68>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
20401fac:	00000513          	li	a0,0

	return gpio_manage_callback(&data->cb, callback, set);
}
20401fb0:	00008067          	ret
20401fb4:	00050713          	mv	a4,a0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
20401fb8:	02e59a63          	bne	a1,a4,20401fec <gpio_sifive_manage_callback+0x54>
	return node->next;
20401fbc:	0005a703          	lw	a4,0(a1)
	return list->tail;
20401fc0:	0087a503          	lw	a0,8(a5)
Z_GENLIST_REMOVE(slist, snode)
20401fc4:	00069c63          	bnez	a3,20401fdc <gpio_sifive_manage_callback+0x44>
	list->head = node;
20401fc8:	00e7a223          	sw	a4,4(a5)
Z_GENLIST_REMOVE(slist, snode)
20401fcc:	00b51463          	bne	a0,a1,20401fd4 <gpio_sifive_manage_callback+0x3c>
	list->tail = node;
20401fd0:	00e7a423          	sw	a4,8(a5)
	parent->next = child;
20401fd4:	0005a023          	sw	zero,0(a1)
20401fd8:	fd1ff06f          	j	20401fa8 <gpio_sifive_manage_callback+0x10>
20401fdc:	00e6a023          	sw	a4,0(a3)
Z_GENLIST_REMOVE(slist, snode)
20401fe0:	feb51ae3          	bne	a0,a1,20401fd4 <gpio_sifive_manage_callback+0x3c>
	list->tail = node;
20401fe4:	00d7a423          	sw	a3,8(a5)
}
20401fe8:	fedff06f          	j	20401fd4 <gpio_sifive_manage_callback+0x3c>
	return node->next;
20401fec:	00072503          	lw	a0,0(a4)
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
20401ff0:	00070693          	mv	a3,a4
20401ff4:	fc0510e3          	bnez	a0,20401fb4 <gpio_sifive_manage_callback+0x1c>
				return -EINVAL;
20401ff8:	fea00513          	li	a0,-22
			if (!set) {
20401ffc:	fa060ae3          	beqz	a2,20401fb0 <gpio_sifive_manage_callback+0x18>
	parent->next = child;
20402000:	0047a703          	lw	a4,4(a5)
20402004:	00e5a023          	sw	a4,0(a1)
Z_GENLIST_PREPEND(slist, snode)
20402008:	0087a703          	lw	a4,8(a5)
	list->head = node;
2040200c:	00b7a223          	sw	a1,4(a5)
Z_GENLIST_PREPEND(slist, snode)
20402010:	f8071ee3          	bnez	a4,20401fac <gpio_sifive_manage_callback+0x14>
	list->tail = node;
20402014:	00b7a423          	sw	a1,8(a5)
20402018:	f95ff06f          	j	20401fac <gpio_sifive_manage_callback+0x14>

2040201c <gpio_sifive_init>:
 *
 * @return 0
 */
static int gpio_sifive_init(const struct device *dev)
{
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
2040201c:	00452703          	lw	a4,4(a0)
{
20402020:	ff010113          	addi	sp,sp,-16
20402024:	00112623          	sw	ra,12(sp)
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20402028:	00472783          	lw	a5,4(a4)
	const struct gpio_sifive_config *cfg = DEV_GPIO_CFG(dev);

	/* Ensure that all gpio registers are reset to 0 initially */
	gpio->in_en   = 0U;
2040202c:	0007a223          	sw	zero,4(a5)
	gpio->out_en  = 0U;
20402030:	0007a423          	sw	zero,8(a5)
	gpio->pue     = 0U;
20402034:	0007a823          	sw	zero,16(a5)
	gpio->rise_ie = 0U;
20402038:	0007ac23          	sw	zero,24(a5)
	gpio->fall_ie = 0U;
2040203c:	0207a023          	sw	zero,32(a5)
	gpio->high_ie = 0U;
20402040:	0207a423          	sw	zero,40(a5)
	gpio->low_ie  = 0U;
20402044:	0207a823          	sw	zero,48(a5)
	gpio->invert  = 0U;
20402048:	0407a023          	sw	zero,64(a5)

	/* Setup IRQ handler for each gpio pin */
	cfg->gpio_cfg_func();
2040204c:	00c72783          	lw	a5,12(a4)
20402050:	000780e7          	jalr	a5

	return 0;
}
20402054:	00c12083          	lw	ra,12(sp)
20402058:	00000513          	li	a0,0
2040205c:	01010113          	addi	sp,sp,16
20402060:	00008067          	ret

20402064 <gpio_sifive_cfg_0>:
		gpio_sifive_irq_handler,			\
		DEVICE_DT_INST_GET(0),				\
		0);

static void gpio_sifive_cfg_0(void)
{
20402064:	ff010113          	addi	sp,sp,-16
20402068:	00812423          	sw	s0,8(sp)
#if DT_INST_IRQ_HAS_IDX(0, 0)
	IRQ_INIT(0);
2040206c:	00001437          	lui	s0,0x1
20402070:	90b40513          	addi	a0,s0,-1781 # 90b <CONFIG_ISR_STACK_SIZE+0x10b>
20402074:	00100593          	li	a1,1
{
20402078:	00112623          	sw	ra,12(sp)
	IRQ_INIT(0);
2040207c:	8c5ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 1)
	IRQ_INIT(1);
20402080:	a0b40513          	addi	a0,s0,-1525
20402084:	00100593          	li	a1,1
20402088:	8b9ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 2)
	IRQ_INIT(2);
2040208c:	b0b40513          	addi	a0,s0,-1269
20402090:	00100593          	li	a1,1
20402094:	8adff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 3)
	IRQ_INIT(3);
20402098:	c0b40513          	addi	a0,s0,-1013
2040209c:	00100593          	li	a1,1
204020a0:	8a1ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 4)
	IRQ_INIT(4);
204020a4:	d0b40513          	addi	a0,s0,-757
204020a8:	00100593          	li	a1,1
204020ac:	895ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 5)
	IRQ_INIT(5);
204020b0:	e0b40513          	addi	a0,s0,-501
204020b4:	00100593          	li	a1,1
204020b8:	889ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 6)
	IRQ_INIT(6);
204020bc:	f0b40513          	addi	a0,s0,-245
204020c0:	00100593          	li	a1,1
204020c4:	87dff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 7)
	IRQ_INIT(7);
204020c8:	00b40513          	addi	a0,s0,11
204020cc:	00100593          	li	a1,1
204020d0:	871ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 8)
	IRQ_INIT(8);
204020d4:	10b40513          	addi	a0,s0,267
204020d8:	00100593          	li	a1,1
204020dc:	865ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 9)
	IRQ_INIT(9);
204020e0:	20b40513          	addi	a0,s0,523
204020e4:	00100593          	li	a1,1
204020e8:	859ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 10)
	IRQ_INIT(10);
204020ec:	30b40513          	addi	a0,s0,779
204020f0:	00100593          	li	a1,1
204020f4:	84dff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 11)
	IRQ_INIT(11);
204020f8:	40b40513          	addi	a0,s0,1035
204020fc:	00100593          	li	a1,1
20402100:	841ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 12)
	IRQ_INIT(12);
20402104:	50b40513          	addi	a0,s0,1291
20402108:	00100593          	li	a1,1
2040210c:	835ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 13)
	IRQ_INIT(13);
20402110:	60b40513          	addi	a0,s0,1547
20402114:	00100593          	li	a1,1
20402118:	829ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 14)
	IRQ_INIT(14);
2040211c:	70b40513          	addi	a0,s0,1803
20402120:	00100593          	li	a1,1
#endif
#if DT_INST_IRQ_HAS_IDX(0, 15)
	IRQ_INIT(15);
20402124:	00002437          	lui	s0,0x2
	IRQ_INIT(14);
20402128:	819ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
	IRQ_INIT(15);
2040212c:	80b40513          	addi	a0,s0,-2037 # 180b <__kernel_ram_size+0x7c7>
20402130:	00100593          	li	a1,1
20402134:	80dff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 16)
	IRQ_INIT(16);
20402138:	90b40513          	addi	a0,s0,-1781
2040213c:	00100593          	li	a1,1
20402140:	801ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 17)
	IRQ_INIT(17);
20402144:	a0b40513          	addi	a0,s0,-1525
20402148:	00100593          	li	a1,1
2040214c:	ff4ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 18)
	IRQ_INIT(18);
20402150:	b0b40513          	addi	a0,s0,-1269
20402154:	00100593          	li	a1,1
20402158:	fe8ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 19)
	IRQ_INIT(19);
2040215c:	c0b40513          	addi	a0,s0,-1013
20402160:	00100593          	li	a1,1
20402164:	fdcff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 20)
	IRQ_INIT(20);
20402168:	d0b40513          	addi	a0,s0,-757
2040216c:	00100593          	li	a1,1
20402170:	fd0ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 21)
	IRQ_INIT(21);
20402174:	e0b40513          	addi	a0,s0,-501
20402178:	00100593          	li	a1,1
2040217c:	fc4ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 22)
	IRQ_INIT(22);
20402180:	f0b40513          	addi	a0,s0,-245
20402184:	00100593          	li	a1,1
20402188:	fb8ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 23)
	IRQ_INIT(23);
2040218c:	00b40513          	addi	a0,s0,11
20402190:	00100593          	li	a1,1
20402194:	facff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 24)
	IRQ_INIT(24);
20402198:	10b40513          	addi	a0,s0,267
2040219c:	00100593          	li	a1,1
204021a0:	fa0ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 25)
	IRQ_INIT(25);
204021a4:	20b40513          	addi	a0,s0,523
204021a8:	00100593          	li	a1,1
204021ac:	f94ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 26)
	IRQ_INIT(26);
204021b0:	30b40513          	addi	a0,s0,779
204021b4:	00100593          	li	a1,1
204021b8:	f88ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 27)
	IRQ_INIT(27);
204021bc:	40b40513          	addi	a0,s0,1035
204021c0:	00100593          	li	a1,1
204021c4:	f7cff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 28)
	IRQ_INIT(28);
204021c8:	50b40513          	addi	a0,s0,1291
204021cc:	00100593          	li	a1,1
204021d0:	f70ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 29)
	IRQ_INIT(29);
204021d4:	60b40513          	addi	a0,s0,1547
204021d8:	00100593          	li	a1,1
204021dc:	f64ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 30)
	IRQ_INIT(30);
204021e0:	70b40513          	addi	a0,s0,1803
204021e4:	00100593          	li	a1,1
204021e8:	f58ff0ef          	jal	ra,20401940 <arch_irq_priority_set>
#endif
#if DT_INST_IRQ_HAS_IDX(0, 31)
	IRQ_INIT(31);
#endif
}
204021ec:	00812403          	lw	s0,8(sp)
204021f0:	00c12083          	lw	ra,12(sp)
	IRQ_INIT(31);
204021f4:	00003537          	lui	a0,0x3
204021f8:	00100593          	li	a1,1
204021fc:	80b50513          	addi	a0,a0,-2037 # 280b <__kernel_ram_size+0x17c7>
}
20402200:	01010113          	addi	sp,sp,16
	IRQ_INIT(31);
20402204:	f3cff06f          	j	20401940 <arch_irq_priority_set>

20402208 <gpio_sifive_irq_handler>:
{
20402208:	fe010113          	addi	sp,sp,-32
2040220c:	00812c23          	sw	s0,24(sp)
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20402210:	00452403          	lw	s0,4(a0)
{
20402214:	00912a23          	sw	s1,20(sp)
20402218:	01212823          	sw	s2,16(sp)
2040221c:	01312623          	sw	s3,12(sp)
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
20402220:	00442903          	lw	s2,4(s0)
	struct gpio_sifive_data *data = DEV_GPIO_DATA(dev);
20402224:	01052983          	lw	s3,16(a0)
{
20402228:	00112e23          	sw	ra,28(sp)
2040222c:	00050493          	mv	s1,a0
	uint8_t pin = 1 + (riscv_plic_get_irq() - (uint8_t)(cfg->gpio_irq_base >> 8));
20402230:	b41ff0ef          	jal	ra,20401d70 <riscv_plic_get_irq>
20402234:	00842403          	lw	s0,8(s0)
20402238:	0049a583          	lw	a1,4(s3)
2040223c:	00845413          	srli	s0,s0,0x8
20402240:	40850533          	sub	a0,a0,s0
20402244:	00150513          	addi	a0,a0,1
	gpio->rise_ip = BIT(pin);
20402248:	00100413          	li	s0,1
2040224c:	00a41433          	sll	s0,s0,a0
20402250:	00892e23          	sw	s0,28(s2)
	gpio->fall_ip = BIT(pin);
20402254:	02892223          	sw	s0,36(s2)
	gpio->high_ip = BIT(pin);
20402258:	02892623          	sw	s0,44(s2)
	gpio->low_ip = BIT(pin);
2040225c:	02892a23          	sw	s0,52(s2)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
20402260:	02058863          	beqz	a1,20402290 <gpio_sifive_irq_handler+0x88>
	return node->next;
20402264:	0005a903          	lw	s2,0(a1)
		if (cb->pin_mask & pins) {
20402268:	0085a603          	lw	a2,8(a1)
2040226c:	00c47633          	and	a2,s0,a2
20402270:	00060863          	beqz	a2,20402280 <gpio_sifive_irq_handler+0x78>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
20402274:	0045a783          	lw	a5,4(a1)
20402278:	00048513          	mv	a0,s1
2040227c:	000780e7          	jalr	a5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
20402280:	00090863          	beqz	s2,20402290 <gpio_sifive_irq_handler+0x88>
20402284:	00090593          	mv	a1,s2
20402288:	00092903          	lw	s2,0(s2)
2040228c:	fddff06f          	j	20402268 <gpio_sifive_irq_handler+0x60>
}
20402290:	01c12083          	lw	ra,28(sp)
20402294:	01812403          	lw	s0,24(sp)
20402298:	01412483          	lw	s1,20(sp)
2040229c:	01012903          	lw	s2,16(sp)
204022a0:	00c12983          	lw	s3,12(sp)
204022a4:	02010113          	addi	sp,sp,32
204022a8:	00008067          	ret

204022ac <gpio_sifive_pin_interrupt_configure>:
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
204022ac:	00452803          	lw	a6,4(a0)
	gpio->rise_ie &= ~BIT(pin);
204022b0:	00100713          	li	a4,1
204022b4:	00b71733          	sll	a4,a4,a1
	volatile struct gpio_sifive_t *gpio = DEV_GPIO(dev);
204022b8:	00482783          	lw	a5,4(a6)
	gpio->rise_ie &= ~BIT(pin);
204022bc:	fff74513          	not	a0,a4
{
204022c0:	ff010113          	addi	sp,sp,-16
	gpio->rise_ie &= ~BIT(pin);
204022c4:	0187a883          	lw	a7,24(a5)
{
204022c8:	00112623          	sw	ra,12(sp)
	gpio->rise_ie &= ~BIT(pin);
204022cc:	00a8f8b3          	and	a7,a7,a0
204022d0:	0117ac23          	sw	a7,24(a5)
	gpio->fall_ie &= ~BIT(pin);
204022d4:	0207a883          	lw	a7,32(a5)
204022d8:	011578b3          	and	a7,a0,a7
204022dc:	0317a023          	sw	a7,32(a5)
	gpio->high_ie &= ~BIT(pin);
204022e0:	0287a883          	lw	a7,40(a5)
204022e4:	011578b3          	and	a7,a0,a7
204022e8:	0317a423          	sw	a7,40(a5)
	gpio->low_ie  &= ~BIT(pin);
204022ec:	0307a883          	lw	a7,48(a5)
204022f0:	01157533          	and	a0,a0,a7
204022f4:	02a7a823          	sw	a0,48(a5)
	switch (mode) {
204022f8:	00004537          	lui	a0,0x4
204022fc:	04a60263          	beq	a2,a0,20402340 <gpio_sifive_pin_interrupt_configure+0x94>
20402300:	00014537          	lui	a0,0x14
20402304:	08a60463          	beq	a2,a0,2040238c <gpio_sifive_pin_interrupt_configure+0xe0>
20402308:	000027b7          	lui	a5,0x2
2040230c:	f7a00513          	li	a0,-134
20402310:	00f61e63          	bne	a2,a5,2040232c <gpio_sifive_pin_interrupt_configure+0x80>
		irq_disable(gpio_sifive_pin_irq(cfg->gpio_irq_base, pin));
20402314:	00882783          	lw	a5,8(a6)
	return ((irq >> 8) && 0xff) == 0U ? 1 : 2;
20402318:	0087d713          	srli	a4,a5,0x8
2040231c:	00071e63          	bnez	a4,20402338 <gpio_sifive_pin_interrupt_configure+0x8c>
		pin_irq = base_irq + (pin << 8);
20402320:	00f58533          	add	a0,a1,a5
		irq_disable(gpio_sifive_pin_irq(cfg->gpio_irq_base, pin));
20402324:	df8ff0ef          	jal	ra,2040191c <arch_irq_disable>
	return 0;
20402328:	00000513          	li	a0,0
}
2040232c:	00c12083          	lw	ra,12(sp)
20402330:	01010113          	addi	sp,sp,16
20402334:	00008067          	ret
		pin_irq = base_irq + (pin << 8);
20402338:	00859593          	slli	a1,a1,0x8
2040233c:	fe5ff06f          	j	20402320 <gpio_sifive_pin_interrupt_configure+0x74>
		if (trig == GPIO_INT_TRIG_HIGH) {
20402340:	00040637          	lui	a2,0x40
20402344:	02c69663          	bne	a3,a2,20402370 <gpio_sifive_pin_interrupt_configure+0xc4>
			gpio->high_ip = BIT(pin);
20402348:	02e7a623          	sw	a4,44(a5) # 202c <__kernel_ram_size+0xfe8>
			gpio->high_ie |= BIT(pin);
2040234c:	0287a683          	lw	a3,40(a5)
20402350:	00d76733          	or	a4,a4,a3
20402354:	02e7a423          	sw	a4,40(a5)
		irq_enable(gpio_sifive_pin_irq(cfg->gpio_irq_base, pin));
20402358:	00882783          	lw	a5,8(a6)
	return ((irq >> 8) && 0xff) == 0U ? 1 : 2;
2040235c:	0087d713          	srli	a4,a5,0x8
20402360:	02071263          	bnez	a4,20402384 <gpio_sifive_pin_interrupt_configure+0xd8>
		pin_irq = base_irq + (pin << 8);
20402364:	00f58533          	add	a0,a1,a5
		irq_enable(gpio_sifive_pin_irq(cfg->gpio_irq_base, pin));
20402368:	d90ff0ef          	jal	ra,204018f8 <arch_irq_enable>
2040236c:	fbdff06f          	j	20402328 <gpio_sifive_pin_interrupt_configure+0x7c>
			gpio->low_ip = BIT(pin);
20402370:	02e7aa23          	sw	a4,52(a5)
			gpio->low_ie  |= BIT(pin);
20402374:	0307a683          	lw	a3,48(a5)
20402378:	00d76733          	or	a4,a4,a3
2040237c:	02e7a823          	sw	a4,48(a5)
20402380:	fd9ff06f          	j	20402358 <gpio_sifive_pin_interrupt_configure+0xac>
		pin_irq = base_irq + (pin << 8);
20402384:	00859593          	slli	a1,a1,0x8
20402388:	fddff06f          	j	20402364 <gpio_sifive_pin_interrupt_configure+0xb8>
		if ((trig & GPIO_INT_HIGH_1) != 0) {
2040238c:	00040637          	lui	a2,0x40
20402390:	00c6f633          	and	a2,a3,a2
20402394:	00060a63          	beqz	a2,204023a8 <gpio_sifive_pin_interrupt_configure+0xfc>
			gpio->rise_ip = BIT(pin);
20402398:	00e7ae23          	sw	a4,28(a5)
			gpio->rise_ie |= BIT(pin);
2040239c:	0187a603          	lw	a2,24(a5)
204023a0:	00c76633          	or	a2,a4,a2
204023a4:	00c7ac23          	sw	a2,24(a5)
		if ((trig & GPIO_INT_LOW_0) != 0) {
204023a8:	00020637          	lui	a2,0x20
204023ac:	00c6f6b3          	and	a3,a3,a2
204023b0:	00068a63          	beqz	a3,204023c4 <gpio_sifive_pin_interrupt_configure+0x118>
			gpio->fall_ip = BIT(pin);
204023b4:	02e7a223          	sw	a4,36(a5)
			gpio->fall_ie |= BIT(pin);
204023b8:	0207a683          	lw	a3,32(a5)
204023bc:	00d76733          	or	a4,a4,a3
204023c0:	02e7a023          	sw	a4,32(a5)
		irq_enable(gpio_sifive_pin_irq(cfg->gpio_irq_base, pin));
204023c4:	00882503          	lw	a0,8(a6)
	return ((irq >> 8) && 0xff) == 0U ? 1 : 2;
204023c8:	00855793          	srli	a5,a0,0x8
204023cc:	00079663          	bnez	a5,204023d8 <gpio_sifive_pin_interrupt_configure+0x12c>
		pin_irq = base_irq + (pin << 8);
204023d0:	00a58533          	add	a0,a1,a0
204023d4:	f95ff06f          	j	20402368 <gpio_sifive_pin_interrupt_configure+0xbc>
204023d8:	00859593          	slli	a1,a1,0x8
204023dc:	ff5ff06f          	j	204023d0 <gpio_sifive_pin_interrupt_configure+0x124>

204023e0 <spi_context_get_next_buf.constprop.0>:
					     size_t *count,
					     size_t *buf_len,
					     uint8_t dfs)
{
	/* This loop skips zero-length buffers in the set, if any. */
	while (*count) {
204023e0:	0005a703          	lw	a4,0(a1)
204023e4:	00071863          	bnez	a4,204023f4 <spi_context_get_next_buf.constprop.0+0x14>
		}
		++(*current);
		--(*count);
	}

	*buf_len = 0;
204023e8:	00062023          	sw	zero,0(a2) # 20000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x18000>
	return NULL;
204023ec:	00000513          	li	a0,0
}
204023f0:	00008067          	ret
		if (((*current)->len / dfs) != 0) {
204023f4:	00052783          	lw	a5,0(a0) # 14000 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xc000>
204023f8:	0047a683          	lw	a3,4(a5)
204023fc:	00068863          	beqz	a3,2040240c <spi_context_get_next_buf.constprop.0+0x2c>
			return (*current)->buf;
20402400:	0007a503          	lw	a0,0(a5)
			*buf_len = (*current)->len / dfs;
20402404:	00d62023          	sw	a3,0(a2)
			return (*current)->buf;
20402408:	00008067          	ret
		++(*current);
2040240c:	00878793          	addi	a5,a5,8
20402410:	00f52023          	sw	a5,0(a0)
		--(*count);
20402414:	fff70713          	addi	a4,a4,-1
20402418:	00e5a023          	sw	a4,0(a1)
2040241c:	fc5ff06f          	j	204023e0 <spi_context_get_next_buf.constprop.0>

20402420 <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
20402420:	00050793          	mv	a5,a0
20402424:	00058713          	mv	a4,a1
{
	return gpio_pin_set(spec->port, spec->pin, value);
20402428:	00052503          	lw	a0,0(a0)
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
2040242c:	0047c583          	lbu	a1,4(a5)
20402430:	00100793          	li	a5,1
20402434:	00b795b3          	sll	a1,a5,a1
20402438:	01052783          	lw	a5,16(a0)
2040243c:	0007a783          	lw	a5,0(a5)
20402440:	00f5f7b3          	and	a5,a1,a5
20402444:	00078463          	beqz	a5,2040244c <gpio_pin_set_dt.isra.0+0x2c>
		value = (value != 0) ? 0 : 1;
20402448:	00174713          	xori	a4,a4,1
	if (value != 0)	{
2040244c:	00070863          	beqz	a4,2040245c <gpio_pin_set_dt.isra.0+0x3c>
	return api->port_set_bits_raw(port, pins);
20402450:	00852783          	lw	a5,8(a0)
20402454:	00c7a783          	lw	a5,12(a5)
	return api->port_clear_bits_raw(port, pins);
20402458:	00078067          	jr	a5
2040245c:	00852783          	lw	a5,8(a0)
20402460:	0107a783          	lw	a5,16(a5)
20402464:	ff5ff06f          	j	20402458 <gpio_pin_set_dt.isra.0+0x38>

20402468 <_spi_context_cs_control>:
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
20402468:	00052783          	lw	a5,0(a0)
2040246c:	08078a63          	beqz	a5,20402500 <_spi_context_cs_control+0x98>
{
20402470:	ff010113          	addi	sp,sp,-16
20402474:	00812423          	sw	s0,8(sp)
20402478:	00050413          	mv	s0,a0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
2040247c:	0087a503          	lw	a0,8(a5)
{
20402480:	00112623          	sw	ra,12(sp)
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
20402484:	06050663          	beqz	a0,204024f0 <_spi_context_cs_control+0x88>
20402488:	00052703          	lw	a4,0(a0)
2040248c:	06070263          	beqz	a4,204024f0 <_spi_context_cs_control+0x88>
		if (on) {
20402490:	02058463          	beqz	a1,204024b8 <_spi_context_cs_control+0x50>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
20402494:	00100593          	li	a1,1
20402498:	f89ff0ef          	jal	ra,20402420 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
2040249c:	00042783          	lw	a5,0(s0)
204024a0:	0087a783          	lw	a5,8(a5)
204024a4:	0087a503          	lw	a0,8(a5)
}
204024a8:	00812403          	lw	s0,8(sp)
204024ac:	00c12083          	lw	ra,12(sp)
204024b0:	01010113          	addi	sp,sp,16
	z_impl_k_busy_wait(usec_to_wait);
204024b4:	5f90106f          	j	204042ac <z_impl_k_busy_wait>
			if (!force_off &&
204024b8:	00061a63          	bnez	a2,204024cc <_spi_context_cs_control+0x64>
204024bc:	0047d783          	lhu	a5,4(a5)
204024c0:	00001737          	lui	a4,0x1
204024c4:	00e7f7b3          	and	a5,a5,a4
204024c8:	02079463          	bnez	a5,204024f0 <_spi_context_cs_control+0x88>
			k_busy_wait(ctx->config->cs->delay);
204024cc:	00852503          	lw	a0,8(a0)
204024d0:	5dd010ef          	jal	ra,204042ac <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
204024d4:	00042783          	lw	a5,0(s0)
}
204024d8:	00812403          	lw	s0,8(sp)
204024dc:	00c12083          	lw	ra,12(sp)
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
204024e0:	0087a503          	lw	a0,8(a5)
204024e4:	00000593          	li	a1,0
}
204024e8:	01010113          	addi	sp,sp,16
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
204024ec:	f35ff06f          	j	20402420 <gpio_pin_set_dt.isra.0>
}
204024f0:	00c12083          	lw	ra,12(sp)
204024f4:	00812403          	lw	s0,8(sp)
204024f8:	01010113          	addi	sp,sp,16
204024fc:	00008067          	ret
20402500:	00008067          	ret

20402504 <spi_context_unlock_unconditionally>:
{
20402504:	ff010113          	addi	sp,sp,-16
	_spi_context_cs_control(ctx, false, true);
20402508:	00100613          	li	a2,1
2040250c:	00000593          	li	a1,0
{
20402510:	00812423          	sw	s0,8(sp)
20402514:	00112623          	sw	ra,12(sp)
20402518:	00050413          	mv	s0,a0
	_spi_context_cs_control(ctx, false, true);
2040251c:	f4dff0ef          	jal	ra,20402468 <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
20402520:	01842783          	lw	a5,24(s0)
20402524:	00079e63          	bnez	a5,20402540 <spi_context_unlock_unconditionally+0x3c>
		ctx->owner = NULL;
20402528:	00042223          	sw	zero,4(s0)
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
2040252c:	01040513          	addi	a0,s0,16
}
20402530:	00812403          	lw	s0,8(sp)
20402534:	00c12083          	lw	ra,12(sp)
20402538:	01010113          	addi	sp,sp,16
2040253c:	7690006f          	j	204034a4 <z_impl_k_sem_give>
20402540:	00c12083          	lw	ra,12(sp)
20402544:	00812403          	lw	s0,8(sp)
20402548:	01010113          	addi	sp,sp,16
2040254c:	00008067          	ret

20402550 <spi_sifive_release>:
}

int spi_sifive_release(const struct device *dev,
		       const struct spi_config *config)
{
	spi_context_unlock_unconditionally(&SPI_DATA(dev)->ctx);
20402550:	01052503          	lw	a0,16(a0)
{
20402554:	ff010113          	addi	sp,sp,-16
20402558:	00112623          	sw	ra,12(sp)
	spi_context_unlock_unconditionally(&SPI_DATA(dev)->ctx);
2040255c:	fa9ff0ef          	jal	ra,20402504 <spi_context_unlock_unconditionally>
	return 0;
}
20402560:	00c12083          	lw	ra,12(sp)
20402564:	00000513          	li	a0,0
20402568:	01010113          	addi	sp,sp,16
2040256c:	00008067          	ret

20402570 <spi_sifive_init>:
	sys_clear_bit(SPI_REG(dev, REG_FCTRL), SF_FCTRL_EN);
20402570:	00452783          	lw	a5,4(a0)
{
20402574:	fe010113          	addi	sp,sp,-32
20402578:	01612023          	sw	s6,0(sp)
	sys_clear_bit(SPI_REG(dev, REG_FCTRL), SF_FCTRL_EN);
2040257c:	0007a703          	lw	a4,0(a5)
	err = spi_context_cs_configure_all(&SPI_DATA(dev)->ctx);
20402580:	01052b03          	lw	s6,16(a0)
{
20402584:	00812c23          	sw	s0,24(sp)
	*(volatile uint32_t *)addr = temp | (1 << bit);
}

static ALWAYS_INLINE void sys_clear_bit(mem_addr_t addr, unsigned int bit)
{
	uint32_t temp = *(volatile uint32_t *)addr;
20402588:	06072783          	lw	a5,96(a4) # 1060 <__kernel_ram_size+0x1c>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
2040258c:	008b2403          	lw	s0,8(s6)
20402590:	00912a23          	sw	s1,20(sp)
20402594:	01212823          	sw	s2,16(sp)
20402598:	01312623          	sw	s3,12(sp)
2040259c:	01412423          	sw	s4,8(sp)
204025a0:	01512223          	sw	s5,4(sp)
204025a4:	00112e23          	sw	ra,28(sp)

	*(volatile uint32_t *)addr = temp & ~(1 << bit);
204025a8:	ffe7f793          	andi	a5,a5,-2
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
204025ac:	00002937          	lui	s2,0x2
	return gpio_pin_configure(spec->port,
204025b0:	000019b7          	lui	s3,0x1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
204025b4:	fffffa37          	lui	s4,0xfffff
204025b8:	00050493          	mv	s1,a0
204025bc:	06f72023          	sw	a5,96(a4)
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
204025c0:	a0090913          	addi	s2,s2,-1536 # 1a00 <__kernel_ram_size+0x9bc>
	return gpio_pin_configure(spec->port,
204025c4:	60098993          	addi	s3,s3,1536 # 1600 <__kernel_ram_size+0x5bc>
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
204025c8:	fffa0a13          	addi	s4,s4,-1 # ffffefff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xfffff000>
		data->invert |= (gpio_port_pins_t)BIT(pin);
204025cc:	00100a93          	li	s5,1
204025d0:	00cb2783          	lw	a5,12(s6)
204025d4:	00379713          	slli	a4,a5,0x3
204025d8:	008b2783          	lw	a5,8(s6)
204025dc:	00e787b3          	add	a5,a5,a4
204025e0:	00f46a63          	bltu	s0,a5,204025f4 <spi_sifive_init+0x84>
	spi_context_unlock_unconditionally(&SPI_DATA(dev)->ctx);
204025e4:	0104a503          	lw	a0,16(s1)
204025e8:	f1dff0ef          	jal	ra,20402504 <spi_context_unlock_unconditionally>
	return 0;
204025ec:	00000513          	li	a0,0
204025f0:	0740006f          	j	20402664 <spi_sifive_init+0xf4>
		if (!device_is_ready(cs_gpio->port)) {
204025f4:	00042503          	lw	a0,0(s0)
204025f8:	285000ef          	jal	ra,2040307c <z_device_ready>
204025fc:	06050263          	beqz	a0,20402660 <spi_sifive_init+0xf0>
	return gpio_pin_configure(spec->port,
20402600:	00042503          	lw	a0,0(s0)
20402604:	00444583          	lbu	a1,4(s0)
				  spec->dt_flags | extra_flags);
20402608:	00544783          	lbu	a5,5(s0)
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
2040260c:	0017f693          	andi	a3,a5,1
	const struct gpio_driver_api *api =
20402610:	00852883          	lw	a7,8(a0)
	struct gpio_driver_data *data =
20402614:	01052803          	lw	a6,16(a0)
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
20402618:	0127c733          	xor	a4,a5,s2
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
2040261c:	00069463          	bnez	a3,20402624 <spi_sifive_init+0xb4>
	return gpio_pin_configure(spec->port,
20402620:	0137e733          	or	a4,a5,s3
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
20402624:	01477633          	and	a2,a4,s4
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
20402628:	00177713          	andi	a4,a4,1
		data->invert |= (gpio_port_pins_t)BIT(pin);
2040262c:	00082783          	lw	a5,0(a6)
20402630:	00ba96b3          	sll	a3,s5,a1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
20402634:	02070063          	beqz	a4,20402654 <spi_sifive_init+0xe4>
		data->invert |= (gpio_port_pins_t)BIT(pin);
20402638:	00f6e7b3          	or	a5,a3,a5
2040263c:	00f82023          	sw	a5,0(a6)
	return api->pin_configure(port, pin, flags);
20402640:	0008a783          	lw	a5,0(a7)
20402644:	000780e7          	jalr	a5
		if (ret < 0) {
20402648:	00054e63          	bltz	a0,20402664 <spi_sifive_init+0xf4>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
2040264c:	00840413          	addi	s0,s0,8
20402650:	f81ff06f          	j	204025d0 <spi_sifive_init+0x60>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
20402654:	fff6c693          	not	a3,a3
20402658:	00f6f7b3          	and	a5,a3,a5
2040265c:	fe1ff06f          	j	2040263c <spi_sifive_init+0xcc>
			return -ENODEV;
20402660:	fed00513          	li	a0,-19
}
20402664:	01c12083          	lw	ra,28(sp)
20402668:	01812403          	lw	s0,24(sp)
2040266c:	01412483          	lw	s1,20(sp)
20402670:	01012903          	lw	s2,16(sp)
20402674:	00c12983          	lw	s3,12(sp)
20402678:	00812a03          	lw	s4,8(sp)
2040267c:	00412a83          	lw	s5,4(sp)
20402680:	00012b03          	lw	s6,0(sp)
20402684:	02010113          	addi	sp,sp,32
20402688:	00008067          	ret

2040268c <spi_config>:
	if (operation & SPI_MODE_LOOP) {
2040268c:	000016b7          	lui	a3,0x1
20402690:	80968793          	addi	a5,a3,-2039 # 809 <CONFIG_ISR_STACK_SIZE+0x9>
20402694:	00f677b3          	and	a5,a2,a5
20402698:	0c079863          	bnez	a5,20402768 <spi_config+0xdc>
	div = (SPI_CFG(dev)->f_sys / (frequency * 2U)) - 1;
2040269c:	00452783          	lw	a5,4(a0)
204026a0:	00159593          	slli	a1,a1,0x1
	sys_write32((SF_SCKDIV_DIV_MASK & div), SPI_REG(dev, REG_SCKDIV));
204026a4:	fff68693          	addi	a3,a3,-1
	div = (SPI_CFG(dev)->f_sys / (frequency * 2U)) - 1;
204026a8:	0047a703          	lw	a4,4(a5)
204026ac:	02b75733          	divu	a4,a4,a1
204026b0:	fff70713          	addi	a4,a4,-1
	sys_write32((SF_SCKDIV_DIV_MASK & div), SPI_REG(dev, REG_SCKDIV));
204026b4:	00d77733          	and	a4,a4,a3
	return *(volatile uint32_t *)addr;
}

static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
	*(volatile uint32_t *)addr = data;
204026b8:	0007a683          	lw	a3,0(a5)
204026bc:	00e6a023          	sw	a4,0(a3)
	if (operation & SPI_MODE_CPOL) {
204026c0:	00267693          	andi	a3,a2,2
204026c4:	0007a703          	lw	a4,0(a5)
204026c8:	08068063          	beqz	a3,20402748 <spi_config+0xbc>
	uint32_t temp = *(volatile uint32_t *)addr;
204026cc:	00472683          	lw	a3,4(a4)
	*(volatile uint32_t *)addr = temp | (1 << bit);
204026d0:	0026e693          	ori	a3,a3,2
	*(volatile uint32_t *)addr = temp & ~(1 << bit);
204026d4:	00d72223          	sw	a3,4(a4)
	if (operation & SPI_MODE_CPHA) {
204026d8:	00467693          	andi	a3,a2,4
		sys_set_bit(SPI_REG(dev, REG_SCKMODE), SF_SCKMODE_PHA);
204026dc:	0007a703          	lw	a4,0(a5)
	if (operation & SPI_MODE_CPHA) {
204026e0:	06068a63          	beqz	a3,20402754 <spi_config+0xc8>
	uint32_t temp = *(volatile uint32_t *)addr;
204026e4:	00472683          	lw	a3,4(a4)
	*(volatile uint32_t *)addr = temp | (1 << bit);
204026e8:	0016e693          	ori	a3,a3,1
	*(volatile uint32_t *)addr = temp & ~(1 << bit);
204026ec:	00d72223          	sw	a3,4(a4)
	sys_set_mask(SPI_REG(dev, REG_FMT), SF_FMT_LEN_MASK, fmt_len);
204026f0:	0007a583          	lw	a1,0(a5)
	temp &= ~(mask);
204026f4:	fff106b7          	lui	a3,0xfff10
204026f8:	fff68693          	addi	a3,a3,-1 # fff0ffff <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0xfff10000>
	return *(volatile uint32_t *)addr;
204026fc:	0405a703          	lw	a4,64(a1)
	fmt_len &= SF_FMT_LEN_MASK;
20402700:	000f0537          	lui	a0,0xf0
	temp &= ~(mask);
20402704:	00d776b3          	and	a3,a4,a3
	fmt_len &= SF_FMT_LEN_MASK;
20402708:	00b61713          	slli	a4,a2,0xb
2040270c:	00a77733          	and	a4,a4,a0
	temp |= value;
20402710:	00d76733          	or	a4,a4,a3
	*(volatile uint32_t *)addr = data;
20402714:	04e5a023          	sw	a4,64(a1)
	sys_set_mask(SPI_REG(dev, REG_FMT),
20402718:	0007a683          	lw	a3,0(a5)
	if (operation & SPI_TRANSFER_LSB) {
2040271c:	01067613          	andi	a2,a2,16
	return *(volatile uint32_t *)addr;
20402720:	0406a703          	lw	a4,64(a3)
	temp &= ~(mask);
20402724:	ffc77713          	andi	a4,a4,-4
	*(volatile uint32_t *)addr = data;
20402728:	04e6a023          	sw	a4,64(a3)
	if (operation & SPI_TRANSFER_LSB) {
2040272c:	0007a783          	lw	a5,0(a5)
	uint32_t temp = *(volatile uint32_t *)addr;
20402730:	0407a703          	lw	a4,64(a5)
20402734:	02060663          	beqz	a2,20402760 <spi_config+0xd4>
	*(volatile uint32_t *)addr = temp | (1 << bit);
20402738:	00476713          	ori	a4,a4,4
	*(volatile uint32_t *)addr = temp & ~(1 << bit);
2040273c:	04e7a023          	sw	a4,64(a5)
	return 0;
20402740:	00000513          	li	a0,0
}
20402744:	00008067          	ret
	uint32_t temp = *(volatile uint32_t *)addr;
20402748:	00472683          	lw	a3,4(a4)
	*(volatile uint32_t *)addr = temp & ~(1 << bit);
2040274c:	ffd6f693          	andi	a3,a3,-3
20402750:	f85ff06f          	j	204026d4 <spi_config+0x48>
	uint32_t temp = *(volatile uint32_t *)addr;
20402754:	00472683          	lw	a3,4(a4)
	*(volatile uint32_t *)addr = temp & ~(1 << bit);
20402758:	ffe6f693          	andi	a3,a3,-2
2040275c:	f91ff06f          	j	204026ec <spi_config+0x60>
20402760:	ffb77713          	andi	a4,a4,-5
20402764:	fd9ff06f          	j	2040273c <spi_config+0xb0>
		return -ENOTSUP;
20402768:	f7a00513          	li	a0,-134
}
2040276c:	00008067          	ret

20402770 <spi_sifive_send>:
	while (sys_read32(SPI_REG(dev, REG_TXDATA)) & SF_TXDATA_FULL) {
20402770:	00452783          	lw	a5,4(a0) # f0004 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xe8004>
20402774:	0007a783          	lw	a5,0(a5)
20402778:	04878693          	addi	a3,a5,72
	return *(volatile uint32_t *)addr;
2040277c:	0006a703          	lw	a4,0(a3)
20402780:	fe074ee3          	bltz	a4,2040277c <spi_sifive_send+0xc>
	*(volatile uint32_t *)addr = data;
20402784:	04b7a423          	sw	a1,72(a5)
}
20402788:	00008067          	ret

2040278c <spi_sifive_recv>:
	while ((val = sys_read32(SPI_REG(dev, REG_RXDATA))) & SF_RXDATA_EMPTY) {
2040278c:	00452783          	lw	a5,4(a0)
20402790:	0007a783          	lw	a5,0(a5)
20402794:	04c78793          	addi	a5,a5,76
	return *(volatile uint32_t *)addr;
20402798:	0007a503          	lw	a0,0(a5)
2040279c:	fe054ee3          	bltz	a0,20402798 <spi_sifive_recv+0xc>
}
204027a0:	01051513          	slli	a0,a0,0x10
204027a4:	01055513          	srli	a0,a0,0x10
204027a8:	00008067          	ret

204027ac <spi_sifive_xfer>:
{
204027ac:	fd010113          	addi	sp,sp,-48
204027b0:	02812423          	sw	s0,40(sp)
	struct spi_context *ctx = &SPI_DATA(dev)->ctx;
204027b4:	01052403          	lw	s0,16(a0)
{
204027b8:	02912223          	sw	s1,36(sp)
204027bc:	03212023          	sw	s2,32(sp)
204027c0:	01312e23          	sw	s3,28(sp)
204027c4:	01412c23          	sw	s4,24(sp)
204027c8:	01512a23          	sw	s5,20(sp)
204027cc:	01612823          	sw	s6,16(sp)
204027d0:	01712623          	sw	s7,12(sp)
204027d4:	01812423          	sw	s8,8(sp)
204027d8:	02112623          	sw	ra,44(sp)
204027dc:	00050493          	mv	s1,a0
204027e0:	00058913          	mv	s2,a1
	if (!ctx->tx_len) {
		/* Current buffer is done. Get the next one to be processed. */
		++ctx->current_tx;
		--ctx->tx_count;
		ctx->tx_buf = (const uint8_t *)
			spi_context_get_next_buf(&ctx->current_tx,
204027e4:	04840993          	addi	s3,s0,72
204027e8:	03840a13          	addi	s4,s0,56
204027ec:	03440a93          	addi	s5,s0,52
	if (!ctx->rx_len) {
		/* Current buffer is done. Get the next one to be processed. */
		++ctx->current_rx;
		--ctx->rx_count;
		ctx->rx_buf = (uint8_t *)
			spi_context_get_next_buf(&ctx->current_rx,
204027f0:	05040b13          	addi	s6,s0,80
204027f4:	04040b93          	addi	s7,s0,64
204027f8:	03c40c13          	addi	s8,s0,60
	return !!(ctx->tx_buf && ctx->tx_len);
204027fc:	04442783          	lw	a5,68(s0)
			txd = 0U;
20402800:	00000593          	li	a1,0
20402804:	00078863          	beqz	a5,20402814 <spi_sifive_xfer+0x68>
20402808:	04842703          	lw	a4,72(s0)
2040280c:	00070463          	beqz	a4,20402814 <spi_sifive_xfer+0x68>
			txd = *ctx->tx_buf;
20402810:	0007c583          	lbu	a1,0(a5)
		spi_sifive_send(dev, txd);
20402814:	00048513          	mv	a0,s1
20402818:	f59ff0ef          	jal	ra,20402770 <spi_sifive_send>
	if (!ctx->tx_len) {
2040281c:	04842783          	lw	a5,72(s0)
20402820:	02078e63          	beqz	a5,2040285c <spi_sifive_xfer+0xb0>
	ctx->tx_len -= len;
20402824:	fff78793          	addi	a5,a5,-1
20402828:	04f42423          	sw	a5,72(s0)
	if (!ctx->tx_len) {
2040282c:	0e079463          	bnez	a5,20402914 <spi_sifive_xfer+0x168>
		++ctx->current_tx;
20402830:	03442783          	lw	a5,52(s0)
			spi_context_get_next_buf(&ctx->current_tx,
20402834:	00098613          	mv	a2,s3
20402838:	000a0593          	mv	a1,s4
		++ctx->current_tx;
2040283c:	00878793          	addi	a5,a5,8
20402840:	02f42a23          	sw	a5,52(s0)
		--ctx->tx_count;
20402844:	03842783          	lw	a5,56(s0)
			spi_context_get_next_buf(&ctx->current_tx,
20402848:	000a8513          	mv	a0,s5
		--ctx->tx_count;
2040284c:	fff78793          	addi	a5,a5,-1
20402850:	02f42c23          	sw	a5,56(s0)
			spi_context_get_next_buf(&ctx->current_tx,
20402854:	b8dff0ef          	jal	ra,204023e0 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
20402858:	04a42223          	sw	a0,68(s0)
		rxd = spi_sifive_recv(dev);
2040285c:	00048513          	mv	a0,s1
20402860:	f2dff0ef          	jal	ra,2040278c <spi_sifive_recv>
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
20402864:	04c42783          	lw	a5,76(s0)
20402868:	00078863          	beqz	a5,20402878 <spi_sifive_xfer+0xcc>
2040286c:	05042703          	lw	a4,80(s0)
20402870:	00070463          	beqz	a4,20402878 <spi_sifive_xfer+0xcc>
			*ctx->rx_buf = rxd;
20402874:	00a78023          	sb	a0,0(a5)
	if (!ctx->rx_len) {
20402878:	05042783          	lw	a5,80(s0)
2040287c:	02078e63          	beqz	a5,204028b8 <spi_sifive_xfer+0x10c>
	ctx->rx_len -= len;
20402880:	fff78793          	addi	a5,a5,-1
20402884:	04f42823          	sw	a5,80(s0)
	if (!ctx->rx_len) {
20402888:	0a079063          	bnez	a5,20402928 <spi_sifive_xfer+0x17c>
		++ctx->current_rx;
2040288c:	03c42783          	lw	a5,60(s0)
			spi_context_get_next_buf(&ctx->current_rx,
20402890:	000b0613          	mv	a2,s6
20402894:	000b8593          	mv	a1,s7
		++ctx->current_rx;
20402898:	00878793          	addi	a5,a5,8
2040289c:	02f42e23          	sw	a5,60(s0)
		--ctx->rx_count;
204028a0:	04042783          	lw	a5,64(s0)
			spi_context_get_next_buf(&ctx->current_rx,
204028a4:	000c0513          	mv	a0,s8
		--ctx->rx_count;
204028a8:	fff78793          	addi	a5,a5,-1
204028ac:	04f42023          	sw	a5,64(s0)
			spi_context_get_next_buf(&ctx->current_rx,
204028b0:	b31ff0ef          	jal	ra,204023e0 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
204028b4:	04a42623          	sw	a0,76(s0)
	} while (spi_context_tx_on(ctx) || spi_context_rx_on(ctx));
204028b8:	04842783          	lw	a5,72(s0)
204028bc:	f40790e3          	bnez	a5,204027fc <spi_sifive_xfer+0x50>
204028c0:	05042783          	lw	a5,80(s0)
204028c4:	f2079ce3          	bnez	a5,204027fc <spi_sifive_xfer+0x50>
	if (!hw_cs_control) {
204028c8:	06091a63          	bnez	s2,2040293c <spi_sifive_xfer+0x190>
	_spi_context_cs_control(ctx, on, false);
204028cc:	0104a503          	lw	a0,16(s1)
204028d0:	00000613          	li	a2,0
204028d4:	00000593          	li	a1,0
204028d8:	b91ff0ef          	jal	ra,20402468 <_spi_context_cs_control>
	ctx->sync_status = status;
204028dc:	02042823          	sw	zero,48(s0)
204028e0:	02040513          	addi	a0,s0,32
}
204028e4:	02812403          	lw	s0,40(sp)
204028e8:	02c12083          	lw	ra,44(sp)
204028ec:	02412483          	lw	s1,36(sp)
204028f0:	02012903          	lw	s2,32(sp)
204028f4:	01c12983          	lw	s3,28(sp)
204028f8:	01812a03          	lw	s4,24(sp)
204028fc:	01412a83          	lw	s5,20(sp)
20402900:	01012b03          	lw	s6,16(sp)
20402904:	00c12b83          	lw	s7,12(sp)
20402908:	00812c03          	lw	s8,8(sp)
2040290c:	03010113          	addi	sp,sp,48
20402910:	3950006f          	j	204034a4 <z_impl_k_sem_give>
	} else if (ctx->tx_buf) {
20402914:	04442783          	lw	a5,68(s0)
20402918:	f40782e3          	beqz	a5,2040285c <spi_sifive_xfer+0xb0>
		ctx->tx_buf += dfs * len;
2040291c:	00178793          	addi	a5,a5,1
20402920:	04f42223          	sw	a5,68(s0)
20402924:	f39ff06f          	j	2040285c <spi_sifive_xfer+0xb0>
	} else if (ctx->rx_buf) {
20402928:	04c42783          	lw	a5,76(s0)
2040292c:	f80786e3          	beqz	a5,204028b8 <spi_sifive_xfer+0x10c>
		ctx->rx_buf += dfs * len;
20402930:	00178793          	addi	a5,a5,1
20402934:	04f42623          	sw	a5,76(s0)
20402938:	f81ff06f          	j	204028b8 <spi_sifive_xfer+0x10c>
		sys_write32(SF_CSMODE_OFF, SPI_REG(dev, REG_CSMODE));
2040293c:	0044a783          	lw	a5,4(s1)
	*(volatile uint32_t *)addr = data;
20402940:	00300713          	li	a4,3
20402944:	0007a783          	lw	a5,0(a5)
20402948:	00e7ac23          	sw	a4,24(a5)
}
2040294c:	f91ff06f          	j	204028dc <spi_sifive_xfer+0x130>

20402950 <spi_sifive_transceive>:
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
20402950:	0045d783          	lhu	a5,4(a1)
{
20402954:	fe010113          	addi	sp,sp,-32
20402958:	00002737          	lui	a4,0x2
2040295c:	00812c23          	sw	s0,24(sp)
20402960:	00912a23          	sw	s1,20(sp)
20402964:	01212823          	sw	s2,16(sp)
20402968:	01312623          	sw	s3,12(sp)
2040296c:	01412423          	sw	s4,8(sp)
20402970:	00112e23          	sw	ra,28(sp)
20402974:	01512223          	sw	s5,4(sp)
20402978:	00e7f7b3          	and	a5,a5,a4
	spi_context_lock(&SPI_DATA(dev)->ctx, false, NULL, config);
2040297c:	01052903          	lw	s2,16(a0)
{
20402980:	00050493          	mv	s1,a0
20402984:	00058413          	mv	s0,a1
20402988:	00060a13          	mv	s4,a2
2040298c:	00068993          	mv	s3,a3
20402990:	0a079063          	bnez	a5,20402a30 <spi_sifive_transceive+0xe0>
	return z_impl_k_sem_take(sem, timeout);
20402994:	fff00593          	li	a1,-1
20402998:	fff00613          	li	a2,-1
2040299c:	01090513          	addi	a0,s2,16
204029a0:	371000ef          	jal	ra,20403510 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
204029a4:	00892223          	sw	s0,4(s2)
	SPI_DATA(dev)->ctx.config = config;
204029a8:	0104a783          	lw	a5,16(s1)
	if (config->cs == NULL) {
204029ac:	00842683          	lw	a3,8(s0)
	SPI_DATA(dev)->ctx.config = config;
204029b0:	0087a023          	sw	s0,0(a5)
		sys_write32(SF_CSMODE_OFF, SPI_REG(dev, REG_CSMODE));
204029b4:	0044a783          	lw	a5,4(s1)
204029b8:	0007a703          	lw	a4,0(a5)
	if (config->cs == NULL) {
204029bc:	08068463          	beqz	a3,20402a44 <spi_sifive_transceive+0xf4>
	*(volatile uint32_t *)addr = data;
204029c0:	00300793          	li	a5,3
204029c4:	00f72c23          	sw	a5,24(a4) # 2018 <__kernel_ram_size+0xfd4>
	bool hw_cs_control = false;
204029c8:	00000a93          	li	s5,0
	rc = spi_config(dev, config->frequency, config->operation);
204029cc:	00445603          	lhu	a2,4(s0)
204029d0:	00042583          	lw	a1,0(s0)
204029d4:	00048513          	mv	a0,s1
204029d8:	cb5ff0ef          	jal	ra,2040268c <spi_config>
204029dc:	00050913          	mv	s2,a0
	if (rc < 0) {
204029e0:	0104a403          	lw	s0,16(s1)
204029e4:	06055e63          	bgez	a0,20402a60 <spi_sifive_transceive+0x110>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
204029e8:	00042783          	lw	a5,0(s0)
204029ec:	00002737          	lui	a4,0x2
204029f0:	0047d783          	lhu	a5,4(a5)
204029f4:	00e7f7b3          	and	a5,a5,a4
204029f8:	00079863          	bnez	a5,20402a08 <spi_sifive_transceive+0xb8>
		ctx->owner = NULL;
204029fc:	00042223          	sw	zero,4(s0)
	z_impl_k_sem_give(sem);
20402a00:	01040513          	addi	a0,s0,16
20402a04:	2a1000ef          	jal	ra,204034a4 <z_impl_k_sem_give>
}
20402a08:	01c12083          	lw	ra,28(sp)
20402a0c:	01812403          	lw	s0,24(sp)
20402a10:	01412483          	lw	s1,20(sp)
20402a14:	00c12983          	lw	s3,12(sp)
20402a18:	00812a03          	lw	s4,8(sp)
20402a1c:	00412a83          	lw	s5,4(sp)
20402a20:	00090513          	mv	a0,s2
20402a24:	01012903          	lw	s2,16(sp)
20402a28:	02010113          	addi	sp,sp,32
20402a2c:	00008067          	ret
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
20402a30:	01892783          	lw	a5,24(s2)
20402a34:	f60790e3          	bnez	a5,20402994 <spi_sifive_transceive+0x44>
		(k_sem_count_get(&ctx->lock) == 0) &&
20402a38:	00492783          	lw	a5,4(s2)
20402a3c:	f4f59ce3          	bne	a1,a5,20402994 <spi_sifive_transceive+0x44>
20402a40:	f69ff06f          	j	204029a8 <spi_sifive_transceive+0x58>
		sys_write32(config->slave, SPI_REG(dev, REG_CSID));
20402a44:	00645683          	lhu	a3,6(s0)
		hw_cs_control = true;
20402a48:	00100a93          	li	s5,1
20402a4c:	00d72823          	sw	a3,16(a4) # 2010 <__kernel_ram_size+0xfcc>
		sys_write32(SF_CSMODE_OFF, SPI_REG(dev, REG_CSMODE));
20402a50:	0007a783          	lw	a5,0(a5)
20402a54:	00300713          	li	a4,3
20402a58:	00e7ac23          	sw	a4,24(a5)
}
20402a5c:	f71ff06f          	j	204029cc <spi_sifive_transceive+0x7c>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
20402a60:	0e0a1e63          	bnez	s4,20402b5c <spi_sifive_transceive+0x20c>
20402a64:	02042a23          	sw	zero,52(s0)
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
20402a68:	00000793          	li	a5,0
20402a6c:	02f42c23          	sw	a5,56(s0)
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
20402a70:	04840613          	addi	a2,s0,72
20402a74:	03840593          	addi	a1,s0,56
20402a78:	03440513          	addi	a0,s0,52
20402a7c:	965ff0ef          	jal	ra,204023e0 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
20402a80:	04a42223          	sw	a0,68(s0)
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
20402a84:	0e099863          	bnez	s3,20402b74 <spi_sifive_transceive+0x224>
20402a88:	02042e23          	sw	zero,60(s0)
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
20402a8c:	00000793          	li	a5,0
20402a90:	04f42023          	sw	a5,64(s0)
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
20402a94:	05040613          	addi	a2,s0,80
20402a98:	04040593          	addi	a1,s0,64
20402a9c:	03c40513          	addi	a0,s0,60
20402aa0:	941ff0ef          	jal	ra,204023e0 <spi_context_get_next_buf.constprop.0>
	ctx->rx_buf = (uint8_t *)
20402aa4:	04a42623          	sw	a0,76(s0)
	ctx->sync_status = 0;
20402aa8:	02042823          	sw	zero,48(s0)
	if (!hw_cs_control) {
20402aac:	0e0a9063          	bnez	s5,20402b8c <spi_sifive_transceive+0x23c>
	_spi_context_cs_control(ctx, on, false);
20402ab0:	0104a503          	lw	a0,16(s1)
20402ab4:	00000613          	li	a2,0
20402ab8:	00100593          	li	a1,1
20402abc:	9adff0ef          	jal	ra,20402468 <_spi_context_cs_control>
	spi_sifive_xfer(dev, hw_cs_control);
20402ac0:	000a8593          	mv	a1,s5
20402ac4:	00048513          	mv	a0,s1
20402ac8:	ce5ff0ef          	jal	ra,204027ac <spi_sifive_xfer>
	rc = spi_context_wait_for_completion(&SPI_DATA(dev)->ctx);
20402acc:	0104a403          	lw	s0,16(s1)
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
20402ad0:	04842703          	lw	a4,72(s0)
20402ad4:	05042783          	lw	a5,80(s0)
20402ad8:	00e7f463          	bgeu	a5,a4,20402ae0 <spi_sifive_transceive+0x190>
20402adc:	00070793          	mv	a5,a4
20402ae0:	00002737          	lui	a4,0x2
20402ae4:	f4070713          	addi	a4,a4,-192 # 1f40 <__kernel_ram_size+0xefc>
20402ae8:	02e787b3          	mul	a5,a5,a4
			     ctx->config->frequency;
20402aec:	00042703          	lw	a4,0(s0)
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
20402af0:	3e800613          	li	a2,1000
20402af4:	00000693          	li	a3,0
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
20402af8:	00072583          	lw	a1,0(a4)
20402afc:	02b7d7b3          	divu	a5,a5,a1
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
20402b00:	0c878793          	addi	a5,a5,200
20402b04:	0197d593          	srli	a1,a5,0x19
20402b08:	00779793          	slli	a5,a5,0x7
20402b0c:	3e778513          	addi	a0,a5,999
20402b10:	00f537b3          	sltu	a5,a0,a5
20402b14:	00b785b3          	add	a1,a5,a1
20402b18:	fccfd0ef          	jal	ra,204002e4 <__udivdi3>
20402b1c:	00058613          	mv	a2,a1
20402b20:	00050593          	mv	a1,a0
	return z_impl_k_sem_take(sem, timeout);
20402b24:	02040513          	addi	a0,s0,32
20402b28:	1e9000ef          	jal	ra,20403510 <z_impl_k_sem_take>
		return -ETIMEDOUT;
20402b2c:	f8c00913          	li	s2,-116
	if (k_sem_take(&ctx->sync, timeout)) {
20402b30:	00051463          	bnez	a0,20402b38 <spi_sifive_transceive+0x1e8>
	status = ctx->sync_status;
20402b34:	03042903          	lw	s2,48(s0)
	spi_context_release(&SPI_DATA(dev)->ctx, rc);
20402b38:	0104a503          	lw	a0,16(s1)
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
20402b3c:	00002737          	lui	a4,0x2
20402b40:	00052783          	lw	a5,0(a0)
20402b44:	0047d783          	lhu	a5,4(a5)
20402b48:	00e7f7b3          	and	a5,a5,a4
20402b4c:	ea079ee3          	bnez	a5,20402a08 <spi_sifive_transceive+0xb8>
		ctx->owner = NULL;
20402b50:	00052223          	sw	zero,4(a0)
	z_impl_k_sem_give(sem);
20402b54:	01050513          	addi	a0,a0,16
20402b58:	eadff06f          	j	20402a04 <spi_sifive_transceive+0xb4>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
20402b5c:	000a2703          	lw	a4,0(s4)
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
20402b60:	00000793          	li	a5,0
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
20402b64:	02e42a23          	sw	a4,52(s0)
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
20402b68:	f00702e3          	beqz	a4,20402a6c <spi_sifive_transceive+0x11c>
20402b6c:	004a2783          	lw	a5,4(s4)
20402b70:	efdff06f          	j	20402a6c <spi_sifive_transceive+0x11c>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
20402b74:	0009a703          	lw	a4,0(s3)
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
20402b78:	00000793          	li	a5,0
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
20402b7c:	02e42e23          	sw	a4,60(s0)
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
20402b80:	f00708e3          	beqz	a4,20402a90 <spi_sifive_transceive+0x140>
20402b84:	0049a783          	lw	a5,4(s3)
20402b88:	f09ff06f          	j	20402a90 <spi_sifive_transceive+0x140>
		sys_write32(SF_CSMODE_HOLD, SPI_REG(dev, REG_CSMODE));
20402b8c:	0044a783          	lw	a5,4(s1)
	*(volatile uint32_t *)addr = data;
20402b90:	00200713          	li	a4,2
20402b94:	0007a783          	lw	a5,0(a5)
20402b98:	00e7ac23          	sw	a4,24(a5)
}
20402b9c:	f25ff06f          	j	20402ac0 <spi_sifive_transceive+0x170>

20402ba0 <uart_sifive_poll_out>:
 * @param c Character to send
 */
static void uart_sifive_poll_out(const struct device *dev,
					 unsigned char c)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402ba0:	00452783          	lw	a5,4(a0)
20402ba4:	0007a783          	lw	a5,0(a5)

	/* Wait while TX FIFO is full */
	while (uart->tx & TXDATA_FULL) {
20402ba8:	0007a703          	lw	a4,0(a5)
20402bac:	fe074ee3          	bltz	a4,20402ba8 <uart_sifive_poll_out+0x8>
	}

	uart->tx = (int)c;
20402bb0:	00b7a023          	sw	a1,0(a5)
}
20402bb4:	00008067          	ret

20402bb8 <uart_sifive_poll_in>:
 *
 * @return 0 if a character arrived, -1 if the input buffer if empty.
 */
static int uart_sifive_poll_in(const struct device *dev, unsigned char *c)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402bb8:	00452783          	lw	a5,4(a0)
20402bbc:	0007a783          	lw	a5,0(a5)
	uint32_t val = uart->rx;
20402bc0:	0047a783          	lw	a5,4(a5)

	if (val & RXDATA_EMPTY) {
20402bc4:	0007c863          	bltz	a5,20402bd4 <uart_sifive_poll_in+0x1c>
		return -1;
	}

	*c = (unsigned char)(val & RXDATA_MASK);
20402bc8:	00f58023          	sb	a5,0(a1)

	return 0;
20402bcc:	00000513          	li	a0,0
20402bd0:	00008067          	ret
		return -1;
20402bd4:	fff00513          	li	a0,-1
}
20402bd8:	00008067          	ret

20402bdc <uart_sifive_fifo_fill>:
 */
static int uart_sifive_fifo_fill(const struct device *dev,
				 const uint8_t *tx_data,
				 int size)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402bdc:	00452783          	lw	a5,4(a0)
	int i;

	for (i = 0; i < size && !(uart->tx & TXDATA_FULL); i++)
20402be0:	00000513          	li	a0,0
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402be4:	0007a783          	lw	a5,0(a5)
	for (i = 0; i < size && !(uart->tx & TXDATA_FULL); i++)
20402be8:	00c55663          	bge	a0,a2,20402bf4 <uart_sifive_fifo_fill+0x18>
20402bec:	0007a703          	lw	a4,0(a5)
20402bf0:	00075463          	bgez	a4,20402bf8 <uart_sifive_fifo_fill+0x1c>
		uart->tx = (int)tx_data[i];

	return i;
}
20402bf4:	00008067          	ret
		uart->tx = (int)tx_data[i];
20402bf8:	00a58733          	add	a4,a1,a0
20402bfc:	00074703          	lbu	a4,0(a4) # 2000 <__kernel_ram_size+0xfbc>
	for (i = 0; i < size && !(uart->tx & TXDATA_FULL); i++)
20402c00:	00150513          	addi	a0,a0,1
		uart->tx = (int)tx_data[i];
20402c04:	00e7a023          	sw	a4,0(a5)
	for (i = 0; i < size && !(uart->tx & TXDATA_FULL); i++)
20402c08:	fe1ff06f          	j	20402be8 <uart_sifive_fifo_fill+0xc>

20402c0c <uart_sifive_fifo_read>:
 */
static int uart_sifive_fifo_read(const struct device *dev,
				 uint8_t *rx_data,
				 const int size)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c0c:	00452783          	lw	a5,4(a0)
	int i;
	uint32_t val;

	for (i = 0; i < size; i++) {
20402c10:	00000513          	li	a0,0
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c14:	0007a703          	lw	a4,0(a5)
	for (i = 0; i < size; i++) {
20402c18:	00c54463          	blt	a0,a2,20402c20 <uart_sifive_fifo_read+0x14>

		rx_data[i] = (uint8_t)(val & RXDATA_MASK);
	}

	return i;
}
20402c1c:	00008067          	ret
		val = uart->rx;
20402c20:	00472783          	lw	a5,4(a4)
		if (val & RXDATA_EMPTY)
20402c24:	fe07cce3          	bltz	a5,20402c1c <uart_sifive_fifo_read+0x10>
		rx_data[i] = (uint8_t)(val & RXDATA_MASK);
20402c28:	00a586b3          	add	a3,a1,a0
20402c2c:	00f68023          	sb	a5,0(a3)
	for (i = 0; i < size; i++) {
20402c30:	00150513          	addi	a0,a0,1
20402c34:	fe5ff06f          	j	20402c18 <uart_sifive_fifo_read+0xc>

20402c38 <uart_sifive_irq_tx_enable>:
 *
 * @return N/A
 */
static void uart_sifive_irq_tx_enable(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c38:	00452783          	lw	a5,4(a0)
20402c3c:	0007a703          	lw	a4,0(a5)

	uart->ie |= IE_TXWM;
20402c40:	01072783          	lw	a5,16(a4)
20402c44:	0017e793          	ori	a5,a5,1
20402c48:	00f72823          	sw	a5,16(a4)
}
20402c4c:	00008067          	ret

20402c50 <uart_sifive_irq_tx_disable>:
 *
 * @return N/A
 */
static void uart_sifive_irq_tx_disable(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c50:	00452783          	lw	a5,4(a0)
20402c54:	0007a703          	lw	a4,0(a5)

	uart->ie &= ~IE_TXWM;
20402c58:	01072783          	lw	a5,16(a4)
20402c5c:	ffe7f793          	andi	a5,a5,-2
20402c60:	00f72823          	sw	a5,16(a4)
}
20402c64:	00008067          	ret

20402c68 <uart_sifive_irq_tx_ready>:
 *
 * @return 1 if an IRQ is ready, 0 otherwise
 */
static int uart_sifive_irq_tx_ready(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c68:	00452783          	lw	a5,4(a0)
20402c6c:	0007a783          	lw	a5,0(a5)

	return !!(uart->ip & IE_TXWM);
20402c70:	0147a503          	lw	a0,20(a5)
}
20402c74:	00157513          	andi	a0,a0,1
20402c78:	00008067          	ret

20402c7c <uart_sifive_irq_tx_complete>:
 *
 * @return 1 if nothing remains to be transmitted, 0 otherwise
 */
static int uart_sifive_irq_tx_complete(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c7c:	00452783          	lw	a5,4(a0)
20402c80:	0007a783          	lw	a5,0(a5)

	/*
	 * No TX EMPTY flag for this controller,
	 * just check if TX FIFO is not full
	 */
	return !(uart->tx & TXDATA_FULL);
20402c84:	0007a503          	lw	a0,0(a5)
20402c88:	fff54513          	not	a0,a0
}
20402c8c:	01f55513          	srli	a0,a0,0x1f
20402c90:	00008067          	ret

20402c94 <uart_sifive_irq_rx_enable>:
 *
 * @return N/A
 */
static void uart_sifive_irq_rx_enable(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402c94:	00452783          	lw	a5,4(a0)
20402c98:	0007a703          	lw	a4,0(a5)

	uart->ie |= IE_RXWM;
20402c9c:	01072783          	lw	a5,16(a4)
20402ca0:	0027e793          	ori	a5,a5,2
20402ca4:	00f72823          	sw	a5,16(a4)
}
20402ca8:	00008067          	ret

20402cac <uart_sifive_irq_rx_disable>:
 *
 * @return N/A
 */
static void uart_sifive_irq_rx_disable(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402cac:	00452783          	lw	a5,4(a0)
20402cb0:	0007a703          	lw	a4,0(a5)

	uart->ie &= ~IE_RXWM;
20402cb4:	01072783          	lw	a5,16(a4)
20402cb8:	ffd7f793          	andi	a5,a5,-3
20402cbc:	00f72823          	sw	a5,16(a4)
}
20402cc0:	00008067          	ret

20402cc4 <uart_sifive_irq_rx_ready>:
 *
 * @return 1 if an IRQ is ready, 0 otherwise
 */
static int uart_sifive_irq_rx_ready(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402cc4:	00452783          	lw	a5,4(a0)
20402cc8:	0007a783          	lw	a5,0(a5)

	return !!(uart->ip & IE_RXWM);
20402ccc:	0147a503          	lw	a0,20(a5)
20402cd0:	00155513          	srli	a0,a0,0x1
}
20402cd4:	00157513          	andi	a0,a0,1
20402cd8:	00008067          	ret

20402cdc <uart_sifive_irq_err_enable>:

/* No error interrupt for this controller */
static void uart_sifive_irq_err_enable(const struct device *dev)
{
	ARG_UNUSED(dev);
}
20402cdc:	00008067          	ret

20402ce0 <uart_sifive_irq_is_pending>:
 *
 * @return 1 if an IRQ is pending, 0 otherwise
 */
static int uart_sifive_irq_is_pending(const struct device *dev)
{
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402ce0:	00452783          	lw	a5,4(a0)
20402ce4:	0007a783          	lw	a5,0(a5)

	return !!(uart->ip & (IE_RXWM | IE_TXWM));
20402ce8:	0147a503          	lw	a0,20(a5)
20402cec:	00357513          	andi	a0,a0,3
}
20402cf0:	00a03533          	snez	a0,a0
20402cf4:	00008067          	ret

20402cf8 <uart_sifive_irq_update>:

static int uart_sifive_irq_update(const struct device *dev)
{
	return 1;
}
20402cf8:	00100513          	li	a0,1
20402cfc:	00008067          	ret

20402d00 <uart_sifive_irq_callback_set>:
 */
static void uart_sifive_irq_callback_set(const struct device *dev,
					 uart_irq_callback_user_data_t cb,
					 void *cb_data)
{
	struct uart_sifive_data *data = DEV_DATA(dev);
20402d00:	01052783          	lw	a5,16(a0)

	data->callback = cb;
20402d04:	00b7a023          	sw	a1,0(a5)
	data->cb_data = cb_data;
20402d08:	00c7a223          	sw	a2,4(a5)
}
20402d0c:	00008067          	ret

20402d10 <uart_sifive_irq_handler>:

static void uart_sifive_irq_handler(const struct device *dev)
{
	struct uart_sifive_data *data = DEV_DATA(dev);
20402d10:	01052703          	lw	a4,16(a0)

	if (data->callback)
20402d14:	00072783          	lw	a5,0(a4)
20402d18:	00078663          	beqz	a5,20402d24 <uart_sifive_irq_handler+0x14>
		data->callback(dev, data->cb_data);
20402d1c:	00472583          	lw	a1,4(a4)
20402d20:	00078067          	jr	a5
}
20402d24:	00008067          	ret

20402d28 <uart_sifive_init>:
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */


static int uart_sifive_init(const struct device *dev)
{
	const struct uart_sifive_device_config * const cfg = DEV_CFG(dev);
20402d28:	00452683          	lw	a3,4(a0)
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);

	/* Enable TX and RX channels */
	uart->txctrl = TXCTRL_TXEN | CTRL_CNT(cfg->txcnt_irq);
20402d2c:	000705b7          	lui	a1,0x70
{
20402d30:	ff010113          	addi	sp,sp,-16
	uart->txctrl = TXCTRL_TXEN | CTRL_CNT(cfg->txcnt_irq);
20402d34:	0106a703          	lw	a4,16(a3)
	uart->rxctrl = RXCTRL_RXEN | CTRL_CNT(cfg->rxcnt_irq);
20402d38:	00c6a783          	lw	a5,12(a3)
	volatile struct uart_sifive_regs_t *uart = DEV_UART(dev);
20402d3c:	0006a603          	lw	a2,0(a3)
	uart->txctrl = TXCTRL_TXEN | CTRL_CNT(cfg->txcnt_irq);
20402d40:	01071713          	slli	a4,a4,0x10
20402d44:	00b77733          	and	a4,a4,a1
	uart->rxctrl = RXCTRL_RXEN | CTRL_CNT(cfg->rxcnt_irq);
20402d48:	01079793          	slli	a5,a5,0x10
{
20402d4c:	00112623          	sw	ra,12(sp)
	uart->txctrl = TXCTRL_TXEN | CTRL_CNT(cfg->txcnt_irq);
20402d50:	00176713          	ori	a4,a4,1
	uart->rxctrl = RXCTRL_RXEN | CTRL_CNT(cfg->rxcnt_irq);
20402d54:	00b7f7b3          	and	a5,a5,a1
	uart->txctrl = TXCTRL_TXEN | CTRL_CNT(cfg->txcnt_irq);
20402d58:	00e62423          	sw	a4,8(a2)
	uart->rxctrl = RXCTRL_RXEN | CTRL_CNT(cfg->rxcnt_irq);
20402d5c:	0017e793          	ori	a5,a5,1

	/* Set baud rate */
	uart->div = cfg->sys_clk_freq / cfg->baud_rate - 1;
20402d60:	0086a703          	lw	a4,8(a3)
	uart->rxctrl = RXCTRL_RXEN | CTRL_CNT(cfg->rxcnt_irq);
20402d64:	00f62623          	sw	a5,12(a2)
	uart->div = cfg->sys_clk_freq / cfg->baud_rate - 1;
20402d68:	0046a783          	lw	a5,4(a3)
20402d6c:	02e7d7b3          	divu	a5,a5,a4
20402d70:	fff78793          	addi	a5,a5,-1
20402d74:	00f62c23          	sw	a5,24(a2)
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	/* Ensure that uart IRQ is disabled initially */
	uart->ie = 0U;

	/* Setup IRQ handler */
	cfg->cfg_func();
20402d78:	0146a783          	lw	a5,20(a3)
	uart->ie = 0U;
20402d7c:	00062823          	sw	zero,16(a2)
	cfg->cfg_func();
20402d80:	000780e7          	jalr	a5
#endif

	return 0;
}
20402d84:	00c12083          	lw	ra,12(sp)
20402d88:	00000513          	li	a0,0
20402d8c:	01010113          	addi	sp,sp,16
20402d90:	00008067          	ret

20402d94 <uart_sifive_irq_cfg_func_0>:
		    PRE_KERNEL_1, CONFIG_SERIAL_INIT_PRIORITY,
		    (void *)&uart_sifive_driver_api);

#ifdef CONFIG_UART_INTERRUPT_DRIVEN
static void uart_sifive_irq_cfg_func_0(void)
{
20402d94:	ff010113          	addi	sp,sp,-16
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
20402d98:	40b00513          	li	a0,1035
20402d9c:	00100593          	li	a1,1
{
20402da0:	00112623          	sw	ra,12(sp)
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
20402da4:	b9dfe0ef          	jal	ra,20401940 <arch_irq_priority_set>
		    uart_sifive_irq_handler, DEVICE_DT_INST_GET(0),
		    0);

	irq_enable(DT_INST_IRQN(0));
}
20402da8:	00c12083          	lw	ra,12(sp)
	irq_enable(DT_INST_IRQN(0));
20402dac:	40b00513          	li	a0,1035
}
20402db0:	01010113          	addi	sp,sp,16
	irq_enable(DT_INST_IRQN(0));
20402db4:	b45fe06f          	j	204018f8 <arch_irq_enable>

20402db8 <uart_sifive_irq_err_disable>:
20402db8:	00008067          	ret

20402dbc <mtime>:
	volatile uint32_t *r = (uint32_t *)RISCV_MTIME_BASE;
	uint32_t lo, hi;

	/* Likewise, must guard against rollover when reading */
	do {
		hi = r[1];
20402dbc:	0200c7b7          	lui	a5,0x200c
20402dc0:	ffc7a703          	lw	a4,-4(a5) # 200bffc <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x2003ffc>
		lo = r[0];
20402dc4:	ff87a503          	lw	a0,-8(a5)
	} while (r[1] != hi);
20402dc8:	ffc7a583          	lw	a1,-4(a5)
20402dcc:	fee59ae3          	bne	a1,a4,20402dc0 <mtime+0x4>

	return (((uint64_t)hi) << 32) | lo;
#endif
}
20402dd0:	00008067          	ret

20402dd4 <timer_isr>:

static void timer_isr(const void *arg)
{
20402dd4:	ff010113          	addi	sp,sp,-16
20402dd8:	00812423          	sw	s0,8(sp)
20402ddc:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20402de0:	00800413          	li	s0,8
20402de4:	30043473          	csrrc	s0,mstatus,s0
	ARG_UNUSED(arg);

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint64_t now = mtime();
20402de8:	fd5ff0ef          	jal	ra,20402dbc <mtime>
	uint32_t dticks = (uint32_t)((now - last_count) / CYC_PER_TICK);
20402dec:	800006b7          	lui	a3,0x80000
20402df0:	00068693          	mv	a3,a3
20402df4:	0006a783          	lw	a5,0(a3) # 80000000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000001>
20402df8:	0046a703          	lw	a4,4(a3)
	uint64_t now = mtime();
20402dfc:	00050613          	mv	a2,a0
	uint32_t dticks = (uint32_t)((now - last_count) / CYC_PER_TICK);
20402e00:	40f507b3          	sub	a5,a0,a5
20402e04:	00f53533          	sltu	a0,a0,a5
20402e08:	40e58733          	sub	a4,a1,a4
20402e0c:	40a70733          	sub	a4,a4,a0
20402e10:	01871713          	slli	a4,a4,0x18
20402e14:	0087d513          	srli	a0,a5,0x8
20402e18:	00a76533          	or	a0,a4,a0

	last_count = now;
20402e1c:	00c6a023          	sw	a2,0(a3)
20402e20:	00b6a223          	sw	a1,4(a3)
	key = (mstatus & MSTATUS_IEN);
20402e24:	00847413          	andi	s0,s0,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20402e28:	30042473          	csrrs	s0,mstatus,s0
		set_mtimecmp(next);
	}

	k_spin_unlock(&lock, key);
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
}
20402e2c:	00812403          	lw	s0,8(sp)
20402e30:	00c12083          	lw	ra,12(sp)
20402e34:	01010113          	addi	sp,sp,16
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
20402e38:	33c0106f          	j	20404174 <sys_clock_announce>

20402e3c <sys_clock_driver_init>:
{
	return (mtime() << CONFIG_RISCV_MACHINE_TIMER_SYSTEM_CLOCK_DIVIDER);
}

static int sys_clock_driver_init(const struct device *dev)
{
20402e3c:	ff010113          	addi	sp,sp,-16
	ARG_UNUSED(dev);

	IRQ_CONNECT(RISCV_MACHINE_TIMER_IRQ, 0, timer_isr, NULL, 0);
20402e40:	00000593          	li	a1,0
20402e44:	00700513          	li	a0,7
{
20402e48:	00112623          	sw	ra,12(sp)
	IRQ_CONNECT(RISCV_MACHINE_TIMER_IRQ, 0, timer_isr, NULL, 0);
20402e4c:	af5fe0ef          	jal	ra,20401940 <arch_irq_priority_set>
	last_count = mtime();
20402e50:	f6dff0ef          	jal	ra,20402dbc <mtime>
20402e54:	800007b7          	lui	a5,0x80000
20402e58:	00078793          	mv	a5,a5
20402e5c:	00a7a023          	sw	a0,0(a5) # 80000000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000001>
20402e60:	00b7a223          	sw	a1,4(a5)
	set_mtimecmp(last_count + CYC_PER_TICK);
20402e64:	10050713          	addi	a4,a0,256
	r[1] = 0xffffffff;
20402e68:	020047b7          	lui	a5,0x2004
20402e6c:	fff00693          	li	a3,-1
20402e70:	00d7a223          	sw	a3,4(a5) # 2004004 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1ffc004>
	set_mtimecmp(last_count + CYC_PER_TICK);
20402e74:	00a73533          	sltu	a0,a4,a0
20402e78:	00b50533          	add	a0,a0,a1
	r[0] = (uint32_t)time;
20402e7c:	00e7a023          	sw	a4,0(a5)
	r[1] = (uint32_t)(time >> 32);
20402e80:	00a7a223          	sw	a0,4(a5)
	irq_enable(RISCV_MACHINE_TIMER_IRQ);
20402e84:	00700513          	li	a0,7
20402e88:	a71fe0ef          	jal	ra,204018f8 <arch_irq_enable>
	return 0;
}
20402e8c:	00c12083          	lw	ra,12(sp)
20402e90:	00000513          	li	a0,0
20402e94:	01010113          	addi	sp,sp,16
20402e98:	00008067          	ret

20402e9c <sys_clock_set_timeout>:
	if (idle) {
20402e9c:	0c059c63          	bnez	a1,20402f74 <sys_clock_set_timeout+0xd8>
{
20402ea0:	ff010113          	addi	sp,sp,-16
20402ea4:	00112623          	sw	ra,12(sp)
20402ea8:	00812423          	sw	s0,8(sp)
20402eac:	00912223          	sw	s1,4(sp)
	ticks = ticks == K_TICKS_FOREVER ? MAX_TICKS : ticks;
20402eb0:	fff00793          	li	a5,-1
20402eb4:	0af51463          	bne	a0,a5,20402f5c <sys_clock_set_timeout+0xc0>
20402eb8:	00800437          	lui	s0,0x800
20402ebc:	ffd40413          	addi	s0,s0,-3 # 7ffffd <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7f7ffd>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
20402ec0:	008007b7          	lui	a5,0x800
20402ec4:	ffd78713          	addi	a4,a5,-3 # 7ffffd <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x7f7ffd>
20402ec8:	0a874263          	blt	a4,s0,20402f6c <sys_clock_set_timeout+0xd0>
	__asm__ volatile ("csrrc %0, mstatus, %1"
20402ecc:	00800493          	li	s1,8
20402ed0:	3004b4f3          	csrrc	s1,mstatus,s1
	uint64_t now = mtime();
20402ed4:	ee9ff0ef          	jal	ra,20402dbc <mtime>
	adj = (uint32_t)(now - last_count) + (CYC_PER_TICK - 1);
20402ed8:	800007b7          	lui	a5,0x80000
20402edc:	00078793          	mv	a5,a5
20402ee0:	0007a703          	lw	a4,0(a5) # 80000000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000001>
20402ee4:	0047a603          	lw	a2,4(a5)
	if (cyc <= MAX_CYC - adj) {
20402ee8:	800007b7          	lui	a5,0x80000
	adj = (uint32_t)(now - last_count) + (CYC_PER_TICK - 1);
20402eec:	40e506b3          	sub	a3,a0,a4
20402ef0:	0ff68693          	addi	a3,a3,255
	if (cyc <= MAX_CYC - adj) {
20402ef4:	fff7c793          	not	a5,a5
	uint32_t adj, cyc = ticks * CYC_PER_TICK;
20402ef8:	00841413          	slli	s0,s0,0x8
	if (cyc <= MAX_CYC - adj) {
20402efc:	40d785b3          	sub	a1,a5,a3
	key = (mstatus & MSTATUS_IEN);
20402f00:	0084f493          	andi	s1,s1,8
20402f04:	0085e463          	bltu	a1,s0,20402f0c <sys_clock_set_timeout+0x70>
		cyc += adj;
20402f08:	00d407b3          	add	a5,s0,a3
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;
20402f0c:	f007f793          	andi	a5,a5,-256
	if ((int32_t)(cyc + last_count - now) < MIN_DELAY) {
20402f10:	40a70533          	sub	a0,a4,a0
20402f14:	00f50533          	add	a0,a0,a5
20402f18:	3e700693          	li	a3,999
20402f1c:	00a6c463          	blt	a3,a0,20402f24 <sys_clock_set_timeout+0x88>
		cyc += CYC_PER_TICK;
20402f20:	10078793          	addi	a5,a5,256 # 80000100 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000101>
	set_mtimecmp(cyc + last_count);
20402f24:	00e78733          	add	a4,a5,a4
20402f28:	00f737b3          	sltu	a5,a4,a5
	r[1] = 0xffffffff;
20402f2c:	020046b7          	lui	a3,0x2004
	set_mtimecmp(cyc + last_count);
20402f30:	00c787b3          	add	a5,a5,a2
	r[1] = 0xffffffff;
20402f34:	fff00613          	li	a2,-1
20402f38:	00c6a223          	sw	a2,4(a3) # 2004004 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x1ffc004>
	r[0] = (uint32_t)time;
20402f3c:	00e6a023          	sw	a4,0(a3)
	r[1] = (uint32_t)(time >> 32);
20402f40:	00f6a223          	sw	a5,4(a3)
	__asm__ volatile ("csrrs %0, mstatus, %1"
20402f44:	3004a4f3          	csrrs	s1,mstatus,s1
}
20402f48:	00c12083          	lw	ra,12(sp)
20402f4c:	00812403          	lw	s0,8(sp)
20402f50:	00412483          	lw	s1,4(sp)
20402f54:	01010113          	addi	sp,sp,16
20402f58:	00008067          	ret
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
20402f5c:	fff50413          	addi	s0,a0,-1
20402f60:	f68040e3          	bgtz	s0,20402ec0 <sys_clock_set_timeout+0x24>
20402f64:	00000413          	li	s0,0
20402f68:	f65ff06f          	j	20402ecc <sys_clock_set_timeout+0x30>
20402f6c:	ffe78413          	addi	s0,a5,-2
20402f70:	f5dff06f          	j	20402ecc <sys_clock_set_timeout+0x30>
20402f74:	00008067          	ret

20402f78 <sys_clock_elapsed>:
{
20402f78:	ff010113          	addi	sp,sp,-16
20402f7c:	00812423          	sw	s0,8(sp)
20402f80:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20402f84:	00800413          	li	s0,8
20402f88:	30043473          	csrrc	s0,mstatus,s0
	uint32_t ret = ((uint32_t)mtime() - (uint32_t)last_count) / CYC_PER_TICK;
20402f8c:	e31ff0ef          	jal	ra,20402dbc <mtime>
20402f90:	800007b7          	lui	a5,0x80000
20402f94:	0007a783          	lw	a5,0(a5) # 80000000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000001>
	key = (mstatus & MSTATUS_IEN);
20402f98:	00847413          	andi	s0,s0,8
20402f9c:	40f50533          	sub	a0,a0,a5
20402fa0:	00855513          	srli	a0,a0,0x8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20402fa4:	30042473          	csrrs	s0,mstatus,s0
}
20402fa8:	00c12083          	lw	ra,12(sp)
20402fac:	00812403          	lw	s0,8(sp)
20402fb0:	01010113          	addi	sp,sp,16
20402fb4:	00008067          	ret

20402fb8 <sys_clock_cycle_get_32>:
{
20402fb8:	ff010113          	addi	sp,sp,-16
20402fbc:	00112623          	sw	ra,12(sp)
	return (uint32_t)(mtime() << CONFIG_RISCV_MACHINE_TIMER_SYSTEM_CLOCK_DIVIDER);
20402fc0:	dfdff0ef          	jal	ra,20402dbc <mtime>
}
20402fc4:	00c12083          	lw	ra,12(sp)
20402fc8:	01010113          	addi	sp,sp,16
20402fcc:	00008067          	ret

20402fd0 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
20402fd0:	00008067          	ret

20402fd4 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
20402fd4:	00251713          	slli	a4,a0,0x2
20402fd8:	204057b7          	lui	a5,0x20405
20402fdc:	00150513          	addi	a0,a0,1
20402fe0:	92078793          	addi	a5,a5,-1760 # 20404920 <levels.0>
20402fe4:	00251513          	slli	a0,a0,0x2
{
20402fe8:	fe010113          	addi	sp,sp,-32
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
20402fec:	00e78733          	add	a4,a5,a4
20402ff0:	00a78533          	add	a0,a5,a0
{
20402ff4:	00812c23          	sw	s0,24(sp)
20402ff8:	01212823          	sw	s2,16(sp)
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
20402ffc:	00072403          	lw	s0,0(a4)
20403000:	00052903          	lw	s2,0(a0)
{
20403004:	01312623          	sw	s3,12(sp)
20403008:	00112e23          	sw	ra,28(sp)
2040300c:	00912a23          	sw	s1,20(sp)
					rc = -rc;
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
20403010:	0ff00993          	li	s3,255
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
20403014:	03246063          	bltu	s0,s2,20403034 <z_sys_init_run_level+0x60>
			}
			dev->state->initialized = true;
		}
	}
}
20403018:	01c12083          	lw	ra,28(sp)
2040301c:	01812403          	lw	s0,24(sp)
20403020:	01412483          	lw	s1,20(sp)
20403024:	01012903          	lw	s2,16(sp)
20403028:	00c12983          	lw	s3,12(sp)
2040302c:	02010113          	addi	sp,sp,32
20403030:	00008067          	ret
		const struct device *dev = entry->dev;
20403034:	00442483          	lw	s1,4(s0)
		int rc = entry->init(dev);
20403038:	00042783          	lw	a5,0(s0)
2040303c:	00048513          	mv	a0,s1
20403040:	000780e7          	jalr	a5
		if (dev != NULL) {
20403044:	02048863          	beqz	s1,20403074 <z_sys_init_run_level+0xa0>
				dev->state->init_res = rc;
20403048:	00c4a783          	lw	a5,12(s1)
			if (rc != 0) {
2040304c:	00050e63          	beqz	a0,20403068 <z_sys_init_run_level+0x94>
				if (rc < 0) {
20403050:	41f55713          	srai	a4,a0,0x1f
20403054:	00a74533          	xor	a0,a4,a0
20403058:	40e50533          	sub	a0,a0,a4
				dev->state->init_res = rc;
2040305c:	00a9d463          	bge	s3,a0,20403064 <z_sys_init_run_level+0x90>
20403060:	0ff00513          	li	a0,255
20403064:	00a78023          	sb	a0,0(a5)
			dev->state->initialized = true;
20403068:	0007d703          	lhu	a4,0(a5)
2040306c:	10076713          	ori	a4,a4,256
20403070:	00e79023          	sh	a4,0(a5)
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
20403074:	00840413          	addi	s0,s0,8
20403078:	f9dff06f          	j	20403014 <z_sys_init_run_level+0x40>

2040307c <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
2040307c:	00050e63          	beqz	a0,20403098 <z_device_ready+0x1c>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
20403080:	00c52783          	lw	a5,12(a0)
20403084:	0007a503          	lw	a0,0(a5)
20403088:	1ff57513          	andi	a0,a0,511
2040308c:	f0050513          	addi	a0,a0,-256
20403090:	00153513          	seqz	a0,a0
20403094:	00008067          	ret
		return false;
20403098:	00000513          	li	a0,0
}
2040309c:	00008067          	ret

204030a0 <arch_system_halt>:
	__asm__ volatile ("csrrc %0, mstatus, %1"
204030a0:	00800793          	li	a5,8
204030a4:	3007b7f3          	csrrc	a5,mstatus,a5
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
204030a8:	0000006f          	j	204030a8 <arch_system_halt+0x8>

204030ac <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
204030ac:	ff010113          	addi	sp,sp,-16
204030b0:	00112623          	sw	ra,12(sp)
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
204030b4:	fedff0ef          	jal	ra,204030a0 <arch_system_halt>

204030b8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
204030b8:	fe010113          	addi	sp,sp,-32
204030bc:	00812c23          	sw	s0,24(sp)
204030c0:	01212823          	sw	s2,16(sp)
204030c4:	00112e23          	sw	ra,28(sp)
204030c8:	00912a23          	sw	s1,20(sp)
204030cc:	00050913          	mv	s2,a0
204030d0:	00b12623          	sw	a1,12(sp)
204030d4:	00800413          	li	s0,8
204030d8:	30043473          	csrrc	s0,mstatus,s0
	return z_impl_z_current_get();
204030dc:	435000ef          	jal	ra,20403d10 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
204030e0:	00c12583          	lw	a1,12(sp)
204030e4:	00050493          	mv	s1,a0
204030e8:	00090513          	mv	a0,s2
204030ec:	fc1ff0ef          	jal	ra,204030ac <k_sys_fatal_error_handler>
	key = (mstatus & MSTATUS_IEN);
204030f0:	00847413          	andi	s0,s0,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
204030f4:	30042473          	csrrs	s0,mstatus,s0
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
204030f8:	01812403          	lw	s0,24(sp)
204030fc:	01c12083          	lw	ra,28(sp)
20403100:	01012903          	lw	s2,16(sp)
	z_impl_k_thread_abort(thread);
20403104:	00048513          	mv	a0,s1
20403108:	01412483          	lw	s1,20(sp)
2040310c:	02010113          	addi	sp,sp,32
20403110:	5010006f          	j	20403e10 <z_impl_k_thread_abort>

20403114 <init_idle_thread>:
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
20403114:	01800693          	li	a3,24
20403118:	02d506b3          	mul	a3,a0,a3
{
2040311c:	fe010113          	addi	sp,sp,-32
20403120:	00812c23          	sw	s0,24(sp)
	z_setup_new_thread(thread, stack,
20403124:	80000737          	lui	a4,0x80000
	struct k_thread *thread = &z_idle_threads[i];
20403128:	80000437          	lui	s0,0x80000
	k_thread_stack_t *stack = z_idle_stacks[i];
2040312c:	00951313          	slli	t1,a0,0x9
	struct k_thread *thread = &z_idle_threads[i];
20403130:	03040413          	addi	s0,s0,48 # 80000030 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000031>
20403134:	00751513          	slli	a0,a0,0x7
	z_setup_new_thread(thread, stack,
20403138:	13c70713          	addi	a4,a4,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
2040313c:	800005b7          	lui	a1,0x80000
	struct k_thread *thread = &z_idle_threads[i];
20403140:	00a40433          	add	s0,s0,a0
	z_setup_new_thread(thread, stack,
20403144:	00100793          	li	a5,1
20403148:	00d70733          	add	a4,a4,a3
2040314c:	56058593          	addi	a1,a1,1376 # 80000560 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000561>
20403150:	204036b7          	lui	a3,0x20403
20403154:	00f12023          	sw	a5,0(sp)
20403158:	00012223          	sw	zero,4(sp)
2040315c:	00000793          	li	a5,0
20403160:	00040513          	mv	a0,s0
20403164:	00f00893          	li	a7,15
20403168:	00000813          	li	a6,0
2040316c:	48868693          	addi	a3,a3,1160 # 20403488 <idle>
20403170:	20000613          	li	a2,512
20403174:	006585b3          	add	a1,a1,t1
{
20403178:	00112e23          	sw	ra,28(sp)
	z_setup_new_thread(thread, stack,
2040317c:	168000ef          	jal	ra,204032e4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
20403180:	00d44783          	lbu	a5,13(s0)
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
20403184:	01c12083          	lw	ra,28(sp)
20403188:	ffb7f793          	andi	a5,a5,-5
2040318c:	00f406a3          	sb	a5,13(s0)
20403190:	01812403          	lw	s0,24(sp)
20403194:	02010113          	addi	sp,sp,32
20403198:	00008067          	ret

2040319c <bg_thread_main>:
{
2040319c:	ff010113          	addi	sp,sp,-16
	z_sys_post_kernel = true;
204031a0:	800007b7          	lui	a5,0x80000
204031a4:	00100713          	li	a4,1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
204031a8:	00200513          	li	a0,2
{
204031ac:	00112623          	sw	ra,12(sp)
	z_sys_post_kernel = true;
204031b0:	02e78623          	sb	a4,44(a5) # 8000002c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000002d>
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
204031b4:	e21ff0ef          	jal	ra,20402fd4 <z_sys_init_run_level>
	boot_banner();
204031b8:	154010ef          	jal	ra,2040430c <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
204031bc:	00300513          	li	a0,3
204031c0:	e15ff0ef          	jal	ra,20402fd4 <z_sys_init_run_level>
	z_init_static_threads();
204031c4:	1a4000ef          	jal	ra,20403368 <z_init_static_threads>
	main();
204031c8:	959fd0ef          	jal	ra,20400b20 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
204031cc:	800007b7          	lui	a5,0x80000
204031d0:	0b078793          	addi	a5,a5,176 # 800000b0 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x800000b1>
204031d4:	00c7c703          	lbu	a4,12(a5)
204031d8:	ffe77713          	andi	a4,a4,-2
204031dc:	00e78623          	sb	a4,12(a5)
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
204031e0:	00c12083          	lw	ra,12(sp)
204031e4:	01010113          	addi	sp,sp,16
204031e8:	00008067          	ret

204031ec <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
204031ec:	80000537          	lui	a0,0x80000
204031f0:	800007b7          	lui	a5,0x80000
204031f4:	00050613          	mv	a2,a0
204031f8:	16078793          	addi	a5,a5,352 # 80000160 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000161>
204031fc:	40c78633          	sub	a2,a5,a2
20403200:	00000593          	li	a1,0
20403204:	00050513          	mv	a0,a0
20403208:	961fe06f          	j	20401b68 <memset>

2040320c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
2040320c:	f6010113          	addi	sp,sp,-160
20403210:	08812c23          	sw	s0,152(sp)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
20403214:	10100793          	li	a5,257
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
20403218:	80000437          	lui	s0,0x80000
2040321c:	13c40413          	addi	s0,s0,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
	dummy_thread->base.user_options = K_ESSENTIAL;
20403220:	00f11e23          	sh	a5,28(sp)
	_current_cpu->current = dummy_thread;
20403224:	01010793          	addi	a5,sp,16
20403228:	08112e23          	sw	ra,156(sp)
2040322c:	00f42423          	sw	a5,8(s0)
20403230:	08912a23          	sw	s1,148(sp)
20403234:	09212823          	sw	s2,144(sp)
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
20403238:	d99ff0ef          	jal	ra,20402fd0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
2040323c:	00000513          	li	a0,0
20403240:	d95ff0ef          	jal	ra,20402fd4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
20403244:	00100513          	li	a0,1
20403248:	d8dff0ef          	jal	ra,20402fd4 <z_sys_init_run_level>
	z_sched_init();
2040324c:	2a1000ef          	jal	ra,20403cec <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
20403250:	204057b7          	lui	a5,0x20405
20403254:	93478793          	addi	a5,a5,-1740 # 20404934 <levels.0+0x14>
	_kernel.ready_q.cache = &z_main_thread;
20403258:	800004b7          	lui	s1,0x80000
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
2040325c:	00f12223          	sw	a5,4(sp)
20403260:	204036b7          	lui	a3,0x20403
20403264:	00100793          	li	a5,1
20403268:	800005b7          	lui	a1,0x80000
	_kernel.ready_q.cache = &z_main_thread;
2040326c:	0b048913          	addi	s2,s1,176 # 800000b0 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x800000b1>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
20403270:	00000893          	li	a7,0
20403274:	00000813          	li	a6,0
20403278:	00000713          	li	a4,0
2040327c:	19c68693          	addi	a3,a3,412 # 2040319c <bg_thread_main>
20403280:	40000613          	li	a2,1024
20403284:	16058593          	addi	a1,a1,352 # 80000160 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000161>
20403288:	00f12023          	sw	a5,0(sp)
2040328c:	0b048513          	addi	a0,s1,176
20403290:	00000793          	li	a5,0
	_kernel.ready_q.cache = &z_main_thread;
20403294:	01242c23          	sw	s2,24(s0)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
20403298:	04c000ef          	jal	ra,204032e4 <z_setup_new_thread>
2040329c:	00d94783          	lbu	a5,13(s2)
	z_ready_thread(&z_main_thread);
204032a0:	0b048513          	addi	a0,s1,176
204032a4:	ffb7f793          	andi	a5,a5,-5
204032a8:	00f906a3          	sb	a5,13(s2)
204032ac:	71c000ef          	jal	ra,204039c8 <z_ready_thread>
		init_idle_thread(i);
204032b0:	00000513          	li	a0,0
204032b4:	e61ff0ef          	jal	ra,20403114 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
204032b8:	800007b7          	lui	a5,0x80000
204032bc:	03078793          	addi	a5,a5,48 # 80000030 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000031>
204032c0:	00f42623          	sw	a5,12(s0)
		_kernel.cpus[i].irq_stack =
204032c4:	800017b7          	lui	a5,0x80001
204032c8:	f6078793          	addi	a5,a5,-160 # 80000f60 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000f61>
		_kernel.cpus[i].id = i;
204032cc:	00040a23          	sb	zero,20(s0)
		_kernel.cpus[i].irq_stack =
204032d0:	00f42223          	sw	a5,4(s0)
	__asm__ volatile ("csrrc %0, mstatus, %1"
204032d4:	00800513          	li	a0,8
204032d8:	30053573          	csrrc	a0,mstatus,a0
	ret = arch_swap(key);
204032dc:	00857513          	andi	a0,a0,8
204032e0:	fe1fc0ef          	jal	ra,204002c0 <arch_swap>

204032e4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
204032e4:	ff010113          	addi	sp,sp,-16
204032e8:	00812423          	sw	s0,8(sp)
204032ec:	00912223          	sw	s1,4(sp)
204032f0:	00112623          	sw	ra,12(sp)
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
204032f4:	06850313          	addi	t1,a0,104 # 80000068 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000069>
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
204032f8:	06652423          	sw	t1,104(a0)
	list->tail = (sys_dnode_t *)list;
204032fc:	06652623          	sw	t1,108(a0)
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
20403300:	01012303          	lw	t1,16(sp)
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
20403304:	00f60613          	addi	a2,a2,15
20403308:	ff067613          	andi	a2,a2,-16
	stack_ptr = (char *)stack + stack_obj_size;
2040330c:	00c584b3          	add	s1,a1,a2
	thread_base->user_options = (uint8_t)options;
20403310:	00650623          	sb	t1,12(a0)
	thread_base->thread_state = (uint8_t)initial_state;
20403314:	00400313          	li	t1,4
	thread_base->pended_on = NULL;
20403318:	00052423          	sw	zero,8(a0)
	thread_base->thread_state = (uint8_t)initial_state;
2040331c:	006506a3          	sb	t1,13(a0)

	thread_base->prio = priority;
20403320:	01150723          	sb	a7,14(a0)

	thread_base->sched_locked = 0U;
20403324:	000507a3          	sb	zero,15(a0)
 * @return N/A
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
20403328:	00052c23          	sw	zero,24(a0)
	node->prev = NULL;
2040332c:	00052e23          	sw	zero,28(a0)
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
20403330:	00048613          	mv	a2,s1
{
20403334:	00050413          	mv	s0,a0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
20403338:	f90fe0ef          	jal	ra,20401ac8 <arch_new_thread>
	new_thread->resource_pool = _current->resource_pool;
2040333c:	800007b7          	lui	a5,0x80000
20403340:	1447a783          	lw	a5,324(a5) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
}
20403344:	00c12083          	lw	ra,12(sp)
	new_thread->init_data = NULL;
20403348:	06042223          	sw	zero,100(s0)
	new_thread->resource_pool = _current->resource_pool;
2040334c:	0747a783          	lw	a5,116(a5)
}
20403350:	00048513          	mv	a0,s1
20403354:	00412483          	lw	s1,4(sp)
	new_thread->resource_pool = _current->resource_pool;
20403358:	06f42a23          	sw	a5,116(s0)
}
2040335c:	00812403          	lw	s0,8(sp)
20403360:	01010113          	addi	sp,sp,16
20403364:	00008067          	ret

20403368 <z_init_static_threads>:
{
20403368:	fd010113          	addi	sp,sp,-48
2040336c:	03212023          	sw	s2,32(sp)
20403370:	02812423          	sw	s0,40(sp)
20403374:	02912223          	sw	s1,36(sp)
20403378:	02112623          	sw	ra,44(sp)
2040337c:	01312e23          	sw	s3,28(sp)
20403380:	01412c23          	sw	s4,24(sp)
20403384:	01512a23          	sw	s5,20(sp)
	_FOREACH_STATIC_THREAD(thread_data) {
20403388:	83c18413          	addi	s0,gp,-1988 # 80001044 <__data_region_end>
2040338c:	83c18493          	addi	s1,gp,-1988 # 80001044 <__data_region_end>
20403390:	83c18913          	addi	s2,gp,-1988 # 80001044 <__data_region_end>
20403394:	05246063          	bltu	s0,s2,204033d4 <z_init_static_threads+0x6c>
	_FOREACH_STATIC_THREAD(thread_data) {
20403398:	00048413          	mv	s0,s1
	k_sched_lock();
2040339c:	36c000ef          	jal	ra,20403708 <k_sched_lock>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
204033a0:	fff00493          	li	s1,-1
204033a4:	3e700993          	li	s3,999

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
204033a8:	20404a37          	lui	s4,0x20404
	_FOREACH_STATIC_THREAD(thread_data) {
204033ac:	07246663          	bltu	s0,s2,20403418 <z_init_static_threads+0xb0>
}
204033b0:	02812403          	lw	s0,40(sp)
204033b4:	02c12083          	lw	ra,44(sp)
204033b8:	02412483          	lw	s1,36(sp)
204033bc:	02012903          	lw	s2,32(sp)
204033c0:	01c12983          	lw	s3,28(sp)
204033c4:	01812a03          	lw	s4,24(sp)
204033c8:	01412a83          	lw	s5,20(sp)
204033cc:	03010113          	addi	sp,sp,48
	k_sched_unlock();
204033d0:	0850006f          	j	20403c54 <k_sched_unlock>
		z_setup_new_thread(
204033d4:	02c42783          	lw	a5,44(s0)
204033d8:	00f12223          	sw	a5,4(sp)
204033dc:	02042783          	lw	a5,32(s0)
204033e0:	00f12023          	sw	a5,0(sp)
204033e4:	01442783          	lw	a5,20(s0)
204033e8:	01c42883          	lw	a7,28(s0)
204033ec:	01842803          	lw	a6,24(s0)
204033f0:	01042703          	lw	a4,16(s0)
204033f4:	00c42683          	lw	a3,12(s0)
204033f8:	00842603          	lw	a2,8(s0)
204033fc:	00442583          	lw	a1,4(s0)
20403400:	00042503          	lw	a0,0(s0)
20403404:	ee1ff0ef          	jal	ra,204032e4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
20403408:	00042783          	lw	a5,0(s0)
2040340c:	0687a223          	sw	s0,100(a5)
	_FOREACH_STATIC_THREAD(thread_data) {
20403410:	03040413          	addi	s0,s0,48
20403414:	f81ff06f          	j	20403394 <z_init_static_threads+0x2c>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
20403418:	02442783          	lw	a5,36(s0)
2040341c:	04978063          	beq	a5,s1,2040345c <z_init_static_threads+0xf4>
			schedule_new_thread(thread_data->init_thread,
20403420:	00042a83          	lw	s5,0(s0)
					    K_MSEC(thread_data->init_delay));
20403424:	0007d463          	bgez	a5,2040342c <z_init_static_threads+0xc4>
20403428:	00000793          	li	a5,0
2040342c:	41f7d593          	srai	a1,a5,0x1f
20403430:	0197d713          	srli	a4,a5,0x19
20403434:	00779793          	slli	a5,a5,0x7
20403438:	00759593          	slli	a1,a1,0x7
2040343c:	3e778513          	addi	a0,a5,999
20403440:	00b765b3          	or	a1,a4,a1
20403444:	00f537b3          	sltu	a5,a0,a5
20403448:	00b785b3          	add	a1,a5,a1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
2040344c:	01351c63          	bne	a0,s3,20403464 <z_init_static_threads+0xfc>
20403450:	00059a63          	bnez	a1,20403464 <z_init_static_threads+0xfc>
	z_sched_start(thread);
20403454:	000a8513          	mv	a0,s5
20403458:	5a0000ef          	jal	ra,204039f8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
2040345c:	03040413          	addi	s0,s0,48
20403460:	f4dff06f          	j	204033ac <z_init_static_threads+0x44>
20403464:	3e800613          	li	a2,1000
20403468:	00000693          	li	a3,0
2040346c:	e79fc0ef          	jal	ra,204002e4 <__udivdi3>
20403470:	00050613          	mv	a2,a0
20403474:	00058693          	mv	a3,a1
20403478:	018a8513          	addi	a0,s5,24
2040347c:	a48a0593          	addi	a1,s4,-1464 # 20403a48 <z_thread_timeout>
20403480:	2ad000ef          	jal	ra,20403f2c <z_add_timeout>
20403484:	fd9ff06f          	j	2040345c <z_init_static_threads+0xf4>

20403488 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
20403488:	ff010113          	addi	sp,sp,-16
2040348c:	00812423          	sw	s0,8(sp)
20403490:	00112623          	sw	ra,12(sp)
20403494:	00800413          	li	s0,8
20403498:	300437f3          	csrrc	a5,mstatus,s0
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
2040349c:	c38fe0ef          	jal	ra,204018d4 <arch_cpu_idle>
204034a0:	ff9ff06f          	j	20403498 <idle+0x10>

204034a4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
204034a4:	ff010113          	addi	sp,sp,-16
204034a8:	00812423          	sw	s0,8(sp)
204034ac:	00912223          	sw	s1,4(sp)
204034b0:	00112623          	sw	ra,12(sp)
204034b4:	00050493          	mv	s1,a0
204034b8:	00800413          	li	s0,8
204034bc:	30043473          	csrrc	s0,mstatus,s0
	key = (mstatus & MSTATUS_IEN);
204034c0:	00847413          	andi	s0,s0,8
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
204034c4:	7d8000ef          	jal	ra,20403c9c <z_unpend_first_thread>

	if (thread != NULL) {
204034c8:	02050663          	beqz	a0,204034f4 <z_impl_k_sem_give+0x50>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
204034cc:	06052c23          	sw	zero,120(a0)
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
204034d0:	4f8000ef          	jal	ra,204039c8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
204034d4:	00040593          	mv	a1,s0

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
204034d8:	00812403          	lw	s0,8(sp)
204034dc:	00c12083          	lw	ra,12(sp)
204034e0:	00412483          	lw	s1,4(sp)
	z_reschedule(&lock, key);
204034e4:	80000537          	lui	a0,0x80000
204034e8:	16050513          	addi	a0,a0,352 # 80000160 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000161>
}
204034ec:	01010113          	addi	sp,sp,16
	z_reschedule(&lock, key);
204034f0:	1b40006f          	j	204036a4 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
204034f4:	0084a703          	lw	a4,8(s1)
204034f8:	00c4a783          	lw	a5,12(s1)
204034fc:	40e787b3          	sub	a5,a5,a4
20403500:	00f037b3          	snez	a5,a5
20403504:	00e787b3          	add	a5,a5,a4
20403508:	00f4a423          	sw	a5,8(s1)
}
2040350c:	fc9ff06f          	j	204034d4 <z_impl_k_sem_give+0x30>

20403510 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
20403510:	00058693          	mv	a3,a1
20403514:	00060713          	mv	a4,a2
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403518:	00800793          	li	a5,8
2040351c:	3007b7f3          	csrrc	a5,mstatus,a5
	key = (mstatus & MSTATUS_IEN);
20403520:	0087f593          	andi	a1,a5,8

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
20403524:	00852783          	lw	a5,8(a0)
20403528:	00078c63          	beqz	a5,20403540 <z_impl_k_sem_take+0x30>
		sem->count--;
2040352c:	fff78793          	addi	a5,a5,-1
20403530:	00f52423          	sw	a5,8(a0)
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403534:	3005a5f3          	csrrs	a1,mstatus,a1
		k_spin_unlock(&lock, key);
		ret = 0;
20403538:	00000513          	li	a0,0
		goto out;
2040353c:	00008067          	ret
	}

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
20403540:	00c6e7b3          	or	a5,a3,a2
20403544:	00079863          	bnez	a5,20403554 <z_impl_k_sem_take+0x44>
20403548:	3005a5f3          	csrrs	a1,mstatus,a1
		k_spin_unlock(&lock, key);
		ret = -EBUSY;
2040354c:	ff000513          	li	a0,-16

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
20403550:	00008067          	ret
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
20403554:	00050613          	mv	a2,a0
20403558:	80000537          	lui	a0,0x80000
2040355c:	16050513          	addi	a0,a0,352 # 80000160 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000161>
20403560:	6b80006f          	j	20403c18 <z_pend_curr>

20403564 <sys_dlist_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
20403564:	00452703          	lw	a4,4(a0)
	sys_dnode_t *const next = node->next;
20403568:	00052783          	lw	a5,0(a0)

	prev->next = next;
2040356c:	00f72023          	sw	a5,0(a4)
	next->prev = prev;
20403570:	00e7a223          	sw	a4,4(a5)
	node->next = NULL;
20403574:	00052023          	sw	zero,0(a0)
	node->prev = NULL;
20403578:	00052223          	sw	zero,4(a0)
	sys_dnode_init(node);
}
2040357c:	00008067          	ret

20403580 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread == _current || is_thread_dummy(thread));
	pend(thread, wait_q, timeout);
}

static inline void unpend_thread_no_timeout(struct k_thread *thread)
{
20403580:	ff010113          	addi	sp,sp,-16
20403584:	00812423          	sw	s0,8(sp)
20403588:	00112623          	sw	ra,12(sp)
2040358c:	00050413          	mv	s0,a0

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
20403590:	fd5ff0ef          	jal	ra,20403564 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_PENDING;
}

static inline void z_mark_thread_as_not_pending(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PENDING;
20403594:	00d44783          	lbu	a5,13(s0)
}
20403598:	00c12083          	lw	ra,12(sp)
	thread->base.pended_on = NULL;
2040359c:	00042423          	sw	zero,8(s0)
204035a0:	ffd7f793          	andi	a5,a5,-3
204035a4:	00f406a3          	sb	a5,13(s0)
}
204035a8:	00812403          	lw	s0,8(sp)
204035ac:	01010113          	addi	sp,sp,16
204035b0:	00008067          	ret

204035b4 <z_reset_time_slice>:
{
204035b4:	ff010113          	addi	sp,sp,-16
204035b8:	00812423          	sw	s0,8(sp)
	if (slice_time != 0) {
204035bc:	80000437          	lui	s0,0x80000
204035c0:	02440413          	addi	s0,s0,36 # 80000024 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000025>
204035c4:	00042783          	lw	a5,0(s0)
{
204035c8:	00112623          	sw	ra,12(sp)
	if (slice_time != 0) {
204035cc:	02078863          	beqz	a5,204035fc <z_reset_time_slice+0x48>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
204035d0:	9a9ff0ef          	jal	ra,20402f78 <sys_clock_elapsed>
204035d4:	00050793          	mv	a5,a0
204035d8:	00042503          	lw	a0,0(s0)
}
204035dc:	00812403          	lw	s0,8(sp)
204035e0:	00c12083          	lw	ra,12(sp)
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
204035e4:	00f507b3          	add	a5,a0,a5
204035e8:	80000737          	lui	a4,0x80000
204035ec:	14f72623          	sw	a5,332(a4) # 8000014c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000014d>
		z_set_timeout_expiry(slice_time, false);
204035f0:	00000593          	li	a1,0
}
204035f4:	01010113          	addi	sp,sp,16
		z_set_timeout_expiry(slice_time, false);
204035f8:	3250006f          	j	2040411c <z_set_timeout_expiry>
}
204035fc:	00c12083          	lw	ra,12(sp)
20403600:	00812403          	lw	s0,8(sp)
20403604:	01010113          	addi	sp,sp,16
20403608:	00008067          	ret

2040360c <k_sched_time_slice_set>:
{
2040360c:	ff010113          	addi	sp,sp,-16
20403610:	00812423          	sw	s0,8(sp)
20403614:	00912223          	sw	s1,4(sp)
20403618:	01212023          	sw	s2,0(sp)
2040361c:	00112623          	sw	ra,12(sp)
20403620:	00050493          	mv	s1,a0
20403624:	00058913          	mv	s2,a1
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403628:	00800413          	li	s0,8
2040362c:	30043473          	csrrc	s0,mstatus,s0
		_current_cpu->slice_ticks = 0;
20403630:	800007b7          	lui	a5,0x80000
20403634:	1407a623          	sw	zero,332(a5) # 8000014c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000014d>
			return (uint32_t)((t * to_hz + off) / from_hz);
20403638:	00751793          	slli	a5,a0,0x7
2040363c:	01955593          	srli	a1,a0,0x19
20403640:	3e778513          	addi	a0,a5,999
20403644:	00f537b3          	sltu	a5,a0,a5
20403648:	00b785b3          	add	a1,a5,a1
2040364c:	3e800613          	li	a2,1000
20403650:	00000693          	li	a3,0
20403654:	c91fc0ef          	jal	ra,204002e4 <__udivdi3>
20403658:	800007b7          	lui	a5,0x80000
	key = (mstatus & MSTATUS_IEN);
2040365c:	00847413          	andi	s0,s0,8
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
20403660:	02478793          	addi	a5,a5,36 # 80000024 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000025>
20403664:	02904863          	bgtz	s1,20403694 <k_sched_time_slice_set+0x88>
			slice_time = MAX(2, slice_time);
20403668:	00a7a023          	sw	a0,0(a5)
		slice_max_prio = prio;
2040366c:	800007b7          	lui	a5,0x80000
20403670:	0327a023          	sw	s2,32(a5) # 80000020 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000021>
		z_reset_time_slice();
20403674:	f41ff0ef          	jal	ra,204035b4 <z_reset_time_slice>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403678:	30042473          	csrrs	s0,mstatus,s0
}
2040367c:	00c12083          	lw	ra,12(sp)
20403680:	00812403          	lw	s0,8(sp)
20403684:	00412483          	lw	s1,4(sp)
20403688:	00012903          	lw	s2,0(sp)
2040368c:	01010113          	addi	sp,sp,16
20403690:	00008067          	ret
			slice_time = MAX(2, slice_time);
20403694:	00200713          	li	a4,2
20403698:	fce558e3          	bge	a0,a4,20403668 <k_sched_time_slice_set+0x5c>
2040369c:	00200513          	li	a0,2
204036a0:	fc9ff06f          	j	20403668 <k_sched_time_slice_set+0x5c>

204036a4 <z_reschedule>:
	 * have the single bit set).  But there is a mask applied to
	 * the argument in arch_irq_unlock() that has me worried
	 * that something elseswhere might try to set a bit?  Do it
	 * the safe way for now.
	 */
	return (key & MSTATUS_IEN) == MSTATUS_IEN;
204036a4:	0085f713          	andi	a4,a1,8
{
204036a8:	00058513          	mv	a0,a1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
204036ac:	02070263          	beqz	a4,204036d0 <z_reschedule+0x2c>
FUNC_NORETURN void z_riscv_fatal_error(unsigned int reason,
				       const z_arch_esf_t *esf);

static inline bool arch_is_in_isr(void)
{
	return _kernel.cpus[0].nested != 0U;
204036b0:	800007b7          	lui	a5,0x80000
204036b4:	13c78793          	addi	a5,a5,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
	if (resched(key.key) && need_swap()) {
204036b8:	0007a683          	lw	a3,0(a5)
204036bc:	00069a63          	bnez	a3,204036d0 <z_reschedule+0x2c>
204036c0:	0187a683          	lw	a3,24(a5)
204036c4:	0087a783          	lw	a5,8(a5)
204036c8:	00f68463          	beq	a3,a5,204036d0 <z_reschedule+0x2c>
204036cc:	bf5fc06f          	j	204002c0 <arch_swap>
	__asm__ volatile ("csrrs %0, mstatus, %1"
204036d0:	30072773          	csrrs	a4,mstatus,a4
}
204036d4:	00008067          	ret

204036d8 <z_reschedule_irqlock>:
	return (key & MSTATUS_IEN) == MSTATUS_IEN;
204036d8:	00857793          	andi	a5,a0,8
	return arch_irq_unlocked(key) && !arch_is_in_isr();
204036dc:	00078a63          	beqz	a5,204036f0 <z_reschedule_irqlock+0x18>
	if (resched(key)) {
204036e0:	80000737          	lui	a4,0x80000
204036e4:	13c72703          	lw	a4,316(a4) # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
204036e8:	00071463          	bnez	a4,204036f0 <z_reschedule_irqlock+0x18>
204036ec:	bd5fc06f          	j	204002c0 <arch_swap>
	__asm__ volatile ("csrrs %0, mstatus, %1"
204036f0:	3007a7f3          	csrrs	a5,mstatus,a5
}
204036f4:	00008067          	ret

204036f8 <z_reschedule_unlocked>:
	__asm__ volatile ("csrrc %0, mstatus, %1"
204036f8:	00800513          	li	a0,8
204036fc:	30053573          	csrrc	a0,mstatus,a0
	(void) z_reschedule_irqlock(arch_irq_lock());
20403700:	00857513          	andi	a0,a0,8
20403704:	fd5ff06f          	j	204036d8 <z_reschedule_irqlock>

20403708 <k_sched_lock>:
20403708:	00800793          	li	a5,8
2040370c:	3007b7f3          	csrrc	a5,mstatus,a5
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
20403710:	80000737          	lui	a4,0x80000
20403714:	14472683          	lw	a3,324(a4) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
20403718:	00f6c703          	lbu	a4,15(a3)
2040371c:	fff70713          	addi	a4,a4,-1
20403720:	00e687a3          	sb	a4,15(a3)
	key = (mstatus & MSTATUS_IEN);
20403724:	0087f793          	andi	a5,a5,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403728:	3007a7f3          	csrrs	a5,mstatus,a5
}
2040372c:	00008067          	ret

20403730 <z_priq_dumb_best>:
}

struct k_thread *z_priq_dumb_best(sys_dlist_t *pq)
{
20403730:	00050793          	mv	a5,a0
	return list->head == list;
20403734:	00052503          	lw	a0,0(a0)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20403738:	00a79463          	bne	a5,a0,20403740 <z_priq_dumb_best+0x10>
	struct k_thread *thread = NULL;
2040373c:	00000513          	li	a0,0

	if (n != NULL) {
		thread = CONTAINER_OF(n, struct k_thread, base.qnode_dlist);
	}
	return thread;
}
20403740:	00008067          	ret

20403744 <update_cache>:
{
20403744:	ff010113          	addi	sp,sp,-16
20403748:	01212023          	sw	s2,0(sp)
2040374c:	00050913          	mv	s2,a0
	return _priq_run_best(curr_cpu_runq());
20403750:	80000537          	lui	a0,0x80000
20403754:	15850513          	addi	a0,a0,344 # 80000158 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000159>
{
20403758:	00812423          	sw	s0,8(sp)
2040375c:	00912223          	sw	s1,4(sp)
20403760:	00112623          	sw	ra,12(sp)
20403764:	80000437          	lui	s0,0x80000
	return _priq_run_best(curr_cpu_runq());
20403768:	fc9ff0ef          	jal	ra,20403730 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
2040376c:	13c40413          	addi	s0,s0,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
20403770:	00050493          	mv	s1,a0
20403774:	00051463          	bnez	a0,2040377c <update_cache+0x38>
20403778:	00c42483          	lw	s1,12(s0)
	if (z_is_thread_prevented_from_running(_current)) {
2040377c:	00842783          	lw	a5,8(s0)
	if (preempt_ok != 0) {
20403780:	02091c63          	bnez	s2,204037b8 <update_cache+0x74>
	if (z_is_thread_prevented_from_running(_current)) {
20403784:	00d7c703          	lbu	a4,13(a5)
20403788:	01f77713          	andi	a4,a4,31
2040378c:	02071663          	bnez	a4,204037b8 <update_cache+0x74>
	if (is_preempt(_current) || is_metairq(thread)) {
20403790:	00e7d683          	lhu	a3,14(a5)
20403794:	07f00713          	li	a4,127
20403798:	02d77063          	bgeu	a4,a3,204037b8 <update_cache+0x74>
		_kernel.ready_q.cache = _current;
2040379c:	00f42c23          	sw	a5,24(s0)
}
204037a0:	00c12083          	lw	ra,12(sp)
204037a4:	00812403          	lw	s0,8(sp)
204037a8:	00412483          	lw	s1,4(sp)
204037ac:	00012903          	lw	s2,0(sp)
204037b0:	01010113          	addi	sp,sp,16
204037b4:	00008067          	ret
		if (thread != _current) {
204037b8:	00f48463          	beq	s1,a5,204037c0 <update_cache+0x7c>
			z_reset_time_slice();
204037bc:	df9ff0ef          	jal	ra,204035b4 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
204037c0:	00942c23          	sw	s1,24(s0)
}
204037c4:	fddff06f          	j	204037a0 <update_cache+0x5c>

204037c8 <move_thread_to_end_of_prio_q>:
{
204037c8:	ff010113          	addi	sp,sp,-16
204037cc:	00812423          	sw	s0,8(sp)
204037d0:	00112623          	sw	ra,12(sp)
	return (thread->base.thread_state & state) != 0U;
204037d4:	00d54783          	lbu	a5,13(a0)
204037d8:	00050413          	mv	s0,a0
	if (z_is_thread_queued(thread)) {
204037dc:	01879713          	slli	a4,a5,0x18
204037e0:	41875713          	srai	a4,a4,0x18
204037e4:	00075863          	bgez	a4,204037f4 <move_thread_to_end_of_prio_q+0x2c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
204037e8:	07f7f793          	andi	a5,a5,127
204037ec:	00f506a3          	sb	a5,13(a0)
	sys_dlist_remove(&thread->base.qnode_dlist);
204037f0:	d75ff0ef          	jal	ra,20403564 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
204037f4:	00d44783          	lbu	a5,13(s0)
	return list->head == list;
204037f8:	80000737          	lui	a4,0x80000
204037fc:	13c70693          	addi	a3,a4,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
20403800:	f807e793          	ori	a5,a5,-128
20403804:	00f406a3          	sb	a5,13(s0)
20403808:	01c6a783          	lw	a5,28(a3)
	return (node == list->tail) ? NULL : node->next;
2040380c:	0206a583          	lw	a1,32(a3)
20403810:	800006b7          	lui	a3,0x80000
20403814:	15868693          	addi	a3,a3,344 # 80000158 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000159>
20403818:	13c70713          	addi	a4,a4,316
	return sys_dlist_is_empty(list) ? NULL : list->head;
2040381c:	04d78c63          	beq	a5,a3,20403874 <move_thread_to_end_of_prio_q+0xac>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
20403820:	04078a63          	beqz	a5,20403874 <move_thread_to_end_of_prio_q+0xac>
	int32_t b1 = thread_1->base.prio;
20403824:	00e40503          	lb	a0,14(s0)
	int32_t b2 = thread_2->base.prio;
20403828:	00e78603          	lb	a2,14(a5)
	if (b1 != b2) {
2040382c:	02c50e63          	beq	a0,a2,20403868 <move_thread_to_end_of_prio_q+0xa0>
		return b2 - b1;
20403830:	40a60633          	sub	a2,a2,a0
		if (z_sched_prio_cmp(thread, t) > 0) {
20403834:	02c05a63          	blez	a2,20403868 <move_thread_to_end_of_prio_q+0xa0>
	sys_dnode_t *const prev = successor->prev;
20403838:	0047a683          	lw	a3,4(a5)
	node->next = successor;
2040383c:	00f42023          	sw	a5,0(s0)
	node->prev = prev;
20403840:	00d42223          	sw	a3,4(s0)
	prev->next = node;
20403844:	0086a023          	sw	s0,0(a3)
	successor->prev = node;
20403848:	0087a223          	sw	s0,4(a5)
	update_cache(thread == _current);
2040384c:	00872503          	lw	a0,8(a4)
}
20403850:	00c12083          	lw	ra,12(sp)
	update_cache(thread == _current);
20403854:	40850533          	sub	a0,a0,s0
}
20403858:	00812403          	lw	s0,8(sp)
	update_cache(thread == _current);
2040385c:	00153513          	seqz	a0,a0
}
20403860:	01010113          	addi	sp,sp,16
	update_cache(thread == _current);
20403864:	ee1ff06f          	j	20403744 <update_cache>
	return (node == list->tail) ? NULL : node->next;
20403868:	00b78663          	beq	a5,a1,20403874 <move_thread_to_end_of_prio_q+0xac>
2040386c:	0007a783          	lw	a5,0(a5)
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
20403870:	fa079ce3          	bnez	a5,20403828 <move_thread_to_end_of_prio_q+0x60>
	node->next = list;
20403874:	00d42023          	sw	a3,0(s0)
	node->prev = tail;
20403878:	00b42223          	sw	a1,4(s0)
	tail->next = node;
2040387c:	0085a023          	sw	s0,0(a1)
	list->tail = node;
20403880:	02872023          	sw	s0,32(a4)
}
20403884:	fc9ff06f          	j	2040384c <move_thread_to_end_of_prio_q+0x84>

20403888 <z_time_slice>:
{
20403888:	ff010113          	addi	sp,sp,-16
2040388c:	00812423          	sw	s0,8(sp)
20403890:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403894:	00800413          	li	s0,8
20403898:	30043473          	csrrc	s0,mstatus,s0
	if (slice_time && sliceable(_current)) {
2040389c:	800007b7          	lui	a5,0x80000
204038a0:	0247a703          	lw	a4,36(a5) # 80000024 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000025>
204038a4:	800007b7          	lui	a5,0x80000
	key = (mstatus & MSTATUS_IEN);
204038a8:	00847413          	andi	s0,s0,8
204038ac:	13c78793          	addi	a5,a5,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
204038b0:	06070863          	beqz	a4,20403920 <z_time_slice+0x98>
204038b4:	00050693          	mv	a3,a0
204038b8:	0087a503          	lw	a0,8(a5)
		&& !z_is_idle_thread_object(thread);
204038bc:	07f00713          	li	a4,127
204038c0:	00e55603          	lhu	a2,14(a0)
204038c4:	04c76e63          	bltu	a4,a2,20403920 <z_time_slice+0x98>
		&& !z_is_thread_prevented_from_running(thread)
204038c8:	00d54703          	lbu	a4,13(a0)
204038cc:	01f77713          	andi	a4,a4,31
204038d0:	04071863          	bnez	a4,20403920 <z_time_slice+0x98>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
204038d4:	80000737          	lui	a4,0x80000
204038d8:	00e50603          	lb	a2,14(a0)
204038dc:	02072703          	lw	a4,32(a4) # 80000020 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000021>
204038e0:	04e64063          	blt	a2,a4,20403920 <z_time_slice+0x98>
		&& !z_is_idle_thread_object(thread);
204038e4:	80000737          	lui	a4,0x80000
204038e8:	03070713          	addi	a4,a4,48 # 80000030 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000031>
204038ec:	02e50a63          	beq	a0,a4,20403920 <z_time_slice+0x98>
		if (ticks >= _current_cpu->slice_ticks) {
204038f0:	0107a703          	lw	a4,16(a5)
204038f4:	02e6c063          	blt	a3,a4,20403914 <z_time_slice+0x8c>
			move_thread_to_end_of_prio_q(_current);
204038f8:	ed1ff0ef          	jal	ra,204037c8 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
204038fc:	cb9ff0ef          	jal	ra,204035b4 <z_reset_time_slice>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403900:	30042473          	csrrs	s0,mstatus,s0
}
20403904:	00c12083          	lw	ra,12(sp)
20403908:	00812403          	lw	s0,8(sp)
2040390c:	01010113          	addi	sp,sp,16
20403910:	00008067          	ret
			_current_cpu->slice_ticks -= ticks;
20403914:	40d70733          	sub	a4,a4,a3
20403918:	00e7a823          	sw	a4,16(a5)
2040391c:	fe5ff06f          	j	20403900 <z_time_slice+0x78>
		_current_cpu->slice_ticks = 0;
20403920:	0007a823          	sw	zero,16(a5)
20403924:	fddff06f          	j	20403900 <z_time_slice+0x78>

20403928 <ready_thread>:
20403928:	00d54783          	lbu	a5,13(a0)
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
2040392c:	01879713          	slli	a4,a5,0x18
20403930:	41875713          	srai	a4,a4,0x18
20403934:	08074863          	bltz	a4,204039c4 <ready_thread+0x9c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
20403938:	01f7f713          	andi	a4,a5,31
2040393c:	08071463          	bnez	a4,204039c4 <ready_thread+0x9c>
20403940:	01852703          	lw	a4,24(a0)
20403944:	08071063          	bnez	a4,204039c4 <ready_thread+0x9c>
	thread->base.thread_state |= _THREAD_QUEUED;
20403948:	f807e793          	ori	a5,a5,-128
	return list->head == list;
2040394c:	80000737          	lui	a4,0x80000
20403950:	13c70693          	addi	a3,a4,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
20403954:	00f506a3          	sb	a5,13(a0)
20403958:	01c6a783          	lw	a5,28(a3)
	return (node == list->tail) ? NULL : node->next;
2040395c:	0206a583          	lw	a1,32(a3)
20403960:	800006b7          	lui	a3,0x80000
20403964:	15868693          	addi	a3,a3,344 # 80000158 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000159>
20403968:	13c70713          	addi	a4,a4,316
	return sys_dlist_is_empty(list) ? NULL : list->head;
2040396c:	04d78263          	beq	a5,a3,204039b0 <ready_thread+0x88>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
20403970:	04078063          	beqz	a5,204039b0 <ready_thread+0x88>
	int32_t b1 = thread_1->base.prio;
20403974:	00e50803          	lb	a6,14(a0)
	int32_t b2 = thread_2->base.prio;
20403978:	00e78603          	lb	a2,14(a5)
	if (b1 != b2) {
2040397c:	02c80463          	beq	a6,a2,204039a4 <ready_thread+0x7c>
		return b2 - b1;
20403980:	41060633          	sub	a2,a2,a6
		if (z_sched_prio_cmp(thread, t) > 0) {
20403984:	02c05063          	blez	a2,204039a4 <ready_thread+0x7c>
	sys_dnode_t *const prev = successor->prev;
20403988:	0047a703          	lw	a4,4(a5)
	node->next = successor;
2040398c:	00f52023          	sw	a5,0(a0)
	node->prev = prev;
20403990:	00e52223          	sw	a4,4(a0)
	prev->next = node;
20403994:	00a72023          	sw	a0,0(a4)
	successor->prev = node;
20403998:	00a7a223          	sw	a0,4(a5)
		update_cache(0);
2040399c:	00000513          	li	a0,0
204039a0:	da5ff06f          	j	20403744 <update_cache>
	return (node == list->tail) ? NULL : node->next;
204039a4:	00b78663          	beq	a5,a1,204039b0 <ready_thread+0x88>
204039a8:	0007a783          	lw	a5,0(a5)
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
204039ac:	fc0796e3          	bnez	a5,20403978 <ready_thread+0x50>
	node->next = list;
204039b0:	00d52023          	sw	a3,0(a0)
	node->prev = tail;
204039b4:	00b52223          	sw	a1,4(a0)
	tail->next = node;
204039b8:	00a5a023          	sw	a0,0(a1)
	list->tail = node;
204039bc:	02a72023          	sw	a0,32(a4)
}
204039c0:	fddff06f          	j	2040399c <ready_thread+0x74>
}
204039c4:	00008067          	ret

204039c8 <z_ready_thread>:
{
204039c8:	ff010113          	addi	sp,sp,-16
204039cc:	00812423          	sw	s0,8(sp)
204039d0:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
204039d4:	00800413          	li	s0,8
204039d8:	30043473          	csrrc	s0,mstatus,s0
			ready_thread(thread);
204039dc:	f4dff0ef          	jal	ra,20403928 <ready_thread>
	key = (mstatus & MSTATUS_IEN);
204039e0:	00847413          	andi	s0,s0,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
204039e4:	30042473          	csrrs	s0,mstatus,s0
}
204039e8:	00c12083          	lw	ra,12(sp)
204039ec:	00812403          	lw	s0,8(sp)
204039f0:	01010113          	addi	sp,sp,16
204039f4:	00008067          	ret

204039f8 <z_sched_start>:
	__asm__ volatile ("csrrc %0, mstatus, %1"
204039f8:	00800593          	li	a1,8
204039fc:	3005b5f3          	csrrc	a1,mstatus,a1
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
20403a00:	00d54703          	lbu	a4,13(a0)
	key = (mstatus & MSTATUS_IEN);
20403a04:	0085f593          	andi	a1,a1,8
	if (z_has_thread_started(thread)) {
20403a08:	00477693          	andi	a3,a4,4
20403a0c:	00069663          	bnez	a3,20403a18 <z_sched_start+0x20>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403a10:	3005a5f3          	csrrs	a1,mstatus,a1
		return;
20403a14:	00008067          	ret
{
20403a18:	fe010113          	addi	sp,sp,-32
20403a1c:	00112e23          	sw	ra,28(sp)
	thread->base.thread_state &= ~_THREAD_PRESTART;
20403a20:	ffb77713          	andi	a4,a4,-5
20403a24:	00e506a3          	sb	a4,13(a0)
20403a28:	00b12623          	sw	a1,12(sp)
	ready_thread(thread);
20403a2c:	efdff0ef          	jal	ra,20403928 <ready_thread>
	z_reschedule(&sched_spinlock, key);
20403a30:	00c12583          	lw	a1,12(sp)
}
20403a34:	01c12083          	lw	ra,28(sp)
	z_reschedule(&sched_spinlock, key);
20403a38:	80000537          	lui	a0,0x80000
20403a3c:	16050513          	addi	a0,a0,352 # 80000160 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000161>
}
20403a40:	02010113          	addi	sp,sp,32
	z_reschedule(&sched_spinlock, key);
20403a44:	c61ff06f          	j	204036a4 <z_reschedule>

20403a48 <z_thread_timeout>:
{
20403a48:	fe010113          	addi	sp,sp,-32
20403a4c:	00912a23          	sw	s1,20(sp)
20403a50:	00112e23          	sw	ra,28(sp)
20403a54:	00812c23          	sw	s0,24(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403a58:	00800493          	li	s1,8
20403a5c:	3004b4f3          	csrrc	s1,mstatus,s1
		if (!killed) {
20403a60:	ff554783          	lbu	a5,-11(a0)
	key = (mstatus & MSTATUS_IEN);
20403a64:	0084f493          	andi	s1,s1,8
20403a68:	0287f793          	andi	a5,a5,40
20403a6c:	02079863          	bnez	a5,20403a9c <z_thread_timeout+0x54>
20403a70:	00050413          	mv	s0,a0
			if (thread->base.pended_on != NULL) {
20403a74:	ff042783          	lw	a5,-16(s0)
	struct k_thread *thread = CONTAINER_OF(timeout,
20403a78:	fe850513          	addi	a0,a0,-24
			if (thread->base.pended_on != NULL) {
20403a7c:	00078863          	beqz	a5,20403a8c <z_thread_timeout+0x44>
				unpend_thread_no_timeout(thread);
20403a80:	00a12623          	sw	a0,12(sp)
20403a84:	afdff0ef          	jal	ra,20403580 <unpend_thread_no_timeout>
20403a88:	00c12503          	lw	a0,12(sp)
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
20403a8c:	ff544783          	lbu	a5,-11(s0)
20403a90:	feb7f793          	andi	a5,a5,-21
20403a94:	fef40aa3          	sb	a5,-11(s0)
			ready_thread(thread);
20403a98:	e91ff0ef          	jal	ra,20403928 <ready_thread>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403a9c:	3004a4f3          	csrrs	s1,mstatus,s1
}
20403aa0:	01c12083          	lw	ra,28(sp)
20403aa4:	01812403          	lw	s0,24(sp)
20403aa8:	01412483          	lw	s1,20(sp)
20403aac:	02010113          	addi	sp,sp,32
20403ab0:	00008067          	ret

20403ab4 <unready_thread>:
{
20403ab4:	ff010113          	addi	sp,sp,-16
20403ab8:	00812423          	sw	s0,8(sp)
20403abc:	00112623          	sw	ra,12(sp)
	return (thread->base.thread_state & state) != 0U;
20403ac0:	00d54783          	lbu	a5,13(a0)
20403ac4:	00050413          	mv	s0,a0
	if (z_is_thread_queued(thread)) {
20403ac8:	01879713          	slli	a4,a5,0x18
20403acc:	41875713          	srai	a4,a4,0x18
20403ad0:	00075863          	bgez	a4,20403ae0 <unready_thread+0x2c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
20403ad4:	07f7f793          	andi	a5,a5,127
20403ad8:	00f506a3          	sb	a5,13(a0)
	sys_dlist_remove(&thread->base.qnode_dlist);
20403adc:	a89ff0ef          	jal	ra,20403564 <sys_dlist_remove>
	update_cache(thread == _current);
20403ae0:	800007b7          	lui	a5,0x80000
20403ae4:	1447a503          	lw	a0,324(a5) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
}
20403ae8:	00c12083          	lw	ra,12(sp)
	update_cache(thread == _current);
20403aec:	40850533          	sub	a0,a0,s0
}
20403af0:	00812403          	lw	s0,8(sp)
	update_cache(thread == _current);
20403af4:	00153513          	seqz	a0,a0
}
20403af8:	01010113          	addi	sp,sp,16
	update_cache(thread == _current);
20403afc:	c49ff06f          	j	20403744 <update_cache>

20403b00 <add_to_waitq_locked>:
{
20403b00:	ff010113          	addi	sp,sp,-16
20403b04:	00812423          	sw	s0,8(sp)
20403b08:	00912223          	sw	s1,4(sp)
20403b0c:	00050413          	mv	s0,a0
20403b10:	00112623          	sw	ra,12(sp)
20403b14:	00058493          	mv	s1,a1
	unready_thread(thread);
20403b18:	f9dff0ef          	jal	ra,20403ab4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
20403b1c:	00d44783          	lbu	a5,13(s0)
20403b20:	0027e793          	ori	a5,a5,2
20403b24:	00f406a3          	sb	a5,13(s0)
	if (wait_q != NULL) {
20403b28:	02048e63          	beqz	s1,20403b64 <add_to_waitq_locked+0x64>
	return list->head == list;
20403b2c:	0004a783          	lw	a5,0(s1)
		thread->base.pended_on = wait_q;
20403b30:	00942423          	sw	s1,8(s0)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20403b34:	04f48a63          	beq	s1,a5,20403b88 <add_to_waitq_locked+0x88>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
20403b38:	04078863          	beqz	a5,20403b88 <add_to_waitq_locked+0x88>
	int32_t b1 = thread_1->base.prio;
20403b3c:	00e40683          	lb	a3,14(s0)
	int32_t b2 = thread_2->base.prio;
20403b40:	00e78703          	lb	a4,14(a5)
	if (b1 != b2) {
20403b44:	02e68a63          	beq	a3,a4,20403b78 <add_to_waitq_locked+0x78>
		return b2 - b1;
20403b48:	40d70733          	sub	a4,a4,a3
		if (z_sched_prio_cmp(thread, t) > 0) {
20403b4c:	02e05663          	blez	a4,20403b78 <add_to_waitq_locked+0x78>
	sys_dnode_t *const prev = successor->prev;
20403b50:	0047a703          	lw	a4,4(a5)
	node->next = successor;
20403b54:	00f42023          	sw	a5,0(s0)
	node->prev = prev;
20403b58:	00e42223          	sw	a4,4(s0)
	prev->next = node;
20403b5c:	00872023          	sw	s0,0(a4)
	successor->prev = node;
20403b60:	0087a223          	sw	s0,4(a5)
}
20403b64:	00c12083          	lw	ra,12(sp)
20403b68:	00812403          	lw	s0,8(sp)
20403b6c:	00412483          	lw	s1,4(sp)
20403b70:	01010113          	addi	sp,sp,16
20403b74:	00008067          	ret
	return (node == list->tail) ? NULL : node->next;
20403b78:	0044a703          	lw	a4,4(s1)
20403b7c:	00e78663          	beq	a5,a4,20403b88 <add_to_waitq_locked+0x88>
20403b80:	0007a783          	lw	a5,0(a5)
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
20403b84:	fa079ee3          	bnez	a5,20403b40 <add_to_waitq_locked+0x40>
	sys_dnode_t *const tail = list->tail;
20403b88:	0044a783          	lw	a5,4(s1)
	node->next = list;
20403b8c:	00942023          	sw	s1,0(s0)
	node->prev = tail;
20403b90:	00f42223          	sw	a5,4(s0)
	tail->next = node;
20403b94:	0087a023          	sw	s0,0(a5)
	list->tail = node;
20403b98:	0084a223          	sw	s0,4(s1)
}
20403b9c:	fc9ff06f          	j	20403b64 <add_to_waitq_locked+0x64>

20403ba0 <pend>:
{
20403ba0:	fe010113          	addi	sp,sp,-32
20403ba4:	00812c23          	sw	s0,24(sp)
20403ba8:	00912a23          	sw	s1,20(sp)
20403bac:	00112e23          	sw	ra,28(sp)
20403bb0:	00050493          	mv	s1,a0
20403bb4:	00c12623          	sw	a2,12(sp)
20403bb8:	00d12423          	sw	a3,8(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403bbc:	00800413          	li	s0,8
20403bc0:	30043473          	csrrc	s0,mstatus,s0
		add_to_waitq_locked(thread, wait_q);
20403bc4:	f3dff0ef          	jal	ra,20403b00 <add_to_waitq_locked>
	key = (mstatus & MSTATUS_IEN);
20403bc8:	00847413          	andi	s0,s0,8
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403bcc:	30042473          	csrrs	s0,mstatus,s0
	add_thread_timeout(thread, timeout);
20403bd0:	00c12603          	lw	a2,12(sp)
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
20403bd4:	fff00593          	li	a1,-1
20403bd8:	00812683          	lw	a3,8(sp)
20403bdc:	00b61463          	bne	a2,a1,20403be4 <pend+0x44>
20403be0:	02c68263          	beq	a3,a2,20403c04 <pend+0x64>
}
20403be4:	01812403          	lw	s0,24(sp)
20403be8:	01c12083          	lw	ra,28(sp)
20403bec:	01848513          	addi	a0,s1,24
20403bf0:	01412483          	lw	s1,20(sp)
20403bf4:	204045b7          	lui	a1,0x20404
20403bf8:	a4858593          	addi	a1,a1,-1464 # 20403a48 <z_thread_timeout>
20403bfc:	02010113          	addi	sp,sp,32
20403c00:	32c0006f          	j	20403f2c <z_add_timeout>
20403c04:	01c12083          	lw	ra,28(sp)
20403c08:	01812403          	lw	s0,24(sp)
20403c0c:	01412483          	lw	s1,20(sp)
20403c10:	02010113          	addi	sp,sp,32
20403c14:	00008067          	ret

20403c18 <z_pend_curr>:
	pend(_current, wait_q, timeout);
20403c18:	800007b7          	lui	a5,0x80000
20403c1c:	1447a503          	lw	a0,324(a5) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
{
20403c20:	ff010113          	addi	sp,sp,-16
20403c24:	00812423          	sw	s0,8(sp)
20403c28:	00058413          	mv	s0,a1
20403c2c:	00060593          	mv	a1,a2
20403c30:	00068613          	mv	a2,a3
20403c34:	00070693          	mv	a3,a4
20403c38:	00112623          	sw	ra,12(sp)
	pend(_current, wait_q, timeout);
20403c3c:	f65ff0ef          	jal	ra,20403ba0 <pend>
20403c40:	00040513          	mv	a0,s0
}
20403c44:	00812403          	lw	s0,8(sp)
20403c48:	00c12083          	lw	ra,12(sp)
20403c4c:	01010113          	addi	sp,sp,16
20403c50:	e70fc06f          	j	204002c0 <arch_swap>

20403c54 <k_sched_unlock>:
{
20403c54:	ff010113          	addi	sp,sp,-16
20403c58:	00812423          	sw	s0,8(sp)
20403c5c:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403c60:	00800413          	li	s0,8
20403c64:	30043473          	csrrc	s0,mstatus,s0
		++_current->base.sched_locked;
20403c68:	800007b7          	lui	a5,0x80000
20403c6c:	1447a703          	lw	a4,324(a5) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
		update_cache(0);
20403c70:	00000513          	li	a0,0
	key = (mstatus & MSTATUS_IEN);
20403c74:	00847413          	andi	s0,s0,8
		++_current->base.sched_locked;
20403c78:	00f74783          	lbu	a5,15(a4)
20403c7c:	00178793          	addi	a5,a5,1
20403c80:	00f707a3          	sb	a5,15(a4)
		update_cache(0);
20403c84:	ac1ff0ef          	jal	ra,20403744 <update_cache>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403c88:	30042473          	csrrs	s0,mstatus,s0
}
20403c8c:	00812403          	lw	s0,8(sp)
20403c90:	00c12083          	lw	ra,12(sp)
20403c94:	01010113          	addi	sp,sp,16
	z_reschedule_unlocked();
20403c98:	a61ff06f          	j	204036f8 <z_reschedule_unlocked>

20403c9c <z_unpend_first_thread>:
{
20403c9c:	ff010113          	addi	sp,sp,-16
20403ca0:	00812423          	sw	s0,8(sp)
20403ca4:	00112623          	sw	ra,12(sp)
20403ca8:	00912223          	sw	s1,4(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403cac:	00800413          	li	s0,8
20403cb0:	30043473          	csrrc	s0,mstatus,s0
		thread = _priq_wait_best(&wait_q->waitq);
20403cb4:	a7dff0ef          	jal	ra,20403730 <z_priq_dumb_best>
	key = (mstatus & MSTATUS_IEN);
20403cb8:	00847413          	andi	s0,s0,8
20403cbc:	00050493          	mv	s1,a0
		if (thread != NULL) {
20403cc0:	00050863          	beqz	a0,20403cd0 <z_unpend_first_thread+0x34>
			unpend_thread_no_timeout(thread);
20403cc4:	8bdff0ef          	jal	ra,20403580 <unpend_thread_no_timeout>
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
20403cc8:	01848513          	addi	a0,s1,24
20403ccc:	40c000ef          	jal	ra,204040d8 <z_abort_timeout>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403cd0:	30042473          	csrrs	s0,mstatus,s0
}
20403cd4:	00c12083          	lw	ra,12(sp)
20403cd8:	00812403          	lw	s0,8(sp)
20403cdc:	00048513          	mv	a0,s1
20403ce0:	00412483          	lw	s1,4(sp)
20403ce4:	01010113          	addi	sp,sp,16
20403ce8:	00008067          	ret

20403cec <z_sched_init>:
	list->head = (sys_dnode_t *)list;
20403cec:	800007b7          	lui	a5,0x80000
20403cf0:	80000737          	lui	a4,0x80000
20403cf4:	13c78793          	addi	a5,a5,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
20403cf8:	15870713          	addi	a4,a4,344 # 80000158 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000159>
20403cfc:	00e7ae23          	sw	a4,28(a5)
	list->tail = (sys_dnode_t *)list;
20403d00:	02e7a023          	sw	a4,32(a5)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
20403d04:	00000593          	li	a1,0
20403d08:	00000513          	li	a0,0
20403d0c:	901ff06f          	j	2040360c <k_sched_time_slice_set>

20403d10 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
20403d10:	800007b7          	lui	a5,0x80000
20403d14:	1447a503          	lw	a0,324(a5) # 80000144 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000145>
20403d18:	00008067          	ret

20403d1c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
20403d1c:	fe010113          	addi	sp,sp,-32
20403d20:	00912a23          	sw	s1,20(sp)
20403d24:	00112e23          	sw	ra,28(sp)
20403d28:	00812c23          	sw	s0,24(sp)
20403d2c:	01212823          	sw	s2,16(sp)
20403d30:	01312623          	sw	s3,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403d34:	00800493          	li	s1,8
20403d38:	3004b4f3          	csrrc	s1,mstatus,s1
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
20403d3c:	00d54783          	lbu	a5,13(a0)
	key = (mstatus & MSTATUS_IEN);
20403d40:	0084f493          	andi	s1,s1,8
20403d44:	0087f713          	andi	a4,a5,8
20403d48:	02070263          	beqz	a4,20403d6c <z_thread_abort+0x50>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20403d4c:	3004a4f3          	csrrs	s1,mstatus,s1
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
20403d50:	01c12083          	lw	ra,28(sp)
20403d54:	01812403          	lw	s0,24(sp)
20403d58:	01412483          	lw	s1,20(sp)
20403d5c:	01012903          	lw	s2,16(sp)
20403d60:	00c12983          	lw	s3,12(sp)
20403d64:	02010113          	addi	sp,sp,32
20403d68:	00008067          	ret
		thread->base.thread_state &= ~_THREAD_ABORTING;
20403d6c:	fdf7f713          	andi	a4,a5,-33
20403d70:	00876713          	ori	a4,a4,8
		if (z_is_thread_queued(thread)) {
20403d74:	01871693          	slli	a3,a4,0x18
20403d78:	4186d693          	srai	a3,a3,0x18
20403d7c:	00050413          	mv	s0,a0
20403d80:	0406ce63          	bltz	a3,20403ddc <z_thread_abort+0xc0>
		thread->base.thread_state &= ~_THREAD_ABORTING;
20403d84:	00e506a3          	sb	a4,13(a0)
		if (thread->base.pended_on != NULL) {
20403d88:	00842783          	lw	a5,8(s0)
20403d8c:	00078663          	beqz	a5,20403d98 <z_thread_abort+0x7c>
			unpend_thread_no_timeout(thread);
20403d90:	00040513          	mv	a0,s0
20403d94:	fecff0ef          	jal	ra,20403580 <unpend_thread_no_timeout>
20403d98:	01840513          	addi	a0,s0,24
20403d9c:	33c000ef          	jal	ra,204040d8 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
20403da0:	06840993          	addi	s3,s0,104
	return list->head == list;
20403da4:	06842903          	lw	s2,104(s0)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20403da8:	01390463          	beq	s2,s3,20403db0 <z_thread_abort+0x94>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
20403dac:	04091263          	bnez	s2,20403df0 <z_thread_abort+0xd4>
		update_cache(1);
20403db0:	00100513          	li	a0,1
20403db4:	991ff0ef          	jal	ra,20403744 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
20403db8:	800007b7          	lui	a5,0x80000
20403dbc:	13c78793          	addi	a5,a5,316 # 8000013c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000013d>
20403dc0:	0087a703          	lw	a4,8(a5)
20403dc4:	f88714e3          	bne	a4,s0,20403d4c <z_thread_abort+0x30>
20403dc8:	0007a783          	lw	a5,0(a5)
20403dcc:	f80790e3          	bnez	a5,20403d4c <z_thread_abort+0x30>
20403dd0:	00048513          	mv	a0,s1
20403dd4:	cecfc0ef          	jal	ra,204002c0 <arch_swap>
	return ret;
20403dd8:	f75ff06f          	j	20403d4c <z_thread_abort+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
20403ddc:	05f7f793          	andi	a5,a5,95
20403de0:	0087e793          	ori	a5,a5,8
20403de4:	00f506a3          	sb	a5,13(a0)
	sys_dlist_remove(&thread->base.qnode_dlist);
20403de8:	f7cff0ef          	jal	ra,20403564 <sys_dlist_remove>
}
20403dec:	f9dff06f          	j	20403d88 <z_thread_abort+0x6c>
		unpend_thread_no_timeout(thread);
20403df0:	00090513          	mv	a0,s2
20403df4:	f8cff0ef          	jal	ra,20403580 <unpend_thread_no_timeout>
20403df8:	01890513          	addi	a0,s2,24
20403dfc:	2dc000ef          	jal	ra,204040d8 <z_abort_timeout>
		ready_thread(thread);
20403e00:	00090513          	mv	a0,s2
	thread->arch.swap_return_value = value;
20403e04:	06092c23          	sw	zero,120(s2)
20403e08:	b21ff0ef          	jal	ra,20403928 <ready_thread>
20403e0c:	f99ff06f          	j	20403da4 <z_thread_abort+0x88>

20403e10 <z_impl_k_thread_abort>:
#if !defined(CONFIG_ARCH_HAS_THREAD_ABORT)
void z_impl_k_thread_abort(struct k_thread *thread)
{
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_thread, abort, thread);

	z_thread_abort(thread);
20403e10:	f0dff06f          	j	20403d1c <z_thread_abort>

20403e14 <z_data_copy>:
 * @return N/A
 */
void z_data_copy(void)
{
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
20403e14:	80001537          	lui	a0,0x80001
20403e18:	f6050613          	addi	a2,a0,-160 # 80000f60 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000f61>
	(void)memcpy(&__data_region_start, &__data_region_load_start,
20403e1c:	83c18793          	addi	a5,gp,-1988 # 80001044 <__data_region_end>
20403e20:	204055b7          	lui	a1,0x20405
20403e24:	40c78633          	sub	a2,a5,a2
20403e28:	97458593          	addi	a1,a1,-1676 # 20404974 <__data_load_start>
20403e2c:	f6050513          	addi	a0,a0,-160
20403e30:	d15fd06f          	j	20401b44 <memcpy>

20403e34 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
20403e34:	800007b7          	lui	a5,0x80000
20403e38:	0287a783          	lw	a5,40(a5) # 80000028 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000029>
20403e3c:	00079463          	bnez	a5,20403e44 <elapsed+0x10>
20403e40:	938ff06f          	j	20402f78 <sys_clock_elapsed>
}
20403e44:	00000513          	li	a0,0
20403e48:	00008067          	ret

20403e4c <next_timeout>:

static int32_t next_timeout(void)
{
20403e4c:	ff010113          	addi	sp,sp,-16
	return list->head == list;
20403e50:	82018793          	addi	a5,gp,-2016 # 80001028 <timeout_list>
20403e54:	00812423          	sw	s0,8(sp)
20403e58:	0007a403          	lw	s0,0(a5)
20403e5c:	00112623          	sw	ra,12(sp)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20403e60:	00f41463          	bne	s0,a5,20403e68 <next_timeout+0x1c>
20403e64:	00000413          	li	s0,0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
20403e68:	fcdff0ef          	jal	ra,20403e34 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
20403e6c:	02040c63          	beqz	s0,20403ea4 <next_timeout+0x58>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
20403e70:	01042703          	lw	a4,16(s0)
20403e74:	01442783          	lw	a5,20(s0)
20403e78:	41f55693          	srai	a3,a0,0x1f
20403e7c:	40a70533          	sub	a0,a4,a0
20403e80:	00a73733          	sltu	a4,a4,a0
20403e84:	40d787b3          	sub	a5,a5,a3
20403e88:	40e787b3          	sub	a5,a5,a4
	int32_t ret = to == NULL ? MAX_WAIT
20403e8c:	00f04663          	bgtz	a5,20403e98 <next_timeout+0x4c>
20403e90:	04079063          	bnez	a5,20403ed0 <next_timeout+0x84>
20403e94:	02050e63          	beqz	a0,20403ed0 <next_timeout+0x84>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
20403e98:	00f04663          	bgtz	a5,20403ea4 <next_timeout+0x58>
20403e9c:	00079863          	bnez	a5,20403eac <next_timeout+0x60>
20403ea0:	00055663          	bgez	a0,20403eac <next_timeout+0x60>
	int32_t ret = to == NULL ? MAX_WAIT
20403ea4:	80000537          	lui	a0,0x80000
20403ea8:	fff54513          	not	a0,a0

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
20403eac:	800007b7          	lui	a5,0x80000
20403eb0:	14c7a783          	lw	a5,332(a5) # 8000014c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000014d>
20403eb4:	00078663          	beqz	a5,20403ec0 <next_timeout+0x74>
20403eb8:	00a7d463          	bge	a5,a0,20403ec0 <next_timeout+0x74>
20403ebc:	00078513          	mv	a0,a5
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
20403ec0:	00c12083          	lw	ra,12(sp)
20403ec4:	00812403          	lw	s0,8(sp)
20403ec8:	01010113          	addi	sp,sp,16
20403ecc:	00008067          	ret
	int32_t ret = to == NULL ? MAX_WAIT
20403ed0:	00000513          	li	a0,0
20403ed4:	fd9ff06f          	j	20403eac <next_timeout+0x60>

20403ed8 <remove_timeout>:
	return (node == list->tail) ? NULL : node->next;
20403ed8:	00052783          	lw	a5,0(a0) # 80000000 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000001>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
20403edc:	02050c63          	beqz	a0,20403f14 <remove_timeout+0x3c>
	return (node == list->tail) ? NULL : node->next;
20403ee0:	8241a703          	lw	a4,-2012(gp) # 8000102c <timeout_list+0x4>
20403ee4:	02e50863          	beq	a0,a4,20403f14 <remove_timeout+0x3c>
	if (next(t) != NULL) {
20403ee8:	02078663          	beqz	a5,20403f14 <remove_timeout+0x3c>
		next(t)->dticks += t->dticks;
20403eec:	0107a703          	lw	a4,16(a5)
20403ef0:	01052683          	lw	a3,16(a0)
20403ef4:	01452583          	lw	a1,20(a0)
20403ef8:	0147a603          	lw	a2,20(a5)
20403efc:	00d706b3          	add	a3,a4,a3
20403f00:	00e6b733          	sltu	a4,a3,a4
20403f04:	00b60633          	add	a2,a2,a1
20403f08:	00c70733          	add	a4,a4,a2
20403f0c:	00d7a823          	sw	a3,16(a5)
20403f10:	00e7aa23          	sw	a4,20(a5)
	sys_dnode_t *const prev = node->prev;
20403f14:	00452703          	lw	a4,4(a0)
	prev->next = next;
20403f18:	00f72023          	sw	a5,0(a4)
	next->prev = prev;
20403f1c:	00e7a223          	sw	a4,4(a5)
	node->next = NULL;
20403f20:	00052023          	sw	zero,0(a0)
	node->prev = NULL;
20403f24:	00052223          	sw	zero,4(a0)
}
20403f28:	00008067          	ret

20403f2c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
20403f2c:	fe010113          	addi	sp,sp,-32
20403f30:	00812c23          	sw	s0,24(sp)
20403f34:	00912a23          	sw	s1,20(sp)
20403f38:	01312623          	sw	s3,12(sp)
20403f3c:	00112e23          	sw	ra,28(sp)
20403f40:	00068993          	mv	s3,a3
20403f44:	01212823          	sw	s2,16(sp)
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
20403f48:	fff00693          	li	a3,-1
{
20403f4c:	00050413          	mv	s0,a0
20403f50:	00060493          	mv	s1,a2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
20403f54:	00d61463          	bne	a2,a3,20403f5c <z_add_timeout+0x30>
20403f58:	16c98263          	beq	s3,a2,204040bc <z_add_timeout+0x190>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
20403f5c:	00b42423          	sw	a1,8(s0)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20403f60:	00800913          	li	s2,8
20403f64:	30093973          	csrrc	s2,mstatus,s2

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
20403f68:	ffe00693          	li	a3,-2
20403f6c:	409687b3          	sub	a5,a3,s1
20403f70:	00f6b733          	sltu	a4,a3,a5
20403f74:	fff9c793          	not	a5,s3
20403f78:	40e787b3          	sub	a5,a5,a4
	key = (mstatus & MSTATUS_IEN);
20403f7c:	00897913          	andi	s2,s2,8
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
20403f80:	0607cc63          	bltz	a5,20403ff8 <z_add_timeout+0xcc>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
20403f84:	800007b7          	lui	a5,0x80000
20403f88:	00878793          	addi	a5,a5,8 # 80000008 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000009>
20403f8c:	0007a703          	lw	a4,0(a5)
20403f90:	0047a783          	lw	a5,4(a5)
20403f94:	40e68733          	sub	a4,a3,a4
20403f98:	00e6b6b3          	sltu	a3,a3,a4
20403f9c:	fff7c793          	not	a5,a5
20403fa0:	40d787b3          	sub	a5,a5,a3
20403fa4:	409704b3          	sub	s1,a4,s1
20403fa8:	00973733          	sltu	a4,a4,s1
20403fac:	413786b3          	sub	a3,a5,s3

			to->dticks = MAX(1, ticks);
20403fb0:	40e686b3          	sub	a3,a3,a4
20403fb4:	00d04a63          	bgtz	a3,20403fc8 <z_add_timeout+0x9c>
20403fb8:	00069463          	bnez	a3,20403fc0 <z_add_timeout+0x94>
20403fbc:	00049663          	bnez	s1,20403fc8 <z_add_timeout+0x9c>
20403fc0:	00100493          	li	s1,1
20403fc4:	00000693          	li	a3,0
20403fc8:	00942823          	sw	s1,16(s0)
	return list->head == list;
20403fcc:	82018713          	addi	a4,gp,-2016 # 80001028 <timeout_list>
20403fd0:	00072783          	lw	a5,0(a4)
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
20403fd4:	00d42a23          	sw	a3,20(s0)
20403fd8:	82018613          	addi	a2,gp,-2016 # 80001028 <timeout_list>
	sys_dnode_t *const tail = list->tail;
20403fdc:	00472803          	lw	a6,4(a4)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20403fe0:	06c79263          	bne	a5,a2,20404044 <z_add_timeout+0x118>
	node->next = list;
20403fe4:	00c42023          	sw	a2,0(s0)
	node->prev = tail;
20403fe8:	01042223          	sw	a6,4(s0)
	tail->next = node;
20403fec:	00882023          	sw	s0,0(a6)
	list->tail = node;
20403ff0:	00862223          	sw	s0,4(a2)
}
20403ff4:	09c0006f          	j	20404090 <z_add_timeout+0x164>
20403ff8:	e3dff0ef          	jal	ra,20403e34 <elapsed>
20403ffc:	00148793          	addi	a5,s1,1
20404000:	0097b4b3          	sltu	s1,a5,s1
20404004:	013486b3          	add	a3,s1,s3
20404008:	41f55493          	srai	s1,a0,0x1f
2040400c:	00a78533          	add	a0,a5,a0
20404010:	00f537b3          	sltu	a5,a0,a5
20404014:	009686b3          	add	a3,a3,s1
20404018:	00d786b3          	add	a3,a5,a3
2040401c:	00a42823          	sw	a0,16(s0)
20404020:	fadff06f          	j	20403fcc <z_add_timeout+0xa0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
20404024:	40e68733          	sub	a4,a3,a4
20404028:	00e6b6b3          	sltu	a3,a3,a4
2040402c:	40a585b3          	sub	a1,a1,a0
20404030:	40d586b3          	sub	a3,a1,a3
20404034:	00e42823          	sw	a4,16(s0)
20404038:	00d42a23          	sw	a3,20(s0)
	return (node == list->tail) ? NULL : node->next;
2040403c:	faf804e3          	beq	a6,a5,20403fe4 <z_add_timeout+0xb8>
20404040:	0007a783          	lw	a5,0(a5)
		for (t = first(); t != NULL; t = next(t)) {
20404044:	fa0780e3          	beqz	a5,20403fe4 <z_add_timeout+0xb8>
			if (t->dticks > to->dticks) {
20404048:	0147a503          	lw	a0,20(a5)
2040404c:	01442583          	lw	a1,20(s0)
20404050:	0107a703          	lw	a4,16(a5)
20404054:	01042683          	lw	a3,16(s0)
20404058:	00a5c663          	blt	a1,a0,20404064 <z_add_timeout+0x138>
2040405c:	fcb514e3          	bne	a0,a1,20404024 <z_add_timeout+0xf8>
20404060:	fce6f2e3          	bgeu	a3,a4,20404024 <z_add_timeout+0xf8>
				t->dticks -= to->dticks;
20404064:	40d706b3          	sub	a3,a4,a3
20404068:	00d73733          	sltu	a4,a4,a3
2040406c:	40b505b3          	sub	a1,a0,a1
20404070:	40e58733          	sub	a4,a1,a4
20404074:	00e7aa23          	sw	a4,20(a5)
	sys_dnode_t *const prev = successor->prev;
20404078:	0047a703          	lw	a4,4(a5)
2040407c:	00d7a823          	sw	a3,16(a5)
	node->next = successor;
20404080:	00f42023          	sw	a5,0(s0)
	node->prev = prev;
20404084:	00e42223          	sw	a4,4(s0)
	prev->next = node;
20404088:	00872023          	sw	s0,0(a4)
	successor->prev = node;
2040408c:	0087a223          	sw	s0,4(a5)
	return list->head == list;
20404090:	00062783          	lw	a5,0(a2)
	return sys_dlist_is_empty(list) ? NULL : list->head;
20404094:	02c78263          	beq	a5,a2,204040b8 <z_add_timeout+0x18c>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
20404098:	02f41063          	bne	s0,a5,204040b8 <z_add_timeout+0x18c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
2040409c:	db1ff0ef          	jal	ra,20403e4c <next_timeout>

			if (next_time == 0 ||
204040a0:	00050863          	beqz	a0,204040b0 <z_add_timeout+0x184>
			    _current_cpu->slice_ticks != next_time) {
204040a4:	800007b7          	lui	a5,0x80000
			if (next_time == 0 ||
204040a8:	14c7a783          	lw	a5,332(a5) # 8000014c <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x8000014d>
204040ac:	00a78663          	beq	a5,a0,204040b8 <z_add_timeout+0x18c>
				sys_clock_set_timeout(next_time, false);
204040b0:	00000593          	li	a1,0
204040b4:	de9fe0ef          	jal	ra,20402e9c <sys_clock_set_timeout>
	__asm__ volatile ("csrrs %0, mstatus, %1"
204040b8:	30092973          	csrrs	s2,mstatus,s2
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
204040bc:	01c12083          	lw	ra,28(sp)
204040c0:	01812403          	lw	s0,24(sp)
204040c4:	01412483          	lw	s1,20(sp)
204040c8:	01012903          	lw	s2,16(sp)
204040cc:	00c12983          	lw	s3,12(sp)
204040d0:	02010113          	addi	sp,sp,32
204040d4:	00008067          	ret

204040d8 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
204040d8:	ff010113          	addi	sp,sp,-16
204040dc:	00812423          	sw	s0,8(sp)
204040e0:	00112623          	sw	ra,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
204040e4:	00800413          	li	s0,8
204040e8:	30043473          	csrrc	s0,mstatus,s0
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
204040ec:	00052783          	lw	a5,0(a0)
	key = (mstatus & MSTATUS_IEN);
204040f0:	00847413          	andi	s0,s0,8
204040f4:	02078063          	beqz	a5,20404114 <z_abort_timeout+0x3c>
			remove_timeout(to);
204040f8:	de1ff0ef          	jal	ra,20403ed8 <remove_timeout>
			ret = 0;
204040fc:	00000513          	li	a0,0
	__asm__ volatile ("csrrs %0, mstatus, %1"
20404100:	30042473          	csrrs	s0,mstatus,s0
		}
	}

	return ret;
}
20404104:	00c12083          	lw	ra,12(sp)
20404108:	00812403          	lw	s0,8(sp)
2040410c:	01010113          	addi	sp,sp,16
20404110:	00008067          	ret
	int ret = -EINVAL;
20404114:	fea00513          	li	a0,-22
20404118:	fe9ff06f          	j	20404100 <z_abort_timeout+0x28>

2040411c <z_set_timeout_expiry>:
	}
	return ret;
}

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
2040411c:	fe010113          	addi	sp,sp,-32
20404120:	00812c23          	sw	s0,24(sp)
20404124:	00912a23          	sw	s1,20(sp)
20404128:	00112e23          	sw	ra,28(sp)
2040412c:	00050493          	mv	s1,a0
20404130:	00b12623          	sw	a1,12(sp)
	__asm__ volatile ("csrrc %0, mstatus, %1"
20404134:	00800413          	li	s0,8
20404138:	30043473          	csrrc	s0,mstatus,s0
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
2040413c:	d11ff0ef          	jal	ra,20403e4c <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
20404140:	00100793          	li	a5,1
	key = (mstatus & MSTATUS_IEN);
20404144:	00847413          	andi	s0,s0,8
20404148:	00a7da63          	bge	a5,a0,2040415c <z_set_timeout_expiry+0x40>
2040414c:	00c12583          	lw	a1,12(sp)
20404150:	00954663          	blt	a0,s1,2040415c <z_set_timeout_expiry+0x40>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
20404154:	00048513          	mv	a0,s1
20404158:	d45fe0ef          	jal	ra,20402e9c <sys_clock_set_timeout>
	__asm__ volatile ("csrrs %0, mstatus, %1"
2040415c:	30042473          	csrrs	s0,mstatus,s0
		}
	}
}
20404160:	01c12083          	lw	ra,28(sp)
20404164:	01812403          	lw	s0,24(sp)
20404168:	01412483          	lw	s1,20(sp)
2040416c:	02010113          	addi	sp,sp,32
20404170:	00008067          	ret

20404174 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
20404174:	fd010113          	addi	sp,sp,-48
20404178:	02812423          	sw	s0,40(sp)
2040417c:	02912223          	sw	s1,36(sp)
20404180:	02112623          	sw	ra,44(sp)
20404184:	03212023          	sw	s2,32(sp)
20404188:	01312e23          	sw	s3,28(sp)
2040418c:	01412c23          	sw	s4,24(sp)
20404190:	00050493          	mv	s1,a0
	__asm__ volatile ("csrrc %0, mstatus, %1"
20404194:	00800413          	li	s0,8
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
20404198:	ef0ff0ef          	jal	ra,20403888 <z_time_slice>
2040419c:	30043473          	csrrc	s0,mstatus,s0
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
204041a0:	80000937          	lui	s2,0x80000
204041a4:	02992423          	sw	s1,40(s2) # 80000028 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000029>

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
204041a8:	800004b7          	lui	s1,0x80000
	key = (mstatus & MSTATUS_IEN);
204041ac:	00847413          	andi	s0,s0,8
	while (first() != NULL && first()->dticks <= announce_remaining) {
204041b0:	02890913          	addi	s2,s2,40
	return list->head == list;
204041b4:	82018993          	addi	s3,gp,-2016 # 80001028 <timeout_list>
		curr_tick += dt;
204041b8:	00848493          	addi	s1,s1,8 # 80000008 <CONFIG_SYSTEM_WORKQUEUE_PRIORITY+0x80000009>
	__asm__ volatile ("csrrc %0, mstatus, %1"
204041bc:	00800a13          	li	s4,8
	while (first() != NULL && first()->dticks <= announce_remaining) {
204041c0:	00092783          	lw	a5,0(s2)
204041c4:	0009a503          	lw	a0,0(s3)
		curr_tick += dt;
204041c8:	0004a683          	lw	a3,0(s1)
204041cc:	0044a883          	lw	a7,4(s1)
204041d0:	41f7d593          	srai	a1,a5,0x1f
	return sys_dlist_is_empty(list) ? NULL : list->head;
204041d4:	03350a63          	beq	a0,s3,20404208 <sys_clock_announce+0x94>
	while (first() != NULL && first()->dticks <= announce_remaining) {
204041d8:	02050863          	beqz	a0,20404208 <sys_clock_announce+0x94>
204041dc:	01452603          	lw	a2,20(a0)
204041e0:	01052703          	lw	a4,16(a0)
204041e4:	00c5c663          	blt	a1,a2,204041f0 <sys_clock_announce+0x7c>
204041e8:	06b61663          	bne	a2,a1,20404254 <sys_clock_announce+0xe0>
204041ec:	06e7f463          	bgeu	a5,a4,20404254 <sys_clock_announce+0xe0>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
204041f0:	40f70833          	sub	a6,a4,a5
204041f4:	01073733          	sltu	a4,a4,a6
204041f8:	40b60633          	sub	a2,a2,a1
204041fc:	40e60733          	sub	a4,a2,a4
20404200:	01052823          	sw	a6,16(a0)
20404204:	00e52a23          	sw	a4,20(a0)
	}

	curr_tick += announce_remaining;
20404208:	00d786b3          	add	a3,a5,a3
2040420c:	011585b3          	add	a1,a1,a7
20404210:	00f6b7b3          	sltu	a5,a3,a5
20404214:	00b787b3          	add	a5,a5,a1
20404218:	00d4a023          	sw	a3,0(s1)
2040421c:	00f4a223          	sw	a5,4(s1)
	announce_remaining = 0;
20404220:	00092023          	sw	zero,0(s2)

	sys_clock_set_timeout(next_timeout(), false);
20404224:	c29ff0ef          	jal	ra,20403e4c <next_timeout>
20404228:	00000593          	li	a1,0
2040422c:	c71fe0ef          	jal	ra,20402e9c <sys_clock_set_timeout>
	__asm__ volatile ("csrrs %0, mstatus, %1"
20404230:	30042473          	csrrs	s0,mstatus,s0

	k_spin_unlock(&timeout_lock, key);
}
20404234:	02c12083          	lw	ra,44(sp)
20404238:	02812403          	lw	s0,40(sp)
2040423c:	02412483          	lw	s1,36(sp)
20404240:	02012903          	lw	s2,32(sp)
20404244:	01c12983          	lw	s3,28(sp)
20404248:	01812a03          	lw	s4,24(sp)
2040424c:	03010113          	addi	sp,sp,48
20404250:	00008067          	ret
		curr_tick += dt;
20404254:	00d706b3          	add	a3,a4,a3
		announce_remaining -= dt;
20404258:	40e787b3          	sub	a5,a5,a4
		curr_tick += dt;
2040425c:	41f75593          	srai	a1,a4,0x1f
20404260:	00e6b633          	sltu	a2,a3,a4
20404264:	011585b3          	add	a1,a1,a7
		announce_remaining -= dt;
20404268:	00f92023          	sw	a5,0(s2)
		t->dticks = 0;
2040426c:	00000813          	li	a6,0
20404270:	00000793          	li	a5,0
		curr_tick += dt;
20404274:	00b605b3          	add	a1,a2,a1
		t->dticks = 0;
20404278:	00f52823          	sw	a5,16(a0)
2040427c:	01052a23          	sw	a6,20(a0)
		curr_tick += dt;
20404280:	00d4a023          	sw	a3,0(s1)
20404284:	00b4a223          	sw	a1,4(s1)
		remove_timeout(t);
20404288:	00a12623          	sw	a0,12(sp)
2040428c:	c4dff0ef          	jal	ra,20403ed8 <remove_timeout>
20404290:	30042473          	csrrs	s0,mstatus,s0
		t->fn(t);
20404294:	00c12503          	lw	a0,12(sp)
20404298:	00852783          	lw	a5,8(a0)
2040429c:	000780e7          	jalr	a5
	__asm__ volatile ("csrrc %0, mstatus, %1"
204042a0:	300a3473          	csrrc	s0,mstatus,s4
	key = (mstatus & MSTATUS_IEN);
204042a4:	00847413          	andi	s0,s0,8
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
204042a8:	f19ff06f          	j	204041c0 <sys_clock_announce+0x4c>

204042ac <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
204042ac:	04050e63          	beqz	a0,20404308 <z_impl_k_busy_wait+0x5c>
{
204042b0:	ff010113          	addi	sp,sp,-16
204042b4:	00112623          	sw	ra,12(sp)
204042b8:	00812423          	sw	s0,8(sp)
204042bc:	00912223          	sw	s1,4(sp)
204042c0:	00050413          	mv	s0,a0

extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
204042c4:	cf5fe0ef          	jal	ra,20402fb8 <sys_clock_cycle_get_32>
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
		(uint64_t)sys_clock_hw_cycles_per_sec() /
204042c8:	000f4637          	lui	a2,0xf4
204042cc:	01145593          	srli	a1,s0,0x11
204042d0:	00050493          	mv	s1,a0
204042d4:	24060613          	addi	a2,a2,576 # f4240 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0xec240>
204042d8:	00f41513          	slli	a0,s0,0xf
204042dc:	00000693          	li	a3,0
204042e0:	804fc0ef          	jal	ra,204002e4 <__udivdi3>
204042e4:	00050413          	mv	s0,a0
204042e8:	cd1fe0ef          	jal	ra,20402fb8 <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
204042ec:	409507b3          	sub	a5,a0,s1
204042f0:	fe87ece3          	bltu	a5,s0,204042e8 <z_impl_k_busy_wait+0x3c>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
204042f4:	00c12083          	lw	ra,12(sp)
204042f8:	00812403          	lw	s0,8(sp)
204042fc:	00412483          	lw	s1,4(sp)
20404300:	01010113          	addi	sp,sp,16
20404304:	00008067          	ret
20404308:	00008067          	ret

2040430c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
2040430c:	20404637          	lui	a2,0x20404
20404310:	204055b7          	lui	a1,0x20405
20404314:	20405537          	lui	a0,0x20405
20404318:	73c60613          	addi	a2,a2,1852 # 2040473c <__clz_tab+0x118>
2040431c:	93c58593          	addi	a1,a1,-1732 # 2040493c <levels.0+0x1c>
20404320:	94c50513          	addi	a0,a0,-1716 # 2040494c <levels.0+0x2c>
20404324:	86dfc06f          	j	20400b90 <printk>
