# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do controle_onduleur_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib core
# vmap core core
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap core core 
# Modifying modelsim.ini
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:34 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:37:34 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:37:35 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0.v 
# -- Compiling module core_mm_interconnect_0
# 
# Top level modules:
# 	core_mm_interconnect_0
# End time: 21:37:35 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module core_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	core_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:37:35 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module core_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	core_mm_interconnect_0_avalon_st_adapter
# End time: 21:37:35 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_pio_led.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_pio_led.v 
# -- Compiling module core_pio_led
# 
# Top level modules:
# 	core_pio_led
# End time: 21:37:35 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_identifiant_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:35 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_identifiant_sys.v 
# -- Compiling module core_identifiant_sys
# 
# Top level modules:
# 	core_identifiant_sys
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0.v 
# -- Compiling module core_hps_0
# 
# Top level modules:
# 	core_hps_0
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io.v 
# -- Compiling module core_hps_0_hps_io
# 
# Top level modules:
# 	core_hps_0_hps_io
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:37:36 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:36 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_JTAG_console.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_JTAG_console.v 
# -- Compiling module core_JTAG_console
# 
# Top level modules:
# 	core_JTAG_console
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 21:37:37 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:37 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 21:37:38 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:38 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 21:37:39 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:39 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 21:37:39 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:39 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 21:37:39 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:39 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 21:37:39 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_irq_mapper_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:39 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_irq_mapper_001.sv 
# -- Compiling module core_irq_mapper_001
# 
# Top level modules:
# 	core_irq_mapper_001
# End time: 21:37:39 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:39 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_irq_mapper.sv 
# -- Compiling module core_irq_mapper
# 
# Top level modules:
# 	core_irq_mapper
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:40 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:40 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:40 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:40 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:40 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:37:40 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:41 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module core_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	core_mm_interconnect_0_rsp_mux
# End time: 21:37:41 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:41 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:37:41 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:41 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module core_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	core_mm_interconnect_0_rsp_demux
# End time: 21:37:41 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:41 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module core_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	core_mm_interconnect_0_cmd_mux
# End time: 21:37:41 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:41 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module core_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	core_mm_interconnect_0_cmd_demux
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -vlog01compat -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:37:42 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:42 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router_004.sv 
# -- Compiling module core_mm_interconnect_0_router_004_default_decode
# -- Compiling module core_mm_interconnect_0_router_004
# 
# Top level modules:
# 	core_mm_interconnect_0_router_004
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:43 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv 
# -- Compiling module core_mm_interconnect_0_router_003_default_decode
# -- Compiling module core_mm_interconnect_0_router_003
# 
# Top level modules:
# 	core_mm_interconnect_0_router_003
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:43 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_mm_interconnect_0_router.sv 
# -- Compiling module core_mm_interconnect_0_router_default_decode
# -- Compiling module core_mm_interconnect_0_router
# 
# Top level modules:
# 	core_mm_interconnect_0_router
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:43 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:43 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:43 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:37:43 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:44 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:37:44 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:44 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:37:44 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:44 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:37:44 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:44 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:37:44 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:44 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:37:44 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:45 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:37:45 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:45 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:37:45 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:45 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:37:45 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io_border.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:45 on Jan 13,2020
# vlog -reportprogress 300 -sv -work core "+incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules" C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io_border.sv 
# -- Compiling module core_hps_0_hps_io_border
# ** Error: C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io_border.sv(84): (vlog-2730) Undefined variable: 'intermediate'.
# ** Error (suppressible): C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/core_hps_0_hps_io_border.sv(106): (vlog-2388) 'intermediate' already declared in this scope (core_hps_0_hps_io_border).
# End time: 21:37:45 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./controle_onduleur_run_msim_rtl_vhdl.do line 71
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work core +incdir+C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules {C:/Users/mmouh/TP_CC_2019_PROJET/core/synthesis/submodules/cor..."
