
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1206 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/a_max/max/xlinx/max/PWM/par/pa.fromHdl.tcl
# create_project -name PWM -dir "C:/a_max/max/xlinx/max/PWM/par/planAhead_run_3" -part xc7z010clg400-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "pwm_led_top.ucf" [current_fileset -constrset]
Adding file 'C:/a_max/max/xlinx/max/PWM/par/pwm_led_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../rtl/pwm_led.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../rtl/pwm_led_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top pwm_led_top $srcset
# add_files [list {pwm_led_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7z010clg400-1
Using Verific elaboration
Parsing VHDL file "C:/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/a_max/max/xlinx/max/PWM/rtl/pwm_led.v" into library work
Analyzing Verilog file "C:/a_max/max/xlinx/max/PWM/rtl/pwm_led_top.v" into library work
Loading clock regions from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/ISE14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [C:/a_max/max/xlinx/max/PWM/par/pwm_led_top.ucf]
Finished Parsing UCF File [C:/a_max/max/xlinx/max/PWM/par/pwm_led_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8fdeb3f3
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 782.723 ; gain = 341.652
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list led]]
set_property iostandard LVCMOS33 [get_ports [list sys_clk]]
set_property iostandard LVCMOS33 [get_ports [list sys_rst_n]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Apr 20 10:28:08 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
