  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt 
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=matrix.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=matrix.h' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=matrix_tb.cpp' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matrixmul_32_unopt' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu28dr-ffvg1517-2-e' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.array_partition.throughput_driven=off' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.compile.enable_auto_rewind=0' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.compile.pipeline_flush_in_task=never' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.compile.pipeline_loops=100000000' from C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/hls_config.cfg(14)
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 100000000 or its parent loop when its trip count is less than or equal 100000000.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx_2024_ent/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri May 30 15:22:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/hls_data.json outdir=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip srcdir=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/vhdl
Generating 2 subcores in C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/ip.tmp:
impl/misc/matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/verilog
INFO: Generating matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2024_ent/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/matrixmul_32_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/matrixmul_32_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/hdl/vhdl/matrixmul_32_unopt.vhd (matrixmul_32_unopt)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface in_A
INFO: Add axi4stream interface out_C
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2024_ent/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_8_unopt/hls/impl/ip/xilinx_com_hls_matrixmul_32_unopt_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri May 30 15:22:30 2025...
INFO: [HLS 200-802] Generated output file matrix_8_unopt/matrixmul_32_unopt.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.469 seconds; peak allocated memory: 247.438 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 24s
