
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401408 <.init>:
  401408:	stp	x29, x30, [sp, #-16]!
  40140c:	mov	x29, sp
  401410:	bl	401820 <ferror@plt+0x60>
  401414:	ldp	x29, x30, [sp], #16
  401418:	ret

Disassembly of section .plt:

0000000000401420 <mbrtowc@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 417000 <ferror@plt+0x15840>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <mbrtowc@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16840>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <memcpy@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16840>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <memmove@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16840>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <_exit@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16840>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <fwrite_unlocked@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16840>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <strlen@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16840>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <exit@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <error@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <__cxa_atexit@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <qsort@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <lseek@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <__fpending@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <fileno@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16840>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <fclose@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16840>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <nl_langinfo@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16840>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <fopen@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16840>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <malloc@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16840>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <strncmp@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16840>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <bindtextdomain@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16840>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <__libc_start_main@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16840>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <fgetc@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16840>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <__printf_chk@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16840>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <memset@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <calloc@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <bcmp@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <strrchr@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <__gmon_start__@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <abort@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16840>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <posix_fadvise@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16840>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <mbsinit@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16840>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <__overflow@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16840>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <textdomain@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16840>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <getopt_long@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16840>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <__fprintf_chk@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16840>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <strcmp@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16840>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <__ctype_b_loc@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16840>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <fseeko@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16840>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <fread@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <free@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <ungetc@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <__ctype_get_mb_cur_max@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <strndup@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <strspn@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <fwrite@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16840>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <fflush@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16840>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <clearerr_unlocked@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16840>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <memchr@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16840>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <dcgettext@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16840>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <fputs_unlocked@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16840>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <__freading@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16840>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <iswprint@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16840>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <__assert_fail@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16840>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <__errno_location@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16840>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

00000000004017a0 <__uflow@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017a4:	ldr	x17, [x16, #432]
  4017a8:	add	x16, x16, #0x1b0
  4017ac:	br	x17

00000000004017b0 <setlocale@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017b4:	ldr	x17, [x16, #440]
  4017b8:	add	x16, x16, #0x1b8
  4017bc:	br	x17

00000000004017c0 <ferror@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017c4:	ldr	x17, [x16, #448]
  4017c8:	add	x16, x16, #0x1c0
  4017cc:	br	x17

Disassembly of section .text:

00000000004017d0 <.text>:
  4017d0:	mov	x29, #0x0                   	// #0
  4017d4:	mov	x30, #0x0                   	// #0
  4017d8:	mov	x5, x0
  4017dc:	ldr	x1, [sp]
  4017e0:	add	x2, sp, #0x8
  4017e4:	mov	x6, sp
  4017e8:	movz	x0, #0x0, lsl #48
  4017ec:	movk	x0, #0x0, lsl #32
  4017f0:	movk	x0, #0x40, lsl #16
  4017f4:	movk	x0, #0x1bf0
  4017f8:	movz	x3, #0x0, lsl #48
  4017fc:	movk	x3, #0x0, lsl #32
  401800:	movk	x3, #0x40, lsl #16
  401804:	movk	x3, #0x6078
  401808:	movz	x4, #0x0, lsl #48
  40180c:	movk	x4, #0x0, lsl #32
  401810:	movk	x4, #0x40, lsl #16
  401814:	movk	x4, #0x60f8
  401818:	bl	401570 <__libc_start_main@plt>
  40181c:	bl	401600 <abort@plt>
  401820:	adrp	x0, 417000 <ferror@plt+0x15840>
  401824:	ldr	x0, [x0, #4064]
  401828:	cbz	x0, 401830 <ferror@plt+0x70>
  40182c:	b	4015f0 <__gmon_start__@plt>
  401830:	ret
  401834:	nop
  401838:	adrp	x0, 418000 <ferror@plt+0x16840>
  40183c:	add	x0, x0, #0x240
  401840:	adrp	x1, 418000 <ferror@plt+0x16840>
  401844:	add	x1, x1, #0x240
  401848:	cmp	x1, x0
  40184c:	b.eq	401864 <ferror@plt+0xa4>  // b.none
  401850:	adrp	x1, 406000 <ferror@plt+0x4840>
  401854:	ldr	x1, [x1, #296]
  401858:	cbz	x1, 401864 <ferror@plt+0xa4>
  40185c:	mov	x16, x1
  401860:	br	x16
  401864:	ret
  401868:	adrp	x0, 418000 <ferror@plt+0x16840>
  40186c:	add	x0, x0, #0x240
  401870:	adrp	x1, 418000 <ferror@plt+0x16840>
  401874:	add	x1, x1, #0x240
  401878:	sub	x1, x1, x0
  40187c:	lsr	x2, x1, #63
  401880:	add	x1, x2, x1, asr #3
  401884:	cmp	xzr, x1, asr #1
  401888:	asr	x1, x1, #1
  40188c:	b.eq	4018a4 <ferror@plt+0xe4>  // b.none
  401890:	adrp	x2, 406000 <ferror@plt+0x4840>
  401894:	ldr	x2, [x2, #304]
  401898:	cbz	x2, 4018a4 <ferror@plt+0xe4>
  40189c:	mov	x16, x2
  4018a0:	br	x16
  4018a4:	ret
  4018a8:	stp	x29, x30, [sp, #-32]!
  4018ac:	mov	x29, sp
  4018b0:	str	x19, [sp, #16]
  4018b4:	adrp	x19, 418000 <ferror@plt+0x16840>
  4018b8:	ldrb	w0, [x19, #632]
  4018bc:	cbnz	w0, 4018cc <ferror@plt+0x10c>
  4018c0:	bl	401838 <ferror@plt+0x78>
  4018c4:	mov	w0, #0x1                   	// #1
  4018c8:	strb	w0, [x19, #632]
  4018cc:	ldr	x19, [sp, #16]
  4018d0:	ldp	x29, x30, [sp], #32
  4018d4:	ret
  4018d8:	b	401868 <ferror@plt+0xa8>
  4018dc:	sub	sp, sp, #0xa0
  4018e0:	stp	x20, x19, [sp, #144]
  4018e4:	mov	w19, w0
  4018e8:	stp	x29, x30, [sp, #112]
  4018ec:	stp	x22, x21, [sp, #128]
  4018f0:	add	x29, sp, #0x70
  4018f4:	cbnz	w0, 401bb4 <ferror@plt+0x3f4>
  4018f8:	adrp	x1, 406000 <ferror@plt+0x4840>
  4018fc:	add	x1, x1, #0x34f
  401900:	mov	w2, #0x5                   	// #5
  401904:	mov	x0, xzr
  401908:	bl	401740 <dcgettext@plt>
  40190c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401910:	ldr	x2, [x8, #736]
  401914:	mov	x1, x0
  401918:	mov	w0, #0x1                   	// #1
  40191c:	bl	401590 <__printf_chk@plt>
  401920:	adrp	x1, 406000 <ferror@plt+0x4840>
  401924:	add	x1, x1, #0x36e
  401928:	mov	w2, #0x5                   	// #5
  40192c:	mov	x0, xzr
  401930:	bl	401740 <dcgettext@plt>
  401934:	adrp	x22, 418000 <ferror@plt+0x16840>
  401938:	ldr	x1, [x22, #608]
  40193c:	bl	401750 <fputs_unlocked@plt>
  401940:	adrp	x1, 406000 <ferror@plt+0x4840>
  401944:	add	x1, x1, #0xa78
  401948:	mov	w2, #0x5                   	// #5
  40194c:	mov	x0, xzr
  401950:	bl	401740 <dcgettext@plt>
  401954:	ldr	x1, [x22, #608]
  401958:	bl	401750 <fputs_unlocked@plt>
  40195c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401960:	add	x1, x1, #0xab0
  401964:	mov	w2, #0x5                   	// #5
  401968:	mov	x0, xzr
  40196c:	bl	401740 <dcgettext@plt>
  401970:	ldr	x1, [x22, #608]
  401974:	bl	401750 <fputs_unlocked@plt>
  401978:	adrp	x1, 406000 <ferror@plt+0x4840>
  40197c:	add	x1, x1, #0x3b0
  401980:	mov	w2, #0x5                   	// #5
  401984:	mov	x0, xzr
  401988:	bl	401740 <dcgettext@plt>
  40198c:	ldr	x1, [x22, #608]
  401990:	bl	401750 <fputs_unlocked@plt>
  401994:	adrp	x1, 406000 <ferror@plt+0x4840>
  401998:	add	x1, x1, #0x461
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	mov	x0, xzr
  4019a4:	bl	401740 <dcgettext@plt>
  4019a8:	ldr	x1, [x22, #608]
  4019ac:	bl	401750 <fputs_unlocked@plt>
  4019b0:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019b4:	add	x1, x1, #0x54f
  4019b8:	mov	w2, #0x5                   	// #5
  4019bc:	mov	x0, xzr
  4019c0:	bl	401740 <dcgettext@plt>
  4019c4:	ldr	x1, [x22, #608]
  4019c8:	bl	401750 <fputs_unlocked@plt>
  4019cc:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019d0:	add	x1, x1, #0x5c1
  4019d4:	mov	w2, #0x5                   	// #5
  4019d8:	mov	x0, xzr
  4019dc:	bl	401740 <dcgettext@plt>
  4019e0:	ldr	x1, [x22, #608]
  4019e4:	bl	401750 <fputs_unlocked@plt>
  4019e8:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019ec:	add	x1, x1, #0x693
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	mov	x0, xzr
  4019f8:	bl	401740 <dcgettext@plt>
  4019fc:	ldr	x1, [x22, #608]
  401a00:	bl	401750 <fputs_unlocked@plt>
  401a04:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a08:	add	x1, x1, #0x6d2
  401a0c:	mov	w2, #0x5                   	// #5
  401a10:	mov	x0, xzr
  401a14:	bl	401740 <dcgettext@plt>
  401a18:	ldr	x1, [x22, #608]
  401a1c:	bl	401750 <fputs_unlocked@plt>
  401a20:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a24:	add	x1, x1, #0x6ff
  401a28:	mov	w2, #0x5                   	// #5
  401a2c:	mov	x0, xzr
  401a30:	bl	401740 <dcgettext@plt>
  401a34:	ldr	x1, [x22, #608]
  401a38:	bl	401750 <fputs_unlocked@plt>
  401a3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a40:	add	x1, x1, #0x735
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401740 <dcgettext@plt>
  401a50:	ldr	x1, [x22, #608]
  401a54:	bl	401750 <fputs_unlocked@plt>
  401a58:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a5c:	add	x1, x1, #0x801
  401a60:	mov	w2, #0x5                   	// #5
  401a64:	mov	x0, xzr
  401a68:	bl	401740 <dcgettext@plt>
  401a6c:	ldr	x1, [x22, #608]
  401a70:	bl	401750 <fputs_unlocked@plt>
  401a74:	adrp	x8, 406000 <ferror@plt+0x4840>
  401a78:	add	x8, x8, #0x2b8
  401a7c:	ldp	q0, q1, [x8, #48]
  401a80:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a84:	adrp	x20, 406000 <ferror@plt+0x4840>
  401a88:	add	x1, x1, #0xafb
  401a8c:	str	q0, [sp, #48]
  401a90:	ldp	q2, q0, [x8, #80]
  401a94:	mov	x21, sp
  401a98:	add	x20, x20, #0x907
  401a9c:	stp	q1, q2, [sp, #64]
  401aa0:	ldr	q1, [x8]
  401aa4:	str	q0, [sp, #96]
  401aa8:	ldp	q0, q3, [x8, #16]
  401aac:	stp	q1, q0, [sp]
  401ab0:	str	q3, [sp, #32]
  401ab4:	mov	x0, x20
  401ab8:	bl	401670 <strcmp@plt>
  401abc:	cbz	w0, 401ac8 <ferror@plt+0x308>
  401ac0:	ldr	x1, [x21, #16]!
  401ac4:	cbnz	x1, 401ab4 <ferror@plt+0x2f4>
  401ac8:	ldr	x8, [x21, #8]
  401acc:	adrp	x1, 406000 <ferror@plt+0x4840>
  401ad0:	add	x1, x1, #0xb5a
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	cmp	x8, #0x0
  401adc:	mov	x0, xzr
  401ae0:	csel	x21, x20, x8, eq  // eq = none
  401ae4:	bl	401740 <dcgettext@plt>
  401ae8:	adrp	x2, 406000 <ferror@plt+0x4840>
  401aec:	adrp	x3, 406000 <ferror@plt+0x4840>
  401af0:	mov	x1, x0
  401af4:	add	x2, x2, #0x979
  401af8:	add	x3, x3, #0xb71
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	bl	401590 <__printf_chk@plt>
  401b04:	mov	w0, #0x5                   	// #5
  401b08:	mov	x1, xzr
  401b0c:	bl	4017b0 <setlocale@plt>
  401b10:	cbz	x0, 401b44 <ferror@plt+0x384>
  401b14:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b18:	add	x1, x1, #0xb99
  401b1c:	mov	w2, #0x3                   	// #3
  401b20:	bl	401550 <strncmp@plt>
  401b24:	cbz	w0, 401b44 <ferror@plt+0x384>
  401b28:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b2c:	add	x1, x1, #0xb9d
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, xzr
  401b38:	bl	401740 <dcgettext@plt>
  401b3c:	ldr	x1, [x22, #608]
  401b40:	bl	401750 <fputs_unlocked@plt>
  401b44:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b48:	add	x1, x1, #0xbe4
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	401740 <dcgettext@plt>
  401b58:	adrp	x2, 406000 <ferror@plt+0x4840>
  401b5c:	mov	x1, x0
  401b60:	add	x2, x2, #0xb71
  401b64:	mov	w0, #0x1                   	// #1
  401b68:	mov	x3, x20
  401b6c:	bl	401590 <__printf_chk@plt>
  401b70:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b74:	add	x1, x1, #0xbff
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401740 <dcgettext@plt>
  401b84:	adrp	x8, 407000 <ferror@plt+0x5840>
  401b88:	adrp	x9, 406000 <ferror@plt+0x4840>
  401b8c:	add	x8, x8, #0xf5
  401b90:	add	x9, x9, #0xb17
  401b94:	cmp	x21, x20
  401b98:	mov	x1, x0
  401b9c:	csel	x3, x9, x8, eq  // eq = none
  401ba0:	mov	w0, #0x1                   	// #1
  401ba4:	mov	x2, x21
  401ba8:	bl	401590 <__printf_chk@plt>
  401bac:	mov	w0, w19
  401bb0:	bl	4014a0 <exit@plt>
  401bb4:	adrp	x8, 418000 <ferror@plt+0x16840>
  401bb8:	ldr	x20, [x8, #584]
  401bbc:	adrp	x1, 406000 <ferror@plt+0x4840>
  401bc0:	add	x1, x1, #0x328
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	mov	x0, xzr
  401bcc:	bl	401740 <dcgettext@plt>
  401bd0:	adrp	x8, 418000 <ferror@plt+0x16840>
  401bd4:	ldr	x3, [x8, #736]
  401bd8:	mov	x2, x0
  401bdc:	mov	w1, #0x1                   	// #1
  401be0:	mov	x0, x20
  401be4:	bl	401660 <__fprintf_chk@plt>
  401be8:	mov	w0, w19
  401bec:	bl	4014a0 <exit@plt>
  401bf0:	sub	sp, sp, #0x70
  401bf4:	stp	x29, x30, [sp, #16]
  401bf8:	stp	x28, x27, [sp, #32]
  401bfc:	stp	x26, x25, [sp, #48]
  401c00:	stp	x24, x23, [sp, #64]
  401c04:	stp	x22, x21, [sp, #80]
  401c08:	stp	x20, x19, [sp, #96]
  401c0c:	ldr	x8, [x1]
  401c10:	mov	w20, w0
  401c14:	add	x29, sp, #0x10
  401c18:	mov	x19, x1
  401c1c:	mov	x0, x8
  401c20:	bl	403550 <ferror@plt+0x1d90>
  401c24:	adrp	x1, 407000 <ferror@plt+0x5840>
  401c28:	add	x1, x1, #0xf5
  401c2c:	mov	w0, #0x6                   	// #6
  401c30:	bl	4017b0 <setlocale@plt>
  401c34:	adrp	x21, 406000 <ferror@plt+0x4840>
  401c38:	add	x21, x21, #0x97d
  401c3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401c40:	add	x1, x1, #0x90b
  401c44:	mov	x0, x21
  401c48:	bl	401560 <bindtextdomain@plt>
  401c4c:	mov	x0, x21
  401c50:	bl	401640 <textdomain@plt>
  401c54:	adrp	x0, 402000 <ferror@plt+0x840>
  401c58:	add	x0, x0, #0xf6c
  401c5c:	bl	406100 <ferror@plt+0x4940>
  401c60:	adrp	x8, 418000 <ferror@plt+0x16840>
  401c64:	adrp	x22, 406000 <ferror@plt+0x4840>
  401c68:	adrp	x23, 406000 <ferror@plt+0x4840>
  401c6c:	mov	w26, wzr
  401c70:	add	x8, x8, #0x280
  401c74:	add	x22, x22, #0x91d
  401c78:	add	x23, x23, #0x158
  401c7c:	adrp	x27, 418000 <ferror@plt+0x16840>
  401c80:	adrp	x24, 418000 <ferror@plt+0x16840>
  401c84:	adrp	x25, 418000 <ferror@plt+0x16840>
  401c88:	adrp	x28, 418000 <ferror@plt+0x16840>
  401c8c:	str	wzr, [x8, #16]
  401c90:	strb	wzr, [x8]
  401c94:	strh	wzr, [x8, #4]
  401c98:	mov	w0, w20
  401c9c:	mov	x1, x19
  401ca0:	mov	x2, x22
  401ca4:	mov	x3, x23
  401ca8:	mov	x4, xzr
  401cac:	bl	401650 <getopt_long@plt>
  401cb0:	cmp	w0, #0x61
  401cb4:	b.le	401dc8 <ferror@plt+0x608>
  401cb8:	sub	w8, w0, #0x62
  401cbc:	cmp	w8, #0x18
  401cc0:	b.hi	401cf8 <ferror@plt+0x538>  // b.pmore
  401cc4:	adrp	x11, 406000 <ferror@plt+0x4840>
  401cc8:	add	x11, x11, #0x138
  401ccc:	adr	x9, 401c98 <ferror@plt+0x4d8>
  401cd0:	ldrb	w10, [x11, x8]
  401cd4:	add	x9, x9, x10, lsl #2
  401cd8:	br	x9
  401cdc:	ldr	w8, [x24, #656]
  401ce0:	cbnz	w8, 401f90 <ferror@plt+0x7d0>
  401ce4:	adrp	x8, 418000 <ferror@plt+0x16840>
  401ce8:	ldr	x21, [x8, #592]
  401cec:	mov	w8, #0x1                   	// #1
  401cf0:	str	w8, [x24, #656]
  401cf4:	b	401c98 <ferror@plt+0x4d8>
  401cf8:	cmp	w0, #0x100
  401cfc:	b.ne	401d8c <ferror@plt+0x5cc>  // b.any
  401d00:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d04:	ldr	x10, [x8, #592]
  401d08:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d0c:	mov	w9, #0x1                   	// #1
  401d10:	strb	w9, [x8, #646]
  401d14:	ldrb	w8, [x10]
  401d18:	cbz	w8, 401da0 <ferror@plt+0x5e0>
  401d1c:	mov	x0, x10
  401d20:	str	x10, [sp, #8]
  401d24:	bl	401490 <strlen@plt>
  401d28:	ldr	x10, [sp, #8]
  401d2c:	b	401da4 <ferror@plt+0x5e4>
  401d30:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d34:	ldr	x9, [x8, #592]
  401d38:	ldrb	w8, [x9]
  401d3c:	cbz	w8, 401d48 <ferror@plt+0x588>
  401d40:	ldrb	w9, [x9, #1]
  401d44:	cbnz	w9, 401f84 <ferror@plt+0x7c4>
  401d48:	strb	w8, [x25, #644]
  401d4c:	mov	w26, #0x1                   	// #1
  401d50:	b	401c98 <ferror@plt+0x4d8>
  401d54:	ldr	w8, [x24, #656]
  401d58:	cbnz	w8, 401f90 <ferror@plt+0x7d0>
  401d5c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d60:	ldr	x21, [x8, #592]
  401d64:	mov	w8, #0x2                   	// #2
  401d68:	str	w8, [x24, #656]
  401d6c:	b	401c98 <ferror@plt+0x4d8>
  401d70:	mov	w8, #0x1                   	// #1
  401d74:	strb	w8, [x28, #640]
  401d78:	b	401c98 <ferror@plt+0x4d8>
  401d7c:	mov	w8, #0x1                   	// #1
  401d80:	adrp	x9, 418000 <ferror@plt+0x16840>
  401d84:	strb	w8, [x9, #647]
  401d88:	b	401c98 <ferror@plt+0x4d8>
  401d8c:	cmp	w0, #0x101
  401d90:	b.ne	401fd8 <ferror@plt+0x818>  // b.any
  401d94:	mov	w8, #0x1                   	// #1
  401d98:	strb	w8, [x27, #648]
  401d9c:	b	401c98 <ferror@plt+0x4d8>
  401da0:	mov	w0, #0x1                   	// #1
  401da4:	adrp	x8, 418000 <ferror@plt+0x16840>
  401da8:	add	x8, x8, #0x298
  401dac:	str	x0, [x8]
  401db0:	mov	x0, x10
  401db4:	bl	405abc <ferror@plt+0x42fc>
  401db8:	adrp	x8, 418000 <ferror@plt+0x16840>
  401dbc:	add	x8, x8, #0x298
  401dc0:	str	x0, [x8, #8]
  401dc4:	b	401c98 <ferror@plt+0x4d8>
  401dc8:	cmn	w0, #0x1
  401dcc:	b.ne	401f24 <ferror@plt+0x764>  // b.any
  401dd0:	ldr	w8, [x24, #656]
  401dd4:	cbz	w8, 401f9c <ferror@plt+0x7dc>
  401dd8:	cmp	w8, #0x2
  401ddc:	cset	w9, eq  // eq = none
  401de0:	orn	w9, w9, w26
  401de4:	tbz	w9, #0, 401fa8 <ferror@plt+0x7e8>
  401de8:	cmp	w8, #0x2
  401dec:	b.eq	401df8 <ferror@plt+0x638>  // b.none
  401df0:	ldrb	w9, [x28, #640]
  401df4:	cbnz	w9, 401fb4 <ferror@plt+0x7f4>
  401df8:	ldrb	w9, [x27, #648]
  401dfc:	cmp	w8, #0x2
  401e00:	cset	w8, ne  // ne = any
  401e04:	mov	x0, x21
  401e08:	cmp	w9, #0x0
  401e0c:	mov	w9, #0x2                   	// #2
  401e10:	csel	w1, w9, wzr, ne  // ne = any
  401e14:	bfi	w1, w8, #2, #1
  401e18:	bl	4027d8 <ferror@plt+0x1018>
  401e1c:	tbz	w26, #0, 401e50 <ferror@plt+0x690>
  401e20:	adrp	x8, 418000 <ferror@plt+0x16840>
  401e24:	ldr	x8, [x8, #672]
  401e28:	cbz	x8, 401e64 <ferror@plt+0x6a4>
  401e2c:	adrp	x22, 418000 <ferror@plt+0x16840>
  401e30:	ldr	w8, [x22, #600]
  401e34:	cmp	w8, w20
  401e38:	b.ne	401e94 <ferror@plt+0x6d4>  // b.any
  401e3c:	adrp	x0, 406000 <ferror@plt+0x4840>
  401e40:	add	x0, x0, #0xd56
  401e44:	bl	401fe0 <ferror@plt+0x820>
  401e48:	mov	w21, w0
  401e4c:	b	401ebc <ferror@plt+0x6fc>
  401e50:	mov	w8, #0x9                   	// #9
  401e54:	strb	w8, [x25, #644]
  401e58:	adrp	x8, 418000 <ferror@plt+0x16840>
  401e5c:	ldr	x8, [x8, #672]
  401e60:	cbnz	x8, 401e2c <ferror@plt+0x66c>
  401e64:	adrp	x8, 418000 <ferror@plt+0x16840>
  401e68:	add	x8, x8, #0x284
  401e6c:	ldrb	w9, [x8]
  401e70:	mov	w10, #0x1                   	// #1
  401e74:	strb	w9, [x8, #8]!
  401e78:	strb	wzr, [x8, #1]
  401e7c:	stur	x8, [x8, #20]
  401e80:	stur	x10, [x8, #12]
  401e84:	adrp	x22, 418000 <ferror@plt+0x16840>
  401e88:	ldr	w8, [x22, #600]
  401e8c:	cmp	w8, w20
  401e90:	b.eq	401e3c <ferror@plt+0x67c>  // b.none
  401e94:	mov	w21, #0x1                   	// #1
  401e98:	b.ge	401ebc <ferror@plt+0x6fc>  // b.tcont
  401e9c:	ldr	x0, [x19, w8, sxtw #3]
  401ea0:	bl	401fe0 <ferror@plt+0x820>
  401ea4:	ldr	w8, [x22, #600]
  401ea8:	and	w21, w21, w0
  401eac:	add	w8, w8, #0x1
  401eb0:	cmp	w8, w20
  401eb4:	str	w8, [x22, #600]
  401eb8:	b.lt	401e9c <ferror@plt+0x6dc>  // b.tstop
  401ebc:	adrp	x8, 418000 <ferror@plt+0x16840>
  401ec0:	ldrb	w8, [x8, #645]
  401ec4:	cmp	w8, #0x1
  401ec8:	b.ne	401efc <ferror@plt+0x73c>  // b.any
  401ecc:	adrp	x8, 418000 <ferror@plt+0x16840>
  401ed0:	ldr	x0, [x8, #616]
  401ed4:	bl	405bc0 <ferror@plt+0x4400>
  401ed8:	cmn	w0, #0x1
  401edc:	b.ne	401efc <ferror@plt+0x73c>  // b.any
  401ee0:	bl	401790 <__errno_location@plt>
  401ee4:	ldr	w1, [x0]
  401ee8:	adrp	x2, 406000 <ferror@plt+0x4840>
  401eec:	add	x2, x2, #0xd56
  401ef0:	mov	w0, wzr
  401ef4:	bl	4014b0 <error@plt>
  401ef8:	mov	w21, wzr
  401efc:	mvn	w8, w21
  401f00:	ldp	x20, x19, [sp, #96]
  401f04:	ldp	x22, x21, [sp, #80]
  401f08:	ldp	x24, x23, [sp, #64]
  401f0c:	ldp	x26, x25, [sp, #48]
  401f10:	ldp	x28, x27, [sp, #32]
  401f14:	ldp	x29, x30, [sp, #16]
  401f18:	and	w0, w8, #0x1
  401f1c:	add	sp, sp, #0x70
  401f20:	ret
  401f24:	cmn	w0, #0x3
  401f28:	b.ne	401f74 <ferror@plt+0x7b4>  // b.any
  401f2c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401f30:	adrp	x9, 418000 <ferror@plt+0x16840>
  401f34:	ldr	x0, [x8, #608]
  401f38:	ldr	x3, [x9, #472]
  401f3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f40:	adrp	x2, 406000 <ferror@plt+0x4840>
  401f44:	adrp	x4, 406000 <ferror@plt+0x4840>
  401f48:	adrp	x5, 406000 <ferror@plt+0x4840>
  401f4c:	adrp	x6, 406000 <ferror@plt+0x4840>
  401f50:	add	x1, x1, #0x907
  401f54:	add	x2, x2, #0x979
  401f58:	add	x4, x4, #0x987
  401f5c:	add	x5, x5, #0x996
  401f60:	add	x6, x6, #0x9a6
  401f64:	mov	x7, xzr
  401f68:	bl	4056b0 <ferror@plt+0x3ef0>
  401f6c:	mov	w0, wzr
  401f70:	bl	4014a0 <exit@plt>
  401f74:	cmn	w0, #0x2
  401f78:	b.ne	401fd8 <ferror@plt+0x818>  // b.any
  401f7c:	mov	w0, wzr
  401f80:	bl	4018dc <ferror@plt+0x11c>
  401f84:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f88:	add	x1, x1, #0x950
  401f8c:	b	401fbc <ferror@plt+0x7fc>
  401f90:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f94:	add	x1, x1, #0x929
  401f98:	b	401fbc <ferror@plt+0x7fc>
  401f9c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401fa0:	add	x1, x1, #0x9b3
  401fa4:	b	401fbc <ferror@plt+0x7fc>
  401fa8:	adrp	x1, 406000 <ferror@plt+0x4840>
  401fac:	add	x1, x1, #0x9eb
  401fb0:	b	401fbc <ferror@plt+0x7fc>
  401fb4:	adrp	x1, 406000 <ferror@plt+0x4840>
  401fb8:	add	x1, x1, #0xa2d
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	mov	x0, xzr
  401fc4:	bl	401740 <dcgettext@plt>
  401fc8:	mov	x2, x0
  401fcc:	mov	w0, wzr
  401fd0:	mov	w1, wzr
  401fd4:	bl	4014b0 <error@plt>
  401fd8:	mov	w0, #0x1                   	// #1
  401fdc:	bl	4018dc <ferror@plt+0x11c>
  401fe0:	sub	sp, sp, #0x70
  401fe4:	adrp	x1, 406000 <ferror@plt+0x4840>
  401fe8:	add	x1, x1, #0xd56
  401fec:	stp	x29, x30, [sp, #16]
  401ff0:	stp	x28, x27, [sp, #32]
  401ff4:	stp	x26, x25, [sp, #48]
  401ff8:	stp	x24, x23, [sp, #64]
  401ffc:	stp	x22, x21, [sp, #80]
  402000:	stp	x20, x19, [sp, #96]
  402004:	add	x29, sp, #0x10
  402008:	mov	x19, x0
  40200c:	bl	401670 <strcmp@plt>
  402010:	cbz	w0, 402030 <ferror@plt+0x870>
  402014:	adrp	x1, 406000 <ferror@plt+0x4840>
  402018:	add	x1, x1, #0x977
  40201c:	mov	x0, x19
  402020:	bl	401530 <fopen@plt>
  402024:	mov	x20, x0
  402028:	cbnz	x0, 402044 <ferror@plt+0x884>
  40202c:	b	402734 <ferror@plt+0xf74>
  402030:	adrp	x8, 418000 <ferror@plt+0x16840>
  402034:	ldr	x20, [x8, #616]
  402038:	adrp	x8, 418000 <ferror@plt+0x16840>
  40203c:	mov	w9, #0x1                   	// #1
  402040:	strb	w9, [x8, #645]
  402044:	mov	w1, #0x2                   	// #2
  402048:	mov	x0, x20
  40204c:	bl	403044 <ferror@plt+0x1884>
  402050:	adrp	x8, 418000 <ferror@plt+0x16840>
  402054:	add	x8, x8, #0x290
  402058:	ldr	w9, [x8]
  40205c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402060:	ldr	x10, [x10, #1056]
  402064:	str	x19, [sp]
  402068:	cmp	w9, #0x1
  40206c:	str	x10, [x8, #24]
  402070:	b.ne	4021cc <ferror@plt+0xa0c>  // b.any
  402074:	adrp	x26, 418000 <ferror@plt+0x16840>
  402078:	mov	x27, xzr
  40207c:	mov	w28, wzr
  402080:	adrp	x22, 418000 <ferror@plt+0x16840>
  402084:	mov	w23, #0xa                   	// #10
  402088:	adrp	x19, 418000 <ferror@plt+0x16840>
  40208c:	adrp	x24, 418000 <ferror@plt+0x16840>
  402090:	adrp	x25, 418000 <ferror@plt+0x16840>
  402094:	add	x26, x26, #0x298
  402098:	b	4020a8 <ferror@plt+0x8e8>
  40209c:	ldr	x8, [x8]
  4020a0:	cmp	x8, x27
  4020a4:	b.ls	402130 <ferror@plt+0x970>  // b.plast
  4020a8:	ldp	x8, x9, [x20, #8]
  4020ac:	cmp	x8, x9
  4020b0:	b.cs	4021b0 <ferror@plt+0x9f0>  // b.hs, b.nlast
  4020b4:	add	x9, x8, #0x1
  4020b8:	str	x9, [x20, #8]
  4020bc:	ldrb	w21, [x8]
  4020c0:	ldrb	w8, [x22, #647]
  4020c4:	cmp	w8, #0x0
  4020c8:	csel	w1, wzr, w23, ne  // ne = any
  4020cc:	cmp	w21, w1
  4020d0:	b.eq	4020fc <ferror@plt+0x93c>  // b.none
  4020d4:	cmn	w21, #0x1
  4020d8:	b.eq	4026a4 <ferror@plt+0xee4>  // b.none
  4020dc:	ldr	x8, [x24, #680]
  4020e0:	add	x27, x27, #0x1
  4020e4:	ldr	x9, [x8, #8]
  4020e8:	cmp	x27, x9
  4020ec:	b.ls	40209c <ferror@plt+0x8dc>  // b.plast
  4020f0:	add	x8, x8, #0x10
  4020f4:	str	x8, [x24, #680]
  4020f8:	b	40209c <ferror@plt+0x8dc>
  4020fc:	ldr	x0, [x19, #608]
  402100:	ldp	x8, x9, [x0, #40]
  402104:	cmp	x8, x9
  402108:	b.cs	4021c0 <ferror@plt+0xa00>  // b.hs, b.nlast
  40210c:	add	x9, x8, #0x1
  402110:	str	x9, [x0, #40]
  402114:	strb	w21, [x8]
  402118:	adrp	x8, 418000 <ferror@plt+0x16840>
  40211c:	ldr	x8, [x8, #1056]
  402120:	mov	x27, xzr
  402124:	mov	w28, wzr
  402128:	str	x8, [x24, #680]
  40212c:	b	4020a8 <ferror@plt+0x8e8>
  402130:	ldrb	w9, [x25, #646]
  402134:	and	w10, w28, w9
  402138:	tbz	w10, #0, 40216c <ferror@plt+0x9ac>
  40213c:	cmp	x27, x8
  402140:	b.ne	402190 <ferror@plt+0x9d0>  // b.any
  402144:	ldp	x2, x0, [x26]
  402148:	ldr	x3, [x19, #608]
  40214c:	mov	w1, #0x1                   	// #1
  402150:	mov	w28, #0x1                   	// #1
  402154:	bl	401480 <fwrite_unlocked@plt>
  402158:	ldr	x0, [x19, #608]
  40215c:	ldp	x8, x9, [x0, #40]
  402160:	cmp	x8, x9
  402164:	b.cc	402180 <ferror@plt+0x9c0>  // b.lo, b.ul, b.last
  402168:	b	4021a4 <ferror@plt+0x9e4>
  40216c:	orr	w28, w28, w9
  402170:	ldr	x0, [x19, #608]
  402174:	ldp	x8, x9, [x0, #40]
  402178:	cmp	x8, x9
  40217c:	b.cs	4021a4 <ferror@plt+0x9e4>  // b.hs, b.nlast
  402180:	add	x9, x8, #0x1
  402184:	str	x9, [x0, #40]
  402188:	strb	w21, [x8]
  40218c:	b	4020a8 <ferror@plt+0x8e8>
  402190:	mov	w28, #0x1                   	// #1
  402194:	ldr	x0, [x19, #608]
  402198:	ldp	x8, x9, [x0, #40]
  40219c:	cmp	x8, x9
  4021a0:	b.cc	402180 <ferror@plt+0x9c0>  // b.lo, b.ul, b.last
  4021a4:	and	w1, w21, #0xff
  4021a8:	bl	401630 <__overflow@plt>
  4021ac:	b	4020a8 <ferror@plt+0x8e8>
  4021b0:	mov	x0, x20
  4021b4:	bl	4017a0 <__uflow@plt>
  4021b8:	mov	w21, w0
  4021bc:	b	4020c0 <ferror@plt+0x900>
  4021c0:	and	w1, w21, #0xff
  4021c4:	bl	401630 <__overflow@plt>
  4021c8:	b	402118 <ferror@plt+0x958>
  4021cc:	ldp	x8, x9, [x20, #8]
  4021d0:	cmp	x8, x9
  4021d4:	b.cs	402798 <ferror@plt+0xfd8>  // b.hs, b.nlast
  4021d8:	add	x9, x8, #0x1
  4021dc:	str	x9, [x20, #8]
  4021e0:	ldrb	w0, [x8]
  4021e4:	mov	x1, x20
  4021e8:	bl	4016c0 <ungetc@plt>
  4021ec:	adrp	x8, 418000 <ferror@plt+0x16840>
  4021f0:	add	x8, x8, #0x280
  4021f4:	ldr	x9, [x8, #40]
  4021f8:	ldrb	w8, [x8]
  4021fc:	adrp	x28, 418000 <ferror@plt+0x16840>
  402200:	mov	w19, wzr
  402204:	ldr	x9, [x9]
  402208:	mov	w21, wzr
  40220c:	mov	w11, #0x1                   	// #1
  402210:	adrp	x10, 418000 <ferror@plt+0x16840>
  402214:	cmp	x9, #0x2
  402218:	cset	w9, cc  // cc = lo, ul, last
  40221c:	adrp	x25, 418000 <ferror@plt+0x16840>
  402220:	adrp	x26, 418000 <ferror@plt+0x16840>
  402224:	mov	w27, #0xa                   	// #10
  402228:	add	x28, x28, #0x284
  40222c:	adrp	x23, 418000 <ferror@plt+0x16840>
  402230:	eor	w8, w8, w9
  402234:	stur	w8, [x29, #-4]
  402238:	ldur	w9, [x29, #-4]
  40223c:	cmp	x11, #0x1
  402240:	cset	w8, ne  // ne = any
  402244:	orr	w8, w9, w8
  402248:	tbz	w8, #0, 4022cc <ferror@plt+0xb0c>
  40224c:	ldr	x8, [x10, #680]
  402250:	ldr	x8, [x8]
  402254:	cmp	x8, x11
  402258:	b.ls	402458 <ferror@plt+0xc98>  // b.plast
  40225c:	ldp	x8, x9, [x20, #8]
  402260:	mov	w24, w21
  402264:	cmp	x8, x9
  402268:	b.cs	4022a4 <ferror@plt+0xae4>  // b.hs, b.nlast
  40226c:	add	x9, x8, #0x1
  402270:	str	x9, [x20, #8]
  402274:	ldrb	w21, [x8]
  402278:	ldrb	w8, [x25, #644]
  40227c:	cmp	w21, w8
  402280:	b.eq	402538 <ferror@plt+0xd78>  // b.none
  402284:	ldrb	w9, [x26, #647]
  402288:	cmp	w9, #0x0
  40228c:	csel	w9, wzr, w27, ne  // ne = any
  402290:	cmn	w21, #0x1
  402294:	b.eq	402538 <ferror@plt+0xd78>  // b.none
  402298:	cmp	w21, w9
  40229c:	b.ne	40225c <ferror@plt+0xa9c>  // b.any
  4022a0:	b	402538 <ferror@plt+0xd78>
  4022a4:	mov	x0, x20
  4022a8:	mov	x21, x11
  4022ac:	bl	4017a0 <__uflow@plt>
  4022b0:	mov	x11, x21
  4022b4:	adrp	x10, 418000 <ferror@plt+0x16840>
  4022b8:	mov	w21, w0
  4022bc:	ldrb	w8, [x25, #644]
  4022c0:	cmp	w21, w8
  4022c4:	b.ne	402284 <ferror@plt+0xac4>  // b.any
  4022c8:	b	402538 <ferror@plt+0xd78>
  4022cc:	ldrb	w8, [x28, #3]
  4022d0:	ldrb	w4, [x28]
  4022d4:	add	x0, x28, #0x2c
  4022d8:	add	x1, x28, #0x34
  4022dc:	cmp	w8, #0x0
  4022e0:	csel	w5, wzr, w27, ne  // ne = any
  4022e4:	mov	x3, #0xffffffffffffffff    	// #-1
  4022e8:	mov	x2, xzr
  4022ec:	mov	x6, x20
  4022f0:	bl	403078 <ferror@plt+0x18b8>
  4022f4:	adrp	x24, 418000 <ferror@plt+0x16840>
  4022f8:	mov	x2, x0
  4022fc:	adrp	x22, 418000 <ferror@plt+0x16840>
  402300:	add	x24, x24, #0x287
  402304:	tbz	x0, #63, 402348 <ferror@plt+0xb88>
  402308:	b	4026c8 <ferror@plt+0xf08>
  40230c:	add	x9, x8, #0x1
  402310:	str	x9, [x0, #40]
  402314:	strb	w1, [x8]
  402318:	ldrb	w8, [x28, #3]
  40231c:	ldrb	w4, [x28]
  402320:	add	x0, x28, #0x2c
  402324:	add	x1, x28, #0x34
  402328:	cmp	w8, #0x0
  40232c:	csel	w5, wzr, w27, ne  // ne = any
  402330:	mov	x3, #0xffffffffffffffff    	// #-1
  402334:	mov	x2, xzr
  402338:	mov	x6, x20
  40233c:	bl	403078 <ferror@plt+0x18b8>
  402340:	mov	x2, x0
  402344:	tbnz	x0, #63, 4026c8 <ferror@plt+0xf08>
  402348:	cbz	x2, 4027b4 <ferror@plt+0xff4>
  40234c:	ldur	x0, [x28, #44]
  402350:	sub	x21, x2, #0x1
  402354:	ldrb	w9, [x28]
  402358:	ldrb	w8, [x0, x21]
  40235c:	cmp	w8, w9
  402360:	b.eq	4023ac <ferror@plt+0xbec>  // b.none
  402364:	ldrb	w8, [x22, #640]
  402368:	tbnz	w8, #0, 402318 <ferror@plt+0xb58>
  40236c:	ldr	x3, [x23, #608]
  402370:	mov	w1, #0x1                   	// #1
  402374:	bl	401480 <fwrite_unlocked@plt>
  402378:	ldur	x8, [x24, #41]
  40237c:	ldrb	w9, [x24]
  402380:	ldrb	w8, [x8, x21]
  402384:	cmp	w9, #0x0
  402388:	csel	w1, wzr, w27, ne  // ne = any
  40238c:	cmp	w1, w8
  402390:	b.eq	402318 <ferror@plt+0xb58>  // b.none
  402394:	ldr	x0, [x23, #608]
  402398:	ldp	x8, x9, [x0, #40]
  40239c:	cmp	x8, x9
  4023a0:	b.cc	40230c <ferror@plt+0xb4c>  // b.lo, b.ul, b.last
  4023a4:	bl	401630 <__overflow@plt>
  4023a8:	b	402318 <ferror@plt+0xb58>
  4023ac:	adrp	x10, 418000 <ferror@plt+0x16840>
  4023b0:	ldr	x8, [x10, #680]
  4023b4:	ldr	x8, [x8]
  4023b8:	cmp	x8, #0x1
  4023bc:	b.hi	40241c <ferror@plt+0xc5c>  // b.pmore
  4023c0:	ldr	x3, [x23, #608]
  4023c4:	mov	w1, #0x1                   	// #1
  4023c8:	mov	x2, x21
  4023cc:	mov	w22, #0x1                   	// #1
  4023d0:	bl	401480 <fwrite_unlocked@plt>
  4023d4:	ldrb	w8, [x28, #3]
  4023d8:	ldrb	w9, [x28]
  4023dc:	adrp	x10, 418000 <ferror@plt+0x16840>
  4023e0:	cmp	w8, #0x0
  4023e4:	csel	w8, wzr, w27, ne  // ne = any
  4023e8:	cmp	w8, w9
  4023ec:	b.ne	402420 <ferror@plt+0xc60>  // b.any
  4023f0:	ldp	x8, x9, [x20, #8]
  4023f4:	cmp	x8, x9
  4023f8:	b.cs	402688 <ferror@plt+0xec8>  // b.hs, b.nlast
  4023fc:	add	x9, x8, #0x1
  402400:	str	x9, [x20, #8]
  402404:	ldrb	w0, [x8]
  402408:	mov	x1, x20
  40240c:	bl	4016c0 <ungetc@plt>
  402410:	adrp	x10, 418000 <ferror@plt+0x16840>
  402414:	mov	w22, #0x1                   	// #1
  402418:	b	402420 <ferror@plt+0xc60>
  40241c:	mov	w22, w19
  402420:	ldr	x8, [x10, #680]
  402424:	ldr	x9, [x8, #8]
  402428:	cmp	x9, #0x1
  40242c:	b.hi	402440 <ferror@plt+0xc80>  // b.pmore
  402430:	add	x8, x8, #0x10
  402434:	mov	w21, wzr
  402438:	str	x8, [x10, #680]
  40243c:	b	402444 <ferror@plt+0xc84>
  402440:	mov	w21, wzr
  402444:	mov	w11, #0x2                   	// #2
  402448:	mov	w19, w22
  40244c:	ldr	x8, [x8]
  402450:	cmp	x8, x11
  402454:	b.hi	40225c <ferror@plt+0xa9c>  // b.pmore
  402458:	tbz	w19, #0, 402480 <ferror@plt+0xcc0>
  40245c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402460:	add	x8, x8, #0x298
  402464:	ldp	x2, x0, [x8]
  402468:	ldr	x3, [x23, #608]
  40246c:	mov	w1, #0x1                   	// #1
  402470:	mov	x19, x11
  402474:	bl	401480 <fwrite_unlocked@plt>
  402478:	mov	x11, x19
  40247c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402480:	ldp	x8, x9, [x20, #8]
  402484:	cmp	x8, x9
  402488:	b.cs	4024e8 <ferror@plt+0xd28>  // b.hs, b.nlast
  40248c:	add	x9, x8, #0x1
  402490:	str	x9, [x20, #8]
  402494:	ldrb	w22, [x8]
  402498:	ldrb	w8, [x25, #644]
  40249c:	cmp	w22, w8
  4024a0:	b.eq	40252c <ferror@plt+0xd6c>  // b.none
  4024a4:	ldrb	w9, [x26, #647]
  4024a8:	mov	w19, #0x1                   	// #1
  4024ac:	cmp	w9, #0x0
  4024b0:	csel	w9, wzr, w27, ne  // ne = any
  4024b4:	cmn	w22, #0x1
  4024b8:	b.eq	402530 <ferror@plt+0xd70>  // b.none
  4024bc:	cmp	w22, w9
  4024c0:	b.eq	402530 <ferror@plt+0xd70>  // b.none
  4024c4:	ldr	x0, [x23, #608]
  4024c8:	ldp	x8, x9, [x0, #40]
  4024cc:	cmp	x8, x9
  4024d0:	b.cs	402510 <ferror@plt+0xd50>  // b.hs, b.nlast
  4024d4:	add	x9, x8, #0x1
  4024d8:	str	x9, [x0, #40]
  4024dc:	strb	w22, [x8]
  4024e0:	mov	w21, w22
  4024e4:	b	402480 <ferror@plt+0xcc0>
  4024e8:	mov	x0, x20
  4024ec:	mov	x19, x11
  4024f0:	bl	4017a0 <__uflow@plt>
  4024f4:	mov	x11, x19
  4024f8:	adrp	x10, 418000 <ferror@plt+0x16840>
  4024fc:	mov	w22, w0
  402500:	ldrb	w8, [x25, #644]
  402504:	cmp	w22, w8
  402508:	b.ne	4024a4 <ferror@plt+0xce4>  // b.any
  40250c:	b	40252c <ferror@plt+0xd6c>
  402510:	and	w1, w22, #0xff
  402514:	mov	x19, x11
  402518:	bl	401630 <__overflow@plt>
  40251c:	mov	x11, x19
  402520:	adrp	x10, 418000 <ferror@plt+0x16840>
  402524:	mov	w21, w22
  402528:	b	402480 <ferror@plt+0xcc0>
  40252c:	mov	w19, #0x1                   	// #1
  402530:	mov	w24, w21
  402534:	mov	w21, w22
  402538:	ldrb	w9, [x26, #647]
  40253c:	cmp	w9, #0x0
  402540:	csel	w9, wzr, w27, ne  // ne = any
  402544:	cmp	w21, w8
  402548:	b.ne	402584 <ferror@plt+0xdc4>  // b.any
  40254c:	cmp	w9, w8
  402550:	b.ne	402584 <ferror@plt+0xdc4>  // b.any
  402554:	ldp	x8, x9, [x20, #8]
  402558:	mov	x22, x11
  40255c:	cmp	x8, x9
  402560:	b.cs	40260c <ferror@plt+0xe4c>  // b.hs, b.nlast
  402564:	add	x9, x8, #0x1
  402568:	str	x9, [x20, #8]
  40256c:	ldrb	w0, [x8]
  402570:	mov	x1, x20
  402574:	bl	4016c0 <ungetc@plt>
  402578:	ldrb	w8, [x25, #644]
  40257c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402580:	mov	x11, x22
  402584:	cmp	w21, w8
  402588:	b.ne	4025ac <ferror@plt+0xdec>  // b.any
  40258c:	ldr	x8, [x10, #680]
  402590:	add	x11, x11, #0x1
  402594:	ldr	x9, [x8, #8]
  402598:	cmp	x11, x9
  40259c:	b.ls	402238 <ferror@plt+0xa78>  // b.plast
  4025a0:	add	x8, x8, #0x10
  4025a4:	str	x8, [x10, #680]
  4025a8:	b	402238 <ferror@plt+0xa78>
  4025ac:	ldrb	w9, [x26, #647]
  4025b0:	cmp	w9, #0x0
  4025b4:	csel	w1, wzr, w27, ne  // ne = any
  4025b8:	cmn	w21, #0x1
  4025bc:	cset	w12, eq  // eq = none
  4025c0:	b.eq	4025cc <ferror@plt+0xe0c>  // b.none
  4025c4:	cmp	w21, w1
  4025c8:	b.ne	402238 <ferror@plt+0xa78>  // b.any
  4025cc:	tbz	w19, #0, 402640 <ferror@plt+0xe80>
  4025d0:	cmp	w24, w1
  4025d4:	b.ne	4025e8 <ferror@plt+0xe28>  // b.any
  4025d8:	cmp	w21, w1
  4025dc:	b.eq	4025e8 <ferror@plt+0xe28>  // b.none
  4025e0:	cmp	w1, w8
  4025e4:	b.ne	402654 <ferror@plt+0xe94>  // b.any
  4025e8:	ldr	x0, [x23, #608]
  4025ec:	ldp	x8, x9, [x0, #40]
  4025f0:	cmp	x8, x9
  4025f4:	b.cs	402670 <ferror@plt+0xeb0>  // b.hs, b.nlast
  4025f8:	add	x9, x8, #0x1
  4025fc:	str	x9, [x0, #40]
  402600:	strb	w1, [x8]
  402604:	tbz	w12, #0, 402658 <ferror@plt+0xe98>
  402608:	b	4026e4 <ferror@plt+0xf24>
  40260c:	mov	x0, x20
  402610:	bl	4017a0 <__uflow@plt>
  402614:	cmn	w0, #0x1
  402618:	b.ne	402570 <ferror@plt+0xdb0>  // b.any
  40261c:	ldrb	w9, [x28, #3]
  402620:	ldrb	w8, [x28]
  402624:	mov	w21, #0xffffffff            	// #-1
  402628:	mov	w12, #0x1                   	// #1
  40262c:	cmp	w9, #0x0
  402630:	csel	w1, wzr, w27, ne  // ne = any
  402634:	adrp	x10, 418000 <ferror@plt+0x16840>
  402638:	mov	x11, x22
  40263c:	tbnz	w19, #0, 4025d0 <ferror@plt+0xe10>
  402640:	cmp	x11, #0x1
  402644:	b.ne	4025d0 <ferror@plt+0xe10>  // b.any
  402648:	adrp	x9, 418000 <ferror@plt+0x16840>
  40264c:	ldrb	w9, [x9, #640]
  402650:	tbz	w9, #0, 4025d0 <ferror@plt+0xe10>
  402654:	tbnz	w12, #0, 4026e4 <ferror@plt+0xf24>
  402658:	adrp	x8, 418000 <ferror@plt+0x16840>
  40265c:	ldr	x8, [x8, #1056]
  402660:	mov	w19, wzr
  402664:	mov	w11, #0x1                   	// #1
  402668:	str	x8, [x10, #680]
  40266c:	b	402238 <ferror@plt+0xa78>
  402670:	mov	w19, w12
  402674:	bl	401630 <__overflow@plt>
  402678:	mov	w12, w19
  40267c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402680:	tbz	w12, #0, 402658 <ferror@plt+0xe98>
  402684:	b	4026e4 <ferror@plt+0xf24>
  402688:	mov	x0, x20
  40268c:	bl	4017a0 <__uflow@plt>
  402690:	adrp	x10, 418000 <ferror@plt+0x16840>
  402694:	cmn	w0, #0x1
  402698:	mov	w22, w19
  40269c:	b.ne	402408 <ferror@plt+0xc48>  // b.any
  4026a0:	b	402420 <ferror@plt+0xc60>
  4026a4:	cbz	x27, 4026e4 <ferror@plt+0xf24>
  4026a8:	ldr	x0, [x19, #608]
  4026ac:	ldp	x8, x9, [x0, #40]
  4026b0:	cmp	x8, x9
  4026b4:	b.cs	4027ac <ferror@plt+0xfec>  // b.hs, b.nlast
  4026b8:	add	x9, x8, #0x1
  4026bc:	str	x9, [x0, #40]
  4026c0:	strb	w1, [x8]
  4026c4:	b	4026e4 <ferror@plt+0xf24>
  4026c8:	adrp	x19, 418000 <ferror@plt+0x16840>
  4026cc:	ldr	x0, [x19, #688]
  4026d0:	bl	4016b0 <free@plt>
  4026d4:	str	xzr, [x19, #688]
  4026d8:	ldrb	w8, [x20]
  4026dc:	tst	w8, #0x30
  4026e0:	b.eq	4027d4 <ferror@plt+0x1014>  // b.none
  4026e4:	ldrb	w8, [x20]
  4026e8:	tbnz	w8, #5, 40271c <ferror@plt+0xf5c>
  4026ec:	ldr	x19, [sp]
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4840>
  4026f4:	add	x1, x1, #0xd56
  4026f8:	mov	x0, x19
  4026fc:	bl	401670 <strcmp@plt>
  402700:	cbz	w0, 402788 <ferror@plt+0xfc8>
  402704:	mov	x0, x20
  402708:	bl	405bc0 <ferror@plt+0x4400>
  40270c:	cmn	w0, #0x1
  402710:	b.eq	402734 <ferror@plt+0xf74>  // b.none
  402714:	mov	w0, #0x1                   	// #1
  402718:	b	402768 <ferror@plt+0xfa8>
  40271c:	bl	401790 <__errno_location@plt>
  402720:	ldr	w20, [x0]
  402724:	ldr	x2, [sp]
  402728:	mov	w1, #0x3                   	// #3
  40272c:	mov	w0, wzr
  402730:	b	402748 <ferror@plt+0xf88>
  402734:	bl	401790 <__errno_location@plt>
  402738:	ldr	w20, [x0]
  40273c:	mov	w1, #0x3                   	// #3
  402740:	mov	w0, wzr
  402744:	mov	x2, x19
  402748:	bl	404e40 <ferror@plt+0x3680>
  40274c:	adrp	x2, 406000 <ferror@plt+0x4840>
  402750:	mov	x3, x0
  402754:	add	x2, x2, #0xe4e
  402758:	mov	w0, wzr
  40275c:	mov	w1, w20
  402760:	bl	4014b0 <error@plt>
  402764:	mov	w0, wzr
  402768:	ldp	x20, x19, [sp, #96]
  40276c:	ldp	x22, x21, [sp, #80]
  402770:	ldp	x24, x23, [sp, #64]
  402774:	ldp	x26, x25, [sp, #48]
  402778:	ldp	x28, x27, [sp, #32]
  40277c:	ldp	x29, x30, [sp, #16]
  402780:	add	sp, sp, #0x70
  402784:	ret
  402788:	mov	x0, x20
  40278c:	bl	401720 <clearerr_unlocked@plt>
  402790:	mov	w0, #0x1                   	// #1
  402794:	b	402768 <ferror@plt+0xfa8>
  402798:	mov	x0, x20
  40279c:	bl	4017a0 <__uflow@plt>
  4027a0:	cmn	w0, #0x1
  4027a4:	b.ne	4021e4 <ferror@plt+0xa24>  // b.any
  4027a8:	b	4026e4 <ferror@plt+0xf24>
  4027ac:	bl	401630 <__overflow@plt>
  4027b0:	b	4026e4 <ferror@plt+0xf24>
  4027b4:	adrp	x0, 406000 <ferror@plt+0x4840>
  4027b8:	adrp	x1, 406000 <ferror@plt+0x4840>
  4027bc:	adrp	x3, 406000 <ferror@plt+0x4840>
  4027c0:	add	x0, x0, #0xc8b
  4027c4:	add	x1, x1, #0xc98
  4027c8:	add	x3, x3, #0xca2
  4027cc:	mov	w2, #0x149                 	// #329
  4027d0:	bl	401780 <__assert_fail@plt>
  4027d4:	bl	405b14 <ferror@plt+0x4354>
  4027d8:	sub	sp, sp, #0x70
  4027dc:	stp	x29, x30, [sp, #16]
  4027e0:	stp	x20, x19, [sp, #96]
  4027e4:	add	x29, sp, #0x10
  4027e8:	mov	x20, x0
  4027ec:	stp	x28, x27, [sp, #32]
  4027f0:	stp	x26, x25, [sp, #48]
  4027f4:	stp	x24, x23, [sp, #64]
  4027f8:	stp	x22, x21, [sp, #80]
  4027fc:	stur	w1, [x29, #-4]
  402800:	tbz	w1, #0, 402828 <ferror@plt+0x1068>
  402804:	adrp	x1, 406000 <ferror@plt+0x4840>
  402808:	add	x1, x1, #0xd56
  40280c:	mov	x0, x20
  402810:	bl	401670 <strcmp@plt>
  402814:	cmp	w0, #0x0
  402818:	cset	w28, eq  // eq = none
  40281c:	cinc	x20, x20, eq  // eq = none
  402820:	mov	w25, w28
  402824:	b	402830 <ferror@plt+0x1070>
  402828:	mov	x28, xzr
  40282c:	mov	w25, wzr
  402830:	mov	w26, wzr
  402834:	mov	w19, wzr
  402838:	mov	w24, #0x1                   	// #1
  40283c:	adrp	x21, 418000 <ferror@plt+0x16840>
  402840:	adrp	x22, 418000 <ferror@plt+0x16840>
  402844:	mov	w27, w25
  402848:	b	402864 <ferror@plt+0x10a4>
  40284c:	tst	w25, #0x1
  402850:	mov	w19, wzr
  402854:	csinc	x24, x28, xzr, ne  // ne = any
  402858:	mov	w27, #0x1                   	// #1
  40285c:	mov	x28, xzr
  402860:	add	x20, x20, #0x1
  402864:	ldrb	w23, [x20]
  402868:	cmp	w23, #0x2c
  40286c:	b.eq	402918 <ferror@plt+0x1158>  // b.none
  402870:	cmp	w23, #0x2d
  402874:	b.ne	40288c <ferror@plt+0x10cc>  // b.any
  402878:	tbnz	w27, #0, 402e44 <ferror@plt+0x1684>
  40287c:	cbnz	x28, 40284c <ferror@plt+0x108c>
  402880:	eor	w8, w25, #0x1
  402884:	tbnz	w8, #0, 40284c <ferror@plt+0x108c>
  402888:	b	402db4 <ferror@plt+0x15f4>
  40288c:	bl	401680 <__ctype_b_loc@plt>
  402890:	cbz	w23, 402918 <ferror@plt+0x1158>
  402894:	ldr	x8, [x0]
  402898:	ldrh	w8, [x8, x23, lsl #1]
  40289c:	tbnz	w8, #0, 402918 <ferror@plt+0x1158>
  4028a0:	sub	w8, w23, #0x30
  4028a4:	cmp	w8, #0x9
  4028a8:	b.hi	402e70 <ferror@plt+0x16b0>  // b.pmore
  4028ac:	adrp	x8, 418000 <ferror@plt+0x16840>
  4028b0:	ldr	x8, [x8, #704]
  4028b4:	cmp	x8, #0x0
  4028b8:	cset	w9, ne  // ne = any
  4028bc:	and	w9, w19, w9
  4028c0:	tbnz	w9, #0, 4028d0 <ferror@plt+0x1110>
  4028c4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4028c8:	str	x20, [x8, #704]
  4028cc:	mov	x8, x20
  4028d0:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
  4028d4:	movk	x9, #0x1999, lsl #48
  4028d8:	cmp	x28, x9
  4028dc:	b.hi	402dc8 <ferror@plt+0x1608>  // b.pmore
  4028e0:	mov	w9, #0xa                   	// #10
  4028e4:	madd	x9, x28, x9, x23
  4028e8:	sub	x9, x9, #0x30
  4028ec:	cmp	x9, x28
  4028f0:	csel	x28, x28, x9, cc  // cc = lo, ul, last
  4028f4:	b.cc	402dc8 <ferror@plt+0x1608>  // b.lo, b.ul, b.last
  4028f8:	cmn	x28, #0x1
  4028fc:	b.eq	402dc8 <ferror@plt+0x1608>  // b.none
  402900:	eor	w8, w27, #0x1
  402904:	orr	w26, w26, w27
  402908:	orr	w25, w25, w8
  40290c:	mov	w19, #0x1                   	// #1
  402910:	add	x20, x20, #0x1
  402914:	b	402864 <ferror@plt+0x10a4>
  402918:	tbz	w27, #0, 402978 <ferror@plt+0x11b8>
  40291c:	ldur	w9, [x29, #-4]
  402920:	orr	w8, w25, w26
  402924:	tst	w8, #0x1
  402928:	csinc	x27, x24, xzr, ne  // ne = any
  40292c:	tbnz	w9, #0, 402934 <ferror@plt+0x1174>
  402930:	tbz	w8, #0, 402e64 <ferror@plt+0x16a4>
  402934:	tbz	w26, #0, 4029b4 <ferror@plt+0x11f4>
  402938:	cmp	x28, x27
  40293c:	b.cc	402ec0 <ferror@plt+0x1700>  // b.lo, b.ul, b.last
  402940:	adrp	x10, 418000 <ferror@plt+0x16840>
  402944:	ldr	x8, [x21, #1064]
  402948:	ldr	x9, [x10, #712]
  40294c:	cmp	x8, x9
  402950:	b.ne	4029fc <ferror@plt+0x123c>  // b.any
  402954:	ldr	x0, [x22, #1056]
  402958:	cbz	x0, 402a24 <ferror@plt+0x1264>
  40295c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402960:	movk	x9, #0x555, lsl #48
  402964:	cmp	x8, x9
  402968:	b.cs	402d10 <ferror@plt+0x1550>  // b.hs, b.nlast
  40296c:	add	x8, x8, x8, lsr #1
  402970:	add	x8, x8, #0x1
  402974:	b	402a84 <ferror@plt+0x12c4>
  402978:	cbz	x28, 402db4 <ferror@plt+0x15f4>
  40297c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402980:	ldr	x8, [x21, #1064]
  402984:	ldr	x9, [x10, #712]
  402988:	cmp	x8, x9
  40298c:	b.ne	4029ec <ferror@plt+0x122c>  // b.any
  402990:	ldr	x0, [x22, #1056]
  402994:	cbz	x0, 402a04 <ferror@plt+0x1244>
  402998:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40299c:	movk	x9, #0x555, lsl #48
  4029a0:	cmp	x8, x9
  4029a4:	b.cs	402d10 <ferror@plt+0x1550>  // b.hs, b.nlast
  4029a8:	add	x8, x8, x8, lsr #1
  4029ac:	add	x8, x8, #0x1
  4029b0:	b	402a38 <ferror@plt+0x1278>
  4029b4:	adrp	x10, 418000 <ferror@plt+0x16840>
  4029b8:	ldr	x8, [x21, #1064]
  4029bc:	ldr	x9, [x10, #712]
  4029c0:	cmp	x8, x9
  4029c4:	b.ne	4029f4 <ferror@plt+0x1234>  // b.any
  4029c8:	ldr	x0, [x22, #1056]
  4029cc:	cbz	x0, 402a14 <ferror@plt+0x1254>
  4029d0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4029d4:	movk	x9, #0x555, lsl #48
  4029d8:	cmp	x8, x9
  4029dc:	b.cs	402d10 <ferror@plt+0x1550>  // b.hs, b.nlast
  4029e0:	add	x8, x8, x8, lsr #1
  4029e4:	add	x8, x8, #0x1
  4029e8:	b	402a5c <ferror@plt+0x129c>
  4029ec:	ldr	x0, [x22, #1056]
  4029f0:	b	402a4c <ferror@plt+0x128c>
  4029f4:	ldr	x0, [x22, #1056]
  4029f8:	b	402a70 <ferror@plt+0x12b0>
  4029fc:	ldr	x0, [x22, #1056]
  402a00:	b	402a98 <ferror@plt+0x12d8>
  402a04:	cbz	x8, 402a34 <ferror@plt+0x1274>
  402a08:	lsr	x9, x8, #59
  402a0c:	cbz	x9, 402a38 <ferror@plt+0x1278>
  402a10:	b	402d10 <ferror@plt+0x1550>
  402a14:	cbz	x8, 402a58 <ferror@plt+0x1298>
  402a18:	lsr	x9, x8, #59
  402a1c:	cbz	x9, 402a5c <ferror@plt+0x129c>
  402a20:	b	402d10 <ferror@plt+0x1550>
  402a24:	cbz	x8, 402a80 <ferror@plt+0x12c0>
  402a28:	lsr	x9, x8, #59
  402a2c:	cbz	x9, 402a84 <ferror@plt+0x12c4>
  402a30:	b	402d10 <ferror@plt+0x1550>
  402a34:	mov	w8, #0x8                   	// #8
  402a38:	lsl	x1, x8, #4
  402a3c:	str	x8, [x10, #712]
  402a40:	bl	405858 <ferror@plt+0x4098>
  402a44:	ldr	x8, [x21, #1064]
  402a48:	str	x0, [x22, #1056]
  402a4c:	add	x8, x0, x8, lsl #4
  402a50:	mov	x27, x28
  402a54:	b	402a9c <ferror@plt+0x12dc>
  402a58:	mov	w8, #0x8                   	// #8
  402a5c:	lsl	x1, x8, #4
  402a60:	str	x8, [x10, #712]
  402a64:	bl	405858 <ferror@plt+0x4098>
  402a68:	ldr	x8, [x21, #1064]
  402a6c:	str	x0, [x22, #1056]
  402a70:	add	x8, x0, x8, lsl #4
  402a74:	mov	x28, #0xffffffffffffffff    	// #-1
  402a78:	mov	x24, x27
  402a7c:	b	402a9c <ferror@plt+0x12dc>
  402a80:	mov	w8, #0x8                   	// #8
  402a84:	lsl	x1, x8, #4
  402a88:	str	x8, [x10, #712]
  402a8c:	bl	405858 <ferror@plt+0x4098>
  402a90:	ldr	x8, [x21, #1064]
  402a94:	str	x0, [x22, #1056]
  402a98:	add	x8, x0, x8, lsl #4
  402a9c:	str	x27, [x8]
  402aa0:	ldr	x8, [x21, #1064]
  402aa4:	add	x8, x0, x8, lsl #4
  402aa8:	str	x28, [x8, #8]
  402aac:	ldr	x8, [x21, #1064]
  402ab0:	add	x1, x8, #0x1
  402ab4:	str	x1, [x21, #1064]
  402ab8:	ldrb	w8, [x20]
  402abc:	cbz	w8, 402adc <ferror@plt+0x131c>
  402ac0:	mov	x28, xzr
  402ac4:	mov	w25, wzr
  402ac8:	mov	w26, wzr
  402acc:	mov	w27, wzr
  402ad0:	mov	w19, wzr
  402ad4:	add	x20, x20, #0x1
  402ad8:	b	402864 <ferror@plt+0x10a4>
  402adc:	cbz	x1, 402eec <ferror@plt+0x172c>
  402ae0:	adrp	x3, 402000 <ferror@plt+0x840>
  402ae4:	add	x3, x3, #0xf00
  402ae8:	mov	w2, #0x10                  	// #16
  402aec:	bl	4014d0 <qsort@plt>
  402af0:	ldr	x20, [x21, #1064]
  402af4:	cbz	x20, 402b94 <ferror@plt+0x13d4>
  402af8:	mov	x24, xzr
  402afc:	mov	x19, #0xffffffffffffffe     	// #1152921504606846974
  402b00:	b	402b10 <ferror@plt+0x1350>
  402b04:	cmp	x25, x20
  402b08:	mov	x24, x25
  402b0c:	b.cs	402b94 <ferror@plt+0x13d4>  // b.hs, b.nlast
  402b10:	add	x25, x24, #0x1
  402b14:	cmp	x25, x20
  402b18:	b.cs	402b04 <ferror@plt+0x1344>  // b.hs, b.nlast
  402b1c:	ldr	x8, [x22, #1056]
  402b20:	lsl	x26, x25, #4
  402b24:	add	x9, x8, x24, lsl #4
  402b28:	ldr	x11, [x8, x26]
  402b2c:	ldr	x10, [x9, #8]!
  402b30:	cmp	x11, x10
  402b34:	b.hi	402b04 <ferror@plt+0x1344>  // b.pmore
  402b38:	sub	x27, x19, x24
  402b3c:	add	x0, x8, x25, lsl #4
  402b40:	ldr	x8, [x0, #8]
  402b44:	add	x1, x0, #0x10
  402b48:	cmp	x8, x10
  402b4c:	csel	x8, x8, x10, hi  // hi = pmore
  402b50:	str	x8, [x9]
  402b54:	ldr	x8, [x21, #1064]
  402b58:	add	x8, x27, x8
  402b5c:	lsl	x2, x8, #4
  402b60:	bl	401460 <memmove@plt>
  402b64:	ldr	x8, [x21, #1064]
  402b68:	sub	x20, x8, #0x1
  402b6c:	cmp	x25, x20
  402b70:	str	x20, [x21, #1064]
  402b74:	b.cs	402b04 <ferror@plt+0x1344>  // b.hs, b.nlast
  402b78:	ldr	x8, [x22, #1056]
  402b7c:	add	x9, x8, x24, lsl #4
  402b80:	ldr	x11, [x8, x26]
  402b84:	ldr	x10, [x9, #8]!
  402b88:	cmp	x11, x10
  402b8c:	b.ls	402b3c <ferror@plt+0x137c>  // b.plast
  402b90:	b	402b04 <ferror@plt+0x1344>
  402b94:	ldur	w8, [x29, #-4]
  402b98:	tbz	w8, #1, 402d60 <ferror@plt+0x15a0>
  402b9c:	ldr	x19, [x22, #1056]
  402ba0:	adrp	x9, 418000 <ferror@plt+0x16840>
  402ba4:	str	xzr, [x22, #1056]
  402ba8:	str	xzr, [x21, #1064]
  402bac:	str	xzr, [x9, #712]
  402bb0:	ldr	x8, [x19]
  402bb4:	cmp	x8, #0x2
  402bb8:	b.cc	402c0c <ferror@plt+0x144c>  // b.lo, b.ul, b.last
  402bbc:	sub	x23, x8, #0x1
  402bc0:	mov	w8, #0x8                   	// #8
  402bc4:	mov	w1, #0x80                  	// #128
  402bc8:	mov	x0, xzr
  402bcc:	str	x8, [x9, #712]
  402bd0:	bl	405858 <ferror@plt+0x4098>
  402bd4:	ldr	x8, [x21, #1064]
  402bd8:	mov	w9, #0x1                   	// #1
  402bdc:	str	x0, [x22, #1056]
  402be0:	lsl	x8, x8, #4
  402be4:	str	x9, [x0, x8]
  402be8:	ldr	x8, [x21, #1064]
  402bec:	add	x8, x0, x8, lsl #4
  402bf0:	str	x23, [x8, #8]
  402bf4:	ldr	x8, [x21, #1064]
  402bf8:	add	x8, x8, #0x1
  402bfc:	str	x8, [x21, #1064]
  402c00:	cmp	x20, #0x2
  402c04:	b.cs	402c1c <ferror@plt+0x145c>  // b.hs, b.nlast
  402c08:	b	402cc4 <ferror@plt+0x1504>
  402c0c:	mov	x0, xzr
  402c10:	mov	x8, xzr
  402c14:	cmp	x20, #0x2
  402c18:	b.cc	402cc4 <ferror@plt+0x1504>  // b.lo, b.ul, b.last
  402c1c:	sub	x24, x20, #0x1
  402c20:	add	x25, x19, #0x10
  402c24:	b	402c74 <ferror@plt+0x14b4>
  402c28:	mov	w8, #0x8                   	// #8
  402c2c:	adrp	x9, 418000 <ferror@plt+0x16840>
  402c30:	lsl	x1, x8, #4
  402c34:	str	x8, [x9, #712]
  402c38:	bl	405858 <ferror@plt+0x4098>
  402c3c:	ldr	x8, [x21, #1064]
  402c40:	str	x0, [x22, #1056]
  402c44:	lsl	x8, x8, #4
  402c48:	str	x27, [x0, x8]
  402c4c:	ldr	x8, [x21, #1064]
  402c50:	sub	x9, x26, #0x1
  402c54:	add	x8, x0, x8, lsl #4
  402c58:	str	x9, [x8, #8]
  402c5c:	ldr	x8, [x21, #1064]
  402c60:	add	x8, x8, #0x1
  402c64:	str	x8, [x21, #1064]
  402c68:	subs	x24, x24, #0x1
  402c6c:	add	x25, x25, #0x10
  402c70:	b.eq	402cc4 <ferror@plt+0x1504>  // b.none
  402c74:	ldp	x9, x26, [x25, #-8]
  402c78:	add	x27, x9, #0x1
  402c7c:	cmp	x27, x26
  402c80:	b.eq	402c68 <ferror@plt+0x14a8>  // b.none
  402c84:	adrp	x9, 418000 <ferror@plt+0x16840>
  402c88:	ldr	x9, [x9, #712]
  402c8c:	cmp	x8, x9
  402c90:	b.ne	402c44 <ferror@plt+0x1484>  // b.any
  402c94:	cbz	x0, 402cb4 <ferror@plt+0x14f4>
  402c98:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402c9c:	movk	x9, #0x555, lsl #48
  402ca0:	cmp	x8, x9
  402ca4:	b.cs	402d10 <ferror@plt+0x1550>  // b.hs, b.nlast
  402ca8:	add	x8, x8, x8, lsr #1
  402cac:	add	x8, x8, #0x1
  402cb0:	b	402c2c <ferror@plt+0x146c>
  402cb4:	cbz	x8, 402c28 <ferror@plt+0x1468>
  402cb8:	lsr	x9, x8, #59
  402cbc:	cbz	x9, 402c2c <ferror@plt+0x146c>
  402cc0:	b	402d10 <ferror@plt+0x1550>
  402cc4:	add	x9, x19, x20, lsl #4
  402cc8:	ldur	x20, [x9, #-8]
  402ccc:	cmn	x20, #0x1
  402cd0:	b.eq	402d54 <ferror@plt+0x1594>  // b.none
  402cd4:	adrp	x10, 418000 <ferror@plt+0x16840>
  402cd8:	ldr	x9, [x10, #712]
  402cdc:	cmp	x8, x9
  402ce0:	b.ne	402d2c <ferror@plt+0x156c>  // b.any
  402ce4:	cbz	x0, 402d04 <ferror@plt+0x1544>
  402ce8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402cec:	movk	x9, #0x555, lsl #48
  402cf0:	cmp	x8, x9
  402cf4:	b.cs	402d10 <ferror@plt+0x1550>  // b.hs, b.nlast
  402cf8:	add	x8, x8, x8, lsr #1
  402cfc:	add	x8, x8, #0x1
  402d00:	b	402d18 <ferror@plt+0x1558>
  402d04:	cbz	x8, 402d14 <ferror@plt+0x1554>
  402d08:	lsr	x9, x8, #59
  402d0c:	cbz	x9, 402d18 <ferror@plt+0x1558>
  402d10:	bl	405b14 <ferror@plt+0x4354>
  402d14:	mov	w8, #0x8                   	// #8
  402d18:	lsl	x1, x8, #4
  402d1c:	str	x8, [x10, #712]
  402d20:	bl	405858 <ferror@plt+0x4098>
  402d24:	ldr	x8, [x21, #1064]
  402d28:	str	x0, [x22, #1056]
  402d2c:	add	x9, x20, #0x1
  402d30:	lsl	x8, x8, #4
  402d34:	str	x9, [x0, x8]
  402d38:	ldr	x8, [x21, #1064]
  402d3c:	mov	x9, #0xffffffffffffffff    	// #-1
  402d40:	add	x8, x0, x8, lsl #4
  402d44:	str	x9, [x8, #8]
  402d48:	ldr	x8, [x21, #1064]
  402d4c:	add	x8, x8, #0x1
  402d50:	str	x8, [x21, #1064]
  402d54:	mov	x0, x19
  402d58:	bl	4016b0 <free@plt>
  402d5c:	ldr	x20, [x21, #1064]
  402d60:	ldr	x0, [x22, #1056]
  402d64:	add	x8, x20, #0x1
  402d68:	lsl	x1, x8, #4
  402d6c:	str	x8, [x21, #1064]
  402d70:	bl	405858 <ferror@plt+0x4098>
  402d74:	ldr	x8, [x21, #1064]
  402d78:	mov	x9, #0xffffffffffffffff    	// #-1
  402d7c:	str	x0, [x22, #1056]
  402d80:	add	x8, x0, x8, lsl #4
  402d84:	stur	x9, [x8, #-8]
  402d88:	ldr	x8, [x21, #1064]
  402d8c:	add	x8, x0, x8, lsl #4
  402d90:	stur	x9, [x8, #-16]
  402d94:	ldp	x20, x19, [sp, #96]
  402d98:	ldp	x22, x21, [sp, #80]
  402d9c:	ldp	x24, x23, [sp, #64]
  402da0:	ldp	x26, x25, [sp, #48]
  402da4:	ldp	x28, x27, [sp, #32]
  402da8:	ldp	x29, x30, [sp, #16]
  402dac:	add	sp, sp, #0x70
  402db0:	ret
  402db4:	adrp	x8, 406000 <ferror@plt+0x4840>
  402db8:	adrp	x9, 406000 <ferror@plt+0x4840>
  402dbc:	add	x8, x8, #0xcee
  402dc0:	add	x9, x9, #0xd1b
  402dc4:	b	402e54 <ferror@plt+0x1694>
  402dc8:	adrp	x1, 406000 <ferror@plt+0x4840>
  402dcc:	add	x1, x1, #0xd71
  402dd0:	mov	x0, x8
  402dd4:	mov	x20, x8
  402dd8:	bl	4016f0 <strspn@plt>
  402ddc:	mov	x1, x0
  402de0:	mov	x0, x20
  402de4:	bl	405b58 <ferror@plt+0x4398>
  402de8:	ldur	w10, [x29, #-4]
  402dec:	adrp	x8, 406000 <ferror@plt+0x4840>
  402df0:	adrp	x9, 406000 <ferror@plt+0x4840>
  402df4:	add	x8, x8, #0xd7c
  402df8:	add	x9, x9, #0xda2
  402dfc:	tst	w10, #0x4
  402e00:	mov	x20, x0
  402e04:	csel	x1, x9, x8, eq  // eq = none
  402e08:	mov	w2, #0x5                   	// #5
  402e0c:	mov	x0, xzr
  402e10:	bl	401740 <dcgettext@plt>
  402e14:	mov	x19, x0
  402e18:	mov	x0, x20
  402e1c:	bl	405080 <ferror@plt+0x38c0>
  402e20:	mov	x3, x0
  402e24:	mov	w0, wzr
  402e28:	mov	w1, wzr
  402e2c:	mov	x2, x19
  402e30:	bl	4014b0 <error@plt>
  402e34:	mov	x0, x20
  402e38:	bl	4016b0 <free@plt>
  402e3c:	mov	w0, #0x1                   	// #1
  402e40:	bl	4018dc <ferror@plt+0x11c>
  402e44:	adrp	x8, 406000 <ferror@plt+0x4840>
  402e48:	adrp	x9, 406000 <ferror@plt+0x4840>
  402e4c:	add	x8, x8, #0xcba
  402e50:	add	x9, x9, #0xcda
  402e54:	ldur	w10, [x29, #-4]
  402e58:	tst	w10, #0x4
  402e5c:	csel	x1, x9, x8, eq  // eq = none
  402e60:	b	402ec8 <ferror@plt+0x1708>
  402e64:	adrp	x1, 406000 <ferror@plt+0x4840>
  402e68:	add	x1, x1, #0xd36
  402e6c:	b	402ec8 <ferror@plt+0x1708>
  402e70:	ldur	w10, [x29, #-4]
  402e74:	adrp	x8, 406000 <ferror@plt+0x4840>
  402e78:	adrp	x9, 406000 <ferror@plt+0x4840>
  402e7c:	add	x8, x8, #0xdbf
  402e80:	add	x9, x9, #0xde2
  402e84:	tst	w10, #0x4
  402e88:	csel	x1, x9, x8, eq  // eq = none
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	mov	x0, xzr
  402e94:	bl	401740 <dcgettext@plt>
  402e98:	mov	x19, x0
  402e9c:	mov	x0, x20
  402ea0:	bl	405080 <ferror@plt+0x38c0>
  402ea4:	mov	x3, x0
  402ea8:	mov	w0, wzr
  402eac:	mov	w1, wzr
  402eb0:	mov	x2, x19
  402eb4:	bl	4014b0 <error@plt>
  402eb8:	mov	w0, #0x1                   	// #1
  402ebc:	bl	4018dc <ferror@plt+0x11c>
  402ec0:	adrp	x1, 406000 <ferror@plt+0x4840>
  402ec4:	add	x1, x1, #0xd58
  402ec8:	mov	w2, #0x5                   	// #5
  402ecc:	mov	x0, xzr
  402ed0:	bl	401740 <dcgettext@plt>
  402ed4:	mov	x2, x0
  402ed8:	mov	w0, wzr
  402edc:	mov	w1, wzr
  402ee0:	bl	4014b0 <error@plt>
  402ee4:	mov	w0, #0x1                   	// #1
  402ee8:	bl	4018dc <ferror@plt+0x11c>
  402eec:	adrp	x8, 406000 <ferror@plt+0x4840>
  402ef0:	adrp	x9, 406000 <ferror@plt+0x4840>
  402ef4:	add	x8, x8, #0xdf9
  402ef8:	add	x9, x9, #0xe22
  402efc:	b	402e54 <ferror@plt+0x1694>
  402f00:	ldr	w8, [x0]
  402f04:	ldr	w9, [x1]
  402f08:	cmp	w8, w9
  402f0c:	cset	w8, gt
  402f10:	csinv	w0, w8, wzr, ge  // ge = tcont
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	str	x19, [sp, #16]
  402f20:	adrp	x19, 418000 <ferror@plt+0x16840>
  402f24:	ldr	x0, [x19, #1056]
  402f28:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f2c:	str	xzr, [x8, #1064]
  402f30:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f34:	mov	x29, sp
  402f38:	str	xzr, [x8, #712]
  402f3c:	bl	4016b0 <free@plt>
  402f40:	str	xzr, [x19, #1056]
  402f44:	ldr	x19, [sp, #16]
  402f48:	ldp	x29, x30, [sp], #32
  402f4c:	ret
  402f50:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f54:	str	x0, [x8, #728]
  402f58:	ret
  402f5c:	and	w8, w0, #0x1
  402f60:	adrp	x9, 418000 <ferror@plt+0x16840>
  402f64:	strb	w8, [x9, #720]
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-48]!
  402f70:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f74:	ldr	x0, [x8, #608]
  402f78:	str	x21, [sp, #16]
  402f7c:	stp	x20, x19, [sp, #32]
  402f80:	mov	x29, sp
  402f84:	bl	405dd0 <ferror@plt+0x4610>
  402f88:	cbz	w0, 402fa8 <ferror@plt+0x17e8>
  402f8c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f90:	ldrb	w8, [x8, #720]
  402f94:	cbz	w8, 402fc8 <ferror@plt+0x1808>
  402f98:	bl	401790 <__errno_location@plt>
  402f9c:	ldr	w8, [x0]
  402fa0:	cmp	w8, #0x20
  402fa4:	b.ne	402fc8 <ferror@plt+0x1808>  // b.any
  402fa8:	adrp	x8, 418000 <ferror@plt+0x16840>
  402fac:	ldr	x0, [x8, #584]
  402fb0:	bl	405dd0 <ferror@plt+0x4610>
  402fb4:	cbnz	w0, 403034 <ferror@plt+0x1874>
  402fb8:	ldp	x20, x19, [sp, #32]
  402fbc:	ldr	x21, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #48
  402fc4:	ret
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4840>
  402fcc:	add	x1, x1, #0xe3e
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401740 <dcgettext@plt>
  402fdc:	adrp	x8, 418000 <ferror@plt+0x16840>
  402fe0:	ldr	x21, [x8, #728]
  402fe4:	mov	x19, x0
  402fe8:	bl	401790 <__errno_location@plt>
  402fec:	ldr	w20, [x0]
  402ff0:	cbnz	x21, 403010 <ferror@plt+0x1850>
  402ff4:	adrp	x2, 406000 <ferror@plt+0x4840>
  402ff8:	add	x2, x2, #0xe4e
  402ffc:	mov	w0, wzr
  403000:	mov	w1, w20
  403004:	mov	x3, x19
  403008:	bl	4014b0 <error@plt>
  40300c:	b	403034 <ferror@plt+0x1874>
  403010:	mov	x0, x21
  403014:	bl	404d98 <ferror@plt+0x35d8>
  403018:	adrp	x2, 406000 <ferror@plt+0x4840>
  40301c:	mov	x3, x0
  403020:	add	x2, x2, #0xe4a
  403024:	mov	w0, wzr
  403028:	mov	w1, w20
  40302c:	mov	x4, x19
  403030:	bl	4014b0 <error@plt>
  403034:	adrp	x8, 418000 <ferror@plt+0x16840>
  403038:	ldr	w0, [x8, #480]
  40303c:	bl	401470 <_exit@plt>
  403040:	b	401610 <posix_fadvise@plt>
  403044:	cbz	x0, 403074 <ferror@plt+0x18b4>
  403048:	stp	x29, x30, [sp, #-32]!
  40304c:	str	x19, [sp, #16]
  403050:	mov	x29, sp
  403054:	mov	w19, w1
  403058:	bl	401500 <fileno@plt>
  40305c:	mov	w3, w19
  403060:	ldr	x19, [sp, #16]
  403064:	mov	x1, xzr
  403068:	mov	x2, xzr
  40306c:	ldp	x29, x30, [sp], #32
  403070:	b	401610 <posix_fadvise@plt>
  403074:	ret
  403078:	sub	sp, sp, #0x90
  40307c:	stp	x29, x30, [sp, #48]
  403080:	stp	x28, x27, [sp, #64]
  403084:	stp	x26, x25, [sp, #80]
  403088:	stp	x24, x23, [sp, #96]
  40308c:	stp	x22, x21, [sp, #112]
  403090:	stp	x20, x19, [sp, #128]
  403094:	ldr	x21, [x0]
  403098:	mov	x24, x6
  40309c:	mov	w19, w5
  4030a0:	mov	w20, w4
  4030a4:	mov	x25, x3
  4030a8:	mov	x28, x2
  4030ac:	mov	x27, x0
  4030b0:	mov	x26, x1
  4030b4:	add	x29, sp, #0x30
  4030b8:	cbz	x21, 4030cc <ferror@plt+0x190c>
  4030bc:	ldr	x22, [x26]
  4030c0:	subs	x23, x22, x28
  4030c4:	b.cs	4030f0 <ferror@plt+0x1930>  // b.hs, b.nlast
  4030c8:	b	403440 <ferror@plt+0x1c80>
  4030cc:	cmp	x25, #0x40
  4030d0:	mov	w8, #0x40                  	// #64
  4030d4:	csel	x22, x25, x8, cc  // cc = lo, ul, last
  4030d8:	mov	x0, x22
  4030dc:	bl	401540 <malloc@plt>
  4030e0:	cbz	x0, 403448 <ferror@plt+0x1c88>
  4030e4:	mov	x21, x0
  4030e8:	subs	x23, x22, x28
  4030ec:	b.cc	403440 <ferror@plt+0x1c80>  // b.lo, b.ul, b.last
  4030f0:	cmp	x22, x25
  4030f4:	b.cc	4030fc <ferror@plt+0x193c>  // b.lo, b.ul, b.last
  4030f8:	cbz	x23, 403440 <ferror@plt+0x1c80>
  4030fc:	cmn	w19, #0x1
  403100:	csel	w8, w20, w19, eq  // eq = none
  403104:	cmn	w20, #0x1
  403108:	csel	w8, w19, w8, eq  // eq = none
  40310c:	stur	w8, [x29, #-12]
  403110:	csel	w8, w19, w20, eq  // eq = none
  403114:	stp	x27, x26, [sp]
  403118:	add	x27, x21, x28
  40311c:	stur	w8, [x29, #-16]
  403120:	cmn	w8, #0x1
  403124:	eor	x8, x28, #0x8000000000000000
  403128:	stp	x8, x28, [sp, #16]
  40312c:	b.ne	403138 <ferror@plt+0x1978>  // b.any
  403130:	b	4032b8 <ferror@plt+0x1af8>
  403134:	tbnz	w28, #0, 403408 <ferror@plt+0x1c48>
  403138:	sub	x1, x29, #0x8
  40313c:	mov	x0, x24
  403140:	bl	405c9c <ferror@plt+0x44dc>
  403144:	mov	x20, x0
  403148:	cbz	x0, 403180 <ferror@plt+0x19c0>
  40314c:	ldur	x26, [x29, #-8]
  403150:	ldp	w1, w2, [x29, #-16]
  403154:	mov	x0, x20
  403158:	mov	x3, x26
  40315c:	bl	40346c <ferror@plt+0x1cac>
  403160:	cbz	x0, 4031c8 <ferror@plt+0x1a08>
  403164:	sub	x8, x0, x20
  403168:	add	x26, x8, #0x1
  40316c:	stur	x26, [x29, #-8]
  403170:	mov	w28, #0x1                   	// #1
  403174:	cmp	x22, x25
  403178:	b.cc	4031d4 <ferror@plt+0x1a14>  // b.lo, b.ul, b.last
  40317c:	b	403248 <ferror@plt+0x1a88>
  403180:	ldp	x8, x9, [x24, #8]
  403184:	cmp	x8, x9
  403188:	b.cs	40329c <ferror@plt+0x1adc>  // b.hs, b.nlast
  40318c:	add	x9, x8, #0x1
  403190:	str	x9, [x24, #8]
  403194:	ldrb	w19, [x8]
  403198:	ldp	w8, w9, [x29, #-16]
  40319c:	mov	w26, #0x1                   	// #1
  4031a0:	cmp	w19, w8
  4031a4:	mov	w8, #0x1                   	// #1
  4031a8:	stur	x8, [x29, #-8]
  4031ac:	cset	w8, eq  // eq = none
  4031b0:	cmp	w19, w9
  4031b4:	cset	w9, eq  // eq = none
  4031b8:	orr	w28, w8, w9
  4031bc:	cmp	x22, x25
  4031c0:	b.cc	4031d4 <ferror@plt+0x1a14>  // b.lo, b.ul, b.last
  4031c4:	b	403248 <ferror@plt+0x1a88>
  4031c8:	mov	w28, wzr
  4031cc:	cmp	x22, x25
  4031d0:	b.cs	403248 <ferror@plt+0x1a88>  // b.hs, b.nlast
  4031d4:	add	x8, x26, #0x1
  4031d8:	cmp	x23, x8
  4031dc:	b.cs	403248 <ferror@plt+0x1a88>  // b.hs, b.nlast
  4031e0:	add	x9, x22, #0x40
  4031e4:	lsl	x10, x22, #1
  4031e8:	cmp	x22, #0x40
  4031ec:	sub	x27, x27, x21
  4031f0:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  4031f4:	sub	x10, x9, x27
  4031f8:	add	x11, x8, x27
  4031fc:	cmp	x10, x8
  403200:	csel	x8, x11, x9, cc  // cc = lo, ul, last
  403204:	cmp	x8, x25
  403208:	ccmp	x22, x8, #0x2, ls  // ls = plast
  40320c:	csel	x26, x25, x8, cs  // cs = hs, nlast
  403210:	ldr	x8, [sp, #24]
  403214:	cmp	x26, x8
  403218:	b.pl	403228 <ferror@plt+0x1a68>  // b.nfrst
  40321c:	ldr	x26, [sp, #16]
  403220:	cmp	x22, x26
  403224:	b.eq	40342c <ferror@plt+0x1c6c>  // b.none
  403228:	mov	x0, x21
  40322c:	mov	x1, x26
  403230:	bl	4015d0 <realloc@plt>
  403234:	cbz	x0, 40343c <ferror@plt+0x1c7c>
  403238:	sub	x23, x26, x27
  40323c:	add	x27, x0, x27
  403240:	mov	x21, x0
  403244:	mov	x22, x26
  403248:	cmp	x23, #0x2
  40324c:	b.cc	403284 <ferror@plt+0x1ac4>  // b.lo, b.ul, b.last
  403250:	ldur	x8, [x29, #-8]
  403254:	sub	x9, x23, #0x1
  403258:	cmp	x8, x9
  40325c:	csel	x26, x8, x9, cc  // cc = lo, ul, last
  403260:	cbz	x20, 403278 <ferror@plt+0x1ab8>
  403264:	mov	x0, x27
  403268:	mov	x1, x20
  40326c:	mov	x2, x26
  403270:	bl	401450 <memcpy@plt>
  403274:	b	40327c <ferror@plt+0x1abc>
  403278:	strb	w19, [x27]
  40327c:	add	x27, x27, x26
  403280:	sub	x23, x23, x26
  403284:	cbz	x20, 403134 <ferror@plt+0x1974>
  403288:	ldur	x1, [x29, #-8]
  40328c:	mov	x0, x24
  403290:	bl	405e50 <ferror@plt+0x4690>
  403294:	cbz	w0, 403134 <ferror@plt+0x1974>
  403298:	b	40343c <ferror@plt+0x1c7c>
  40329c:	mov	x0, x24
  4032a0:	bl	4017a0 <__uflow@plt>
  4032a4:	mov	w19, w0
  4032a8:	cmn	w0, #0x1
  4032ac:	b.ne	403198 <ferror@plt+0x19d8>  // b.any
  4032b0:	b	403400 <ferror@plt+0x1c40>
  4032b4:	tbnz	w28, #0, 403408 <ferror@plt+0x1c48>
  4032b8:	sub	x1, x29, #0x8
  4032bc:	mov	x0, x24
  4032c0:	bl	405c9c <ferror@plt+0x44dc>
  4032c4:	mov	x20, x0
  4032c8:	cbz	x0, 4032e0 <ferror@plt+0x1b20>
  4032cc:	ldur	x8, [x29, #-8]
  4032d0:	mov	w28, wzr
  4032d4:	cmp	x22, x25
  4032d8:	b.cc	403324 <ferror@plt+0x1b64>  // b.lo, b.ul, b.last
  4032dc:	b	403398 <ferror@plt+0x1bd8>
  4032e0:	ldp	x8, x9, [x24, #8]
  4032e4:	cmp	x8, x9
  4032e8:	b.cs	4033ec <ferror@plt+0x1c2c>  // b.hs, b.nlast
  4032ec:	add	x9, x8, #0x1
  4032f0:	str	x9, [x24, #8]
  4032f4:	ldrb	w19, [x8]
  4032f8:	ldur	w9, [x29, #-12]
  4032fc:	cmn	w19, #0x1
  403300:	mov	w8, #0x1                   	// #1
  403304:	stur	x8, [x29, #-8]
  403308:	cset	w8, eq  // eq = none
  40330c:	cmp	w19, w9
  403310:	cset	w9, eq  // eq = none
  403314:	orr	w28, w8, w9
  403318:	mov	w8, #0x1                   	// #1
  40331c:	cmp	x22, x25
  403320:	b.cs	403398 <ferror@plt+0x1bd8>  // b.hs, b.nlast
  403324:	add	x8, x8, #0x1
  403328:	cmp	x23, x8
  40332c:	b.cs	403398 <ferror@plt+0x1bd8>  // b.hs, b.nlast
  403330:	add	x9, x22, #0x40
  403334:	lsl	x10, x22, #1
  403338:	cmp	x22, #0x40
  40333c:	sub	x27, x27, x21
  403340:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  403344:	sub	x10, x9, x27
  403348:	add	x11, x8, x27
  40334c:	cmp	x10, x8
  403350:	csel	x8, x11, x9, cc  // cc = lo, ul, last
  403354:	cmp	x8, x25
  403358:	ccmp	x22, x8, #0x2, ls  // ls = plast
  40335c:	csel	x26, x25, x8, cs  // cs = hs, nlast
  403360:	ldr	x8, [sp, #24]
  403364:	cmp	x26, x8
  403368:	b.pl	403378 <ferror@plt+0x1bb8>  // b.nfrst
  40336c:	ldr	x26, [sp, #16]
  403370:	cmp	x22, x26
  403374:	b.eq	40342c <ferror@plt+0x1c6c>  // b.none
  403378:	mov	x0, x21
  40337c:	mov	x1, x26
  403380:	bl	4015d0 <realloc@plt>
  403384:	cbz	x0, 40343c <ferror@plt+0x1c7c>
  403388:	sub	x23, x26, x27
  40338c:	add	x27, x0, x27
  403390:	mov	x21, x0
  403394:	mov	x22, x26
  403398:	cmp	x23, #0x2
  40339c:	b.cc	4033d4 <ferror@plt+0x1c14>  // b.lo, b.ul, b.last
  4033a0:	ldur	x8, [x29, #-8]
  4033a4:	sub	x9, x23, #0x1
  4033a8:	cmp	x8, x9
  4033ac:	csel	x26, x8, x9, cc  // cc = lo, ul, last
  4033b0:	cbz	x20, 4033c8 <ferror@plt+0x1c08>
  4033b4:	mov	x0, x27
  4033b8:	mov	x1, x20
  4033bc:	mov	x2, x26
  4033c0:	bl	401450 <memcpy@plt>
  4033c4:	b	4033cc <ferror@plt+0x1c0c>
  4033c8:	strb	w19, [x27]
  4033cc:	add	x27, x27, x26
  4033d0:	sub	x23, x23, x26
  4033d4:	cbz	x20, 4032b4 <ferror@plt+0x1af4>
  4033d8:	ldur	x1, [x29, #-8]
  4033dc:	mov	x0, x24
  4033e0:	bl	405e50 <ferror@plt+0x4690>
  4033e4:	cbz	w0, 4032b4 <ferror@plt+0x1af4>
  4033e8:	b	40343c <ferror@plt+0x1c7c>
  4033ec:	mov	x0, x24
  4033f0:	bl	4017a0 <__uflow@plt>
  4033f4:	mov	w19, w0
  4033f8:	cmn	w0, #0x1
  4033fc:	b.ne	4032f8 <ferror@plt+0x1b38>  // b.any
  403400:	cmp	x27, x21
  403404:	b.eq	403438 <ferror@plt+0x1c78>  // b.none
  403408:	ldr	x8, [sp, #24]
  40340c:	strb	wzr, [x27]
  403410:	add	x8, x21, x8
  403414:	subs	x8, x27, x8
  403418:	csinv	x0, x8, xzr, ne  // ne = any
  40341c:	ldp	x9, x8, [sp]
  403420:	str	x21, [x9]
  403424:	str	x22, [x8]
  403428:	b	40344c <ferror@plt+0x1c8c>
  40342c:	ldp	x27, x26, [sp]
  403430:	ldr	x22, [sp, #16]
  403434:	b	403440 <ferror@plt+0x1c80>
  403438:	mov	x21, x27
  40343c:	ldp	x27, x26, [sp]
  403440:	str	x21, [x27]
  403444:	str	x22, [x26]
  403448:	mov	x0, #0xffffffffffffffff    	// #-1
  40344c:	ldp	x20, x19, [sp, #128]
  403450:	ldp	x22, x21, [sp, #112]
  403454:	ldp	x24, x23, [sp, #96]
  403458:	ldp	x26, x25, [sp, #80]
  40345c:	ldp	x28, x27, [sp, #64]
  403460:	ldp	x29, x30, [sp, #48]
  403464:	add	sp, sp, #0x90
  403468:	ret
  40346c:	and	w1, w1, #0xff
  403470:	and	w8, w2, #0xff
  403474:	cmp	w1, w8
  403478:	b.ne	403484 <ferror@plt+0x1cc4>  // b.any
  40347c:	mov	x2, x3
  403480:	b	401730 <memchr@plt>
  403484:	cbz	x3, 4034b0 <ferror@plt+0x1cf0>
  403488:	and	x9, x0, #0x7
  40348c:	cbz	x9, 4034b0 <ferror@plt+0x1cf0>
  403490:	ldrb	w9, [x0]
  403494:	cmp	w1, w9
  403498:	b.eq	40354c <ferror@plt+0x1d8c>  // b.none
  40349c:	cmp	w8, w9
  4034a0:	b.eq	40354c <ferror@plt+0x1d8c>  // b.none
  4034a4:	subs	x3, x3, #0x1
  4034a8:	add	x0, x0, #0x1
  4034ac:	b.ne	403488 <ferror@plt+0x1cc8>  // b.any
  4034b0:	mov	w12, w1
  4034b4:	mov	w13, w8
  4034b8:	bfi	w12, w12, #8, #8
  4034bc:	bfi	w13, w13, #8, #8
  4034c0:	mov	x11, #0xfefefefefefefefe    	// #-72340172838076674
  4034c4:	bfi	x12, x12, #16, #16
  4034c8:	bfi	x13, x13, #16, #16
  4034cc:	movk	x11, #0xfeff
  4034d0:	bfi	x12, x12, #32, #32
  4034d4:	bfi	x13, x13, #32, #32
  4034d8:	mov	x9, x3
  4034dc:	subs	x3, x3, #0x8
  4034e0:	mov	x10, x0
  4034e4:	b.cc	403518 <ferror@plt+0x1d58>  // b.lo, b.ul, b.last
  4034e8:	mov	x0, x10
  4034ec:	ldr	x14, [x0], #8
  4034f0:	eor	x15, x14, x12
  4034f4:	eor	x14, x14, x13
  4034f8:	add	x16, x15, x11
  4034fc:	add	x17, x14, x11
  403500:	bic	x15, x16, x15
  403504:	bic	x14, x17, x14
  403508:	orr	x14, x15, x14
  40350c:	and	x14, x14, #0x8080808080808080
  403510:	cbz	x14, 4034d8 <ferror@plt+0x1d18>
  403514:	b	40351c <ferror@plt+0x1d5c>
  403518:	cbz	x9, 403540 <ferror@plt+0x1d80>
  40351c:	mov	x11, xzr
  403520:	ldrb	w12, [x10, x11]
  403524:	cmp	w1, w12
  403528:	b.eq	403548 <ferror@plt+0x1d88>  // b.none
  40352c:	cmp	w8, w12
  403530:	b.eq	403548 <ferror@plt+0x1d88>  // b.none
  403534:	add	x11, x11, #0x1
  403538:	cmp	x9, x11
  40353c:	b.ne	403520 <ferror@plt+0x1d60>  // b.any
  403540:	mov	x0, xzr
  403544:	ret
  403548:	add	x0, x10, x11
  40354c:	ret
  403550:	stp	x29, x30, [sp, #-32]!
  403554:	stp	x20, x19, [sp, #16]
  403558:	mov	x29, sp
  40355c:	cbz	x0, 4035dc <ferror@plt+0x1e1c>
  403560:	mov	w1, #0x2f                  	// #47
  403564:	mov	x19, x0
  403568:	bl	4015e0 <strrchr@plt>
  40356c:	cmp	x0, #0x0
  403570:	csinc	x20, x19, x0, eq  // eq = none
  403574:	sub	x8, x20, x19
  403578:	cmp	x8, #0x7
  40357c:	b.lt	4035c0 <ferror@plt+0x1e00>  // b.tstop
  403580:	adrp	x1, 406000 <ferror@plt+0x4840>
  403584:	sub	x0, x20, #0x7
  403588:	add	x1, x1, #0xe89
  40358c:	mov	w2, #0x7                   	// #7
  403590:	bl	401550 <strncmp@plt>
  403594:	cbnz	w0, 4035c0 <ferror@plt+0x1e00>
  403598:	adrp	x1, 406000 <ferror@plt+0x4840>
  40359c:	add	x1, x1, #0xe91
  4035a0:	mov	w2, #0x3                   	// #3
  4035a4:	mov	x0, x20
  4035a8:	bl	401550 <strncmp@plt>
  4035ac:	mov	x19, x20
  4035b0:	cbnz	w0, 4035c0 <ferror@plt+0x1e00>
  4035b4:	add	x19, x20, #0x3
  4035b8:	adrp	x8, 418000 <ferror@plt+0x16840>
  4035bc:	str	x19, [x8, #624]
  4035c0:	adrp	x8, 418000 <ferror@plt+0x16840>
  4035c4:	adrp	x9, 418000 <ferror@plt+0x16840>
  4035c8:	str	x19, [x8, #736]
  4035cc:	str	x19, [x9, #576]
  4035d0:	ldp	x20, x19, [sp, #16]
  4035d4:	ldp	x29, x30, [sp], #32
  4035d8:	ret
  4035dc:	adrp	x8, 418000 <ferror@plt+0x16840>
  4035e0:	ldr	x3, [x8, #584]
  4035e4:	adrp	x0, 406000 <ferror@plt+0x4840>
  4035e8:	add	x0, x0, #0xe51
  4035ec:	mov	w1, #0x37                  	// #55
  4035f0:	mov	w2, #0x1                   	// #1
  4035f4:	bl	401700 <fwrite@plt>
  4035f8:	bl	401600 <abort@plt>
  4035fc:	stp	x29, x30, [sp, #-48]!
  403600:	str	x21, [sp, #16]
  403604:	stp	x20, x19, [sp, #32]
  403608:	mov	x29, sp
  40360c:	mov	x19, x0
  403610:	bl	401790 <__errno_location@plt>
  403614:	ldr	w21, [x0]
  403618:	adrp	x8, 418000 <ferror@plt+0x16840>
  40361c:	add	x8, x8, #0x2e8
  403620:	cmp	x19, #0x0
  403624:	mov	x20, x0
  403628:	csel	x0, x8, x19, eq  // eq = none
  40362c:	mov	w1, #0x38                  	// #56
  403630:	bl	405a68 <ferror@plt+0x42a8>
  403634:	str	w21, [x20]
  403638:	ldp	x20, x19, [sp, #32]
  40363c:	ldr	x21, [sp, #16]
  403640:	ldp	x29, x30, [sp], #48
  403644:	ret
  403648:	adrp	x8, 418000 <ferror@plt+0x16840>
  40364c:	add	x8, x8, #0x2e8
  403650:	cmp	x0, #0x0
  403654:	csel	x8, x8, x0, eq  // eq = none
  403658:	ldr	w0, [x8]
  40365c:	ret
  403660:	adrp	x8, 418000 <ferror@plt+0x16840>
  403664:	add	x8, x8, #0x2e8
  403668:	cmp	x0, #0x0
  40366c:	csel	x8, x8, x0, eq  // eq = none
  403670:	str	w1, [x8]
  403674:	ret
  403678:	adrp	x8, 418000 <ferror@plt+0x16840>
  40367c:	add	x8, x8, #0x2e8
  403680:	cmp	x0, #0x0
  403684:	ubfx	w9, w1, #5, #3
  403688:	csel	x8, x8, x0, eq  // eq = none
  40368c:	add	x8, x8, w9, uxtw #2
  403690:	ldr	w9, [x8, #8]
  403694:	lsr	w10, w9, w1
  403698:	and	w0, w10, #0x1
  40369c:	and	w10, w2, #0x1
  4036a0:	eor	w10, w0, w10
  4036a4:	lsl	w10, w10, w1
  4036a8:	eor	w9, w10, w9
  4036ac:	str	w9, [x8, #8]
  4036b0:	ret
  4036b4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4036b8:	add	x8, x8, #0x2e8
  4036bc:	cmp	x0, #0x0
  4036c0:	csel	x8, x8, x0, eq  // eq = none
  4036c4:	ldr	w0, [x8, #4]
  4036c8:	str	w1, [x8, #4]
  4036cc:	ret
  4036d0:	stp	x29, x30, [sp, #-16]!
  4036d4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4036d8:	add	x8, x8, #0x2e8
  4036dc:	cmp	x0, #0x0
  4036e0:	csel	x8, x8, x0, eq  // eq = none
  4036e4:	mov	w9, #0xa                   	// #10
  4036e8:	mov	x29, sp
  4036ec:	str	w9, [x8]
  4036f0:	cbz	x1, 403704 <ferror@plt+0x1f44>
  4036f4:	cbz	x2, 403704 <ferror@plt+0x1f44>
  4036f8:	stp	x1, x2, [x8, #40]
  4036fc:	ldp	x29, x30, [sp], #16
  403700:	ret
  403704:	bl	401600 <abort@plt>
  403708:	sub	sp, sp, #0x60
  40370c:	adrp	x8, 418000 <ferror@plt+0x16840>
  403710:	add	x8, x8, #0x2e8
  403714:	cmp	x4, #0x0
  403718:	stp	x29, x30, [sp, #16]
  40371c:	str	x25, [sp, #32]
  403720:	stp	x24, x23, [sp, #48]
  403724:	stp	x22, x21, [sp, #64]
  403728:	stp	x20, x19, [sp, #80]
  40372c:	add	x29, sp, #0x10
  403730:	mov	x19, x3
  403734:	mov	x20, x2
  403738:	mov	x21, x1
  40373c:	mov	x22, x0
  403740:	csel	x24, x8, x4, eq  // eq = none
  403744:	bl	401790 <__errno_location@plt>
  403748:	ldp	w4, w5, [x24]
  40374c:	ldp	x7, x8, [x24, #40]
  403750:	ldr	w25, [x0]
  403754:	mov	x23, x0
  403758:	add	x6, x24, #0x8
  40375c:	mov	x0, x22
  403760:	mov	x1, x21
  403764:	mov	x2, x20
  403768:	mov	x3, x19
  40376c:	str	x8, [sp]
  403770:	bl	403794 <ferror@plt+0x1fd4>
  403774:	str	w25, [x23]
  403778:	ldp	x20, x19, [sp, #80]
  40377c:	ldp	x22, x21, [sp, #64]
  403780:	ldp	x24, x23, [sp, #48]
  403784:	ldr	x25, [sp, #32]
  403788:	ldp	x29, x30, [sp, #16]
  40378c:	add	sp, sp, #0x60
  403790:	ret
  403794:	sub	sp, sp, #0x120
  403798:	stp	x29, x30, [sp, #192]
  40379c:	add	x29, sp, #0xc0
  4037a0:	ldr	x8, [x29, #96]
  4037a4:	stp	x28, x27, [sp, #208]
  4037a8:	stp	x26, x25, [sp, #224]
  4037ac:	stp	x24, x23, [sp, #240]
  4037b0:	stp	x22, x21, [sp, #256]
  4037b4:	stp	x20, x19, [sp, #272]
  4037b8:	str	x7, [sp, #96]
  4037bc:	stur	x6, [x29, #-40]
  4037c0:	mov	w20, w5
  4037c4:	mov	w24, w4
  4037c8:	mov	x22, x3
  4037cc:	mov	x19, x2
  4037d0:	mov	x23, x1
  4037d4:	stur	x8, [x29, #-88]
  4037d8:	mov	x28, x0
  4037dc:	bl	4016d0 <__ctype_get_mb_cur_max@plt>
  4037e0:	mov	w8, wzr
  4037e4:	mov	w15, wzr
  4037e8:	stp	wzr, w20, [sp, #84]
  4037ec:	ubfx	w21, w20, #1, #1
  4037f0:	mov	w20, w24
  4037f4:	add	x9, x19, #0x1
  4037f8:	mov	w14, #0x1                   	// #1
  4037fc:	str	x0, [sp, #32]
  403800:	str	xzr, [sp, #72]
  403804:	stur	xzr, [x29, #-64]
  403808:	stur	xzr, [x29, #-32]
  40380c:	stur	x9, [x29, #-80]
  403810:	cmp	w20, #0xa
  403814:	b.hi	404740 <ferror@plt+0x2f80>  // b.pmore
  403818:	adrp	x12, 406000 <ferror@plt+0x4840>
  40381c:	mov	w9, w20
  403820:	add	x12, x12, #0xe98
  403824:	adr	x10, 403848 <ferror@plt+0x2088>
  403828:	ldrb	w11, [x12, x9]
  40382c:	add	x10, x10, x11, lsl #2
  403830:	mov	x24, x23
  403834:	mov	x27, xzr
  403838:	mov	w17, wzr
  40383c:	mov	w16, #0x1                   	// #1
  403840:	mov	x23, x22
  403844:	br	x10
  403848:	adrp	x25, 406000 <ferror@plt+0x4840>
  40384c:	add	x25, x25, #0xff6
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, xzr
  403858:	mov	x1, x25
  40385c:	mov	w27, w15
  403860:	mov	w26, w14
  403864:	mov	w22, w20
  403868:	bl	401740 <dcgettext@plt>
  40386c:	mov	x20, x0
  403870:	cmp	x0, x25
  403874:	b.ne	403a44 <ferror@plt+0x2284>  // b.any
  403878:	bl	405ff8 <ferror@plt+0x4838>
  40387c:	ldrb	w8, [x0]
  403880:	and	w8, w8, #0xffffffdf
  403884:	cmp	w8, #0x47
  403888:	b.eq	4039d4 <ferror@plt+0x2214>  // b.none
  40388c:	cmp	w8, #0x55
  403890:	mov	w9, w22
  403894:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  403898:	ldrb	w8, [x0, #1]
  40389c:	and	w8, w8, #0xffffffdf
  4038a0:	cmp	w8, #0x54
  4038a4:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4038a8:	ldrb	w8, [x0, #2]
  4038ac:	and	w8, w8, #0xffffffdf
  4038b0:	cmp	w8, #0x46
  4038b4:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4038b8:	ldrb	w8, [x0, #3]
  4038bc:	cmp	w8, #0x2d
  4038c0:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4038c4:	ldrb	w8, [x0, #4]
  4038c8:	cmp	w8, #0x38
  4038cc:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4038d0:	ldrb	w8, [x0, #5]
  4038d4:	cbnz	w8, 403a2c <ferror@plt+0x226c>
  4038d8:	adrp	x20, 406000 <ferror@plt+0x4840>
  4038dc:	add	x20, x20, #0xffa
  4038e0:	b	403a44 <ferror@plt+0x2284>
  4038e4:	mov	w8, #0x1                   	// #1
  4038e8:	b	403968 <ferror@plt+0x21a8>
  4038ec:	tbnz	w21, #0, 403968 <ferror@plt+0x21a8>
  4038f0:	mov	w16, w8
  4038f4:	mov	w17, wzr
  4038f8:	cbz	x24, 403904 <ferror@plt+0x2144>
  4038fc:	mov	w8, #0x27                  	// #39
  403900:	strb	w8, [x28]
  403904:	adrp	x8, 406000 <ferror@plt+0x4840>
  403908:	add	x8, x8, #0xff8
  40390c:	stur	x8, [x29, #-64]
  403910:	mov	w8, #0x1                   	// #1
  403914:	mov	w20, #0x2                   	// #2
  403918:	mov	w27, #0x1                   	// #1
  40391c:	stur	x8, [x29, #-32]
  403920:	b	403bd4 <ferror@plt+0x2414>
  403924:	tbz	w21, #0, 403990 <ferror@plt+0x21d0>
  403928:	mov	w8, #0x1                   	// #1
  40392c:	stur	x8, [x29, #-32]
  403930:	adrp	x8, 406000 <ferror@plt+0x4840>
  403934:	add	x8, x8, #0xff4
  403938:	mov	x27, xzr
  40393c:	mov	w20, #0x5                   	// #5
  403940:	stur	x8, [x29, #-64]
  403944:	mov	w16, #0x1                   	// #1
  403948:	mov	w17, #0x1                   	// #1
  40394c:	b	403bd4 <ferror@plt+0x2414>
  403950:	mov	w20, wzr
  403954:	mov	x27, xzr
  403958:	mov	w17, wzr
  40395c:	mov	w16, w8
  403960:	b	403bd4 <ferror@plt+0x2414>
  403964:	tbz	w21, #0, 4039c4 <ferror@plt+0x2204>
  403968:	mov	w9, #0x1                   	// #1
  40396c:	stur	x9, [x29, #-32]
  403970:	adrp	x9, 406000 <ferror@plt+0x4840>
  403974:	add	x9, x9, #0xff8
  403978:	mov	x27, xzr
  40397c:	mov	w20, #0x2                   	// #2
  403980:	stur	x9, [x29, #-64]
  403984:	mov	w16, w8
  403988:	mov	w17, #0x1                   	// #1
  40398c:	b	403bd4 <ferror@plt+0x2414>
  403990:	mov	w17, wzr
  403994:	cbz	x24, 4039a0 <ferror@plt+0x21e0>
  403998:	mov	w8, #0x22                  	// #34
  40399c:	strb	w8, [x28]
  4039a0:	adrp	x8, 406000 <ferror@plt+0x4840>
  4039a4:	add	x8, x8, #0xff4
  4039a8:	stur	x8, [x29, #-64]
  4039ac:	mov	w8, #0x1                   	// #1
  4039b0:	mov	w27, #0x1                   	// #1
  4039b4:	mov	w20, #0x5                   	// #5
  4039b8:	stur	x8, [x29, #-32]
  4039bc:	mov	w16, #0x1                   	// #1
  4039c0:	b	403bd4 <ferror@plt+0x2414>
  4039c4:	mov	w16, #0x1                   	// #1
  4039c8:	mov	w17, wzr
  4039cc:	cbnz	x24, 4038fc <ferror@plt+0x213c>
  4039d0:	b	403904 <ferror@plt+0x2144>
  4039d4:	ldrb	w8, [x0, #1]
  4039d8:	mov	w9, w22
  4039dc:	and	w8, w8, #0xffffffdf
  4039e0:	cmp	w8, #0x42
  4039e4:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4039e8:	ldrb	w8, [x0, #2]
  4039ec:	cmp	w8, #0x31
  4039f0:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  4039f4:	ldrb	w8, [x0, #3]
  4039f8:	cmp	w8, #0x38
  4039fc:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  403a00:	ldrb	w8, [x0, #4]
  403a04:	cmp	w8, #0x30
  403a08:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  403a0c:	ldrb	w8, [x0, #5]
  403a10:	cmp	w8, #0x33
  403a14:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  403a18:	ldrb	w8, [x0, #6]
  403a1c:	cmp	w8, #0x30
  403a20:	b.ne	403a2c <ferror@plt+0x226c>  // b.any
  403a24:	ldrb	w8, [x0, #7]
  403a28:	cbz	w8, 40460c <ferror@plt+0x2e4c>
  403a2c:	cmp	w9, #0x9
  403a30:	adrp	x8, 406000 <ferror@plt+0x4840>
  403a34:	adrp	x9, 406000 <ferror@plt+0x4840>
  403a38:	add	x8, x8, #0xff8
  403a3c:	add	x9, x9, #0xff4
  403a40:	csel	x20, x9, x8, eq  // eq = none
  403a44:	adrp	x25, 406000 <ferror@plt+0x4840>
  403a48:	add	x25, x25, #0xff8
  403a4c:	mov	w2, #0x5                   	// #5
  403a50:	mov	x0, xzr
  403a54:	mov	x1, x25
  403a58:	bl	401740 <dcgettext@plt>
  403a5c:	cmp	x0, x25
  403a60:	stur	x0, [x29, #-88]
  403a64:	str	x20, [sp, #96]
  403a68:	b.eq	403a74 <ferror@plt+0x22b4>  // b.none
  403a6c:	mov	w20, w22
  403a70:	b	403b58 <ferror@plt+0x2398>
  403a74:	bl	405ff8 <ferror@plt+0x4838>
  403a78:	ldrb	w8, [x0]
  403a7c:	and	w8, w8, #0xffffffdf
  403a80:	cmp	w8, #0x47
  403a84:	b.eq	403ae4 <ferror@plt+0x2324>  // b.none
  403a88:	cmp	w8, #0x55
  403a8c:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403a90:	ldrb	w8, [x0, #1]
  403a94:	and	w8, w8, #0xffffffdf
  403a98:	cmp	w8, #0x54
  403a9c:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403aa0:	ldrb	w8, [x0, #2]
  403aa4:	and	w8, w8, #0xffffffdf
  403aa8:	cmp	w8, #0x46
  403aac:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403ab0:	ldrb	w8, [x0, #3]
  403ab4:	cmp	w8, #0x2d
  403ab8:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403abc:	ldrb	w8, [x0, #4]
  403ac0:	cmp	w8, #0x38
  403ac4:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403ac8:	ldrb	w8, [x0, #5]
  403acc:	cbnz	w8, 403b38 <ferror@plt+0x2378>
  403ad0:	adrp	x8, 406000 <ferror@plt+0x4840>
  403ad4:	add	x8, x8, #0xffe
  403ad8:	stur	x8, [x29, #-88]
  403adc:	mov	w20, w22
  403ae0:	b	403b58 <ferror@plt+0x2398>
  403ae4:	ldrb	w8, [x0, #1]
  403ae8:	and	w8, w8, #0xffffffdf
  403aec:	cmp	w8, #0x42
  403af0:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403af4:	ldrb	w8, [x0, #2]
  403af8:	cmp	w8, #0x31
  403afc:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403b00:	ldrb	w8, [x0, #3]
  403b04:	cmp	w8, #0x38
  403b08:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403b0c:	ldrb	w8, [x0, #4]
  403b10:	cmp	w8, #0x30
  403b14:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403b18:	ldrb	w8, [x0, #5]
  403b1c:	cmp	w8, #0x33
  403b20:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403b24:	ldrb	w8, [x0, #6]
  403b28:	cmp	w8, #0x30
  403b2c:	b.ne	403b38 <ferror@plt+0x2378>  // b.any
  403b30:	ldrb	w8, [x0, #7]
  403b34:	cbz	w8, 404618 <ferror@plt+0x2e58>
  403b38:	adrp	x8, 406000 <ferror@plt+0x4840>
  403b3c:	adrp	x9, 406000 <ferror@plt+0x4840>
  403b40:	cmp	w22, #0x9
  403b44:	add	x8, x8, #0xff8
  403b48:	add	x9, x9, #0xff4
  403b4c:	mov	w20, w22
  403b50:	csel	x8, x9, x8, eq  // eq = none
  403b54:	stur	x8, [x29, #-88]
  403b58:	mov	w14, w26
  403b5c:	mov	w15, w27
  403b60:	tbnz	w21, #0, 403ba4 <ferror@plt+0x23e4>
  403b64:	ldr	x8, [sp, #96]
  403b68:	ldrb	w9, [x8]
  403b6c:	cbz	w9, 403ba4 <ferror@plt+0x23e4>
  403b70:	mov	w26, w15
  403b74:	mov	w22, w14
  403b78:	mov	x10, xzr
  403b7c:	add	x8, x8, #0x1
  403b80:	b	403b94 <ferror@plt+0x23d4>
  403b84:	ldrb	w9, [x8, x10]
  403b88:	add	x27, x10, #0x1
  403b8c:	mov	x10, x27
  403b90:	cbz	w9, 403bb0 <ferror@plt+0x23f0>
  403b94:	cmp	x10, x24
  403b98:	b.cs	403b84 <ferror@plt+0x23c4>  // b.hs, b.nlast
  403b9c:	strb	w9, [x28, x10]
  403ba0:	b	403b84 <ferror@plt+0x23c4>
  403ba4:	mov	w26, w15
  403ba8:	mov	w22, w14
  403bac:	mov	x27, xzr
  403bb0:	ldur	x25, [x29, #-88]
  403bb4:	mov	x0, x25
  403bb8:	bl	401490 <strlen@plt>
  403bbc:	stur	x0, [x29, #-32]
  403bc0:	mov	w16, #0x1                   	// #1
  403bc4:	stur	x25, [x29, #-64]
  403bc8:	mov	w17, w21
  403bcc:	mov	w14, w22
  403bd0:	mov	w15, w26
  403bd4:	ldp	x8, x9, [x29, #-40]
  403bd8:	eor	w18, w17, #0x1
  403bdc:	stur	w18, [x29, #-68]
  403be0:	mov	x22, xzr
  403be4:	cmp	x8, #0x0
  403be8:	cset	w8, eq  // eq = none
  403bec:	cmp	x9, #0x0
  403bf0:	cset	w9, ne  // ne = any
  403bf4:	cmp	w20, #0x2
  403bf8:	cset	w10, ne  // ne = any
  403bfc:	and	w13, w10, w16
  403c00:	and	w12, w9, w17
  403c04:	orr	w10, w10, w18
  403c08:	and	w18, w9, w13
  403c0c:	orr	w9, w13, w17
  403c10:	eor	w9, w9, #0x1
  403c14:	cset	w11, eq  // eq = none
  403c18:	orr	w8, w8, w9
  403c1c:	and	w12, w16, w12
  403c20:	str	w10, [sp, #92]
  403c24:	and	w10, w11, w17
  403c28:	stur	w8, [x29, #-24]
  403c2c:	eor	w8, w16, #0x1
  403c30:	stp	w10, w12, [sp, #60]
  403c34:	stur	w16, [x29, #-72]
  403c38:	str	w8, [sp, #68]
  403c3c:	stp	w17, w20, [x29, #-48]
  403c40:	stur	w18, [x29, #-52]
  403c44:	cmn	x23, #0x1
  403c48:	b.eq	403c58 <ferror@plt+0x2498>  // b.none
  403c4c:	cmp	x22, x23
  403c50:	b.ne	403c60 <ferror@plt+0x24a0>  // b.any
  403c54:	b	40459c <ferror@plt+0x2ddc>
  403c58:	ldrb	w8, [x19, x22]
  403c5c:	cbz	w8, 4045a4 <ferror@plt+0x2de4>
  403c60:	cbz	w18, 403ca8 <ferror@plt+0x24e8>
  403c64:	ldur	x8, [x29, #-32]
  403c68:	cmp	x8, #0x2
  403c6c:	add	x20, x22, x8
  403c70:	b.cc	403c9c <ferror@plt+0x24dc>  // b.lo, b.ul, b.last
  403c74:	cmn	x23, #0x1
  403c78:	b.ne	403c9c <ferror@plt+0x24dc>  // b.any
  403c7c:	mov	x0, x19
  403c80:	mov	w21, w14
  403c84:	mov	w25, w15
  403c88:	bl	401490 <strlen@plt>
  403c8c:	ldp	w18, w17, [x29, #-52]
  403c90:	mov	x23, x0
  403c94:	mov	w15, w25
  403c98:	mov	w14, w21
  403c9c:	cmp	x20, x23
  403ca0:	b.ls	403cbc <ferror@plt+0x24fc>  // b.plast
  403ca4:	ldur	w20, [x29, #-44]
  403ca8:	mov	w25, wzr
  403cac:	ldrb	w21, [x19, x22]
  403cb0:	cmp	w21, #0x7e
  403cb4:	b.ls	403d08 <ferror@plt+0x2548>  // b.plast
  403cb8:	b	403f58 <ferror@plt+0x2798>
  403cbc:	ldur	x1, [x29, #-64]
  403cc0:	ldur	x2, [x29, #-32]
  403cc4:	add	x0, x19, x22
  403cc8:	mov	w26, w15
  403ccc:	mov	w21, w14
  403cd0:	bl	4015c0 <bcmp@plt>
  403cd4:	ldur	w9, [x29, #-68]
  403cd8:	ldur	w20, [x29, #-44]
  403cdc:	cmp	w0, #0x0
  403ce0:	cset	w8, ne  // ne = any
  403ce4:	orr	w8, w8, w9
  403ce8:	cset	w25, eq  // eq = none
  403cec:	tbz	w8, #0, 404664 <ferror@plt+0x2ea4>
  403cf0:	ldp	w18, w17, [x29, #-52]
  403cf4:	mov	w14, w21
  403cf8:	mov	w15, w26
  403cfc:	ldrb	w21, [x19, x22]
  403d00:	cmp	w21, #0x7e
  403d04:	b.hi	403f58 <ferror@plt+0x2798>  // b.pmore
  403d08:	adrp	x13, 406000 <ferror@plt+0x4840>
  403d0c:	add	x13, x13, #0xea3
  403d10:	adr	x12, 403d34 <ferror@plt+0x2574>
  403d14:	ldrb	w9, [x13, x21]
  403d18:	add	x12, x12, x9, lsl #2
  403d1c:	mov	w10, wzr
  403d20:	mov	w8, wzr
  403d24:	mov	w26, #0x1                   	// #1
  403d28:	mov	w11, #0x6e                  	// #110
  403d2c:	mov	w9, #0x61                  	// #97
  403d30:	br	x12
  403d34:	ldur	w9, [x29, #-24]
  403d38:	tbnz	w9, #0, 403d58 <ferror@plt+0x2598>
  403d3c:	ldur	x10, [x29, #-40]
  403d40:	lsr	w9, w21, #5
  403d44:	ldr	w9, [x10, w9, uxtw #2]
  403d48:	lsr	w9, w9, w21
  403d4c:	tbz	w9, #0, 403d58 <ferror@plt+0x2598>
  403d50:	mov	w9, w21
  403d54:	b	403d60 <ferror@plt+0x25a0>
  403d58:	mov	w9, w21
  403d5c:	cbz	w25, 403f98 <ferror@plt+0x27d8>
  403d60:	tbnz	w17, #0, 404624 <ferror@plt+0x2e64>
  403d64:	cmp	w20, #0x2
  403d68:	cset	w8, ne  // ne = any
  403d6c:	orr	w8, w8, w15
  403d70:	tbnz	w8, #0, 403dac <ferror@plt+0x25ec>
  403d74:	cmp	x27, x24
  403d78:	b.cs	403de4 <ferror@plt+0x2624>  // b.hs, b.nlast
  403d7c:	mov	w8, #0x27                  	// #39
  403d80:	strb	w8, [x28, x27]
  403d84:	add	x8, x27, #0x1
  403d88:	cmp	x8, x24
  403d8c:	b.cc	403df0 <ferror@plt+0x2630>  // b.lo, b.ul, b.last
  403d90:	add	x8, x27, #0x2
  403d94:	cmp	x8, x24
  403d98:	b.cs	403da4 <ferror@plt+0x25e4>  // b.hs, b.nlast
  403d9c:	mov	w10, #0x27                  	// #39
  403da0:	strb	w10, [x28, x8]
  403da4:	add	x27, x27, #0x3
  403da8:	mov	w15, #0x1                   	// #1
  403dac:	cmp	x27, x24
  403db0:	b.cs	403dbc <ferror@plt+0x25fc>  // b.hs, b.nlast
  403db4:	mov	w8, #0x5c                  	// #92
  403db8:	strb	w8, [x28, x27]
  403dbc:	add	x27, x27, #0x1
  403dc0:	cmp	x27, x24
  403dc4:	b.cs	403dcc <ferror@plt+0x260c>  // b.hs, b.nlast
  403dc8:	strb	w9, [x28, x27]
  403dcc:	add	x27, x27, #0x1
  403dd0:	and	w14, w14, w26
  403dd4:	add	x22, x22, #0x1
  403dd8:	cmn	x23, #0x1
  403ddc:	b.ne	403c4c <ferror@plt+0x248c>  // b.any
  403de0:	b	403c58 <ferror@plt+0x2498>
  403de4:	add	x8, x27, #0x1
  403de8:	cmp	x8, x24
  403dec:	b.cs	403d90 <ferror@plt+0x25d0>  // b.hs, b.nlast
  403df0:	mov	w10, #0x24                  	// #36
  403df4:	strb	w10, [x28, x8]
  403df8:	add	x8, x27, #0x2
  403dfc:	cmp	x8, x24
  403e00:	b.cc	403d9c <ferror@plt+0x25dc>  // b.lo, b.ul, b.last
  403e04:	b	403da4 <ferror@plt+0x25e4>
  403e08:	cmp	x23, #0x1
  403e0c:	b.eq	403e30 <ferror@plt+0x2670>  // b.none
  403e10:	cmn	x23, #0x1
  403e14:	b.ne	403e34 <ferror@plt+0x2674>  // b.any
  403e18:	ldrb	w8, [x19, #1]
  403e1c:	cbz	w8, 403e30 <ferror@plt+0x2670>
  403e20:	mov	w8, wzr
  403e24:	mov	w26, wzr
  403e28:	mov	x23, #0xffffffffffffffff    	// #-1
  403e2c:	b	403d34 <ferror@plt+0x2574>
  403e30:	cbz	x22, 403e40 <ferror@plt+0x2680>
  403e34:	mov	w8, wzr
  403e38:	mov	w26, wzr
  403e3c:	b	403d34 <ferror@plt+0x2574>
  403e40:	mov	w10, #0x1                   	// #1
  403e44:	cmp	w20, #0x2
  403e48:	b.ne	403e50 <ferror@plt+0x2690>  // b.any
  403e4c:	tbnz	w17, #0, 404624 <ferror@plt+0x2e64>
  403e50:	mov	w8, wzr
  403e54:	mov	w26, w10
  403e58:	b	403d34 <ferror@plt+0x2574>
  403e5c:	cmp	w20, #0x2
  403e60:	b.ne	403f80 <ferror@plt+0x27c0>  // b.any
  403e64:	tbz	w17, #0, 403f8c <ferror@plt+0x27cc>
  403e68:	b	404624 <ferror@plt+0x2e64>
  403e6c:	mov	w9, #0x66                  	// #102
  403e70:	b	403fdc <ferror@plt+0x281c>
  403e74:	mov	w11, #0x74                  	// #116
  403e78:	b	403e88 <ferror@plt+0x26c8>
  403e7c:	mov	w9, #0x62                  	// #98
  403e80:	b	403fdc <ferror@plt+0x281c>
  403e84:	mov	w11, #0x72                  	// #114
  403e88:	ldr	w8, [sp, #92]
  403e8c:	mov	w9, w11
  403e90:	tbnz	w8, #0, 403fdc <ferror@plt+0x281c>
  403e94:	b	404624 <ferror@plt+0x2e64>
  403e98:	ldur	w8, [x29, #-72]
  403e9c:	tbz	w8, #0, 403ff0 <ferror@plt+0x2830>
  403ea0:	cmp	w20, #0x2
  403ea4:	tbnz	w17, #0, 404734 <ferror@plt+0x2f74>
  403ea8:	cset	w8, ne  // ne = any
  403eac:	orr	w8, w8, w15
  403eb0:	tbz	w8, #0, 4041c4 <ferror@plt+0x2a04>
  403eb4:	mov	x8, x27
  403eb8:	cmp	x8, x24
  403ebc:	b.cc	404204 <ferror@plt+0x2a44>  // b.lo, b.ul, b.last
  403ec0:	b	40420c <ferror@plt+0x2a4c>
  403ec4:	cmp	w20, #0x5
  403ec8:	b.eq	404124 <ferror@plt+0x2964>  // b.none
  403ecc:	cmp	w20, #0x2
  403ed0:	b.ne	4041b4 <ferror@plt+0x29f4>  // b.any
  403ed4:	tbz	w17, #0, 4041b4 <ferror@plt+0x29f4>
  403ed8:	b	404624 <ferror@plt+0x2e64>
  403edc:	mov	w9, #0x76                  	// #118
  403ee0:	b	403fdc <ferror@plt+0x281c>
  403ee4:	cmp	w20, #0x2
  403ee8:	b.ne	404000 <ferror@plt+0x2840>  // b.any
  403eec:	tbnz	w17, #0, 404624 <ferror@plt+0x2e64>
  403ef0:	ldr	x10, [sp, #72]
  403ef4:	cmp	x24, #0x0
  403ef8:	cset	w8, eq  // eq = none
  403efc:	cmp	x10, #0x0
  403f00:	cset	w9, ne  // ne = any
  403f04:	orr	w8, w9, w8
  403f08:	cmp	w8, #0x0
  403f0c:	csel	x10, x10, x24, ne  // ne = any
  403f10:	csel	x24, x24, xzr, ne  // ne = any
  403f14:	cmp	x27, x24
  403f18:	str	x10, [sp, #72]
  403f1c:	b.cs	404100 <ferror@plt+0x2940>  // b.hs, b.nlast
  403f20:	mov	w8, #0x27                  	// #39
  403f24:	strb	w8, [x28, x27]
  403f28:	add	x8, x27, #0x1
  403f2c:	cmp	x8, x24
  403f30:	b.cc	40410c <ferror@plt+0x294c>  // b.lo, b.ul, b.last
  403f34:	add	x8, x27, #0x2
  403f38:	cmp	x8, x24
  403f3c:	b.cs	403f48 <ferror@plt+0x2788>  // b.hs, b.nlast
  403f40:	mov	w9, #0x27                  	// #39
  403f44:	strb	w9, [x28, x8]
  403f48:	mov	w15, wzr
  403f4c:	mov	w8, wzr
  403f50:	add	x27, x27, #0x3
  403f54:	b	404004 <ferror@plt+0x2844>
  403f58:	ldr	x8, [sp, #32]
  403f5c:	stp	w15, w14, [sp, #24]
  403f60:	cmp	x8, #0x1
  403f64:	b.ne	404018 <ferror@plt+0x2858>  // b.any
  403f68:	bl	401680 <__ctype_b_loc@plt>
  403f6c:	ldr	x8, [x0]
  403f70:	mov	w20, #0x1                   	// #1
  403f74:	ldrh	w8, [x8, x21, lsl #1]
  403f78:	ubfx	w26, w8, #14, #1
  403f7c:	b	404374 <ferror@plt+0x2bb4>
  403f80:	ldr	w8, [sp, #64]
  403f84:	mov	w9, #0x5c                  	// #92
  403f88:	tbz	w8, #0, 403fdc <ferror@plt+0x281c>
  403f8c:	mov	w8, wzr
  403f90:	mov	w26, wzr
  403f94:	mov	w21, #0x5c                  	// #92
  403f98:	tbnz	w8, #0, 403fcc <ferror@plt+0x280c>
  403f9c:	tbz	w15, #0, 403fcc <ferror@plt+0x280c>
  403fa0:	cmp	x27, x24
  403fa4:	b.cs	403fb0 <ferror@plt+0x27f0>  // b.hs, b.nlast
  403fa8:	mov	w8, #0x27                  	// #39
  403fac:	strb	w8, [x28, x27]
  403fb0:	add	x8, x27, #0x1
  403fb4:	cmp	x8, x24
  403fb8:	b.cs	403fc4 <ferror@plt+0x2804>  // b.hs, b.nlast
  403fbc:	mov	w9, #0x27                  	// #39
  403fc0:	strb	w9, [x28, x8]
  403fc4:	mov	w15, wzr
  403fc8:	add	x27, x27, #0x2
  403fcc:	mov	w9, w21
  403fd0:	cmp	x27, x24
  403fd4:	b.cc	403dc8 <ferror@plt+0x2608>  // b.lo, b.ul, b.last
  403fd8:	b	403dcc <ferror@plt+0x260c>
  403fdc:	ldur	w10, [x29, #-72]
  403fe0:	mov	w8, wzr
  403fe4:	mov	w26, wzr
  403fe8:	tbz	w10, #0, 403d34 <ferror@plt+0x2574>
  403fec:	b	403d60 <ferror@plt+0x25a0>
  403ff0:	ldr	w8, [sp, #88]
  403ff4:	tbnz	w8, #0, 403dd4 <ferror@plt+0x2614>
  403ff8:	mov	w21, wzr
  403ffc:	b	403e34 <ferror@plt+0x2674>
  404000:	mov	w8, wzr
  404004:	mov	w9, #0x1                   	// #1
  404008:	mov	w21, #0x27                  	// #39
  40400c:	str	w9, [sp, #84]
  404010:	mov	w26, #0x1                   	// #1
  404014:	b	403d34 <ferror@plt+0x2574>
  404018:	cmn	x23, #0x1
  40401c:	stur	xzr, [x29, #-16]
  404020:	b.eq	404298 <ferror@plt+0x2ad8>  // b.none
  404024:	ldr	w8, [sp, #60]
  404028:	stp	x23, x19, [sp, #40]
  40402c:	tbz	w8, #0, 4042b0 <ferror@plt+0x2af0>
  404030:	ldur	x8, [x29, #-80]
  404034:	mov	x20, xzr
  404038:	mov	w26, #0x1                   	// #1
  40403c:	add	x8, x8, x22
  404040:	str	x8, [sp, #16]
  404044:	b	404070 <ferror@plt+0x28b0>
  404048:	ldur	w0, [x29, #-20]
  40404c:	bl	401770 <iswprint@plt>
  404050:	cmp	w0, #0x0
  404054:	cset	w8, ne  // ne = any
  404058:	sub	x0, x29, #0x10
  40405c:	and	w26, w26, w8
  404060:	add	x20, x23, x20
  404064:	bl	401620 <mbsinit@plt>
  404068:	ldr	x23, [sp, #40]
  40406c:	cbnz	w0, 404370 <ferror@plt+0x2bb0>
  404070:	ldr	x8, [sp, #48]
  404074:	mov	x19, x28
  404078:	add	x28, x20, x22
  40407c:	sub	x2, x23, x28
  404080:	add	x1, x8, x28
  404084:	sub	x0, x29, #0x14
  404088:	sub	x3, x29, #0x10
  40408c:	bl	405d60 <ferror@plt+0x45a0>
  404090:	cmn	x0, #0x2
  404094:	b.eq	404330 <ferror@plt+0x2b70>  // b.none
  404098:	mov	x23, x0
  40409c:	cmn	x0, #0x1
  4040a0:	b.eq	404320 <ferror@plt+0x2b60>  // b.none
  4040a4:	mov	x28, x19
  4040a8:	cbz	x23, 404328 <ferror@plt+0x2b68>
  4040ac:	ldr	x19, [sp, #48]
  4040b0:	cmp	x23, #0x2
  4040b4:	b.cc	404048 <ferror@plt+0x2888>  // b.lo, b.ul, b.last
  4040b8:	ldr	x9, [sp, #16]
  4040bc:	sub	x8, x23, #0x1
  4040c0:	add	x9, x9, x20
  4040c4:	b	4040d4 <ferror@plt+0x2914>
  4040c8:	subs	x8, x8, #0x1
  4040cc:	add	x9, x9, #0x1
  4040d0:	b.eq	404048 <ferror@plt+0x2888>  // b.none
  4040d4:	ldrb	w10, [x9]
  4040d8:	sub	w10, w10, #0x5b
  4040dc:	cmp	w10, #0x21
  4040e0:	b.hi	4040c8 <ferror@plt+0x2908>  // b.pmore
  4040e4:	mov	w11, #0x1                   	// #1
  4040e8:	lsl	x10, x11, x10
  4040ec:	mov	x11, #0x2b                  	// #43
  4040f0:	movk	x11, #0x2, lsl #32
  4040f4:	tst	x10, x11
  4040f8:	b.eq	4040c8 <ferror@plt+0x2908>  // b.none
  4040fc:	b	40464c <ferror@plt+0x2e8c>
  404100:	add	x8, x27, #0x1
  404104:	cmp	x8, x24
  404108:	b.cs	403f34 <ferror@plt+0x2774>  // b.hs, b.nlast
  40410c:	mov	w9, #0x5c                  	// #92
  404110:	strb	w9, [x28, x8]
  404114:	add	x8, x27, #0x2
  404118:	cmp	x8, x24
  40411c:	b.cc	403f40 <ferror@plt+0x2780>  // b.lo, b.ul, b.last
  404120:	b	403f48 <ferror@plt+0x2788>
  404124:	ldr	w8, [sp, #88]
  404128:	tbz	w8, #2, 4041b4 <ferror@plt+0x29f4>
  40412c:	add	x9, x22, #0x2
  404130:	cmp	x9, x23
  404134:	b.cs	4041b4 <ferror@plt+0x29f4>  // b.hs, b.nlast
  404138:	add	x8, x22, x19
  40413c:	ldrb	w8, [x8, #1]
  404140:	cmp	w8, #0x3f
  404144:	b.ne	4041b4 <ferror@plt+0x29f4>  // b.any
  404148:	ldrb	w21, [x19, x9]
  40414c:	mov	w8, wzr
  404150:	cmp	w21, #0x3e
  404154:	b.hi	404590 <ferror@plt+0x2dd0>  // b.pmore
  404158:	mov	w10, #0x1                   	// #1
  40415c:	mov	x11, #0xa38200000000        	// #179778741075968
  404160:	lsl	x10, x10, x21
  404164:	movk	x11, #0x7000, lsl #48
  404168:	tst	x10, x11
  40416c:	b.eq	404590 <ferror@plt+0x2dd0>  // b.none
  404170:	tbnz	w17, #0, 404624 <ferror@plt+0x2e64>
  404174:	cmp	x27, x24
  404178:	b.cs	404548 <ferror@plt+0x2d88>  // b.hs, b.nlast
  40417c:	mov	w8, #0x3f                  	// #63
  404180:	strb	w8, [x28, x27]
  404184:	add	x8, x27, #0x1
  404188:	cmp	x8, x24
  40418c:	b.cc	404554 <ferror@plt+0x2d94>  // b.lo, b.ul, b.last
  404190:	add	x8, x27, #0x2
  404194:	cmp	x8, x24
  404198:	b.cs	404568 <ferror@plt+0x2da8>  // b.hs, b.nlast
  40419c:	mov	w10, #0x22                  	// #34
  4041a0:	strb	w10, [x28, x8]
  4041a4:	add	x8, x27, #0x3
  4041a8:	cmp	x8, x24
  4041ac:	b.cc	404574 <ferror@plt+0x2db4>  // b.lo, b.ul, b.last
  4041b0:	b	40457c <ferror@plt+0x2dbc>
  4041b4:	mov	w8, wzr
  4041b8:	mov	w26, wzr
  4041bc:	mov	w21, #0x3f                  	// #63
  4041c0:	b	403d34 <ferror@plt+0x2574>
  4041c4:	cmp	x27, x24
  4041c8:	b.cs	404274 <ferror@plt+0x2ab4>  // b.hs, b.nlast
  4041cc:	mov	w8, #0x27                  	// #39
  4041d0:	strb	w8, [x28, x27]
  4041d4:	add	x8, x27, #0x1
  4041d8:	cmp	x8, x24
  4041dc:	b.cc	404280 <ferror@plt+0x2ac0>  // b.lo, b.ul, b.last
  4041e0:	add	x8, x27, #0x2
  4041e4:	cmp	x8, x24
  4041e8:	b.cs	4041f4 <ferror@plt+0x2a34>  // b.hs, b.nlast
  4041ec:	mov	w9, #0x27                  	// #39
  4041f0:	strb	w9, [x28, x8]
  4041f4:	add	x8, x27, #0x3
  4041f8:	mov	w15, #0x1                   	// #1
  4041fc:	cmp	x8, x24
  404200:	b.cs	40420c <ferror@plt+0x2a4c>  // b.hs, b.nlast
  404204:	mov	w9, #0x5c                  	// #92
  404208:	strb	w9, [x28, x8]
  40420c:	cmp	w20, #0x2
  404210:	add	x27, x8, #0x1
  404214:	b.eq	404264 <ferror@plt+0x2aa4>  // b.none
  404218:	add	x9, x22, #0x1
  40421c:	cmp	x9, x23
  404220:	b.cs	404264 <ferror@plt+0x2aa4>  // b.hs, b.nlast
  404224:	ldrb	w9, [x19, x9]
  404228:	sub	w9, w9, #0x30
  40422c:	cmp	w9, #0x9
  404230:	b.hi	404264 <ferror@plt+0x2aa4>  // b.pmore
  404234:	cmp	x27, x24
  404238:	b.cs	404244 <ferror@plt+0x2a84>  // b.hs, b.nlast
  40423c:	mov	w9, #0x30                  	// #48
  404240:	strb	w9, [x28, x27]
  404244:	add	x9, x8, #0x2
  404248:	cmp	x9, x24
  40424c:	b.cs	404258 <ferror@plt+0x2a98>  // b.hs, b.nlast
  404250:	mov	w10, #0x30                  	// #48
  404254:	strb	w10, [x28, x9]
  404258:	mov	w26, wzr
  40425c:	add	x27, x8, #0x3
  404260:	b	404268 <ferror@plt+0x2aa8>
  404264:	mov	w26, wzr
  404268:	mov	w8, #0x1                   	// #1
  40426c:	mov	w21, #0x30                  	// #48
  404270:	b	403d34 <ferror@plt+0x2574>
  404274:	add	x8, x27, #0x1
  404278:	cmp	x8, x24
  40427c:	b.cs	4041e0 <ferror@plt+0x2a20>  // b.hs, b.nlast
  404280:	mov	w9, #0x24                  	// #36
  404284:	strb	w9, [x28, x8]
  404288:	add	x8, x27, #0x2
  40428c:	cmp	x8, x24
  404290:	b.cc	4041ec <ferror@plt+0x2a2c>  // b.lo, b.ul, b.last
  404294:	b	4041f4 <ferror@plt+0x2a34>
  404298:	mov	x0, x19
  40429c:	bl	401490 <strlen@plt>
  4042a0:	mov	x23, x0
  4042a4:	ldr	w8, [sp, #60]
  4042a8:	stp	x23, x19, [sp, #40]
  4042ac:	tbnz	w8, #0, 404030 <ferror@plt+0x2870>
  4042b0:	mov	x20, xzr
  4042b4:	mov	w26, #0x1                   	// #1
  4042b8:	ldr	x8, [sp, #48]
  4042bc:	mov	x19, x28
  4042c0:	add	x28, x20, x22
  4042c4:	sub	x2, x23, x28
  4042c8:	add	x1, x8, x28
  4042cc:	sub	x0, x29, #0x14
  4042d0:	sub	x3, x29, #0x10
  4042d4:	bl	405d60 <ferror@plt+0x45a0>
  4042d8:	cmn	x0, #0x2
  4042dc:	b.eq	404330 <ferror@plt+0x2b70>  // b.none
  4042e0:	mov	x23, x0
  4042e4:	cmn	x0, #0x1
  4042e8:	b.eq	404320 <ferror@plt+0x2b60>  // b.none
  4042ec:	mov	x28, x19
  4042f0:	cbz	x23, 404328 <ferror@plt+0x2b68>
  4042f4:	ldur	w0, [x29, #-20]
  4042f8:	bl	401770 <iswprint@plt>
  4042fc:	cmp	w0, #0x0
  404300:	cset	w8, ne  // ne = any
  404304:	sub	x0, x29, #0x10
  404308:	and	w26, w26, w8
  40430c:	add	x20, x23, x20
  404310:	bl	401620 <mbsinit@plt>
  404314:	ldr	x23, [sp, #40]
  404318:	cbz	w0, 4042b8 <ferror@plt+0x2af8>
  40431c:	b	404370 <ferror@plt+0x2bb0>
  404320:	mov	w26, wzr
  404324:	mov	x28, x19
  404328:	ldr	x23, [sp, #40]
  40432c:	b	404370 <ferror@plt+0x2bb0>
  404330:	ldr	x23, [sp, #40]
  404334:	cmp	x28, x23
  404338:	b.cs	404368 <ferror@plt+0x2ba8>  // b.hs, b.nlast
  40433c:	sub	x8, x23, x22
  404340:	ldr	x9, [sp, #48]
  404344:	ldrb	w9, [x9, x28]
  404348:	cbz	w9, 404368 <ferror@plt+0x2ba8>
  40434c:	add	x20, x20, #0x1
  404350:	add	x28, x20, x22
  404354:	cmp	x28, x23
  404358:	b.cc	404340 <ferror@plt+0x2b80>  // b.lo, b.ul, b.last
  40435c:	mov	w26, wzr
  404360:	mov	x20, x8
  404364:	b	40436c <ferror@plt+0x2bac>
  404368:	mov	w26, wzr
  40436c:	mov	x28, x19
  404370:	ldr	x19, [sp, #48]
  404374:	ldr	w8, [sp, #68]
  404378:	ldp	w15, w14, [sp, #24]
  40437c:	ldp	w18, w17, [x29, #-52]
  404380:	cmp	x20, #0x1
  404384:	orr	w8, w26, w8
  404388:	b.hi	40439c <ferror@plt+0x2bdc>  // b.pmore
  40438c:	tbz	w8, #0, 40439c <ferror@plt+0x2bdc>
  404390:	ldur	w20, [x29, #-44]
  404394:	mov	w8, wzr
  404398:	b	403d34 <ferror@plt+0x2574>
  40439c:	add	x9, x20, x22
  4043a0:	ldur	w20, [x29, #-44]
  4043a4:	mov	w10, wzr
  4043a8:	b	4043bc <ferror@plt+0x2bfc>
  4043ac:	ldur	x12, [x29, #-80]
  4043b0:	add	x27, x27, #0x1
  4043b4:	ldrb	w21, [x12, x22]
  4043b8:	mov	x22, x11
  4043bc:	tbz	w8, #0, 4043ec <ferror@plt+0x2c2c>
  4043c0:	tbz	w25, #0, 404458 <ferror@plt+0x2c98>
  4043c4:	cmp	x27, x24
  4043c8:	b.cs	4043d4 <ferror@plt+0x2c14>  // b.hs, b.nlast
  4043cc:	mov	w11, #0x5c                  	// #92
  4043d0:	strb	w11, [x28, x27]
  4043d4:	mov	w25, wzr
  4043d8:	add	x27, x27, #0x1
  4043dc:	add	x11, x22, #0x1
  4043e0:	cmp	x9, x11
  4043e4:	b.hi	404468 <ferror@plt+0x2ca8>  // b.pmore
  4043e8:	b	40453c <ferror@plt+0x2d7c>
  4043ec:	tbnz	w17, #0, 404624 <ferror@plt+0x2e64>
  4043f0:	cmp	w20, #0x2
  4043f4:	cset	w10, ne  // ne = any
  4043f8:	orr	w10, w10, w15
  4043fc:	tbz	w10, #0, 4044b0 <ferror@plt+0x2cf0>
  404400:	cmp	x27, x24
  404404:	b.cs	4044f0 <ferror@plt+0x2d30>  // b.hs, b.nlast
  404408:	mov	w10, #0x5c                  	// #92
  40440c:	strb	w10, [x28, x27]
  404410:	add	x10, x27, #0x1
  404414:	cmp	x10, x24
  404418:	b.cc	4044fc <ferror@plt+0x2d3c>  // b.lo, b.ul, b.last
  40441c:	add	x10, x27, #0x2
  404420:	cmp	x10, x24
  404424:	b.cs	404434 <ferror@plt+0x2c74>  // b.hs, b.nlast
  404428:	mov	w11, #0x30                  	// #48
  40442c:	bfxil	w11, w21, #3, #3
  404430:	strb	w11, [x28, x10]
  404434:	mov	w11, #0x30                  	// #48
  404438:	bfxil	w11, w21, #0, #3
  40443c:	add	x27, x27, #0x3
  404440:	mov	w10, #0x1                   	// #1
  404444:	mov	w21, w11
  404448:	add	x11, x22, #0x1
  40444c:	cmp	x9, x11
  404450:	b.hi	404468 <ferror@plt+0x2ca8>  // b.pmore
  404454:	b	40453c <ferror@plt+0x2d7c>
  404458:	mov	w25, wzr
  40445c:	add	x11, x22, #0x1
  404460:	cmp	x9, x11
  404464:	b.ls	40453c <ferror@plt+0x2d7c>  // b.plast
  404468:	and	w12, w10, #0x1
  40446c:	orn	w12, w12, w15
  404470:	tbnz	w12, #0, 4044a0 <ferror@plt+0x2ce0>
  404474:	cmp	x27, x24
  404478:	b.cs	404484 <ferror@plt+0x2cc4>  // b.hs, b.nlast
  40447c:	mov	w12, #0x27                  	// #39
  404480:	strb	w12, [x28, x27]
  404484:	add	x12, x27, #0x1
  404488:	cmp	x12, x24
  40448c:	b.cs	404498 <ferror@plt+0x2cd8>  // b.hs, b.nlast
  404490:	mov	w13, #0x27                  	// #39
  404494:	strb	w13, [x28, x12]
  404498:	mov	w15, wzr
  40449c:	add	x27, x27, #0x2
  4044a0:	cmp	x27, x24
  4044a4:	b.cs	4043ac <ferror@plt+0x2bec>  // b.hs, b.nlast
  4044a8:	strb	w21, [x28, x27]
  4044ac:	b	4043ac <ferror@plt+0x2bec>
  4044b0:	cmp	x27, x24
  4044b4:	b.cs	404518 <ferror@plt+0x2d58>  // b.hs, b.nlast
  4044b8:	mov	w10, #0x27                  	// #39
  4044bc:	strb	w10, [x28, x27]
  4044c0:	add	x10, x27, #0x1
  4044c4:	cmp	x10, x24
  4044c8:	b.cc	404524 <ferror@plt+0x2d64>  // b.lo, b.ul, b.last
  4044cc:	add	x10, x27, #0x2
  4044d0:	cmp	x10, x24
  4044d4:	b.cs	4044e0 <ferror@plt+0x2d20>  // b.hs, b.nlast
  4044d8:	mov	w11, #0x27                  	// #39
  4044dc:	strb	w11, [x28, x10]
  4044e0:	add	x27, x27, #0x3
  4044e4:	mov	w15, #0x1                   	// #1
  4044e8:	cmp	x27, x24
  4044ec:	b.cc	404408 <ferror@plt+0x2c48>  // b.lo, b.ul, b.last
  4044f0:	add	x10, x27, #0x1
  4044f4:	cmp	x10, x24
  4044f8:	b.cs	40441c <ferror@plt+0x2c5c>  // b.hs, b.nlast
  4044fc:	mov	w11, #0x30                  	// #48
  404500:	bfxil	w11, w21, #6, #2
  404504:	strb	w11, [x28, x10]
  404508:	add	x10, x27, #0x2
  40450c:	cmp	x10, x24
  404510:	b.cc	404428 <ferror@plt+0x2c68>  // b.lo, b.ul, b.last
  404514:	b	404434 <ferror@plt+0x2c74>
  404518:	add	x10, x27, #0x1
  40451c:	cmp	x10, x24
  404520:	b.cs	4044cc <ferror@plt+0x2d0c>  // b.hs, b.nlast
  404524:	mov	w11, #0x24                  	// #36
  404528:	strb	w11, [x28, x10]
  40452c:	add	x10, x27, #0x2
  404530:	cmp	x10, x24
  404534:	b.cc	4044d8 <ferror@plt+0x2d18>  // b.lo, b.ul, b.last
  404538:	b	4044e0 <ferror@plt+0x2d20>
  40453c:	and	w8, w10, #0x1
  404540:	tbz	w8, #0, 403f9c <ferror@plt+0x27dc>
  404544:	b	403fcc <ferror@plt+0x280c>
  404548:	add	x8, x27, #0x1
  40454c:	cmp	x8, x24
  404550:	b.cs	404190 <ferror@plt+0x29d0>  // b.hs, b.nlast
  404554:	mov	w10, #0x22                  	// #34
  404558:	strb	w10, [x28, x8]
  40455c:	add	x8, x27, #0x2
  404560:	cmp	x8, x24
  404564:	b.cc	40419c <ferror@plt+0x29dc>  // b.lo, b.ul, b.last
  404568:	add	x8, x27, #0x3
  40456c:	cmp	x8, x24
  404570:	b.cs	40457c <ferror@plt+0x2dbc>  // b.hs, b.nlast
  404574:	mov	w10, #0x3f                  	// #63
  404578:	strb	w10, [x28, x8]
  40457c:	mov	w8, wzr
  404580:	mov	w26, wzr
  404584:	add	x27, x27, #0x4
  404588:	mov	x22, x9
  40458c:	b	403d34 <ferror@plt+0x2574>
  404590:	mov	w21, #0x3f                  	// #63
  404594:	mov	w26, w8
  404598:	b	403d34 <ferror@plt+0x2574>
  40459c:	mov	x23, x22
  4045a0:	b	4045a8 <ferror@plt+0x2de8>
  4045a4:	mov	x23, #0xffffffffffffffff    	// #-1
  4045a8:	cmp	w20, #0x2
  4045ac:	cset	w8, eq  // eq = none
  4045b0:	cmp	x27, #0x0
  4045b4:	cset	w9, eq  // eq = none
  4045b8:	and	w8, w8, w9
  4045bc:	and	w8, w17, w8
  4045c0:	tbnz	w8, #0, 404624 <ferror@plt+0x2e64>
  4045c4:	cmp	w20, #0x2
  4045c8:	cset	w8, ne  // ne = any
  4045cc:	orr	w8, w17, w8
  4045d0:	tbnz	w8, #0, 4046ec <ferror@plt+0x2f2c>
  4045d4:	ldr	w8, [sp, #84]
  4045d8:	eor	w8, w8, #0x1
  4045dc:	tbnz	w8, #0, 4046ec <ferror@plt+0x2f2c>
  4045e0:	mov	x22, x23
  4045e4:	tbnz	w14, #0, 4046bc <ferror@plt+0x2efc>
  4045e8:	ldr	x23, [sp, #72]
  4045ec:	mov	w21, wzr
  4045f0:	cbz	x23, 4046e8 <ferror@plt+0x2f28>
  4045f4:	ldur	w8, [x29, #-72]
  4045f8:	mov	w20, #0x2                   	// #2
  4045fc:	mov	w14, w21
  404600:	mov	w17, w21
  404604:	cbz	x24, 403810 <ferror@plt+0x2050>
  404608:	b	4046ec <ferror@plt+0x2f2c>
  40460c:	adrp	x20, 407000 <ferror@plt+0x5840>
  404610:	add	x20, x20, #0x2
  404614:	b	403a44 <ferror@plt+0x2284>
  404618:	adrp	x8, 407000 <ferror@plt+0x5840>
  40461c:	add	x8, x8, #0x6
  404620:	b	403ad8 <ferror@plt+0x2318>
  404624:	ldur	w8, [x29, #-72]
  404628:	ldr	x7, [sp, #96]
  40462c:	mov	w9, #0x4                   	// #4
  404630:	tst	w8, #0x1
  404634:	mov	w8, #0x2                   	// #2
  404638:	csel	w8, w9, w8, ne  // ne = any
  40463c:	cmp	w20, #0x2
  404640:	b.ne	404668 <ferror@plt+0x2ea8>  // b.any
  404644:	mov	w20, w8
  404648:	b	404668 <ferror@plt+0x2ea8>
  40464c:	ldur	w8, [x29, #-72]
  404650:	ldr	x23, [sp, #40]
  404654:	mov	w9, #0x4                   	// #4
  404658:	tst	w8, #0x1
  40465c:	mov	w8, #0x2                   	// #2
  404660:	csel	w20, w9, w8, ne  // ne = any
  404664:	ldr	x7, [sp, #96]
  404668:	ldr	w8, [sp, #88]
  40466c:	mov	x0, x28
  404670:	mov	x1, x24
  404674:	mov	x2, x19
  404678:	and	w5, w8, #0xfffffffd
  40467c:	ldur	x8, [x29, #-88]
  404680:	mov	x3, x23
  404684:	mov	w4, w20
  404688:	mov	x6, xzr
  40468c:	str	x8, [sp]
  404690:	bl	403794 <ferror@plt+0x1fd4>
  404694:	mov	x27, x0
  404698:	mov	x0, x27
  40469c:	ldp	x20, x19, [sp, #272]
  4046a0:	ldp	x22, x21, [sp, #256]
  4046a4:	ldp	x24, x23, [sp, #240]
  4046a8:	ldp	x26, x25, [sp, #224]
  4046ac:	ldp	x28, x27, [sp, #208]
  4046b0:	ldp	x29, x30, [sp, #192]
  4046b4:	add	sp, sp, #0x120
  4046b8:	ret
  4046bc:	ldur	x8, [x29, #-88]
  4046c0:	ldr	x1, [sp, #72]
  4046c4:	ldr	w5, [sp, #88]
  4046c8:	ldur	x6, [x29, #-40]
  4046cc:	ldr	x7, [sp, #96]
  4046d0:	mov	w4, #0x5                   	// #5
  4046d4:	str	x8, [sp]
  4046d8:	mov	x0, x28
  4046dc:	mov	x2, x19
  4046e0:	mov	x3, x22
  4046e4:	b	404690 <ferror@plt+0x2ed0>
  4046e8:	mov	w17, w21
  4046ec:	ldur	x8, [x29, #-64]
  4046f0:	cbz	x8, 404724 <ferror@plt+0x2f64>
  4046f4:	tbnz	w17, #0, 404724 <ferror@plt+0x2f64>
  4046f8:	ldrb	w9, [x8]
  4046fc:	cbz	w9, 404724 <ferror@plt+0x2f64>
  404700:	add	x8, x8, #0x1
  404704:	b	404714 <ferror@plt+0x2f54>
  404708:	ldrb	w9, [x8], #1
  40470c:	add	x27, x27, #0x1
  404710:	cbz	w9, 404724 <ferror@plt+0x2f64>
  404714:	cmp	x27, x24
  404718:	b.cs	404708 <ferror@plt+0x2f48>  // b.hs, b.nlast
  40471c:	strb	w9, [x28, x27]
  404720:	b	404708 <ferror@plt+0x2f48>
  404724:	cmp	x27, x24
  404728:	b.cs	404698 <ferror@plt+0x2ed8>  // b.hs, b.nlast
  40472c:	strb	wzr, [x28, x27]
  404730:	b	404698 <ferror@plt+0x2ed8>
  404734:	b.ne	404664 <ferror@plt+0x2ea4>  // b.any
  404738:	mov	w20, #0x4                   	// #4
  40473c:	b	404664 <ferror@plt+0x2ea4>
  404740:	bl	401600 <abort@plt>
  404744:	sub	sp, sp, #0x60
  404748:	adrp	x8, 418000 <ferror@plt+0x16840>
  40474c:	add	x8, x8, #0x2e8
  404750:	cmp	x2, #0x0
  404754:	stp	x29, x30, [sp, #16]
  404758:	stp	x26, x25, [sp, #32]
  40475c:	stp	x24, x23, [sp, #48]
  404760:	stp	x22, x21, [sp, #64]
  404764:	stp	x20, x19, [sp, #80]
  404768:	add	x29, sp, #0x10
  40476c:	mov	x19, x1
  404770:	mov	x20, x0
  404774:	csel	x25, x8, x2, eq  // eq = none
  404778:	bl	401790 <__errno_location@plt>
  40477c:	ldp	w4, w8, [x25]
  404780:	ldp	x7, x9, [x25, #40]
  404784:	ldr	w26, [x0]
  404788:	add	x23, x25, #0x8
  40478c:	orr	w22, w8, #0x1
  404790:	mov	x21, x0
  404794:	mov	x0, xzr
  404798:	mov	x1, xzr
  40479c:	mov	x2, x20
  4047a0:	mov	x3, x19
  4047a4:	mov	w5, w22
  4047a8:	mov	x6, x23
  4047ac:	str	x9, [sp]
  4047b0:	bl	403794 <ferror@plt+0x1fd4>
  4047b4:	add	x24, x0, #0x1
  4047b8:	mov	x0, x24
  4047bc:	bl	4057d8 <ferror@plt+0x4018>
  4047c0:	ldr	w4, [x25]
  4047c4:	ldp	x7, x8, [x25, #40]
  4047c8:	mov	x1, x24
  4047cc:	mov	x2, x20
  4047d0:	mov	x3, x19
  4047d4:	mov	w5, w22
  4047d8:	mov	x6, x23
  4047dc:	mov	x25, x0
  4047e0:	str	x8, [sp]
  4047e4:	bl	403794 <ferror@plt+0x1fd4>
  4047e8:	str	w26, [x21]
  4047ec:	mov	x0, x25
  4047f0:	ldp	x20, x19, [sp, #80]
  4047f4:	ldp	x22, x21, [sp, #64]
  4047f8:	ldp	x24, x23, [sp, #48]
  4047fc:	ldp	x26, x25, [sp, #32]
  404800:	ldp	x29, x30, [sp, #16]
  404804:	add	sp, sp, #0x60
  404808:	ret
  40480c:	sub	sp, sp, #0x70
  404810:	adrp	x8, 418000 <ferror@plt+0x16840>
  404814:	add	x8, x8, #0x2e8
  404818:	cmp	x3, #0x0
  40481c:	stp	x29, x30, [sp, #16]
  404820:	stp	x28, x27, [sp, #32]
  404824:	stp	x26, x25, [sp, #48]
  404828:	stp	x24, x23, [sp, #64]
  40482c:	stp	x22, x21, [sp, #80]
  404830:	stp	x20, x19, [sp, #96]
  404834:	add	x29, sp, #0x10
  404838:	mov	x19, x2
  40483c:	mov	x22, x1
  404840:	mov	x23, x0
  404844:	csel	x21, x8, x3, eq  // eq = none
  404848:	bl	401790 <__errno_location@plt>
  40484c:	ldp	w4, w8, [x21]
  404850:	cmp	x19, #0x0
  404854:	ldp	x7, x9, [x21, #40]
  404858:	ldr	w28, [x0]
  40485c:	cset	w10, eq  // eq = none
  404860:	orr	w25, w8, w10
  404864:	add	x26, x21, #0x8
  404868:	mov	x24, x0
  40486c:	mov	x0, xzr
  404870:	mov	x1, xzr
  404874:	mov	x2, x23
  404878:	mov	x3, x22
  40487c:	mov	w5, w25
  404880:	mov	x6, x26
  404884:	str	x9, [sp]
  404888:	bl	403794 <ferror@plt+0x1fd4>
  40488c:	add	x27, x0, #0x1
  404890:	mov	x20, x0
  404894:	mov	x0, x27
  404898:	bl	4057d8 <ferror@plt+0x4018>
  40489c:	ldr	w4, [x21]
  4048a0:	ldp	x7, x8, [x21, #40]
  4048a4:	mov	x1, x27
  4048a8:	mov	x2, x23
  4048ac:	mov	x3, x22
  4048b0:	mov	w5, w25
  4048b4:	mov	x6, x26
  4048b8:	mov	x21, x0
  4048bc:	str	x8, [sp]
  4048c0:	bl	403794 <ferror@plt+0x1fd4>
  4048c4:	str	w28, [x24]
  4048c8:	cbz	x19, 4048d0 <ferror@plt+0x3110>
  4048cc:	str	x20, [x19]
  4048d0:	mov	x0, x21
  4048d4:	ldp	x20, x19, [sp, #96]
  4048d8:	ldp	x22, x21, [sp, #80]
  4048dc:	ldp	x24, x23, [sp, #64]
  4048e0:	ldp	x26, x25, [sp, #48]
  4048e4:	ldp	x28, x27, [sp, #32]
  4048e8:	ldp	x29, x30, [sp, #16]
  4048ec:	add	sp, sp, #0x70
  4048f0:	ret
  4048f4:	stp	x29, x30, [sp, #-48]!
  4048f8:	adrp	x8, 418000 <ferror@plt+0x16840>
  4048fc:	add	x8, x8, #0x220
  404900:	ldr	w9, [x8]
  404904:	stp	x20, x19, [sp, #32]
  404908:	ldr	x19, [x8, #8]
  40490c:	adrp	x20, 418000 <ferror@plt+0x16840>
  404910:	cmp	w9, #0x2
  404914:	stp	x22, x21, [sp, #16]
  404918:	mov	x29, sp
  40491c:	b.lt	404940 <ferror@plt+0x3180>  // b.tstop
  404920:	add	x21, x19, #0x18
  404924:	mov	w22, #0x1                   	// #1
  404928:	ldr	x0, [x21], #16
  40492c:	bl	4016b0 <free@plt>
  404930:	ldrsw	x8, [x20, #544]
  404934:	add	x22, x22, #0x1
  404938:	cmp	x22, x8
  40493c:	b.lt	404928 <ferror@plt+0x3168>  // b.tstop
  404940:	ldr	x0, [x19, #8]
  404944:	adrp	x21, 418000 <ferror@plt+0x16840>
  404948:	add	x21, x21, #0x320
  40494c:	adrp	x22, 418000 <ferror@plt+0x16840>
  404950:	cmp	x0, x21
  404954:	add	x22, x22, #0x230
  404958:	b.eq	404968 <ferror@plt+0x31a8>  // b.none
  40495c:	bl	4016b0 <free@plt>
  404960:	mov	w8, #0x100                 	// #256
  404964:	stp	x8, x21, [x22]
  404968:	cmp	x19, x22
  40496c:	b.eq	404988 <ferror@plt+0x31c8>  // b.none
  404970:	mov	x0, x19
  404974:	bl	4016b0 <free@plt>
  404978:	adrp	x8, 418000 <ferror@plt+0x16840>
  40497c:	add	x8, x8, #0x228
  404980:	add	x9, x8, #0x8
  404984:	str	x9, [x8]
  404988:	mov	w8, #0x1                   	// #1
  40498c:	str	w8, [x20, #544]
  404990:	ldp	x20, x19, [sp, #32]
  404994:	ldp	x22, x21, [sp, #16]
  404998:	ldp	x29, x30, [sp], #48
  40499c:	ret
  4049a0:	adrp	x3, 418000 <ferror@plt+0x16840>
  4049a4:	add	x3, x3, #0x2e8
  4049a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4049ac:	b	4049b0 <ferror@plt+0x31f0>
  4049b0:	sub	sp, sp, #0x80
  4049b4:	stp	x29, x30, [sp, #32]
  4049b8:	add	x29, sp, #0x20
  4049bc:	stp	x28, x27, [sp, #48]
  4049c0:	stp	x26, x25, [sp, #64]
  4049c4:	stp	x24, x23, [sp, #80]
  4049c8:	stp	x22, x21, [sp, #96]
  4049cc:	stp	x20, x19, [sp, #112]
  4049d0:	mov	x22, x3
  4049d4:	stur	x2, [x29, #-8]
  4049d8:	mov	x21, x1
  4049dc:	mov	w23, w0
  4049e0:	bl	401790 <__errno_location@plt>
  4049e4:	tbnz	w23, #31, 404b40 <ferror@plt+0x3380>
  4049e8:	adrp	x25, 418000 <ferror@plt+0x16840>
  4049ec:	ldr	w8, [x25, #544]
  4049f0:	adrp	x9, 418000 <ferror@plt+0x16840>
  4049f4:	ldr	w20, [x0]
  4049f8:	ldr	x27, [x9, #552]
  4049fc:	mov	x19, x0
  404a00:	cmp	w8, w23
  404a04:	b.gt	404a7c <ferror@plt+0x32bc>
  404a08:	mov	w8, #0x7fffffff            	// #2147483647
  404a0c:	cmp	w23, w8
  404a10:	stur	w20, [x29, #-12]
  404a14:	b.eq	404b44 <ferror@plt+0x3384>  // b.none
  404a18:	adrp	x28, 418000 <ferror@plt+0x16840>
  404a1c:	add	x28, x28, #0x228
  404a20:	add	x20, x28, #0x8
  404a24:	add	w26, w23, #0x1
  404a28:	cmp	x27, x20
  404a2c:	csel	x0, xzr, x27, eq  // eq = none
  404a30:	sbfiz	x1, x26, #4, #32
  404a34:	bl	405858 <ferror@plt+0x4098>
  404a38:	mov	x24, x0
  404a3c:	cmp	x27, x20
  404a40:	str	x0, [x28]
  404a44:	b.ne	404a58 <ferror@plt+0x3298>  // b.any
  404a48:	adrp	x8, 418000 <ferror@plt+0x16840>
  404a4c:	add	x8, x8, #0x230
  404a50:	ldr	q0, [x8]
  404a54:	str	q0, [x24]
  404a58:	ldrsw	x8, [x25, #544]
  404a5c:	mov	w1, wzr
  404a60:	add	x0, x24, x8, lsl #4
  404a64:	sub	w8, w26, w8
  404a68:	sbfiz	x2, x8, #4, #32
  404a6c:	bl	4015a0 <memset@plt>
  404a70:	ldur	w20, [x29, #-12]
  404a74:	mov	x27, x24
  404a78:	str	w26, [x25, #544]
  404a7c:	add	x28, x27, w23, uxtw #4
  404a80:	mov	x27, x28
  404a84:	ldr	x26, [x28]
  404a88:	ldr	x23, [x27, #8]!
  404a8c:	ldp	w4, w8, [x22]
  404a90:	ldp	x7, x9, [x22, #40]
  404a94:	ldur	x3, [x29, #-8]
  404a98:	add	x24, x22, #0x8
  404a9c:	orr	w25, w8, #0x1
  404aa0:	mov	x0, x23
  404aa4:	mov	x1, x26
  404aa8:	mov	x2, x21
  404aac:	mov	w5, w25
  404ab0:	mov	x6, x24
  404ab4:	str	x9, [sp]
  404ab8:	bl	403794 <ferror@plt+0x1fd4>
  404abc:	cmp	x26, x0
  404ac0:	b.hi	404b18 <ferror@plt+0x3358>  // b.pmore
  404ac4:	adrp	x8, 418000 <ferror@plt+0x16840>
  404ac8:	add	x8, x8, #0x320
  404acc:	add	x26, x0, #0x1
  404ad0:	cmp	x23, x8
  404ad4:	str	x26, [x28]
  404ad8:	b.eq	404ae4 <ferror@plt+0x3324>  // b.none
  404adc:	mov	x0, x23
  404ae0:	bl	4016b0 <free@plt>
  404ae4:	mov	x0, x26
  404ae8:	bl	4057d8 <ferror@plt+0x4018>
  404aec:	str	x0, [x27]
  404af0:	ldr	w4, [x22]
  404af4:	ldp	x7, x8, [x22, #40]
  404af8:	ldur	x3, [x29, #-8]
  404afc:	mov	x1, x26
  404b00:	mov	x2, x21
  404b04:	mov	w5, w25
  404b08:	mov	x6, x24
  404b0c:	mov	x23, x0
  404b10:	str	x8, [sp]
  404b14:	bl	403794 <ferror@plt+0x1fd4>
  404b18:	str	w20, [x19]
  404b1c:	mov	x0, x23
  404b20:	ldp	x20, x19, [sp, #112]
  404b24:	ldp	x22, x21, [sp, #96]
  404b28:	ldp	x24, x23, [sp, #80]
  404b2c:	ldp	x26, x25, [sp, #64]
  404b30:	ldp	x28, x27, [sp, #48]
  404b34:	ldp	x29, x30, [sp, #32]
  404b38:	add	sp, sp, #0x80
  404b3c:	ret
  404b40:	bl	401600 <abort@plt>
  404b44:	bl	405b14 <ferror@plt+0x4354>
  404b48:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b4c:	add	x3, x3, #0x2e8
  404b50:	b	4049b0 <ferror@plt+0x31f0>
  404b54:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b58:	add	x3, x3, #0x2e8
  404b5c:	mov	x2, #0xffffffffffffffff    	// #-1
  404b60:	mov	x1, x0
  404b64:	mov	w0, wzr
  404b68:	b	4049b0 <ferror@plt+0x31f0>
  404b6c:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b70:	mov	x2, x1
  404b74:	add	x3, x3, #0x2e8
  404b78:	mov	x1, x0
  404b7c:	mov	w0, wzr
  404b80:	b	4049b0 <ferror@plt+0x31f0>
  404b84:	sub	sp, sp, #0x50
  404b88:	movi	v0.2d, #0x0
  404b8c:	cmp	w1, #0xa
  404b90:	stp	x29, x30, [sp, #64]
  404b94:	add	x29, sp, #0x40
  404b98:	str	xzr, [sp, #48]
  404b9c:	stp	q0, q0, [sp, #16]
  404ba0:	str	q0, [sp]
  404ba4:	b.eq	404bcc <ferror@plt+0x340c>  // b.none
  404ba8:	mov	x8, x2
  404bac:	str	w1, [sp]
  404bb0:	mov	x3, sp
  404bb4:	mov	x2, #0xffffffffffffffff    	// #-1
  404bb8:	mov	x1, x8
  404bbc:	bl	4049b0 <ferror@plt+0x31f0>
  404bc0:	ldp	x29, x30, [sp, #64]
  404bc4:	add	sp, sp, #0x50
  404bc8:	ret
  404bcc:	bl	401600 <abort@plt>
  404bd0:	sub	sp, sp, #0x50
  404bd4:	movi	v0.2d, #0x0
  404bd8:	cmp	w1, #0xa
  404bdc:	stp	x29, x30, [sp, #64]
  404be0:	add	x29, sp, #0x40
  404be4:	str	xzr, [sp, #48]
  404be8:	stp	q0, q0, [sp, #16]
  404bec:	str	q0, [sp]
  404bf0:	b.eq	404c18 <ferror@plt+0x3458>  // b.none
  404bf4:	mov	x8, x3
  404bf8:	str	w1, [sp]
  404bfc:	mov	x3, sp
  404c00:	mov	x1, x2
  404c04:	mov	x2, x8
  404c08:	bl	4049b0 <ferror@plt+0x31f0>
  404c0c:	ldp	x29, x30, [sp, #64]
  404c10:	add	sp, sp, #0x50
  404c14:	ret
  404c18:	bl	401600 <abort@plt>
  404c1c:	sub	sp, sp, #0x50
  404c20:	movi	v0.2d, #0x0
  404c24:	cmp	w0, #0xa
  404c28:	stp	x29, x30, [sp, #64]
  404c2c:	add	x29, sp, #0x40
  404c30:	str	xzr, [sp, #48]
  404c34:	stp	q0, q0, [sp, #16]
  404c38:	str	q0, [sp]
  404c3c:	b.eq	404c60 <ferror@plt+0x34a0>  // b.none
  404c40:	str	w0, [sp]
  404c44:	mov	x3, sp
  404c48:	mov	x2, #0xffffffffffffffff    	// #-1
  404c4c:	mov	w0, wzr
  404c50:	bl	4049b0 <ferror@plt+0x31f0>
  404c54:	ldp	x29, x30, [sp, #64]
  404c58:	add	sp, sp, #0x50
  404c5c:	ret
  404c60:	bl	401600 <abort@plt>
  404c64:	sub	sp, sp, #0x50
  404c68:	movi	v0.2d, #0x0
  404c6c:	cmp	w0, #0xa
  404c70:	stp	x29, x30, [sp, #64]
  404c74:	add	x29, sp, #0x40
  404c78:	str	xzr, [sp, #48]
  404c7c:	stp	q0, q0, [sp, #16]
  404c80:	str	q0, [sp]
  404c84:	b.eq	404ca4 <ferror@plt+0x34e4>  // b.none
  404c88:	str	w0, [sp]
  404c8c:	mov	x3, sp
  404c90:	mov	w0, wzr
  404c94:	bl	4049b0 <ferror@plt+0x31f0>
  404c98:	ldp	x29, x30, [sp, #64]
  404c9c:	add	sp, sp, #0x50
  404ca0:	ret
  404ca4:	bl	401600 <abort@plt>
  404ca8:	sub	sp, sp, #0x50
  404cac:	adrp	x9, 418000 <ferror@plt+0x16840>
  404cb0:	add	x9, x9, #0x2e8
  404cb4:	ldp	q0, q1, [x9]
  404cb8:	ubfx	w10, w2, #5, #3
  404cbc:	mov	x11, sp
  404cc0:	mov	x8, x1
  404cc4:	stp	q0, q1, [sp]
  404cc8:	ldr	q0, [x9, #32]
  404ccc:	ldr	x9, [x9, #48]
  404cd0:	mov	x1, x0
  404cd4:	mov	x3, sp
  404cd8:	str	q0, [sp, #32]
  404cdc:	str	x9, [sp, #48]
  404ce0:	add	x9, x11, w10, uxtw #2
  404ce4:	ldr	w10, [x9, #8]
  404ce8:	mov	w0, wzr
  404cec:	stp	x29, x30, [sp, #64]
  404cf0:	add	x29, sp, #0x40
  404cf4:	lsr	w11, w10, w2
  404cf8:	mvn	w11, w11
  404cfc:	and	w11, w11, #0x1
  404d00:	lsl	w11, w11, w2
  404d04:	eor	w10, w11, w10
  404d08:	mov	x2, x8
  404d0c:	str	w10, [x9, #8]
  404d10:	bl	4049b0 <ferror@plt+0x31f0>
  404d14:	ldp	x29, x30, [sp, #64]
  404d18:	add	sp, sp, #0x50
  404d1c:	ret
  404d20:	sub	sp, sp, #0x50
  404d24:	adrp	x9, 418000 <ferror@plt+0x16840>
  404d28:	add	x9, x9, #0x2e8
  404d2c:	ldp	q0, q1, [x9]
  404d30:	ubfx	w10, w1, #5, #3
  404d34:	mov	x11, sp
  404d38:	mov	x8, x0
  404d3c:	stp	q0, q1, [sp]
  404d40:	ldr	q0, [x9, #32]
  404d44:	ldr	x9, [x9, #48]
  404d48:	mov	x3, sp
  404d4c:	mov	x2, #0xffffffffffffffff    	// #-1
  404d50:	str	q0, [sp, #32]
  404d54:	str	x9, [sp, #48]
  404d58:	add	x9, x11, w10, uxtw #2
  404d5c:	ldr	w10, [x9, #8]
  404d60:	mov	w0, wzr
  404d64:	stp	x29, x30, [sp, #64]
  404d68:	add	x29, sp, #0x40
  404d6c:	lsr	w11, w10, w1
  404d70:	mvn	w11, w11
  404d74:	and	w11, w11, #0x1
  404d78:	lsl	w11, w11, w1
  404d7c:	eor	w10, w11, w10
  404d80:	mov	x1, x8
  404d84:	str	w10, [x9, #8]
  404d88:	bl	4049b0 <ferror@plt+0x31f0>
  404d8c:	ldp	x29, x30, [sp, #64]
  404d90:	add	sp, sp, #0x50
  404d94:	ret
  404d98:	adrp	x8, 418000 <ferror@plt+0x16840>
  404d9c:	add	x8, x8, #0x2e8
  404da0:	ldp	q0, q1, [x8]
  404da4:	ldr	q2, [x8, #32]
  404da8:	ldr	x8, [x8, #48]
  404dac:	mov	x1, x0
  404db0:	stp	q0, q1, [sp, #-80]!
  404db4:	ldr	w9, [sp, #12]
  404db8:	str	x8, [sp, #48]
  404dbc:	mov	x3, sp
  404dc0:	mov	x2, #0xffffffffffffffff    	// #-1
  404dc4:	orr	w8, w9, #0x4000000
  404dc8:	mov	w0, wzr
  404dcc:	stp	x29, x30, [sp, #64]
  404dd0:	add	x29, sp, #0x40
  404dd4:	str	q2, [sp, #32]
  404dd8:	str	w8, [sp, #12]
  404ddc:	bl	4049b0 <ferror@plt+0x31f0>
  404de0:	ldp	x29, x30, [sp, #64]
  404de4:	add	sp, sp, #0x50
  404de8:	ret
  404dec:	adrp	x8, 418000 <ferror@plt+0x16840>
  404df0:	add	x8, x8, #0x2e8
  404df4:	ldp	q0, q1, [x8]
  404df8:	ldr	q2, [x8, #32]
  404dfc:	ldr	x8, [x8, #48]
  404e00:	mov	x2, x1
  404e04:	stp	q0, q1, [sp, #-80]!
  404e08:	ldr	w9, [sp, #12]
  404e0c:	mov	x1, x0
  404e10:	str	x8, [sp, #48]
  404e14:	mov	x3, sp
  404e18:	orr	w8, w9, #0x4000000
  404e1c:	mov	w0, wzr
  404e20:	stp	x29, x30, [sp, #64]
  404e24:	add	x29, sp, #0x40
  404e28:	str	q2, [sp, #32]
  404e2c:	str	w8, [sp, #12]
  404e30:	bl	4049b0 <ferror@plt+0x31f0>
  404e34:	ldp	x29, x30, [sp, #64]
  404e38:	add	sp, sp, #0x50
  404e3c:	ret
  404e40:	sub	sp, sp, #0x80
  404e44:	movi	v0.2d, #0x0
  404e48:	cmp	w1, #0xa
  404e4c:	stp	x29, x30, [sp, #112]
  404e50:	add	x29, sp, #0x70
  404e54:	str	wzr, [sp, #48]
  404e58:	stp	q0, q0, [sp, #16]
  404e5c:	str	q0, [sp]
  404e60:	b.eq	404eb0 <ferror@plt+0x36f0>  // b.none
  404e64:	ldp	q0, q1, [sp]
  404e68:	ldr	w9, [sp, #48]
  404e6c:	ldr	q2, [sp, #32]
  404e70:	mov	x8, x2
  404e74:	stur	q0, [sp, #60]
  404e78:	ldr	w10, [sp, #68]
  404e7c:	str	w1, [sp, #56]
  404e80:	str	w9, [sp, #108]
  404e84:	add	x3, sp, #0x38
  404e88:	orr	w9, w10, #0x4000000
  404e8c:	mov	x2, #0xffffffffffffffff    	// #-1
  404e90:	mov	x1, x8
  404e94:	stur	q1, [sp, #76]
  404e98:	stur	q2, [sp, #92]
  404e9c:	str	w9, [sp, #68]
  404ea0:	bl	4049b0 <ferror@plt+0x31f0>
  404ea4:	ldp	x29, x30, [sp, #112]
  404ea8:	add	sp, sp, #0x80
  404eac:	ret
  404eb0:	bl	401600 <abort@plt>
  404eb4:	sub	sp, sp, #0x50
  404eb8:	adrp	x9, 418000 <ferror@plt+0x16840>
  404ebc:	add	x9, x9, #0x2e8
  404ec0:	ldp	q0, q1, [x9]
  404ec4:	ldr	q2, [x9, #32]
  404ec8:	ldr	x9, [x9, #48]
  404ecc:	mov	w10, #0xa                   	// #10
  404ed0:	stp	x29, x30, [sp, #64]
  404ed4:	add	x29, sp, #0x40
  404ed8:	stp	q0, q1, [sp]
  404edc:	str	q2, [sp, #32]
  404ee0:	str	x9, [sp, #48]
  404ee4:	str	w10, [sp]
  404ee8:	cbz	x1, 404f14 <ferror@plt+0x3754>
  404eec:	cbz	x2, 404f14 <ferror@plt+0x3754>
  404ef0:	mov	x8, x3
  404ef4:	stp	x1, x2, [sp, #40]
  404ef8:	mov	x3, sp
  404efc:	mov	x2, #0xffffffffffffffff    	// #-1
  404f00:	mov	x1, x8
  404f04:	bl	4049b0 <ferror@plt+0x31f0>
  404f08:	ldp	x29, x30, [sp, #64]
  404f0c:	add	sp, sp, #0x50
  404f10:	ret
  404f14:	bl	401600 <abort@plt>
  404f18:	sub	sp, sp, #0x50
  404f1c:	adrp	x9, 418000 <ferror@plt+0x16840>
  404f20:	add	x9, x9, #0x2e8
  404f24:	ldp	q0, q1, [x9]
  404f28:	ldr	x10, [x9, #48]
  404f2c:	stp	x29, x30, [sp, #64]
  404f30:	add	x29, sp, #0x40
  404f34:	stp	q0, q1, [sp]
  404f38:	ldr	q0, [x9, #32]
  404f3c:	mov	w9, #0xa                   	// #10
  404f40:	str	x10, [sp, #48]
  404f44:	str	w9, [sp]
  404f48:	str	q0, [sp, #32]
  404f4c:	cbz	x1, 404f78 <ferror@plt+0x37b8>
  404f50:	cbz	x2, 404f78 <ferror@plt+0x37b8>
  404f54:	mov	x8, x3
  404f58:	stp	x1, x2, [sp, #40]
  404f5c:	mov	x3, sp
  404f60:	mov	x1, x8
  404f64:	mov	x2, x4
  404f68:	bl	4049b0 <ferror@plt+0x31f0>
  404f6c:	ldp	x29, x30, [sp, #64]
  404f70:	add	sp, sp, #0x50
  404f74:	ret
  404f78:	bl	401600 <abort@plt>
  404f7c:	sub	sp, sp, #0x50
  404f80:	adrp	x9, 418000 <ferror@plt+0x16840>
  404f84:	add	x9, x9, #0x2e8
  404f88:	ldp	q0, q1, [x9]
  404f8c:	ldr	q2, [x9, #32]
  404f90:	ldr	x9, [x9, #48]
  404f94:	mov	w10, #0xa                   	// #10
  404f98:	stp	x29, x30, [sp, #64]
  404f9c:	add	x29, sp, #0x40
  404fa0:	stp	q0, q1, [sp]
  404fa4:	str	q2, [sp, #32]
  404fa8:	str	x9, [sp, #48]
  404fac:	str	w10, [sp]
  404fb0:	cbz	x0, 404fe0 <ferror@plt+0x3820>
  404fb4:	cbz	x1, 404fe0 <ferror@plt+0x3820>
  404fb8:	mov	x8, x2
  404fbc:	stp	x0, x1, [sp, #40]
  404fc0:	mov	x3, sp
  404fc4:	mov	x2, #0xffffffffffffffff    	// #-1
  404fc8:	mov	w0, wzr
  404fcc:	mov	x1, x8
  404fd0:	bl	4049b0 <ferror@plt+0x31f0>
  404fd4:	ldp	x29, x30, [sp, #64]
  404fd8:	add	sp, sp, #0x50
  404fdc:	ret
  404fe0:	bl	401600 <abort@plt>
  404fe4:	sub	sp, sp, #0x50
  404fe8:	adrp	x9, 418000 <ferror@plt+0x16840>
  404fec:	add	x9, x9, #0x2e8
  404ff0:	ldp	q0, q1, [x9]
  404ff4:	ldr	q2, [x9, #32]
  404ff8:	ldr	x9, [x9, #48]
  404ffc:	mov	w10, #0xa                   	// #10
  405000:	stp	x29, x30, [sp, #64]
  405004:	add	x29, sp, #0x40
  405008:	stp	q0, q1, [sp]
  40500c:	str	q2, [sp, #32]
  405010:	str	x9, [sp, #48]
  405014:	str	w10, [sp]
  405018:	cbz	x0, 405048 <ferror@plt+0x3888>
  40501c:	cbz	x1, 405048 <ferror@plt+0x3888>
  405020:	mov	x8, x3
  405024:	stp	x0, x1, [sp, #40]
  405028:	mov	x3, sp
  40502c:	mov	w0, wzr
  405030:	mov	x1, x2
  405034:	mov	x2, x8
  405038:	bl	4049b0 <ferror@plt+0x31f0>
  40503c:	ldp	x29, x30, [sp, #64]
  405040:	add	sp, sp, #0x50
  405044:	ret
  405048:	bl	401600 <abort@plt>
  40504c:	adrp	x3, 418000 <ferror@plt+0x16840>
  405050:	add	x3, x3, #0x1e8
  405054:	b	4049b0 <ferror@plt+0x31f0>
  405058:	adrp	x3, 418000 <ferror@plt+0x16840>
  40505c:	mov	x2, x1
  405060:	add	x3, x3, #0x1e8
  405064:	mov	x1, x0
  405068:	mov	w0, wzr
  40506c:	b	4049b0 <ferror@plt+0x31f0>
  405070:	adrp	x3, 418000 <ferror@plt+0x16840>
  405074:	add	x3, x3, #0x1e8
  405078:	mov	x2, #0xffffffffffffffff    	// #-1
  40507c:	b	4049b0 <ferror@plt+0x31f0>
  405080:	adrp	x3, 418000 <ferror@plt+0x16840>
  405084:	add	x3, x3, #0x1e8
  405088:	mov	x2, #0xffffffffffffffff    	// #-1
  40508c:	mov	x1, x0
  405090:	mov	w0, wzr
  405094:	b	4049b0 <ferror@plt+0x31f0>
  405098:	sub	sp, sp, #0x50
  40509c:	str	x21, [sp, #48]
  4050a0:	stp	x20, x19, [sp, #64]
  4050a4:	mov	x21, x5
  4050a8:	mov	x20, x4
  4050ac:	mov	x5, x3
  4050b0:	mov	x4, x2
  4050b4:	mov	x19, x0
  4050b8:	stp	x29, x30, [sp, #32]
  4050bc:	add	x29, sp, #0x20
  4050c0:	cbz	x1, 4050e0 <ferror@plt+0x3920>
  4050c4:	adrp	x2, 407000 <ferror@plt+0x5840>
  4050c8:	mov	x3, x1
  4050cc:	add	x2, x2, #0x13
  4050d0:	mov	w1, #0x1                   	// #1
  4050d4:	mov	x0, x19
  4050d8:	bl	401660 <__fprintf_chk@plt>
  4050dc:	b	4050fc <ferror@plt+0x393c>
  4050e0:	adrp	x2, 407000 <ferror@plt+0x5840>
  4050e4:	add	x2, x2, #0x1f
  4050e8:	mov	w1, #0x1                   	// #1
  4050ec:	mov	x0, x19
  4050f0:	mov	x3, x4
  4050f4:	mov	x4, x5
  4050f8:	bl	401660 <__fprintf_chk@plt>
  4050fc:	adrp	x1, 407000 <ferror@plt+0x5840>
  405100:	add	x1, x1, #0x26
  405104:	mov	w2, #0x5                   	// #5
  405108:	mov	x0, xzr
  40510c:	bl	401740 <dcgettext@plt>
  405110:	adrp	x2, 407000 <ferror@plt+0x5840>
  405114:	mov	x3, x0
  405118:	add	x2, x2, #0x2f1
  40511c:	mov	w1, #0x1                   	// #1
  405120:	mov	w4, #0x7e3                 	// #2019
  405124:	mov	x0, x19
  405128:	bl	401660 <__fprintf_chk@plt>
  40512c:	adrp	x1, 407000 <ferror@plt+0x5840>
  405130:	add	x1, x1, #0x2a
  405134:	mov	w2, #0x5                   	// #5
  405138:	mov	x0, xzr
  40513c:	bl	401740 <dcgettext@plt>
  405140:	mov	x1, x19
  405144:	bl	401750 <fputs_unlocked@plt>
  405148:	cmp	x21, #0x9
  40514c:	b.hi	4051a0 <ferror@plt+0x39e0>  // b.pmore
  405150:	adrp	x8, 407000 <ferror@plt+0x5840>
  405154:	add	x8, x8, #0x9
  405158:	adr	x9, 405168 <ferror@plt+0x39a8>
  40515c:	ldrb	w10, [x8, x21]
  405160:	add	x9, x9, x10, lsl #2
  405164:	br	x9
  405168:	adrp	x1, 407000 <ferror@plt+0x5840>
  40516c:	add	x1, x1, #0xf6
  405170:	mov	w2, #0x5                   	// #5
  405174:	mov	x0, xzr
  405178:	bl	401740 <dcgettext@plt>
  40517c:	ldr	x3, [x20]
  405180:	mov	x2, x0
  405184:	mov	x0, x19
  405188:	ldp	x20, x19, [sp, #64]
  40518c:	ldr	x21, [sp, #48]
  405190:	ldp	x29, x30, [sp, #32]
  405194:	mov	w1, #0x1                   	// #1
  405198:	add	sp, sp, #0x50
  40519c:	b	401660 <__fprintf_chk@plt>
  4051a0:	adrp	x1, 407000 <ferror@plt+0x5840>
  4051a4:	add	x1, x1, #0x235
  4051a8:	b	405304 <ferror@plt+0x3b44>
  4051ac:	adrp	x1, 407000 <ferror@plt+0x5840>
  4051b0:	add	x1, x1, #0x106
  4051b4:	mov	w2, #0x5                   	// #5
  4051b8:	mov	x0, xzr
  4051bc:	bl	401740 <dcgettext@plt>
  4051c0:	ldp	x3, x4, [x20]
  4051c4:	mov	x2, x0
  4051c8:	mov	x0, x19
  4051cc:	ldp	x20, x19, [sp, #64]
  4051d0:	ldr	x21, [sp, #48]
  4051d4:	ldp	x29, x30, [sp, #32]
  4051d8:	mov	w1, #0x1                   	// #1
  4051dc:	add	sp, sp, #0x50
  4051e0:	b	401660 <__fprintf_chk@plt>
  4051e4:	adrp	x1, 407000 <ferror@plt+0x5840>
  4051e8:	add	x1, x1, #0x11d
  4051ec:	mov	w2, #0x5                   	// #5
  4051f0:	mov	x0, xzr
  4051f4:	bl	401740 <dcgettext@plt>
  4051f8:	ldp	x3, x4, [x20]
  4051fc:	ldr	x5, [x20, #16]
  405200:	mov	x2, x0
  405204:	mov	x0, x19
  405208:	ldp	x20, x19, [sp, #64]
  40520c:	ldr	x21, [sp, #48]
  405210:	ldp	x29, x30, [sp, #32]
  405214:	mov	w1, #0x1                   	// #1
  405218:	add	sp, sp, #0x50
  40521c:	b	401660 <__fprintf_chk@plt>
  405220:	adrp	x1, 407000 <ferror@plt+0x5840>
  405224:	add	x1, x1, #0x139
  405228:	mov	w2, #0x5                   	// #5
  40522c:	mov	x0, xzr
  405230:	bl	401740 <dcgettext@plt>
  405234:	ldp	x3, x4, [x20]
  405238:	ldp	x5, x6, [x20, #16]
  40523c:	mov	x2, x0
  405240:	mov	x0, x19
  405244:	ldp	x20, x19, [sp, #64]
  405248:	ldr	x21, [sp, #48]
  40524c:	ldp	x29, x30, [sp, #32]
  405250:	mov	w1, #0x1                   	// #1
  405254:	add	sp, sp, #0x50
  405258:	b	401660 <__fprintf_chk@plt>
  40525c:	adrp	x1, 407000 <ferror@plt+0x5840>
  405260:	add	x1, x1, #0x159
  405264:	mov	w2, #0x5                   	// #5
  405268:	mov	x0, xzr
  40526c:	bl	401740 <dcgettext@plt>
  405270:	ldp	x3, x4, [x20]
  405274:	ldp	x5, x6, [x20, #16]
  405278:	ldr	x7, [x20, #32]
  40527c:	mov	x2, x0
  405280:	mov	x0, x19
  405284:	ldp	x20, x19, [sp, #64]
  405288:	ldr	x21, [sp, #48]
  40528c:	ldp	x29, x30, [sp, #32]
  405290:	mov	w1, #0x1                   	// #1
  405294:	add	sp, sp, #0x50
  405298:	b	401660 <__fprintf_chk@plt>
  40529c:	adrp	x1, 407000 <ferror@plt+0x5840>
  4052a0:	add	x1, x1, #0x17d
  4052a4:	mov	w2, #0x5                   	// #5
  4052a8:	mov	x0, xzr
  4052ac:	bl	401740 <dcgettext@plt>
  4052b0:	ldp	x3, x4, [x20]
  4052b4:	ldp	x5, x6, [x20, #16]
  4052b8:	ldp	x7, x8, [x20, #32]
  4052bc:	mov	x2, x0
  4052c0:	b	4052f0 <ferror@plt+0x3b30>
  4052c4:	adrp	x1, 407000 <ferror@plt+0x5840>
  4052c8:	add	x1, x1, #0x1a5
  4052cc:	mov	w2, #0x5                   	// #5
  4052d0:	mov	x0, xzr
  4052d4:	bl	401740 <dcgettext@plt>
  4052d8:	ldr	x9, [x20, #48]
  4052dc:	ldp	x3, x4, [x20]
  4052e0:	ldp	x5, x6, [x20, #16]
  4052e4:	ldp	x7, x8, [x20, #32]
  4052e8:	mov	x2, x0
  4052ec:	str	x9, [sp, #8]
  4052f0:	mov	w1, #0x1                   	// #1
  4052f4:	str	x8, [sp]
  4052f8:	b	405368 <ferror@plt+0x3ba8>
  4052fc:	adrp	x1, 407000 <ferror@plt+0x5840>
  405300:	add	x1, x1, #0x201
  405304:	mov	w2, #0x5                   	// #5
  405308:	mov	x0, xzr
  40530c:	bl	401740 <dcgettext@plt>
  405310:	ldp	x8, x9, [x20, #56]
  405314:	ldp	x3, x4, [x20]
  405318:	ldp	x5, x6, [x20, #16]
  40531c:	ldr	x7, [x20, #32]
  405320:	ldur	q0, [x20, #40]
  405324:	mov	x2, x0
  405328:	str	x9, [sp, #24]
  40532c:	b	40535c <ferror@plt+0x3b9c>
  405330:	adrp	x1, 407000 <ferror@plt+0x5840>
  405334:	add	x1, x1, #0x1d1
  405338:	mov	w2, #0x5                   	// #5
  40533c:	mov	x0, xzr
  405340:	bl	401740 <dcgettext@plt>
  405344:	ldp	x3, x4, [x20]
  405348:	ldp	x5, x6, [x20, #16]
  40534c:	ldr	x7, [x20, #32]
  405350:	ldur	q0, [x20, #40]
  405354:	ldr	x8, [x20, #56]
  405358:	mov	x2, x0
  40535c:	str	x8, [sp, #16]
  405360:	mov	w1, #0x1                   	// #1
  405364:	str	q0, [sp]
  405368:	mov	x0, x19
  40536c:	bl	401660 <__fprintf_chk@plt>
  405370:	ldp	x20, x19, [sp, #64]
  405374:	ldr	x21, [sp, #48]
  405378:	ldp	x29, x30, [sp, #32]
  40537c:	add	sp, sp, #0x50
  405380:	ret
  405384:	mov	x8, xzr
  405388:	ldr	x9, [x4, x8, lsl #3]
  40538c:	add	x8, x8, #0x1
  405390:	cbnz	x9, 405388 <ferror@plt+0x3bc8>
  405394:	sub	x5, x8, #0x1
  405398:	b	405098 <ferror@plt+0x38d8>
  40539c:	sub	sp, sp, #0x60
  4053a0:	stp	x29, x30, [sp, #80]
  4053a4:	ldr	w9, [x4, #24]
  4053a8:	add	x29, sp, #0x50
  4053ac:	mov	w8, w9
  4053b0:	tbz	w9, #31, 4053e4 <ferror@plt+0x3c24>
  4053b4:	add	w8, w9, #0x8
  4053b8:	cmn	w9, #0x8
  4053bc:	str	w8, [x4, #24]
  4053c0:	b.gt	4053e4 <ferror@plt+0x3c24>
  4053c4:	ldr	x10, [x4, #8]
  4053c8:	sxtw	x9, w9
  4053cc:	add	x9, x10, x9
  4053d0:	ldr	x9, [x9]
  4053d4:	str	x9, [sp]
  4053d8:	cbnz	x9, 4053fc <ferror@plt+0x3c3c>
  4053dc:	mov	x5, xzr
  4053e0:	b	40569c <ferror@plt+0x3edc>
  4053e4:	ldr	x9, [x4]
  4053e8:	add	x10, x9, #0x8
  4053ec:	str	x10, [x4]
  4053f0:	ldr	x9, [x9]
  4053f4:	str	x9, [sp]
  4053f8:	cbz	x9, 4053dc <ferror@plt+0x3c1c>
  4053fc:	tbnz	w8, #31, 405408 <ferror@plt+0x3c48>
  405400:	mov	w9, w8
  405404:	b	405434 <ferror@plt+0x3c74>
  405408:	add	w9, w8, #0x8
  40540c:	cmn	w8, #0x8
  405410:	str	w9, [x4, #24]
  405414:	b.gt	405434 <ferror@plt+0x3c74>
  405418:	ldr	x10, [x4, #8]
  40541c:	add	x8, x10, w8, sxtw
  405420:	ldr	x8, [x8]
  405424:	str	x8, [sp, #8]
  405428:	cbnz	x8, 40544c <ferror@plt+0x3c8c>
  40542c:	mov	w5, #0x1                   	// #1
  405430:	b	40569c <ferror@plt+0x3edc>
  405434:	ldr	x8, [x4]
  405438:	add	x10, x8, #0x8
  40543c:	str	x10, [x4]
  405440:	ldr	x8, [x8]
  405444:	str	x8, [sp, #8]
  405448:	cbz	x8, 40542c <ferror@plt+0x3c6c>
  40544c:	tbnz	w9, #31, 405458 <ferror@plt+0x3c98>
  405450:	mov	w8, w9
  405454:	b	405484 <ferror@plt+0x3cc4>
  405458:	add	w8, w9, #0x8
  40545c:	cmn	w9, #0x8
  405460:	str	w8, [x4, #24]
  405464:	b.gt	405484 <ferror@plt+0x3cc4>
  405468:	ldr	x10, [x4, #8]
  40546c:	add	x9, x10, w9, sxtw
  405470:	ldr	x9, [x9]
  405474:	str	x9, [sp, #16]
  405478:	cbnz	x9, 40549c <ferror@plt+0x3cdc>
  40547c:	mov	w5, #0x2                   	// #2
  405480:	b	40569c <ferror@plt+0x3edc>
  405484:	ldr	x9, [x4]
  405488:	add	x10, x9, #0x8
  40548c:	str	x10, [x4]
  405490:	ldr	x9, [x9]
  405494:	str	x9, [sp, #16]
  405498:	cbz	x9, 40547c <ferror@plt+0x3cbc>
  40549c:	tbnz	w8, #31, 4054a8 <ferror@plt+0x3ce8>
  4054a0:	mov	w9, w8
  4054a4:	b	4054d4 <ferror@plt+0x3d14>
  4054a8:	add	w9, w8, #0x8
  4054ac:	cmn	w8, #0x8
  4054b0:	str	w9, [x4, #24]
  4054b4:	b.gt	4054d4 <ferror@plt+0x3d14>
  4054b8:	ldr	x10, [x4, #8]
  4054bc:	add	x8, x10, w8, sxtw
  4054c0:	ldr	x8, [x8]
  4054c4:	str	x8, [sp, #24]
  4054c8:	cbnz	x8, 4054ec <ferror@plt+0x3d2c>
  4054cc:	mov	w5, #0x3                   	// #3
  4054d0:	b	40569c <ferror@plt+0x3edc>
  4054d4:	ldr	x8, [x4]
  4054d8:	add	x10, x8, #0x8
  4054dc:	str	x10, [x4]
  4054e0:	ldr	x8, [x8]
  4054e4:	str	x8, [sp, #24]
  4054e8:	cbz	x8, 4054cc <ferror@plt+0x3d0c>
  4054ec:	tbnz	w9, #31, 4054f8 <ferror@plt+0x3d38>
  4054f0:	mov	w8, w9
  4054f4:	b	405524 <ferror@plt+0x3d64>
  4054f8:	add	w8, w9, #0x8
  4054fc:	cmn	w9, #0x8
  405500:	str	w8, [x4, #24]
  405504:	b.gt	405524 <ferror@plt+0x3d64>
  405508:	ldr	x10, [x4, #8]
  40550c:	add	x9, x10, w9, sxtw
  405510:	ldr	x9, [x9]
  405514:	str	x9, [sp, #32]
  405518:	cbnz	x9, 40553c <ferror@plt+0x3d7c>
  40551c:	mov	w5, #0x4                   	// #4
  405520:	b	40569c <ferror@plt+0x3edc>
  405524:	ldr	x9, [x4]
  405528:	add	x10, x9, #0x8
  40552c:	str	x10, [x4]
  405530:	ldr	x9, [x9]
  405534:	str	x9, [sp, #32]
  405538:	cbz	x9, 40551c <ferror@plt+0x3d5c>
  40553c:	tbnz	w8, #31, 405548 <ferror@plt+0x3d88>
  405540:	mov	w9, w8
  405544:	b	405564 <ferror@plt+0x3da4>
  405548:	add	w9, w8, #0x8
  40554c:	cmn	w8, #0x8
  405550:	str	w9, [x4, #24]
  405554:	b.gt	405564 <ferror@plt+0x3da4>
  405558:	ldr	x10, [x4, #8]
  40555c:	add	x8, x10, w8, sxtw
  405560:	b	405570 <ferror@plt+0x3db0>
  405564:	ldr	x8, [x4]
  405568:	add	x10, x8, #0x8
  40556c:	str	x10, [x4]
  405570:	ldr	x8, [x8]
  405574:	str	x8, [sp, #40]
  405578:	cbz	x8, 405588 <ferror@plt+0x3dc8>
  40557c:	tbnz	w9, #31, 405590 <ferror@plt+0x3dd0>
  405580:	mov	w8, w9
  405584:	b	4055ac <ferror@plt+0x3dec>
  405588:	mov	w5, #0x5                   	// #5
  40558c:	b	40569c <ferror@plt+0x3edc>
  405590:	add	w8, w9, #0x8
  405594:	cmn	w9, #0x8
  405598:	str	w8, [x4, #24]
  40559c:	b.gt	4055ac <ferror@plt+0x3dec>
  4055a0:	ldr	x10, [x4, #8]
  4055a4:	add	x9, x10, w9, sxtw
  4055a8:	b	4055b8 <ferror@plt+0x3df8>
  4055ac:	ldr	x9, [x4]
  4055b0:	add	x10, x9, #0x8
  4055b4:	str	x10, [x4]
  4055b8:	ldr	x9, [x9]
  4055bc:	str	x9, [sp, #48]
  4055c0:	cbz	x9, 4055d0 <ferror@plt+0x3e10>
  4055c4:	tbnz	w8, #31, 4055d8 <ferror@plt+0x3e18>
  4055c8:	mov	w9, w8
  4055cc:	b	4055f4 <ferror@plt+0x3e34>
  4055d0:	mov	w5, #0x6                   	// #6
  4055d4:	b	40569c <ferror@plt+0x3edc>
  4055d8:	add	w9, w8, #0x8
  4055dc:	cmn	w8, #0x8
  4055e0:	str	w9, [x4, #24]
  4055e4:	b.gt	4055f4 <ferror@plt+0x3e34>
  4055e8:	ldr	x10, [x4, #8]
  4055ec:	add	x8, x10, w8, sxtw
  4055f0:	b	405600 <ferror@plt+0x3e40>
  4055f4:	ldr	x8, [x4]
  4055f8:	add	x10, x8, #0x8
  4055fc:	str	x10, [x4]
  405600:	ldr	x8, [x8]
  405604:	str	x8, [sp, #56]
  405608:	cbz	x8, 405618 <ferror@plt+0x3e58>
  40560c:	tbnz	w9, #31, 405620 <ferror@plt+0x3e60>
  405610:	mov	w8, w9
  405614:	b	40563c <ferror@plt+0x3e7c>
  405618:	mov	w5, #0x7                   	// #7
  40561c:	b	40569c <ferror@plt+0x3edc>
  405620:	add	w8, w9, #0x8
  405624:	cmn	w9, #0x8
  405628:	str	w8, [x4, #24]
  40562c:	b.gt	40563c <ferror@plt+0x3e7c>
  405630:	ldr	x10, [x4, #8]
  405634:	add	x9, x10, w9, sxtw
  405638:	b	405648 <ferror@plt+0x3e88>
  40563c:	ldr	x9, [x4]
  405640:	add	x10, x9, #0x8
  405644:	str	x10, [x4]
  405648:	ldr	x9, [x9]
  40564c:	str	x9, [sp, #64]
  405650:	cbz	x9, 405698 <ferror@plt+0x3ed8>
  405654:	tbz	w8, #31, 405674 <ferror@plt+0x3eb4>
  405658:	add	w9, w8, #0x8
  40565c:	cmn	w8, #0x8
  405660:	str	w9, [x4, #24]
  405664:	b.gt	405674 <ferror@plt+0x3eb4>
  405668:	ldr	x9, [x4, #8]
  40566c:	add	x8, x9, w8, sxtw
  405670:	b	405680 <ferror@plt+0x3ec0>
  405674:	ldr	x8, [x4]
  405678:	add	x9, x8, #0x8
  40567c:	str	x9, [x4]
  405680:	ldr	x8, [x8]
  405684:	str	x8, [sp, #72]
  405688:	cmp	x8, #0x0
  40568c:	mov	w8, #0x9                   	// #9
  405690:	cinc	x5, x8, ne  // ne = any
  405694:	b	40569c <ferror@plt+0x3edc>
  405698:	mov	w5, #0x8                   	// #8
  40569c:	mov	x4, sp
  4056a0:	bl	405098 <ferror@plt+0x38d8>
  4056a4:	ldp	x29, x30, [sp, #80]
  4056a8:	add	sp, sp, #0x60
  4056ac:	ret
  4056b0:	sub	sp, sp, #0xf0
  4056b4:	stp	x29, x30, [sp, #224]
  4056b8:	add	x29, sp, #0xe0
  4056bc:	mov	x8, #0xffffffffffffffe0    	// #-32
  4056c0:	mov	x9, sp
  4056c4:	sub	x10, x29, #0x60
  4056c8:	movk	x8, #0xff80, lsl #32
  4056cc:	add	x11, x29, #0x10
  4056d0:	add	x9, x9, #0x80
  4056d4:	add	x10, x10, #0x20
  4056d8:	stp	x9, x8, [x29, #-16]
  4056dc:	stp	x11, x10, [x29, #-32]
  4056e0:	stp	x4, x5, [x29, #-96]
  4056e4:	stp	x6, x7, [x29, #-80]
  4056e8:	stp	q0, q1, [sp]
  4056ec:	ldp	q0, q1, [x29, #-32]
  4056f0:	sub	x4, x29, #0x40
  4056f4:	stp	q2, q3, [sp, #32]
  4056f8:	stp	q4, q5, [sp, #64]
  4056fc:	stp	q6, q7, [sp, #96]
  405700:	stp	q0, q1, [x29, #-64]
  405704:	bl	40539c <ferror@plt+0x3bdc>
  405708:	ldp	x29, x30, [sp, #224]
  40570c:	add	sp, sp, #0xf0
  405710:	ret
  405714:	stp	x29, x30, [sp, #-16]!
  405718:	adrp	x1, 407000 <ferror@plt+0x5840>
  40571c:	add	x1, x1, #0x271
  405720:	mov	w2, #0x5                   	// #5
  405724:	mov	x0, xzr
  405728:	mov	x29, sp
  40572c:	bl	401740 <dcgettext@plt>
  405730:	adrp	x2, 407000 <ferror@plt+0x5840>
  405734:	mov	x1, x0
  405738:	add	x2, x2, #0x286
  40573c:	mov	w0, #0x1                   	// #1
  405740:	bl	401590 <__printf_chk@plt>
  405744:	adrp	x1, 407000 <ferror@plt+0x5840>
  405748:	add	x1, x1, #0x29c
  40574c:	mov	w2, #0x5                   	// #5
  405750:	mov	x0, xzr
  405754:	bl	401740 <dcgettext@plt>
  405758:	adrp	x2, 406000 <ferror@plt+0x4840>
  40575c:	adrp	x3, 406000 <ferror@plt+0x4840>
  405760:	mov	x1, x0
  405764:	add	x2, x2, #0x979
  405768:	add	x3, x3, #0xb71
  40576c:	mov	w0, #0x1                   	// #1
  405770:	bl	401590 <__printf_chk@plt>
  405774:	adrp	x1, 407000 <ferror@plt+0x5840>
  405778:	add	x1, x1, #0x2b0
  40577c:	mov	w2, #0x5                   	// #5
  405780:	mov	x0, xzr
  405784:	bl	401740 <dcgettext@plt>
  405788:	adrp	x8, 418000 <ferror@plt+0x16840>
  40578c:	ldr	x1, [x8, #608]
  405790:	ldp	x29, x30, [sp], #16
  405794:	b	401750 <fputs_unlocked@plt>
  405798:	stp	x29, x30, [sp, #-32]!
  40579c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4057a0:	udiv	x8, x8, x1
  4057a4:	cmp	x8, x0
  4057a8:	str	x19, [sp, #16]
  4057ac:	mov	x29, sp
  4057b0:	b.cc	4057d4 <ferror@plt+0x4014>  // b.lo, b.ul, b.last
  4057b4:	mul	x19, x1, x0
  4057b8:	mov	x0, x19
  4057bc:	bl	401540 <malloc@plt>
  4057c0:	cbz	x19, 4057c8 <ferror@plt+0x4008>
  4057c4:	cbz	x0, 4057d4 <ferror@plt+0x4014>
  4057c8:	ldr	x19, [sp, #16]
  4057cc:	ldp	x29, x30, [sp], #32
  4057d0:	ret
  4057d4:	bl	405b14 <ferror@plt+0x4354>
  4057d8:	stp	x29, x30, [sp, #-32]!
  4057dc:	str	x19, [sp, #16]
  4057e0:	mov	x29, sp
  4057e4:	mov	x19, x0
  4057e8:	bl	401540 <malloc@plt>
  4057ec:	cbz	x19, 4057f4 <ferror@plt+0x4034>
  4057f0:	cbz	x0, 405800 <ferror@plt+0x4040>
  4057f4:	ldr	x19, [sp, #16]
  4057f8:	ldp	x29, x30, [sp], #32
  4057fc:	ret
  405800:	bl	405b14 <ferror@plt+0x4354>
  405804:	stp	x29, x30, [sp, #-32]!
  405808:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40580c:	udiv	x8, x8, x2
  405810:	cmp	x8, x1
  405814:	str	x19, [sp, #16]
  405818:	mov	x29, sp
  40581c:	b.cc	405854 <ferror@plt+0x4094>  // b.lo, b.ul, b.last
  405820:	mul	x19, x2, x1
  405824:	cbz	x0, 405838 <ferror@plt+0x4078>
  405828:	cbnz	x19, 405838 <ferror@plt+0x4078>
  40582c:	bl	4016b0 <free@plt>
  405830:	mov	x0, xzr
  405834:	b	405848 <ferror@plt+0x4088>
  405838:	mov	x1, x19
  40583c:	bl	4015d0 <realloc@plt>
  405840:	cbz	x19, 405848 <ferror@plt+0x4088>
  405844:	cbz	x0, 405854 <ferror@plt+0x4094>
  405848:	ldr	x19, [sp, #16]
  40584c:	ldp	x29, x30, [sp], #32
  405850:	ret
  405854:	bl	405b14 <ferror@plt+0x4354>
  405858:	stp	x29, x30, [sp, #-32]!
  40585c:	str	x19, [sp, #16]
  405860:	mov	x19, x1
  405864:	mov	x29, sp
  405868:	cbz	x0, 40587c <ferror@plt+0x40bc>
  40586c:	cbnz	x19, 40587c <ferror@plt+0x40bc>
  405870:	bl	4016b0 <free@plt>
  405874:	mov	x0, xzr
  405878:	b	40588c <ferror@plt+0x40cc>
  40587c:	mov	x1, x19
  405880:	bl	4015d0 <realloc@plt>
  405884:	cbz	x19, 40588c <ferror@plt+0x40cc>
  405888:	cbz	x0, 405898 <ferror@plt+0x40d8>
  40588c:	ldr	x19, [sp, #16]
  405890:	ldp	x29, x30, [sp], #32
  405894:	ret
  405898:	bl	405b14 <ferror@plt+0x4354>
  40589c:	stp	x29, x30, [sp, #-32]!
  4058a0:	ldr	x8, [x1]
  4058a4:	str	x19, [sp, #16]
  4058a8:	mov	x29, sp
  4058ac:	cbz	x0, 4058f0 <ferror@plt+0x4130>
  4058b0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4058b4:	movk	x9, #0x5554
  4058b8:	udiv	x9, x9, x2
  4058bc:	cmp	x9, x8
  4058c0:	b.ls	40592c <ferror@plt+0x416c>  // b.plast
  4058c4:	add	x8, x8, x8, lsr #1
  4058c8:	add	x9, x8, #0x1
  4058cc:	mul	x8, x9, x2
  4058d0:	str	x9, [x1]
  4058d4:	cbz	x8, 405930 <ferror@plt+0x4170>
  4058d8:	mov	x1, x8
  4058dc:	bl	4015d0 <realloc@plt>
  4058e0:	cbz	x0, 40592c <ferror@plt+0x416c>
  4058e4:	ldr	x19, [sp, #16]
  4058e8:	ldp	x29, x30, [sp], #32
  4058ec:	ret
  4058f0:	cbnz	x8, 405904 <ferror@plt+0x4144>
  4058f4:	mov	w8, #0x80                  	// #128
  4058f8:	udiv	x8, x8, x2
  4058fc:	cmp	x2, #0x80
  405900:	cinc	x8, x8, hi  // hi = pmore
  405904:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405908:	udiv	x9, x9, x2
  40590c:	cmp	x9, x8
  405910:	b.cc	40592c <ferror@plt+0x416c>  // b.lo, b.ul, b.last
  405914:	mul	x19, x8, x2
  405918:	mov	x0, x19
  40591c:	str	x8, [x1]
  405920:	bl	401540 <malloc@plt>
  405924:	cbz	x19, 4058e4 <ferror@plt+0x4124>
  405928:	cbnz	x0, 4058e4 <ferror@plt+0x4124>
  40592c:	bl	405b14 <ferror@plt+0x4354>
  405930:	bl	4016b0 <free@plt>
  405934:	mov	x0, xzr
  405938:	ldr	x19, [sp, #16]
  40593c:	ldp	x29, x30, [sp], #32
  405940:	ret
  405944:	stp	x29, x30, [sp, #-32]!
  405948:	str	x19, [sp, #16]
  40594c:	mov	x29, sp
  405950:	mov	x19, x0
  405954:	bl	401540 <malloc@plt>
  405958:	cbz	x19, 405960 <ferror@plt+0x41a0>
  40595c:	cbz	x0, 40596c <ferror@plt+0x41ac>
  405960:	ldr	x19, [sp, #16]
  405964:	ldp	x29, x30, [sp], #32
  405968:	ret
  40596c:	bl	405b14 <ferror@plt+0x4354>
  405970:	stp	x29, x30, [sp, #-16]!
  405974:	ldr	x8, [x1]
  405978:	mov	x29, sp
  40597c:	cbz	x0, 4059b0 <ferror@plt+0x41f0>
  405980:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405984:	movk	x9, #0x5554
  405988:	cmp	x8, x9
  40598c:	b.cs	4059f4 <ferror@plt+0x4234>  // b.hs, b.nlast
  405990:	add	x8, x8, x8, lsr #1
  405994:	adds	x8, x8, #0x1
  405998:	str	x8, [x1]
  40599c:	b.eq	4059d0 <ferror@plt+0x4210>  // b.none
  4059a0:	mov	x1, x8
  4059a4:	bl	4015d0 <realloc@plt>
  4059a8:	cbnz	x0, 4059c8 <ferror@plt+0x4208>
  4059ac:	b	4059f4 <ferror@plt+0x4234>
  4059b0:	cbz	x8, 4059e0 <ferror@plt+0x4220>
  4059b4:	tbnz	x8, #63, 4059f4 <ferror@plt+0x4234>
  4059b8:	mov	x0, x8
  4059bc:	str	x8, [x1]
  4059c0:	bl	401540 <malloc@plt>
  4059c4:	cbz	x0, 4059f4 <ferror@plt+0x4234>
  4059c8:	ldp	x29, x30, [sp], #16
  4059cc:	ret
  4059d0:	bl	4016b0 <free@plt>
  4059d4:	mov	x0, xzr
  4059d8:	ldp	x29, x30, [sp], #16
  4059dc:	ret
  4059e0:	mov	w8, #0x80                  	// #128
  4059e4:	mov	x0, x8
  4059e8:	str	x8, [x1]
  4059ec:	bl	401540 <malloc@plt>
  4059f0:	cbnz	x0, 4059c8 <ferror@plt+0x4208>
  4059f4:	bl	405b14 <ferror@plt+0x4354>
  4059f8:	stp	x29, x30, [sp, #-32]!
  4059fc:	stp	x20, x19, [sp, #16]
  405a00:	mov	x29, sp
  405a04:	mov	x19, x0
  405a08:	bl	401540 <malloc@plt>
  405a0c:	mov	x20, x0
  405a10:	cbz	x19, 405a18 <ferror@plt+0x4258>
  405a14:	cbz	x20, 405a38 <ferror@plt+0x4278>
  405a18:	mov	x0, x20
  405a1c:	mov	w1, wzr
  405a20:	mov	x2, x19
  405a24:	bl	4015a0 <memset@plt>
  405a28:	mov	x0, x20
  405a2c:	ldp	x20, x19, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #32
  405a34:	ret
  405a38:	bl	405b14 <ferror@plt+0x4354>
  405a3c:	stp	x29, x30, [sp, #-16]!
  405a40:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405a44:	udiv	x8, x8, x1
  405a48:	cmp	x8, x0
  405a4c:	mov	x29, sp
  405a50:	b.cc	405a64 <ferror@plt+0x42a4>  // b.lo, b.ul, b.last
  405a54:	bl	405b74 <ferror@plt+0x43b4>
  405a58:	cbz	x0, 405a64 <ferror@plt+0x42a4>
  405a5c:	ldp	x29, x30, [sp], #16
  405a60:	ret
  405a64:	bl	405b14 <ferror@plt+0x4354>
  405a68:	stp	x29, x30, [sp, #-48]!
  405a6c:	stp	x20, x19, [sp, #32]
  405a70:	mov	x20, x0
  405a74:	mov	x0, x1
  405a78:	str	x21, [sp, #16]
  405a7c:	mov	x29, sp
  405a80:	mov	x19, x1
  405a84:	bl	401540 <malloc@plt>
  405a88:	mov	x21, x0
  405a8c:	cbz	x19, 405a94 <ferror@plt+0x42d4>
  405a90:	cbz	x21, 405ab8 <ferror@plt+0x42f8>
  405a94:	mov	x0, x21
  405a98:	mov	x1, x20
  405a9c:	mov	x2, x19
  405aa0:	bl	401450 <memcpy@plt>
  405aa4:	mov	x0, x21
  405aa8:	ldp	x20, x19, [sp, #32]
  405aac:	ldr	x21, [sp, #16]
  405ab0:	ldp	x29, x30, [sp], #48
  405ab4:	ret
  405ab8:	bl	405b14 <ferror@plt+0x4354>
  405abc:	stp	x29, x30, [sp, #-48]!
  405ac0:	str	x21, [sp, #16]
  405ac4:	stp	x20, x19, [sp, #32]
  405ac8:	mov	x29, sp
  405acc:	mov	x19, x0
  405ad0:	bl	401490 <strlen@plt>
  405ad4:	add	x20, x0, #0x1
  405ad8:	mov	x0, x20
  405adc:	bl	401540 <malloc@plt>
  405ae0:	mov	x21, x0
  405ae4:	cbz	x20, 405aec <ferror@plt+0x432c>
  405ae8:	cbz	x21, 405b10 <ferror@plt+0x4350>
  405aec:	mov	x0, x21
  405af0:	mov	x1, x19
  405af4:	mov	x2, x20
  405af8:	bl	401450 <memcpy@plt>
  405afc:	mov	x0, x21
  405b00:	ldp	x20, x19, [sp, #32]
  405b04:	ldr	x21, [sp, #16]
  405b08:	ldp	x29, x30, [sp], #48
  405b0c:	ret
  405b10:	bl	405b14 <ferror@plt+0x4354>
  405b14:	stp	x29, x30, [sp, #-32]!
  405b18:	str	x19, [sp, #16]
  405b1c:	adrp	x8, 418000 <ferror@plt+0x16840>
  405b20:	ldr	w19, [x8, #480]
  405b24:	adrp	x1, 407000 <ferror@plt+0x5840>
  405b28:	add	x1, x1, #0x320
  405b2c:	mov	w2, #0x5                   	// #5
  405b30:	mov	x0, xzr
  405b34:	mov	x29, sp
  405b38:	bl	401740 <dcgettext@plt>
  405b3c:	adrp	x2, 406000 <ferror@plt+0x4840>
  405b40:	mov	x3, x0
  405b44:	add	x2, x2, #0xe4e
  405b48:	mov	w0, w19
  405b4c:	mov	w1, wzr
  405b50:	bl	4014b0 <error@plt>
  405b54:	bl	401600 <abort@plt>
  405b58:	stp	x29, x30, [sp, #-16]!
  405b5c:	mov	x29, sp
  405b60:	bl	4016e0 <strndup@plt>
  405b64:	cbz	x0, 405b70 <ferror@plt+0x43b0>
  405b68:	ldp	x29, x30, [sp], #16
  405b6c:	ret
  405b70:	bl	405b14 <ferror@plt+0x4354>
  405b74:	mov	x8, x1
  405b78:	mov	w1, #0x1                   	// #1
  405b7c:	mov	w9, #0x1                   	// #1
  405b80:	cbz	x0, 405bb8 <ferror@plt+0x43f8>
  405b84:	cbz	x8, 405bb8 <ferror@plt+0x43f8>
  405b88:	umulh	x10, x8, x0
  405b8c:	mov	x1, x8
  405b90:	mov	x9, x0
  405b94:	cbz	x10, 405bb8 <ferror@plt+0x43f8>
  405b98:	stp	x29, x30, [sp, #-16]!
  405b9c:	mov	x29, sp
  405ba0:	bl	401790 <__errno_location@plt>
  405ba4:	mov	w8, #0xc                   	// #12
  405ba8:	str	w8, [x0]
  405bac:	mov	x0, xzr
  405bb0:	ldp	x29, x30, [sp], #16
  405bb4:	ret
  405bb8:	mov	x0, x9
  405bbc:	b	4015b0 <calloc@plt>
  405bc0:	stp	x29, x30, [sp, #-48]!
  405bc4:	str	x21, [sp, #16]
  405bc8:	stp	x20, x19, [sp, #32]
  405bcc:	mov	x29, sp
  405bd0:	mov	x19, x0
  405bd4:	bl	401500 <fileno@plt>
  405bd8:	tbnz	w0, #31, 405c40 <ferror@plt+0x4480>
  405bdc:	mov	x0, x19
  405be0:	bl	401760 <__freading@plt>
  405be4:	cbz	w0, 405c04 <ferror@plt+0x4444>
  405be8:	mov	x0, x19
  405bec:	bl	401500 <fileno@plt>
  405bf0:	mov	w2, #0x1                   	// #1
  405bf4:	mov	x1, xzr
  405bf8:	bl	4014e0 <lseek@plt>
  405bfc:	cmn	x0, #0x1
  405c00:	b.eq	405c40 <ferror@plt+0x4480>  // b.none
  405c04:	mov	x0, x19
  405c08:	bl	405c54 <ferror@plt+0x4494>
  405c0c:	cbz	w0, 405c40 <ferror@plt+0x4480>
  405c10:	bl	401790 <__errno_location@plt>
  405c14:	ldr	w21, [x0]
  405c18:	mov	x20, x0
  405c1c:	mov	x0, x19
  405c20:	bl	401510 <fclose@plt>
  405c24:	cbz	w21, 405c30 <ferror@plt+0x4470>
  405c28:	mov	w0, #0xffffffff            	// #-1
  405c2c:	str	w21, [x20]
  405c30:	ldp	x20, x19, [sp, #32]
  405c34:	ldr	x21, [sp, #16]
  405c38:	ldp	x29, x30, [sp], #48
  405c3c:	ret
  405c40:	mov	x0, x19
  405c44:	ldp	x20, x19, [sp, #32]
  405c48:	ldr	x21, [sp, #16]
  405c4c:	ldp	x29, x30, [sp], #48
  405c50:	b	401510 <fclose@plt>
  405c54:	stp	x29, x30, [sp, #-32]!
  405c58:	str	x19, [sp, #16]
  405c5c:	mov	x19, x0
  405c60:	mov	x29, sp
  405c64:	cbz	x0, 405c8c <ferror@plt+0x44cc>
  405c68:	mov	x0, x19
  405c6c:	bl	401760 <__freading@plt>
  405c70:	cbz	w0, 405c8c <ferror@plt+0x44cc>
  405c74:	ldrb	w8, [x19, #1]
  405c78:	tbz	w8, #0, 405c8c <ferror@plt+0x44cc>
  405c7c:	mov	w2, #0x1                   	// #1
  405c80:	mov	x0, x19
  405c84:	mov	x1, xzr
  405c88:	bl	405cc4 <ferror@plt+0x4504>
  405c8c:	mov	x0, x19
  405c90:	ldr	x19, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #32
  405c98:	b	401710 <fflush@plt>
  405c9c:	ldp	x9, x8, [x0, #32]
  405ca0:	cmp	x8, x9
  405ca4:	b.hi	405cbc <ferror@plt+0x44fc>  // b.pmore
  405ca8:	ldp	x0, x8, [x0, #8]
  405cac:	subs	x8, x8, x0
  405cb0:	b.eq	405cbc <ferror@plt+0x44fc>  // b.none
  405cb4:	str	x8, [x1]
  405cb8:	ret
  405cbc:	mov	x0, xzr
  405cc0:	ret
  405cc4:	stp	x29, x30, [sp, #-48]!
  405cc8:	str	x21, [sp, #16]
  405ccc:	stp	x20, x19, [sp, #32]
  405cd0:	ldp	x9, x8, [x0, #8]
  405cd4:	mov	w20, w2
  405cd8:	mov	x19, x0
  405cdc:	mov	x21, x1
  405ce0:	cmp	x8, x9
  405ce4:	mov	x29, sp
  405ce8:	b.ne	405d00 <ferror@plt+0x4540>  // b.any
  405cec:	ldp	x9, x8, [x19, #32]
  405cf0:	cmp	x8, x9
  405cf4:	b.ne	405d00 <ferror@plt+0x4540>  // b.any
  405cf8:	ldr	x8, [x19, #72]
  405cfc:	cbz	x8, 405d1c <ferror@plt+0x455c>
  405d00:	mov	x0, x19
  405d04:	mov	x1, x21
  405d08:	mov	w2, w20
  405d0c:	ldp	x20, x19, [sp, #32]
  405d10:	ldr	x21, [sp, #16]
  405d14:	ldp	x29, x30, [sp], #48
  405d18:	b	401690 <fseeko@plt>
  405d1c:	mov	x0, x19
  405d20:	bl	401500 <fileno@plt>
  405d24:	mov	x1, x21
  405d28:	mov	w2, w20
  405d2c:	bl	4014e0 <lseek@plt>
  405d30:	cmn	x0, #0x1
  405d34:	b.eq	405d50 <ferror@plt+0x4590>  // b.none
  405d38:	ldr	w9, [x19]
  405d3c:	mov	x8, x0
  405d40:	mov	w0, wzr
  405d44:	str	x8, [x19, #144]
  405d48:	and	w9, w9, #0xffffffef
  405d4c:	str	w9, [x19]
  405d50:	ldp	x20, x19, [sp, #32]
  405d54:	ldr	x21, [sp, #16]
  405d58:	ldp	x29, x30, [sp], #48
  405d5c:	ret
  405d60:	sub	sp, sp, #0x40
  405d64:	stp	x29, x30, [sp, #16]
  405d68:	add	x29, sp, #0x10
  405d6c:	cmp	x0, #0x0
  405d70:	sub	x8, x29, #0x4
  405d74:	stp	x20, x19, [sp, #48]
  405d78:	csel	x20, x8, x0, eq  // eq = none
  405d7c:	mov	x0, x20
  405d80:	stp	x22, x21, [sp, #32]
  405d84:	mov	x22, x2
  405d88:	mov	x19, x1
  405d8c:	bl	401440 <mbrtowc@plt>
  405d90:	mov	x21, x0
  405d94:	cbz	x22, 405db8 <ferror@plt+0x45f8>
  405d98:	cmn	x21, #0x2
  405d9c:	b.cc	405db8 <ferror@plt+0x45f8>  // b.lo, b.ul, b.last
  405da0:	mov	w0, wzr
  405da4:	bl	405f98 <ferror@plt+0x47d8>
  405da8:	tbnz	w0, #0, 405db8 <ferror@plt+0x45f8>
  405dac:	ldrb	w8, [x19]
  405db0:	mov	w21, #0x1                   	// #1
  405db4:	str	w8, [x20]
  405db8:	mov	x0, x21
  405dbc:	ldp	x20, x19, [sp, #48]
  405dc0:	ldp	x22, x21, [sp, #32]
  405dc4:	ldp	x29, x30, [sp, #16]
  405dc8:	add	sp, sp, #0x40
  405dcc:	ret
  405dd0:	stp	x29, x30, [sp, #-48]!
  405dd4:	str	x21, [sp, #16]
  405dd8:	stp	x20, x19, [sp, #32]
  405ddc:	mov	x29, sp
  405de0:	mov	x20, x0
  405de4:	bl	4014f0 <__fpending@plt>
  405de8:	ldr	w21, [x20]
  405dec:	mov	x19, x0
  405df0:	mov	x0, x20
  405df4:	bl	405bc0 <ferror@plt+0x4400>
  405df8:	mov	w8, w0
  405dfc:	tbnz	w21, #5, 405e30 <ferror@plt+0x4670>
  405e00:	cmp	w8, #0x0
  405e04:	csetm	w0, ne  // ne = any
  405e08:	cbnz	x19, 405e20 <ferror@plt+0x4660>
  405e0c:	cbz	w8, 405e20 <ferror@plt+0x4660>
  405e10:	bl	401790 <__errno_location@plt>
  405e14:	ldr	w8, [x0]
  405e18:	cmp	w8, #0x9
  405e1c:	csetm	w0, ne  // ne = any
  405e20:	ldp	x20, x19, [sp, #32]
  405e24:	ldr	x21, [sp, #16]
  405e28:	ldp	x29, x30, [sp], #48
  405e2c:	ret
  405e30:	cbnz	w8, 405e3c <ferror@plt+0x467c>
  405e34:	bl	401790 <__errno_location@plt>
  405e38:	str	wzr, [x0]
  405e3c:	mov	w0, #0xffffffff            	// #-1
  405e40:	ldp	x20, x19, [sp, #32]
  405e44:	ldr	x21, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #48
  405e4c:	ret
  405e50:	stp	x29, x30, [sp, #-64]!
  405e54:	str	x28, [sp, #16]
  405e58:	stp	x22, x21, [sp, #32]
  405e5c:	stp	x20, x19, [sp, #48]
  405e60:	mov	x29, sp
  405e64:	sub	sp, sp, #0x1, lsl #12
  405e68:	cbz	x1, 405f68 <ferror@plt+0x47a8>
  405e6c:	mov	x20, x1
  405e70:	mov	x19, x0
  405e74:	bl	406034 <ferror@plt+0x4874>
  405e78:	mov	x21, x0
  405e7c:	mov	w22, #0x3                   	// #3
  405e80:	b	405e88 <ferror@plt+0x46c8>
  405e84:	cbnz	w8, 405ef8 <ferror@plt+0x4738>
  405e88:	cbz	x21, 405f00 <ferror@plt+0x4740>
  405e8c:	mov	x1, sp
  405e90:	mov	x0, x19
  405e94:	bl	405c9c <ferror@plt+0x44dc>
  405e98:	cbz	x0, 405ed4 <ferror@plt+0x4714>
  405e9c:	ldr	x8, [sp]
  405ea0:	cbz	x8, 405ed4 <ferror@plt+0x4714>
  405ea4:	cmp	x8, x20
  405ea8:	ldr	x9, [x19, #8]
  405eac:	csel	x8, x8, x20, cc  // cc = lo, ul, last
  405eb0:	sub	x20, x20, x8
  405eb4:	subs	x10, x21, x8
  405eb8:	csel	w11, w22, wzr, eq  // eq = none
  405ebc:	cmp	x20, #0x0
  405ec0:	add	x9, x9, x8
  405ec4:	csinc	w8, w11, wzr, ne  // ne = any
  405ec8:	csel	x21, x21, x10, eq  // eq = none
  405ecc:	str	x9, [x19, #8]
  405ed0:	cbnz	w8, 405e84 <ferror@plt+0x46c4>
  405ed4:	mov	x0, x19
  405ed8:	bl	401580 <fgetc@plt>
  405edc:	cmn	w0, #0x1
  405ee0:	b.eq	405f70 <ferror@plt+0x47b0>  // b.none
  405ee4:	sub	x20, x20, #0x1
  405ee8:	cbz	x20, 405f68 <ferror@plt+0x47a8>
  405eec:	mov	w8, wzr
  405ef0:	sub	x21, x21, #0x1
  405ef4:	b	405e84 <ferror@plt+0x46c4>
  405ef8:	cmp	w8, #0x3
  405efc:	b.ne	405f68 <ferror@plt+0x47a8>  // b.any
  405f00:	mov	x0, x19
  405f04:	bl	401500 <fileno@plt>
  405f08:	tbnz	w0, #31, 405f30 <ferror@plt+0x4770>
  405f0c:	mov	w2, #0x1                   	// #1
  405f10:	mov	x1, xzr
  405f14:	bl	4014e0 <lseek@plt>
  405f18:	tbnz	x0, #63, 405f30 <ferror@plt+0x4770>
  405f1c:	mov	w2, #0x1                   	// #1
  405f20:	mov	x0, x19
  405f24:	mov	x1, x20
  405f28:	bl	405cc4 <ferror@plt+0x4504>
  405f2c:	b	405f80 <ferror@plt+0x47c0>
  405f30:	mov	w22, #0x1000                	// #4096
  405f34:	cmp	x20, #0x1, lsl #12
  405f38:	csel	x21, x20, x22, cc  // cc = lo, ul, last
  405f3c:	mov	x0, sp
  405f40:	mov	w1, #0x1                   	// #1
  405f44:	mov	x2, x21
  405f48:	mov	x3, x19
  405f4c:	bl	4016a0 <fread@plt>
  405f50:	cmp	x0, x21
  405f54:	csel	x8, xzr, x21, cc  // cc = lo, ul, last
  405f58:	cmp	x0, x21
  405f5c:	b.cc	405f70 <ferror@plt+0x47b0>  // b.lo, b.ul, b.last
  405f60:	sub	x20, x20, x8
  405f64:	cbnz	x20, 405f34 <ferror@plt+0x4774>
  405f68:	mov	w0, wzr
  405f6c:	b	405f80 <ferror@plt+0x47c0>
  405f70:	mov	x0, x19
  405f74:	bl	4017c0 <ferror@plt>
  405f78:	cmp	w0, #0x0
  405f7c:	csetm	w0, ne  // ne = any
  405f80:	add	sp, sp, #0x1, lsl #12
  405f84:	ldp	x20, x19, [sp, #48]
  405f88:	ldp	x22, x21, [sp, #32]
  405f8c:	ldr	x28, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #64
  405f94:	ret
  405f98:	stp	x29, x30, [sp, #-32]!
  405f9c:	mov	x1, xzr
  405fa0:	str	x19, [sp, #16]
  405fa4:	mov	x29, sp
  405fa8:	bl	4017b0 <setlocale@plt>
  405fac:	cbz	x0, 405fd8 <ferror@plt+0x4818>
  405fb0:	adrp	x1, 407000 <ferror@plt+0x5840>
  405fb4:	add	x1, x1, #0x331
  405fb8:	mov	x19, x0
  405fbc:	bl	401670 <strcmp@plt>
  405fc0:	cbz	w0, 405fe8 <ferror@plt+0x4828>
  405fc4:	adrp	x1, 407000 <ferror@plt+0x5840>
  405fc8:	add	x1, x1, #0x333
  405fcc:	mov	x0, x19
  405fd0:	bl	401670 <strcmp@plt>
  405fd4:	cbz	w0, 405fe8 <ferror@plt+0x4828>
  405fd8:	mov	w0, #0x1                   	// #1
  405fdc:	ldr	x19, [sp, #16]
  405fe0:	ldp	x29, x30, [sp], #32
  405fe4:	ret
  405fe8:	mov	w0, wzr
  405fec:	ldr	x19, [sp, #16]
  405ff0:	ldp	x29, x30, [sp], #32
  405ff4:	ret
  405ff8:	stp	x29, x30, [sp, #-16]!
  405ffc:	mov	w0, #0xe                   	// #14
  406000:	mov	x29, sp
  406004:	bl	401520 <nl_langinfo@plt>
  406008:	adrp	x8, 407000 <ferror@plt+0x5840>
  40600c:	add	x8, x8, #0xf5
  406010:	cmp	x0, #0x0
  406014:	csel	x8, x8, x0, eq  // eq = none
  406018:	ldrb	w9, [x8]
  40601c:	adrp	x10, 407000 <ferror@plt+0x5840>
  406020:	add	x10, x10, #0x339
  406024:	cmp	w9, #0x0
  406028:	csel	x0, x10, x8, eq  // eq = none
  40602c:	ldp	x29, x30, [sp], #16
  406030:	ret
  406034:	ldp	x9, x8, [x0, #32]
  406038:	cmp	x8, x9
  40603c:	b.ls	406048 <ferror@plt+0x4888>  // b.plast
  406040:	mov	x0, xzr
  406044:	ret
  406048:	ldp	x9, x8, [x0, #8]
  40604c:	ldrb	w10, [x0, #1]
  406050:	sub	x8, x8, x9
  406054:	tbnz	w10, #0, 406060 <ferror@plt+0x48a0>
  406058:	add	x0, x8, xzr
  40605c:	ret
  406060:	ldr	x9, [x0, #88]
  406064:	ldr	x10, [x0, #72]
  406068:	sub	x9, x9, x10
  40606c:	add	x0, x8, x9
  406070:	ret
  406074:	nop
  406078:	stp	x29, x30, [sp, #-64]!
  40607c:	mov	x29, sp
  406080:	stp	x19, x20, [sp, #16]
  406084:	adrp	x20, 417000 <ferror@plt+0x15840>
  406088:	add	x20, x20, #0xdf0
  40608c:	stp	x21, x22, [sp, #32]
  406090:	adrp	x21, 417000 <ferror@plt+0x15840>
  406094:	add	x21, x21, #0xde8
  406098:	sub	x20, x20, x21
  40609c:	mov	w22, w0
  4060a0:	stp	x23, x24, [sp, #48]
  4060a4:	mov	x23, x1
  4060a8:	mov	x24, x2
  4060ac:	bl	401408 <mbrtowc@plt-0x38>
  4060b0:	cmp	xzr, x20, asr #3
  4060b4:	b.eq	4060e0 <ferror@plt+0x4920>  // b.none
  4060b8:	asr	x20, x20, #3
  4060bc:	mov	x19, #0x0                   	// #0
  4060c0:	ldr	x3, [x21, x19, lsl #3]
  4060c4:	mov	x2, x24
  4060c8:	add	x19, x19, #0x1
  4060cc:	mov	x1, x23
  4060d0:	mov	w0, w22
  4060d4:	blr	x3
  4060d8:	cmp	x20, x19
  4060dc:	b.ne	4060c0 <ferror@plt+0x4900>  // b.any
  4060e0:	ldp	x19, x20, [sp, #16]
  4060e4:	ldp	x21, x22, [sp, #32]
  4060e8:	ldp	x23, x24, [sp, #48]
  4060ec:	ldp	x29, x30, [sp], #64
  4060f0:	ret
  4060f4:	nop
  4060f8:	ret
  4060fc:	nop
  406100:	adrp	x2, 418000 <ferror@plt+0x16840>
  406104:	mov	x1, #0x0                   	// #0
  406108:	ldr	x2, [x2, #464]
  40610c:	b	4014c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406110 <.fini>:
  406110:	stp	x29, x30, [sp, #-16]!
  406114:	mov	x29, sp
  406118:	ldp	x29, x30, [sp], #16
  40611c:	ret
