// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/22/2016 20:20:26"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module finalproject2 (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[8:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \xy_plot_controller|Add0~21_sumout ;
wire \counterAsync[0]~0_combout ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \lfsrY|shift[2]~feeder_combout ;
wire \lfsrY|shift[1]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \lfsrY|shift[3]~feeder_combout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \lfsrY|shift[6]~feeder_combout ;
wire \lfsrY|shift[5]~feeder_combout ;
wire \lfsrY|shift[4]~feeder_combout ;
wire \lfsrY|shift~0_combout ;
wire \lfsrY|shift[0]~_wirecell_combout ;
wire \xy_plot_controller|always0~1_combout ;
wire \xy_plot_controller|Add1~13_sumout ;
wire \lfsrX|shift[3]~feeder_combout ;
wire \lfsrX|shift[2]~feeder_combout ;
wire \lfsrX|shift[1]~feeder_combout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \lfsrX|shift[7]~feeder_combout ;
wire \lfsrX|shift[6]~feeder_combout ;
wire \lfsrX|shift[5]~feeder_combout ;
wire \lfsrX|shift[4]~feeder_combout ;
wire \lfsrX|shift~0_combout ;
wire \lfsrX|shift[0]~_wirecell_combout ;
wire \xy_plot_controller|Add1~14 ;
wire \xy_plot_controller|Add1~17_sumout ;
wire \xy_plot_controller|Add2~5_sumout ;
wire \xy_plot_controller|Selector25~0_combout ;
wire \xy_plot_controller|Add2~6 ;
wire \xy_plot_controller|Add2~9_sumout ;
wire \xy_plot_controller|Selector24~0_combout ;
wire \xy_plot_controller|Add2~10 ;
wire \xy_plot_controller|Add2~13_sumout ;
wire \xy_plot_controller|Selector23~0_combout ;
wire \xy_plot_controller|Add2~14 ;
wire \xy_plot_controller|Add2~17_sumout ;
wire \xy_plot_controller|Selector22~0_combout ;
wire \xy_plot_controller|Add2~18 ;
wire \xy_plot_controller|Add2~21_sumout ;
wire \xy_plot_controller|Selector21~0_combout ;
wire \xy_plot_controller|Add2~22 ;
wire \xy_plot_controller|Add2~25_sumout ;
wire \xy_plot_controller|Selector20~0_combout ;
wire \xy_plot_controller|Equal2~0_combout ;
wire \xy_plot_controller|plot_x[4]~2_combout ;
wire \xy_plot_controller|Add1~18 ;
wire \xy_plot_controller|Add1~21_sumout ;
wire \xy_plot_controller|Add1~22 ;
wire \xy_plot_controller|Add1~25_sumout ;
wire \xy_plot_controller|Add1~26 ;
wire \xy_plot_controller|Add1~29_sumout ;
wire \xy_plot_controller|Add1~30 ;
wire \xy_plot_controller|Add1~9_sumout ;
wire \xy_plot_controller|Add1~10 ;
wire \xy_plot_controller|Add1~5_sumout ;
wire \xy_plot_controller|Equal1~1_combout ;
wire \xy_plot_controller|plot_x[4]~0_combout ;
wire \xy_plot_controller|Add1~6 ;
wire \xy_plot_controller|Add1~1_sumout ;
wire \xy_plot_controller|Equal1~0_combout ;
wire \xy_plot_controller|plot_x[4]~1_combout ;
wire \xy_plot_controller|Selector16~0_combout ;
wire \xy_plot_controller|state.PLOT~q ;
wire \xy_plot_controller|plot_y[0]~0_combout ;
wire \xy_plot_controller|plot_y[0]~1_combout ;
wire \xy_plot_controller|plot_y[0]~2_combout ;
wire \xy_plot_controller|Add0~22 ;
wire \xy_plot_controller|Add0~25_sumout ;
wire \xy_plot_controller|Add0~26 ;
wire \xy_plot_controller|Add0~17_sumout ;
wire \xy_plot_controller|Add0~18 ;
wire \xy_plot_controller|Add0~9_sumout ;
wire \xy_plot_controller|Add0~10 ;
wire \xy_plot_controller|Add0~5_sumout ;
wire \xy_plot_controller|Add0~6 ;
wire \xy_plot_controller|Add0~13_sumout ;
wire \xy_plot_controller|Add0~14 ;
wire \xy_plot_controller|Add0~1_sumout ;
wire \xy_plot_controller|always0~0_combout ;
wire \xy_plot_controller|state.INIT~q ;
wire \xy_plot_controller|Selector18~0_combout ;
wire \xy_plot_controller|state.CLEAR_VGA_MEM~q ;
wire \xy_plot_controller|Add2~26 ;
wire \xy_plot_controller|Add2~1_sumout ;
wire \xy_plot_controller|Selector19~0_combout ;
wire \xy_plot_controller|Selector17~0_combout ;
wire \xy_plot_controller|state.DONE~q ;
wire \xy_plot_controller|done~0_combout ;
wire \xy_plot_controller|done~q ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \xy_plot_controller|Selector15~0_combout ;
wire \xy_plot_controller|plot_en~q ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|yCounter[4]~DUPLICATE_q ;
wire \VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \xy_plot_controller|Selector26~0_combout ;
wire \lsfrCOLOUR|shift[2]~feeder_combout ;
wire \lsfrCOLOUR|shift[1]~feeder_combout ;
wire \lsfrCOLOUR|shift~0_combout ;
wire \lsfrCOLOUR|shift[0]~_wirecell_combout ;
wire \xy_plot_controller|Selector26~1_combout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \xy_plot_controller|Selector27~0_combout ;
wire \xy_plot_controller|Selector27~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \xy_plot_controller|Selector28~0_combout ;
wire \xy_plot_controller|Selector28~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [7:0] \xy_plot_controller|plot_x ;
wire [6:0] \xy_plot_controller|plot_y ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \lsfrCOLOUR|shift ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \lfsrY|shift ;
wire [7:0] \lfsrX|shift ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \xy_plot_controller|plot_colour ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [6:0] \xy_plot_controller|counterDot ;
wire [7:0] counterAsync;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\xy_plot_controller|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N0
cyclonev_lcell_comb \xy_plot_controller|Add0~21 (
// Equation(s):
// \xy_plot_controller|Add0~21_sumout  = SUM(( \xy_plot_controller|plot_y [0] ) + ( VCC ) + ( !VCC ))
// \xy_plot_controller|Add0~22  = CARRY(( \xy_plot_controller|plot_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~21_sumout ),
	.cout(\xy_plot_controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~21 .extended_lut = "off";
defparam \xy_plot_controller|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \xy_plot_controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N27
cyclonev_lcell_comb \counterAsync[0]~0 (
// Equation(s):
// \counterAsync[0]~0_combout  = !counterAsync[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterAsync[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterAsync[0]~0 .extended_lut = "off";
defparam \counterAsync[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \counterAsync[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N29
dffeas \counterAsync[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counterAsync[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[0] .is_wysiwyg = "true";
defparam \counterAsync[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N0
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counterAsync[1] ) + ( counterAsync[0] ) + ( !VCC ))
// \Add0~26  = CARRY(( counterAsync[1] ) + ( counterAsync[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[0]),
	.datad(!counterAsync[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N1
dffeas \counterAsync[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[1] .is_wysiwyg = "true";
defparam \counterAsync[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N3
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counterAsync[2] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( counterAsync[2] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N4
dffeas \counterAsync[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[2] .is_wysiwyg = "true";
defparam \counterAsync[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N51
cyclonev_lcell_comb \lfsrY|shift[2]~feeder (
// Equation(s):
// \lfsrY|shift[2]~feeder_combout  = counterAsync[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[2]~feeder .extended_lut = "off";
defparam \lfsrY|shift[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lfsrY|shift[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N12
cyclonev_lcell_comb \lfsrY|shift[1]~feeder (
// Equation(s):
// \lfsrY|shift[1]~feeder_combout  = counterAsync[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[1]~feeder .extended_lut = "off";
defparam \lfsrY|shift[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lfsrY|shift[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y75_N14
dffeas \lfsrY|shift[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[1]~feeder_combout ),
	.asdata(\lfsrY|shift[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[1] .is_wysiwyg = "true";
defparam \lfsrY|shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N53
dffeas \lfsrY|shift[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[2]~feeder_combout ),
	.asdata(\lfsrY|shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[2] .is_wysiwyg = "true";
defparam \lfsrY|shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N6
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counterAsync[3] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( counterAsync[3] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N7
dffeas \counterAsync[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[3] .is_wysiwyg = "true";
defparam \counterAsync[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N48
cyclonev_lcell_comb \lfsrY|shift[3]~feeder (
// Equation(s):
// \lfsrY|shift[3]~feeder_combout  = counterAsync[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[3]~feeder .extended_lut = "off";
defparam \lfsrY|shift[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lfsrY|shift[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N50
dffeas \lfsrY|shift[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[3]~feeder_combout ),
	.asdata(\lfsrY|shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[3] .is_wysiwyg = "true";
defparam \lfsrY|shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counterAsync[4] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( counterAsync[4] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N11
dffeas \counterAsync[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[4] .is_wysiwyg = "true";
defparam \counterAsync[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N12
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counterAsync[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( counterAsync[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N14
dffeas \counterAsync[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[5] .is_wysiwyg = "true";
defparam \counterAsync[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N15
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counterAsync[6] ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( counterAsync[6] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N17
dffeas \counterAsync[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[6] .is_wysiwyg = "true";
defparam \counterAsync[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N39
cyclonev_lcell_comb \lfsrY|shift[6]~feeder (
// Equation(s):
// \lfsrY|shift[6]~feeder_combout  = counterAsync[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[6]~feeder .extended_lut = "off";
defparam \lfsrY|shift[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lfsrY|shift[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N36
cyclonev_lcell_comb \lfsrY|shift[5]~feeder (
// Equation(s):
// \lfsrY|shift[5]~feeder_combout  = counterAsync[5]

	.dataa(gnd),
	.datab(!counterAsync[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[5]~feeder .extended_lut = "off";
defparam \lfsrY|shift[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \lfsrY|shift[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N45
cyclonev_lcell_comb \lfsrY|shift[4]~feeder (
// Equation(s):
// \lfsrY|shift[4]~feeder_combout  = counterAsync[4]

	.dataa(gnd),
	.datab(!counterAsync[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[4]~feeder .extended_lut = "off";
defparam \lfsrY|shift[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \lfsrY|shift[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N47
dffeas \lfsrY|shift[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[4]~feeder_combout ),
	.asdata(\lfsrY|shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[4] .is_wysiwyg = "true";
defparam \lfsrY|shift[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N38
dffeas \lfsrY|shift[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[5]~feeder_combout ),
	.asdata(\lfsrY|shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[5] .is_wysiwyg = "true";
defparam \lfsrY|shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N41
dffeas \lfsrY|shift[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift[6]~feeder_combout ),
	.asdata(\lfsrY|shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[6] .is_wysiwyg = "true";
defparam \lfsrY|shift[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N54
cyclonev_lcell_comb \lfsrY|shift~0 (
// Equation(s):
// \lfsrY|shift~0_combout  = ( counterAsync[0] & ( \lfsrY|shift [6] & ( (\KEY[0]~input_o  & (!\lfsrY|shift [2] $ (!\lfsrY|shift [3] $ (\lfsrY|shift [1])))) ) ) ) # ( !counterAsync[0] & ( \lfsrY|shift [6] & ( (!\KEY[0]~input_o ) # (!\lfsrY|shift [2] $ 
// (!\lfsrY|shift [3] $ (\lfsrY|shift [1]))) ) ) ) # ( counterAsync[0] & ( !\lfsrY|shift [6] & ( (\KEY[0]~input_o  & (!\lfsrY|shift [2] $ (!\lfsrY|shift [3] $ (!\lfsrY|shift [1])))) ) ) ) # ( !counterAsync[0] & ( !\lfsrY|shift [6] & ( (!\KEY[0]~input_o ) # 
// (!\lfsrY|shift [2] $ (!\lfsrY|shift [3] $ (!\lfsrY|shift [1]))) ) ) )

	.dataa(!\lfsrY|shift [2]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\lfsrY|shift [3]),
	.datad(!\lfsrY|shift [1]),
	.datae(!counterAsync[0]),
	.dataf(!\lfsrY|shift [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift~0 .extended_lut = "off";
defparam \lfsrY|shift~0 .lut_mask = 64'hEDDE2112DEED1221;
defparam \lfsrY|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N55
dffeas \lfsrY|shift[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrY|shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrY|shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrY|shift[0] .is_wysiwyg = "true";
defparam \lfsrY|shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N27
cyclonev_lcell_comb \lfsrY|shift[0]~_wirecell (
// Equation(s):
// \lfsrY|shift[0]~_wirecell_combout  = !\lfsrY|shift [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lfsrY|shift [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrY|shift[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrY|shift[0]~_wirecell .extended_lut = "off";
defparam \lfsrY|shift[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \lfsrY|shift[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N36
cyclonev_lcell_comb \xy_plot_controller|always0~1 (
// Equation(s):
// \xy_plot_controller|always0~1_combout  = ( \xy_plot_controller|plot_y [1] & ( (\xy_plot_controller|plot_y [2] & \xy_plot_controller|plot_y [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [2]),
	.datad(!\xy_plot_controller|plot_y [0]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|always0~1 .extended_lut = "off";
defparam \xy_plot_controller|always0~1 .lut_mask = 64'h00000000000F000F;
defparam \xy_plot_controller|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N0
cyclonev_lcell_comb \xy_plot_controller|Add1~13 (
// Equation(s):
// \xy_plot_controller|Add1~13_sumout  = SUM(( \xy_plot_controller|plot_x [0] ) + ( VCC ) + ( !VCC ))
// \xy_plot_controller|Add1~14  = CARRY(( \xy_plot_controller|plot_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~13_sumout ),
	.cout(\xy_plot_controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~13 .extended_lut = "off";
defparam \xy_plot_controller|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \xy_plot_controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N15
cyclonev_lcell_comb \lfsrX|shift[3]~feeder (
// Equation(s):
// \lfsrX|shift[3]~feeder_combout  = ( counterAsync[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counterAsync[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[3]~feeder .extended_lut = "off";
defparam \lfsrX|shift[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsrX|shift[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N6
cyclonev_lcell_comb \lfsrX|shift[2]~feeder (
// Equation(s):
// \lfsrX|shift[2]~feeder_combout  = counterAsync[2]

	.dataa(gnd),
	.datab(!counterAsync[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[2]~feeder .extended_lut = "off";
defparam \lfsrX|shift[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \lfsrX|shift[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N9
cyclonev_lcell_comb \lfsrX|shift[1]~feeder (
// Equation(s):
// \lfsrX|shift[1]~feeder_combout  = counterAsync[1]

	.dataa(!counterAsync[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[1]~feeder .extended_lut = "off";
defparam \lfsrX|shift[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \lfsrX|shift[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N11
dffeas \lfsrX|shift[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[1]~feeder_combout ),
	.asdata(\lfsrX|shift[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[1] .is_wysiwyg = "true";
defparam \lfsrX|shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y75_N8
dffeas \lfsrX|shift[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[2]~feeder_combout ),
	.asdata(\lfsrX|shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[2] .is_wysiwyg = "true";
defparam \lfsrX|shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y75_N17
dffeas \lfsrX|shift[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[3]~feeder_combout ),
	.asdata(\lfsrX|shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[3] .is_wysiwyg = "true";
defparam \lfsrX|shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N18
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counterAsync[7] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counterAsync[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N19
dffeas \counterAsync[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterAsync[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counterAsync[7] .is_wysiwyg = "true";
defparam \counterAsync[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N24
cyclonev_lcell_comb \lfsrX|shift[7]~feeder (
// Equation(s):
// \lfsrX|shift[7]~feeder_combout  = ( counterAsync[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counterAsync[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[7]~feeder .extended_lut = "off";
defparam \lfsrX|shift[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lfsrX|shift[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N33
cyclonev_lcell_comb \lfsrX|shift[6]~feeder (
// Equation(s):
// \lfsrX|shift[6]~feeder_combout  = counterAsync[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[6]~feeder .extended_lut = "off";
defparam \lfsrX|shift[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lfsrX|shift[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N30
cyclonev_lcell_comb \lfsrX|shift[5]~feeder (
// Equation(s):
// \lfsrX|shift[5]~feeder_combout  = counterAsync[5]

	.dataa(gnd),
	.datab(!counterAsync[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[5]~feeder .extended_lut = "off";
defparam \lfsrX|shift[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \lfsrX|shift[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N42
cyclonev_lcell_comb \lfsrX|shift[4]~feeder (
// Equation(s):
// \lfsrX|shift[4]~feeder_combout  = counterAsync[4]

	.dataa(gnd),
	.datab(!counterAsync[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[4]~feeder .extended_lut = "off";
defparam \lfsrX|shift[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \lfsrX|shift[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y75_N44
dffeas \lfsrX|shift[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[4]~feeder_combout ),
	.asdata(\lfsrX|shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[4] .is_wysiwyg = "true";
defparam \lfsrX|shift[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N32
dffeas \lfsrX|shift[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[5]~feeder_combout ),
	.asdata(\lfsrX|shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[5] .is_wysiwyg = "true";
defparam \lfsrX|shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N35
dffeas \lfsrX|shift[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[6]~feeder_combout ),
	.asdata(\lfsrX|shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[6] .is_wysiwyg = "true";
defparam \lfsrX|shift[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y75_N26
dffeas \lfsrX|shift[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift[7]~feeder_combout ),
	.asdata(\lfsrX|shift [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[7] .is_wysiwyg = "true";
defparam \lfsrX|shift[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N48
cyclonev_lcell_comb \lfsrX|shift~0 (
// Equation(s):
// \lfsrX|shift~0_combout  = ( \KEY[0]~input_o  & ( \lfsrX|shift [7] & ( !\lfsrX|shift [3] $ (!\lfsrX|shift [1] $ (\lfsrX|shift [2])) ) ) ) # ( !\KEY[0]~input_o  & ( \lfsrX|shift [7] & ( !counterAsync[0] ) ) ) # ( \KEY[0]~input_o  & ( !\lfsrX|shift [7] & ( 
// !\lfsrX|shift [3] $ (!\lfsrX|shift [1] $ (!\lfsrX|shift [2])) ) ) ) # ( !\KEY[0]~input_o  & ( !\lfsrX|shift [7] & ( !counterAsync[0] ) ) )

	.dataa(!\lfsrX|shift [3]),
	.datab(!\lfsrX|shift [1]),
	.datac(!counterAsync[0]),
	.datad(!\lfsrX|shift [2]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\lfsrX|shift [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift~0 .extended_lut = "off";
defparam \lfsrX|shift~0 .lut_mask = 64'hF0F09966F0F06699;
defparam \lfsrX|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N50
dffeas \lfsrX|shift[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lfsrX|shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lfsrX|shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lfsrX|shift[0] .is_wysiwyg = "true";
defparam \lfsrX|shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N24
cyclonev_lcell_comb \lfsrX|shift[0]~_wirecell (
// Equation(s):
// \lfsrX|shift[0]~_wirecell_combout  = ( !\lfsrX|shift [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lfsrX|shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lfsrX|shift[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lfsrX|shift[0]~_wirecell .extended_lut = "off";
defparam \lfsrX|shift[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \lfsrX|shift[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N3
cyclonev_lcell_comb \xy_plot_controller|Add1~17 (
// Equation(s):
// \xy_plot_controller|Add1~17_sumout  = SUM(( \xy_plot_controller|plot_x [1] ) + ( GND ) + ( \xy_plot_controller|Add1~14  ))
// \xy_plot_controller|Add1~18  = CARRY(( \xy_plot_controller|plot_x [1] ) + ( GND ) + ( \xy_plot_controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~17_sumout ),
	.cout(\xy_plot_controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~17 .extended_lut = "off";
defparam \xy_plot_controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N0
cyclonev_lcell_comb \xy_plot_controller|Add2~5 (
// Equation(s):
// \xy_plot_controller|Add2~5_sumout  = SUM(( \xy_plot_controller|counterDot [0] ) + ( VCC ) + ( !VCC ))
// \xy_plot_controller|Add2~6  = CARRY(( \xy_plot_controller|counterDot [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xy_plot_controller|counterDot [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~5_sumout ),
	.cout(\xy_plot_controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~5 .extended_lut = "off";
defparam \xy_plot_controller|Add2~5 .lut_mask = 64'h0000000000003333;
defparam \xy_plot_controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N39
cyclonev_lcell_comb \xy_plot_controller|Selector25~0 (
// Equation(s):
// \xy_plot_controller|Selector25~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~5_sumout )) # (\xy_plot_controller|counterDot [0]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~5_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~5_sumout )) # 
// (\xy_plot_controller|counterDot [0]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~5_sumout ),
	.datad(!\xy_plot_controller|counterDot [0]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector25~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector25~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N41
dffeas \xy_plot_controller|counterDot[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[0] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N3
cyclonev_lcell_comb \xy_plot_controller|Add2~9 (
// Equation(s):
// \xy_plot_controller|Add2~9_sumout  = SUM(( \xy_plot_controller|counterDot [1] ) + ( GND ) + ( \xy_plot_controller|Add2~6  ))
// \xy_plot_controller|Add2~10  = CARRY(( \xy_plot_controller|counterDot [1] ) + ( GND ) + ( \xy_plot_controller|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|counterDot [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~9_sumout ),
	.cout(\xy_plot_controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~9 .extended_lut = "off";
defparam \xy_plot_controller|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xy_plot_controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N45
cyclonev_lcell_comb \xy_plot_controller|Selector24~0 (
// Equation(s):
// \xy_plot_controller|Selector24~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~9_sumout )) # (\xy_plot_controller|counterDot [1]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~9_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~9_sumout )) # 
// (\xy_plot_controller|counterDot [1]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~9_sumout ),
	.datad(!\xy_plot_controller|counterDot [1]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector24~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector24~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N47
dffeas \xy_plot_controller|counterDot[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[1] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N6
cyclonev_lcell_comb \xy_plot_controller|Add2~13 (
// Equation(s):
// \xy_plot_controller|Add2~13_sumout  = SUM(( \xy_plot_controller|counterDot [2] ) + ( GND ) + ( \xy_plot_controller|Add2~10  ))
// \xy_plot_controller|Add2~14  = CARRY(( \xy_plot_controller|counterDot [2] ) + ( GND ) + ( \xy_plot_controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|counterDot [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~13_sumout ),
	.cout(\xy_plot_controller|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~13 .extended_lut = "off";
defparam \xy_plot_controller|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xy_plot_controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N36
cyclonev_lcell_comb \xy_plot_controller|Selector23~0 (
// Equation(s):
// \xy_plot_controller|Selector23~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~13_sumout )) # (\xy_plot_controller|counterDot [2]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~13_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~13_sumout )) # 
// (\xy_plot_controller|counterDot [2]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~13_sumout ),
	.datad(!\xy_plot_controller|counterDot [2]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector23~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector23~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N38
dffeas \xy_plot_controller|counterDot[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[2] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N9
cyclonev_lcell_comb \xy_plot_controller|Add2~17 (
// Equation(s):
// \xy_plot_controller|Add2~17_sumout  = SUM(( \xy_plot_controller|counterDot [3] ) + ( GND ) + ( \xy_plot_controller|Add2~14  ))
// \xy_plot_controller|Add2~18  = CARRY(( \xy_plot_controller|counterDot [3] ) + ( GND ) + ( \xy_plot_controller|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|counterDot [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~17_sumout ),
	.cout(\xy_plot_controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~17 .extended_lut = "off";
defparam \xy_plot_controller|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xy_plot_controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N42
cyclonev_lcell_comb \xy_plot_controller|Selector22~0 (
// Equation(s):
// \xy_plot_controller|Selector22~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~17_sumout )) # (\xy_plot_controller|counterDot [3]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~17_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~17_sumout )) # 
// (\xy_plot_controller|counterDot [3]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~17_sumout ),
	.datad(!\xy_plot_controller|counterDot [3]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector22~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector22~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N44
dffeas \xy_plot_controller|counterDot[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[3] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N12
cyclonev_lcell_comb \xy_plot_controller|Add2~21 (
// Equation(s):
// \xy_plot_controller|Add2~21_sumout  = SUM(( \xy_plot_controller|counterDot [4] ) + ( GND ) + ( \xy_plot_controller|Add2~18  ))
// \xy_plot_controller|Add2~22  = CARRY(( \xy_plot_controller|counterDot [4] ) + ( GND ) + ( \xy_plot_controller|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|counterDot [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~21_sumout ),
	.cout(\xy_plot_controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~21 .extended_lut = "off";
defparam \xy_plot_controller|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xy_plot_controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N51
cyclonev_lcell_comb \xy_plot_controller|Selector21~0 (
// Equation(s):
// \xy_plot_controller|Selector21~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~21_sumout )) # (\xy_plot_controller|counterDot [4]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~21_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~21_sumout )) # 
// (\xy_plot_controller|counterDot [4]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~21_sumout ),
	.datad(!\xy_plot_controller|counterDot [4]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector21~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector21~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N53
dffeas \xy_plot_controller|counterDot[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[4] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N15
cyclonev_lcell_comb \xy_plot_controller|Add2~25 (
// Equation(s):
// \xy_plot_controller|Add2~25_sumout  = SUM(( \xy_plot_controller|counterDot [5] ) + ( GND ) + ( \xy_plot_controller|Add2~22  ))
// \xy_plot_controller|Add2~26  = CARRY(( \xy_plot_controller|counterDot [5] ) + ( GND ) + ( \xy_plot_controller|Add2~22  ))

	.dataa(!\xy_plot_controller|counterDot [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~25_sumout ),
	.cout(\xy_plot_controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~25 .extended_lut = "off";
defparam \xy_plot_controller|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \xy_plot_controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N48
cyclonev_lcell_comb \xy_plot_controller|Selector20~0 (
// Equation(s):
// \xy_plot_controller|Selector20~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~25_sumout )) # (\xy_plot_controller|counterDot [5]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~25_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~25_sumout )) # 
// (\xy_plot_controller|counterDot [5]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~25_sumout ),
	.datad(!\xy_plot_controller|counterDot [5]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector20~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector20~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N50
dffeas \xy_plot_controller|counterDot[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[5] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N24
cyclonev_lcell_comb \xy_plot_controller|Equal2~0 (
// Equation(s):
// \xy_plot_controller|Equal2~0_combout  = ( \xy_plot_controller|counterDot [2] & ( \xy_plot_controller|counterDot [0] & ( (\xy_plot_controller|counterDot [5] & (\xy_plot_controller|counterDot [3] & (\xy_plot_controller|counterDot [4] & 
// \xy_plot_controller|counterDot [1]))) ) ) )

	.dataa(!\xy_plot_controller|counterDot [5]),
	.datab(!\xy_plot_controller|counterDot [3]),
	.datac(!\xy_plot_controller|counterDot [4]),
	.datad(!\xy_plot_controller|counterDot [1]),
	.datae(!\xy_plot_controller|counterDot [2]),
	.dataf(!\xy_plot_controller|counterDot [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Equal2~0 .extended_lut = "off";
defparam \xy_plot_controller|Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \xy_plot_controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N42
cyclonev_lcell_comb \xy_plot_controller|plot_x[4]~2 (
// Equation(s):
// \xy_plot_controller|plot_x[4]~2_combout  = ( !\xy_plot_controller|plot_x[4]~1_combout  & ( !\xy_plot_controller|state.DONE~q  & ( (\KEY[0]~input_o  & ((!\xy_plot_controller|Equal2~0_combout ) # ((!\xy_plot_controller|state.PLOT~q ) # 
// (!\xy_plot_controller|counterDot [6])))) ) ) )

	.dataa(!\xy_plot_controller|Equal2~0_combout ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\xy_plot_controller|counterDot [6]),
	.datae(!\xy_plot_controller|plot_x[4]~1_combout ),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_x[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_x[4]~2 .extended_lut = "off";
defparam \xy_plot_controller|plot_x[4]~2 .lut_mask = 64'h0F0E000000000000;
defparam \xy_plot_controller|plot_x[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N5
dffeas \xy_plot_controller|plot_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~17_sumout ),
	.asdata(\lfsrX|shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[1] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N6
cyclonev_lcell_comb \xy_plot_controller|Add1~21 (
// Equation(s):
// \xy_plot_controller|Add1~21_sumout  = SUM(( \xy_plot_controller|plot_x [2] ) + ( GND ) + ( \xy_plot_controller|Add1~18  ))
// \xy_plot_controller|Add1~22  = CARRY(( \xy_plot_controller|plot_x [2] ) + ( GND ) + ( \xy_plot_controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~21_sumout ),
	.cout(\xy_plot_controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~21 .extended_lut = "off";
defparam \xy_plot_controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N8
dffeas \xy_plot_controller|plot_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~21_sumout ),
	.asdata(\lfsrX|shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[2] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N9
cyclonev_lcell_comb \xy_plot_controller|Add1~25 (
// Equation(s):
// \xy_plot_controller|Add1~25_sumout  = SUM(( \xy_plot_controller|plot_x [3] ) + ( GND ) + ( \xy_plot_controller|Add1~22  ))
// \xy_plot_controller|Add1~26  = CARRY(( \xy_plot_controller|plot_x [3] ) + ( GND ) + ( \xy_plot_controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~25_sumout ),
	.cout(\xy_plot_controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~25 .extended_lut = "off";
defparam \xy_plot_controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N11
dffeas \xy_plot_controller|plot_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~25_sumout ),
	.asdata(\lfsrX|shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[3] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N12
cyclonev_lcell_comb \xy_plot_controller|Add1~29 (
// Equation(s):
// \xy_plot_controller|Add1~29_sumout  = SUM(( \xy_plot_controller|plot_x [4] ) + ( GND ) + ( \xy_plot_controller|Add1~26  ))
// \xy_plot_controller|Add1~30  = CARRY(( \xy_plot_controller|plot_x [4] ) + ( GND ) + ( \xy_plot_controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~29_sumout ),
	.cout(\xy_plot_controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~29 .extended_lut = "off";
defparam \xy_plot_controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N14
dffeas \xy_plot_controller|plot_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~29_sumout ),
	.asdata(\lfsrX|shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[4] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N15
cyclonev_lcell_comb \xy_plot_controller|Add1~9 (
// Equation(s):
// \xy_plot_controller|Add1~9_sumout  = SUM(( \xy_plot_controller|plot_x [5] ) + ( GND ) + ( \xy_plot_controller|Add1~30  ))
// \xy_plot_controller|Add1~10  = CARRY(( \xy_plot_controller|plot_x [5] ) + ( GND ) + ( \xy_plot_controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~9_sumout ),
	.cout(\xy_plot_controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~9 .extended_lut = "off";
defparam \xy_plot_controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N17
dffeas \xy_plot_controller|plot_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~9_sumout ),
	.asdata(\lfsrX|shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[5] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N18
cyclonev_lcell_comb \xy_plot_controller|Add1~5 (
// Equation(s):
// \xy_plot_controller|Add1~5_sumout  = SUM(( \xy_plot_controller|plot_x [6] ) + ( GND ) + ( \xy_plot_controller|Add1~10  ))
// \xy_plot_controller|Add1~6  = CARRY(( \xy_plot_controller|plot_x [6] ) + ( GND ) + ( \xy_plot_controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~5_sumout ),
	.cout(\xy_plot_controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~5 .extended_lut = "off";
defparam \xy_plot_controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N20
dffeas \xy_plot_controller|plot_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~5_sumout ),
	.asdata(\lfsrX|shift [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[6] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N45
cyclonev_lcell_comb \xy_plot_controller|Equal1~1 (
// Equation(s):
// \xy_plot_controller|Equal1~1_combout  = ( \xy_plot_controller|plot_x [6] & ( \xy_plot_controller|plot_x [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Equal1~1 .extended_lut = "off";
defparam \xy_plot_controller|Equal1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \xy_plot_controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N24
cyclonev_lcell_comb \xy_plot_controller|plot_x[4]~0 (
// Equation(s):
// \xy_plot_controller|plot_x[4]~0_combout  = ( \xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( \xy_plot_controller|Equal1~0_combout  & ( (!\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Equal1~1_combout ) ) ) ) # ( 
// !\xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( \xy_plot_controller|Equal1~0_combout  & ( !\xy_plot_controller|state.PLOT~q  ) ) ) # ( !\xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( !\xy_plot_controller|Equal1~0_combout  & ( 
// !\xy_plot_controller|state.PLOT~q  ) ) )

	.dataa(gnd),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(gnd),
	.datad(!\xy_plot_controller|Equal1~1_combout ),
	.datae(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.dataf(!\xy_plot_controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_x[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_x[4]~0 .extended_lut = "off";
defparam \xy_plot_controller|plot_x[4]~0 .lut_mask = 64'hCCCC0000CCCC00CC;
defparam \xy_plot_controller|plot_x[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N2
dffeas \xy_plot_controller|plot_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~13_sumout ),
	.asdata(\lfsrX|shift[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[0] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N21
cyclonev_lcell_comb \xy_plot_controller|Add1~1 (
// Equation(s):
// \xy_plot_controller|Add1~1_sumout  = SUM(( \xy_plot_controller|plot_x [7] ) + ( GND ) + ( \xy_plot_controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add1~1 .extended_lut = "off";
defparam \xy_plot_controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y75_N23
dffeas \xy_plot_controller|plot_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add1~1_sumout ),
	.asdata(\lfsrX|shift [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_x[4]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_x[7] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N48
cyclonev_lcell_comb \xy_plot_controller|Equal1~0 (
// Equation(s):
// \xy_plot_controller|Equal1~0_combout  = ( \xy_plot_controller|plot_x [7] & ( \xy_plot_controller|plot_x [2] & ( (\xy_plot_controller|plot_x [0] & (\xy_plot_controller|plot_x [4] & (\xy_plot_controller|plot_x [1] & \xy_plot_controller|plot_x [3]))) ) ) )

	.dataa(!\xy_plot_controller|plot_x [0]),
	.datab(!\xy_plot_controller|plot_x [4]),
	.datac(!\xy_plot_controller|plot_x [1]),
	.datad(!\xy_plot_controller|plot_x [3]),
	.datae(!\xy_plot_controller|plot_x [7]),
	.dataf(!\xy_plot_controller|plot_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Equal1~0 .extended_lut = "off";
defparam \xy_plot_controller|Equal1~0 .lut_mask = 64'h0000000000000001;
defparam \xy_plot_controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N39
cyclonev_lcell_comb \xy_plot_controller|plot_x[4]~1 (
// Equation(s):
// \xy_plot_controller|plot_x[4]~1_combout  = ( \xy_plot_controller|Equal1~1_combout  & ( (\xy_plot_controller|always0~0_combout  & (\xy_plot_controller|always0~1_combout  & (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & \xy_plot_controller|Equal1~0_combout 
// ))) ) )

	.dataa(!\xy_plot_controller|always0~0_combout ),
	.datab(!\xy_plot_controller|always0~1_combout ),
	.datac(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datad(!\xy_plot_controller|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_x[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_x[4]~1 .extended_lut = "off";
defparam \xy_plot_controller|plot_x[4]~1 .lut_mask = 64'h0000000000010001;
defparam \xy_plot_controller|plot_x[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N57
cyclonev_lcell_comb \xy_plot_controller|Selector16~0 (
// Equation(s):
// \xy_plot_controller|Selector16~0_combout  = ( \xy_plot_controller|Equal2~0_combout  & ( ((!\xy_plot_controller|counterDot [6] & \xy_plot_controller|state.PLOT~q )) # (\xy_plot_controller|plot_x[4]~1_combout ) ) ) # ( !\xy_plot_controller|Equal2~0_combout  
// & ( (\xy_plot_controller|state.PLOT~q ) # (\xy_plot_controller|plot_x[4]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\xy_plot_controller|counterDot [6]),
	.datac(!\xy_plot_controller|plot_x[4]~1_combout ),
	.datad(!\xy_plot_controller|state.PLOT~q ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector16~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector16~0 .lut_mask = 64'h0FFF0FFF0FCF0FCF;
defparam \xy_plot_controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N59
dffeas \xy_plot_controller|state.PLOT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|state.PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|state.PLOT .is_wysiwyg = "true";
defparam \xy_plot_controller|state.PLOT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N33
cyclonev_lcell_comb \xy_plot_controller|plot_y[0]~0 (
// Equation(s):
// \xy_plot_controller|plot_y[0]~0_combout  = ( !\xy_plot_controller|state.PLOT~q  & ( !\xy_plot_controller|state.CLEAR_VGA_MEM~q  ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_y[0]~0 .extended_lut = "off";
defparam \xy_plot_controller|plot_y[0]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \xy_plot_controller|plot_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N12
cyclonev_lcell_comb \xy_plot_controller|plot_y[0]~1 (
// Equation(s):
// \xy_plot_controller|plot_y[0]~1_combout  = ( \xy_plot_controller|Equal1~0_combout  & ( \xy_plot_controller|always0~0_combout  & ( (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & ((!\xy_plot_controller|Equal1~1_combout ) # 
// (\xy_plot_controller|always0~1_combout ))) ) ) ) # ( !\xy_plot_controller|Equal1~0_combout  & ( \xy_plot_controller|always0~0_combout  & ( \xy_plot_controller|state.CLEAR_VGA_MEM~q  ) ) ) # ( \xy_plot_controller|Equal1~0_combout  & ( 
// !\xy_plot_controller|always0~0_combout  & ( (!\xy_plot_controller|Equal1~1_combout  & \xy_plot_controller|state.CLEAR_VGA_MEM~q ) ) ) ) # ( !\xy_plot_controller|Equal1~0_combout  & ( !\xy_plot_controller|always0~0_combout  & ( 
// \xy_plot_controller|state.CLEAR_VGA_MEM~q  ) ) )

	.dataa(!\xy_plot_controller|Equal1~1_combout ),
	.datab(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datac(!\xy_plot_controller|always0~1_combout ),
	.datad(gnd),
	.datae(!\xy_plot_controller|Equal1~0_combout ),
	.dataf(!\xy_plot_controller|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_y[0]~1 .extended_lut = "off";
defparam \xy_plot_controller|plot_y[0]~1 .lut_mask = 64'h3333222233332323;
defparam \xy_plot_controller|plot_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N45
cyclonev_lcell_comb \xy_plot_controller|plot_y[0]~2 (
// Equation(s):
// \xy_plot_controller|plot_y[0]~2_combout  = ( !\xy_plot_controller|plot_y[0]~1_combout  & ( !\xy_plot_controller|state.DONE~q  & ( (\KEY[0]~input_o  & ((!\xy_plot_controller|Equal2~0_combout ) # ((!\xy_plot_controller|state.PLOT~q ) # 
// (!\xy_plot_controller|counterDot [6])))) ) ) )

	.dataa(!\xy_plot_controller|Equal2~0_combout ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|counterDot [6]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\xy_plot_controller|plot_y[0]~1_combout ),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|plot_y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|plot_y[0]~2 .extended_lut = "off";
defparam \xy_plot_controller|plot_y[0]~2 .lut_mask = 64'h00FE000000000000;
defparam \xy_plot_controller|plot_y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N2
dffeas \xy_plot_controller|plot_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~21_sumout ),
	.asdata(\lfsrY|shift[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[0] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N3
cyclonev_lcell_comb \xy_plot_controller|Add0~25 (
// Equation(s):
// \xy_plot_controller|Add0~25_sumout  = SUM(( \xy_plot_controller|plot_y [1] ) + ( GND ) + ( \xy_plot_controller|Add0~22  ))
// \xy_plot_controller|Add0~26  = CARRY(( \xy_plot_controller|plot_y [1] ) + ( GND ) + ( \xy_plot_controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~25_sumout ),
	.cout(\xy_plot_controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~25 .extended_lut = "off";
defparam \xy_plot_controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N5
dffeas \xy_plot_controller|plot_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~25_sumout ),
	.asdata(\lfsrY|shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[1] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N6
cyclonev_lcell_comb \xy_plot_controller|Add0~17 (
// Equation(s):
// \xy_plot_controller|Add0~17_sumout  = SUM(( \xy_plot_controller|plot_y [2] ) + ( GND ) + ( \xy_plot_controller|Add0~26  ))
// \xy_plot_controller|Add0~18  = CARRY(( \xy_plot_controller|plot_y [2] ) + ( GND ) + ( \xy_plot_controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~17_sumout ),
	.cout(\xy_plot_controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~17 .extended_lut = "off";
defparam \xy_plot_controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N8
dffeas \xy_plot_controller|plot_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~17_sumout ),
	.asdata(\lfsrY|shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[2] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N9
cyclonev_lcell_comb \xy_plot_controller|Add0~9 (
// Equation(s):
// \xy_plot_controller|Add0~9_sumout  = SUM(( \xy_plot_controller|plot_y [3] ) + ( GND ) + ( \xy_plot_controller|Add0~18  ))
// \xy_plot_controller|Add0~10  = CARRY(( \xy_plot_controller|plot_y [3] ) + ( GND ) + ( \xy_plot_controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~9_sumout ),
	.cout(\xy_plot_controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~9 .extended_lut = "off";
defparam \xy_plot_controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N11
dffeas \xy_plot_controller|plot_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~9_sumout ),
	.asdata(\lfsrY|shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[3] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N12
cyclonev_lcell_comb \xy_plot_controller|Add0~5 (
// Equation(s):
// \xy_plot_controller|Add0~5_sumout  = SUM(( \xy_plot_controller|plot_y [4] ) + ( GND ) + ( \xy_plot_controller|Add0~10  ))
// \xy_plot_controller|Add0~6  = CARRY(( \xy_plot_controller|plot_y [4] ) + ( GND ) + ( \xy_plot_controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~5_sumout ),
	.cout(\xy_plot_controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~5 .extended_lut = "off";
defparam \xy_plot_controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N14
dffeas \xy_plot_controller|plot_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~5_sumout ),
	.asdata(\lfsrY|shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[4] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N15
cyclonev_lcell_comb \xy_plot_controller|Add0~13 (
// Equation(s):
// \xy_plot_controller|Add0~13_sumout  = SUM(( \xy_plot_controller|plot_y [5] ) + ( GND ) + ( \xy_plot_controller|Add0~6  ))
// \xy_plot_controller|Add0~14  = CARRY(( \xy_plot_controller|plot_y [5] ) + ( GND ) + ( \xy_plot_controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~13_sumout ),
	.cout(\xy_plot_controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~13 .extended_lut = "off";
defparam \xy_plot_controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N17
dffeas \xy_plot_controller|plot_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~13_sumout ),
	.asdata(\lfsrY|shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[5] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N18
cyclonev_lcell_comb \xy_plot_controller|Add0~1 (
// Equation(s):
// \xy_plot_controller|Add0~1_sumout  = SUM(( \xy_plot_controller|plot_y [6] ) + ( GND ) + ( \xy_plot_controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|plot_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add0~1 .extended_lut = "off";
defparam \xy_plot_controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \xy_plot_controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N20
dffeas \xy_plot_controller|plot_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Add0~1_sumout ),
	.asdata(\lfsrY|shift [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xy_plot_controller|plot_y[0]~0_combout ),
	.sload(\xy_plot_controller|state.PLOT~q ),
	.ena(\xy_plot_controller|plot_y[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_y[6] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N24
cyclonev_lcell_comb \xy_plot_controller|always0~0 (
// Equation(s):
// \xy_plot_controller|always0~0_combout  = ( \xy_plot_controller|plot_y [4] & ( (\xy_plot_controller|plot_y [5] & (\xy_plot_controller|plot_y [6] & \xy_plot_controller|plot_y [3])) ) )

	.dataa(gnd),
	.datab(!\xy_plot_controller|plot_y [5]),
	.datac(!\xy_plot_controller|plot_y [6]),
	.datad(!\xy_plot_controller|plot_y [3]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|always0~0 .extended_lut = "off";
defparam \xy_plot_controller|always0~0 .lut_mask = 64'h0000000000030003;
defparam \xy_plot_controller|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N53
dffeas \xy_plot_controller|state.INIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|state.INIT .is_wysiwyg = "true";
defparam \xy_plot_controller|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N6
cyclonev_lcell_comb \xy_plot_controller|Selector18~0 (
// Equation(s):
// \xy_plot_controller|Selector18~0_combout  = ( \xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( \xy_plot_controller|Equal1~1_combout  & ( (!\xy_plot_controller|always0~0_combout ) # ((!\xy_plot_controller|always0~1_combout ) # 
// ((!\xy_plot_controller|state.INIT~q ) # (!\xy_plot_controller|Equal1~0_combout ))) ) ) ) # ( !\xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( \xy_plot_controller|Equal1~1_combout  & ( !\xy_plot_controller|state.INIT~q  ) ) ) # ( 
// \xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( !\xy_plot_controller|Equal1~1_combout  ) ) # ( !\xy_plot_controller|state.CLEAR_VGA_MEM~q  & ( !\xy_plot_controller|Equal1~1_combout  & ( !\xy_plot_controller|state.INIT~q  ) ) )

	.dataa(!\xy_plot_controller|always0~0_combout ),
	.datab(!\xy_plot_controller|always0~1_combout ),
	.datac(!\xy_plot_controller|state.INIT~q ),
	.datad(!\xy_plot_controller|Equal1~0_combout ),
	.datae(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.dataf(!\xy_plot_controller|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector18~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector18~0 .lut_mask = 64'hF0F0FFFFF0F0FFFE;
defparam \xy_plot_controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N8
dffeas \xy_plot_controller|state.CLEAR_VGA_MEM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|state.CLEAR_VGA_MEM .is_wysiwyg = "true";
defparam \xy_plot_controller|state.CLEAR_VGA_MEM .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N18
cyclonev_lcell_comb \xy_plot_controller|Add2~1 (
// Equation(s):
// \xy_plot_controller|Add2~1_sumout  = SUM(( \xy_plot_controller|counterDot [6] ) + ( GND ) + ( \xy_plot_controller|Add2~26  ))

	.dataa(gnd),
	.datab(!\xy_plot_controller|counterDot [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xy_plot_controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xy_plot_controller|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Add2~1 .extended_lut = "off";
defparam \xy_plot_controller|Add2~1 .lut_mask = 64'h0000FFFF00003333;
defparam \xy_plot_controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N30
cyclonev_lcell_comb \xy_plot_controller|Selector19~0 (
// Equation(s):
// \xy_plot_controller|Selector19~0_combout  = ( \xy_plot_controller|state.DONE~q  & ( ((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~1_sumout )) # (\xy_plot_controller|counterDot [6]) ) ) # ( !\xy_plot_controller|state.DONE~q  & ( 
// (!\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (\xy_plot_controller|state.PLOT~q  & (\xy_plot_controller|Add2~1_sumout ))) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q  & (((\xy_plot_controller|state.PLOT~q  & \xy_plot_controller|Add2~1_sumout )) # 
// (\xy_plot_controller|counterDot [6]))) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|Add2~1_sumout ),
	.datad(!\xy_plot_controller|counterDot [6]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector19~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector19~0 .lut_mask = 64'h0357035703FF03FF;
defparam \xy_plot_controller|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N32
dffeas \xy_plot_controller|counterDot[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|counterDot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|counterDot[6] .is_wysiwyg = "true";
defparam \xy_plot_controller|counterDot[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N54
cyclonev_lcell_comb \xy_plot_controller|Selector17~0 (
// Equation(s):
// \xy_plot_controller|Selector17~0_combout  = ( \xy_plot_controller|Equal2~0_combout  & ( ((\xy_plot_controller|counterDot [6] & \xy_plot_controller|state.PLOT~q )) # (\xy_plot_controller|state.DONE~q ) ) ) # ( !\xy_plot_controller|Equal2~0_combout  & ( 
// \xy_plot_controller|state.DONE~q  ) )

	.dataa(gnd),
	.datab(!\xy_plot_controller|counterDot [6]),
	.datac(!\xy_plot_controller|state.PLOT~q ),
	.datad(!\xy_plot_controller|state.DONE~q ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector17~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector17~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \xy_plot_controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N56
dffeas \xy_plot_controller|state.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|state.DONE .is_wysiwyg = "true";
defparam \xy_plot_controller|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N0
cyclonev_lcell_comb \xy_plot_controller|done~0 (
// Equation(s):
// \xy_plot_controller|done~0_combout  = ( \xy_plot_controller|state.DONE~q  ) # ( !\xy_plot_controller|state.DONE~q  & ( \xy_plot_controller|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xy_plot_controller|done~q ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|done~0 .extended_lut = "off";
defparam \xy_plot_controller|done~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \xy_plot_controller|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N1
dffeas \xy_plot_controller|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|done .is_wysiwyg = "true";
defparam \xy_plot_controller|done .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N0
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N23
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N48
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [8] & ( (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N57
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [5] & ( (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [6]) ) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000550000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N51
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|Equal0~0_combout  & \VGA|controller|xCounter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N1
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N3
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N14
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N16
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N42
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] & ( ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) # 
// (\VGA|controller|xCounter [3]) ) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [2]),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h000000005757FFFF;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [9]) # (((\VGA|controller|xCounter [6] & \VGA|controller|VGA_HS1~0_combout )) # (\VGA|controller|xCounter [8])) ) ) ) # ( 
// !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [5] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [9]) # (((!\VGA|controller|xCounter [6] & !\VGA|controller|VGA_HS1~0_combout )) # 
// (\VGA|controller|xCounter [8])) ) ) ) # ( !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [5] ) )

	.dataa(!\VGA|controller|xCounter [6]),
	.datab(!\VGA|controller|VGA_HS1~0_combout ),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFF8FFFFFFF1FF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N34
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N28
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N22
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N42
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter[7]~DUPLICATE_q  & ( (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [6] & \VGA|controller|yCounter [9]))) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0080008000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N51
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [1] & ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3])) ) ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(!\VGA|controller|yCounter [1]),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000A00000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N54
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|Equal0~1_combout  & ( \VGA|controller|always1~2_combout  & ( (\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|always1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|always1~1_combout ),
	.datae(!\VGA|controller|Equal0~1_combout ),
	.dataf(!\VGA|controller|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000003;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N3
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N36
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N39
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|VGA_VS1~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( !\VGA|controller|VGA_VS1~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( \VGA|controller|VGA_VS1~0_combout  & ( 
// !\VGA|controller|yCounter [9] & ( (!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter [1])) ) ) ) # ( !\VGA|controller|VGA_VS1~0_combout  & ( !\VGA|controller|yCounter [9] ) )

	.dataa(!\VGA|controller|always1~0_combout ),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|VGA_VS1~0_combout ),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFEBEBFFFFFFFF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N31
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N34
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N39
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter [9])) ) ) ) # ( !\VGA|controller|xCounter [7] & ( 
// \VGA|controller|xCounter [8] & ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter [9])) ) ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [8] & ( (!\VGA|controller|VGA_VS1~0_combout  & 
// (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter [9])) ) ) ) # ( !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [8] & ( (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|yCounter [9]) ) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hA0A0A000A000A000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N40
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = (\xy_plot_controller|plot_y [0] & (\xy_plot_controller|plot_y [1] & \xy_plot_controller|plot_x [7]))

	.dataa(!\xy_plot_controller|plot_y [0]),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [1]),
	.datad(!\xy_plot_controller|plot_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0005000500050005;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = ( \xy_plot_controller|plot_x [7] & ( \xy_plot_controller|plot_y [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \xy_plot_controller|plot_x [5] ) + ( \xy_plot_controller|plot_y [0] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \xy_plot_controller|plot_x [5] ) + ( \xy_plot_controller|plot_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [0]),
	.datad(!\xy_plot_controller|plot_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \xy_plot_controller|plot_x [6] ) + ( \xy_plot_controller|plot_y [1] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \xy_plot_controller|plot_x [6] ) + ( \xy_plot_controller|plot_y [1] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\xy_plot_controller|plot_y [1]),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\xy_plot_controller|plot_y [0] $ (!\xy_plot_controller|plot_x [7]) ) + ( \xy_plot_controller|plot_y [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\xy_plot_controller|plot_y [0] $ (!\xy_plot_controller|plot_x [7]) ) + ( \xy_plot_controller|plot_y [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [0]),
	.datad(!\xy_plot_controller|plot_x [7]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [2]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF0000000FF0;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( !\xy_plot_controller|plot_y [1] $ (((!\xy_plot_controller|plot_y [0]) # (!\xy_plot_controller|plot_x [7]))) ) + ( \xy_plot_controller|plot_y [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( !\xy_plot_controller|plot_y [1] $ (((!\xy_plot_controller|plot_y [0]) # (!\xy_plot_controller|plot_x [7]))) ) + ( \xy_plot_controller|plot_y [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\xy_plot_controller|plot_y [0]),
	.datab(!\xy_plot_controller|plot_y [1]),
	.datac(!\xy_plot_controller|plot_y [3]),
	.datad(!\xy_plot_controller|plot_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F000003366;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( !\xy_plot_controller|plot_y [2] $ (((!\xy_plot_controller|plot_y [1]) # ((!\xy_plot_controller|plot_y [0]) # (!\xy_plot_controller|plot_x [7])))) ) + ( \xy_plot_controller|plot_y [4] ) + ( 
// \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( !\xy_plot_controller|plot_y [2] $ (((!\xy_plot_controller|plot_y [1]) # ((!\xy_plot_controller|plot_y [0]) # (!\xy_plot_controller|plot_x [7])))) ) + ( \xy_plot_controller|plot_y [4] ) + ( 
// \VGA|user_input_translator|Add0~22  ))

	.dataa(!\xy_plot_controller|plot_y [1]),
	.datab(!\xy_plot_controller|plot_y [2]),
	.datac(!\xy_plot_controller|plot_y [0]),
	.datad(!\xy_plot_controller|plot_x [7]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [4]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000FF0000003336;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( !\xy_plot_controller|plot_y [3] $ (((!\xy_plot_controller|plot_y [1]) # ((!\xy_plot_controller|plot_y [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \xy_plot_controller|plot_y [5] ) + ( 
// \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( !\xy_plot_controller|plot_y [3] $ (((!\xy_plot_controller|plot_y [1]) # ((!\xy_plot_controller|plot_y [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \xy_plot_controller|plot_y [5] ) + ( 
// \VGA|user_input_translator|Add0~26  ))

	.dataa(!\xy_plot_controller|plot_y [1]),
	.datab(!\xy_plot_controller|plot_y [2]),
	.datac(!\xy_plot_controller|plot_y [3]),
	.datad(!\VGA|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FF0000000F1E;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( !\xy_plot_controller|plot_y [4] $ (((!\xy_plot_controller|plot_y [2]) # ((!\xy_plot_controller|plot_y [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \xy_plot_controller|plot_y [6] ) + ( 
// \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( !\xy_plot_controller|plot_y [4] $ (((!\xy_plot_controller|plot_y [2]) # ((!\xy_plot_controller|plot_y [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \xy_plot_controller|plot_y [6] ) + ( 
// \VGA|user_input_translator|Add0~30  ))

	.dataa(!\xy_plot_controller|plot_y [4]),
	.datab(!\xy_plot_controller|plot_y [2]),
	.datac(!\xy_plot_controller|plot_y [3]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000FF0000005556;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( (\xy_plot_controller|plot_y [4] & (\xy_plot_controller|plot_y [2] & (\xy_plot_controller|plot_y [3] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \xy_plot_controller|plot_y [5] ) + ( 
// \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( (\xy_plot_controller|plot_y [4] & (\xy_plot_controller|plot_y [2] & (\xy_plot_controller|plot_y [3] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \xy_plot_controller|plot_y [5] ) + ( 
// \VGA|user_input_translator|Add0~34  ))

	.dataa(!\xy_plot_controller|plot_y [4]),
	.datab(!\xy_plot_controller|plot_y [2]),
	.datac(!\xy_plot_controller|plot_y [3]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_y [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \xy_plot_controller|plot_y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \xy_plot_controller|plot_y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N33
cyclonev_lcell_comb \xy_plot_controller|Selector15~0 (
// Equation(s):
// \xy_plot_controller|Selector15~0_combout  = ( \xy_plot_controller|Equal2~0_combout  & ( ((\xy_plot_controller|state.PLOT~q  & !\xy_plot_controller|counterDot [6])) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q ) ) ) # ( 
// !\xy_plot_controller|Equal2~0_combout  & ( (\xy_plot_controller|state.PLOT~q ) # (\xy_plot_controller|state.CLEAR_VGA_MEM~q ) ) )

	.dataa(!\xy_plot_controller|state.CLEAR_VGA_MEM~q ),
	.datab(!\xy_plot_controller|state.PLOT~q ),
	.datac(!\xy_plot_controller|counterDot [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector15~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector15~0 .lut_mask = 64'h7777777775757575;
defparam \xy_plot_controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N35
dffeas \xy_plot_controller|plot_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_en .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_en .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N57
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \xy_plot_controller|plot_x [7] & ( (\xy_plot_controller|plot_x [5]) # (\xy_plot_controller|plot_x [6]) ) )

	.dataa(!\xy_plot_controller|plot_x [6]),
	.datab(gnd),
	.datac(!\xy_plot_controller|plot_x [5]),
	.datad(gnd),
	.datae(!\xy_plot_controller|plot_x [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h00005F5F00005F5F;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & (\xy_plot_controller|plot_en~q  & (!\xy_plot_controller|always0~0_combout  & !\VGA|user_input_translator|Add0~1_sumout 
// ))) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\xy_plot_controller|plot_en~q ),
	.datac(!\xy_plot_controller|always0~0_combout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h2000200000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N19
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N13
dffeas \VGA|controller|yCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N7
dffeas \VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N22
dffeas \VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|xCounter[7]~DUPLICATE_q  & \VGA|controller|yCounter[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datad(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q  $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q  $ (\VGA|controller|xCounter[9]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter[2]~DUPLICATE_q  & (\VGA|controller|yCounter[4]~DUPLICATE_q  & \VGA|controller|xCounter[9]~DUPLICATE_q )) # (\VGA|controller|yCounter[2]~DUPLICATE_q  & 
// ((\VGA|controller|xCounter[9]~DUPLICATE_q ) # (\VGA|controller|yCounter[4]~DUPLICATE_q ))))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  
// ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter[7]~DUPLICATE_q  & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hCCCC0000CCCC0000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N33
cyclonev_lcell_comb \xy_plot_controller|Selector26~0 (
// Equation(s):
// \xy_plot_controller|Selector26~0_combout  = ( \xy_plot_controller|state.INIT~q  & ( (\xy_plot_controller|state.DONE~q  & \xy_plot_controller|plot_colour [2]) ) ) # ( !\xy_plot_controller|state.INIT~q  & ( \xy_plot_controller|plot_colour [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xy_plot_controller|state.DONE~q ),
	.datad(!\xy_plot_controller|plot_colour [2]),
	.datae(gnd),
	.dataf(!\xy_plot_controller|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector26~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector26~0 .lut_mask = 64'h00FF00FF000F000F;
defparam \xy_plot_controller|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N30
cyclonev_lcell_comb \lsfrCOLOUR|shift[2]~feeder (
// Equation(s):
// \lsfrCOLOUR|shift[2]~feeder_combout  = ( counterAsync[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counterAsync[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsfrCOLOUR|shift[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsfrCOLOUR|shift[2]~feeder .extended_lut = "off";
defparam \lsfrCOLOUR|shift[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lsfrCOLOUR|shift[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N18
cyclonev_lcell_comb \lsfrCOLOUR|shift[1]~feeder (
// Equation(s):
// \lsfrCOLOUR|shift[1]~feeder_combout  = counterAsync[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!counterAsync[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsfrCOLOUR|shift[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsfrCOLOUR|shift[1]~feeder .extended_lut = "off";
defparam \lsfrCOLOUR|shift[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lsfrCOLOUR|shift[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N33
cyclonev_lcell_comb \lsfrCOLOUR|shift~0 (
// Equation(s):
// \lsfrCOLOUR|shift~0_combout  = ( \lsfrCOLOUR|shift [1] & ( (!\KEY[0]~input_o  & ((!counterAsync[0]))) # (\KEY[0]~input_o  & (\lsfrCOLOUR|shift [2])) ) ) # ( !\lsfrCOLOUR|shift [1] & ( (!\KEY[0]~input_o  & ((!counterAsync[0]))) # (\KEY[0]~input_o  & 
// (!\lsfrCOLOUR|shift [2])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\lsfrCOLOUR|shift [2]),
	.datad(!counterAsync[0]),
	.datae(gnd),
	.dataf(!\lsfrCOLOUR|shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsfrCOLOUR|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsfrCOLOUR|shift~0 .extended_lut = "off";
defparam \lsfrCOLOUR|shift~0 .lut_mask = 64'hFA50FA50AF05AF05;
defparam \lsfrCOLOUR|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N35
dffeas \lsfrCOLOUR|shift[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lsfrCOLOUR|shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsfrCOLOUR|shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lsfrCOLOUR|shift[0] .is_wysiwyg = "true";
defparam \lsfrCOLOUR|shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N21
cyclonev_lcell_comb \lsfrCOLOUR|shift[0]~_wirecell (
// Equation(s):
// \lsfrCOLOUR|shift[0]~_wirecell_combout  = ( !\lsfrCOLOUR|shift [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsfrCOLOUR|shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsfrCOLOUR|shift[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsfrCOLOUR|shift[0]~_wirecell .extended_lut = "off";
defparam \lsfrCOLOUR|shift[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \lsfrCOLOUR|shift[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N20
dffeas \lsfrCOLOUR|shift[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lsfrCOLOUR|shift[1]~feeder_combout ),
	.asdata(\lsfrCOLOUR|shift[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsfrCOLOUR|shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lsfrCOLOUR|shift[1] .is_wysiwyg = "true";
defparam \lsfrCOLOUR|shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y75_N32
dffeas \lsfrCOLOUR|shift[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lsfrCOLOUR|shift[2]~feeder_combout ),
	.asdata(\lsfrCOLOUR|shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsfrCOLOUR|shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lsfrCOLOUR|shift[2] .is_wysiwyg = "true";
defparam \lsfrCOLOUR|shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N54
cyclonev_lcell_comb \xy_plot_controller|Selector26~1 (
// Equation(s):
// \xy_plot_controller|Selector26~1_combout  = ( \xy_plot_controller|plot_colour [2] & ( \xy_plot_controller|state.PLOT~q  & ( (((\xy_plot_controller|Equal2~0_combout  & \xy_plot_controller|counterDot [6])) # (\lsfrCOLOUR|shift [2])) # 
// (\xy_plot_controller|Selector26~0_combout ) ) ) ) # ( !\xy_plot_controller|plot_colour [2] & ( \xy_plot_controller|state.PLOT~q  & ( ((\lsfrCOLOUR|shift [2] & ((!\xy_plot_controller|Equal2~0_combout ) # (!\xy_plot_controller|counterDot [6])))) # 
// (\xy_plot_controller|Selector26~0_combout ) ) ) ) # ( \xy_plot_controller|plot_colour [2] & ( !\xy_plot_controller|state.PLOT~q  & ( \xy_plot_controller|Selector26~0_combout  ) ) ) # ( !\xy_plot_controller|plot_colour [2] & ( 
// !\xy_plot_controller|state.PLOT~q  & ( \xy_plot_controller|Selector26~0_combout  ) ) )

	.dataa(!\xy_plot_controller|Selector26~0_combout ),
	.datab(!\lsfrCOLOUR|shift [2]),
	.datac(!\xy_plot_controller|Equal2~0_combout ),
	.datad(!\xy_plot_controller|counterDot [6]),
	.datae(!\xy_plot_controller|plot_colour [2]),
	.dataf(!\xy_plot_controller|state.PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector26~1 .extended_lut = "off";
defparam \xy_plot_controller|Selector26~1 .lut_mask = 64'h555555557775777F;
defparam \xy_plot_controller|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N56
dffeas \xy_plot_controller|plot_colour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_colour[2] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_colour[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N13
dffeas \VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N17
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y77_N7
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = ( \VGA|VideoMemory|auto_generated|address_reg_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N44
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N13
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y75_N20
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \xy_plot_controller|plot_en~q  & ( !\VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & (\VGA|user_input_translator|Add0~1_sumout  & !\xy_plot_controller|always0~0_combout 
// )) ) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\xy_plot_controller|always0~0_combout ),
	.datae(!\xy_plot_controller|plot_en~q ),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0000220000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h3333000033330000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N27
cyclonev_lcell_comb \xy_plot_controller|Selector27~0 (
// Equation(s):
// \xy_plot_controller|Selector27~0_combout  = ( \xy_plot_controller|plot_colour [1] & ( (!\xy_plot_controller|state.INIT~q ) # (\xy_plot_controller|state.DONE~q ) ) )

	.dataa(!\xy_plot_controller|state.INIT~q ),
	.datab(!\xy_plot_controller|state.DONE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_colour [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector27~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector27~0 .lut_mask = 64'h00000000BBBBBBBB;
defparam \xy_plot_controller|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N0
cyclonev_lcell_comb \xy_plot_controller|Selector27~1 (
// Equation(s):
// \xy_plot_controller|Selector27~1_combout  = ( \xy_plot_controller|plot_colour [1] & ( \lsfrCOLOUR|shift [1] & ( (\xy_plot_controller|state.PLOT~q ) # (\xy_plot_controller|Selector27~0_combout ) ) ) ) # ( !\xy_plot_controller|plot_colour [1] & ( 
// \lsfrCOLOUR|shift [1] & ( ((\xy_plot_controller|state.PLOT~q  & ((!\xy_plot_controller|counterDot [6]) # (!\xy_plot_controller|Equal2~0_combout )))) # (\xy_plot_controller|Selector27~0_combout ) ) ) ) # ( \xy_plot_controller|plot_colour [1] & ( 
// !\lsfrCOLOUR|shift [1] & ( ((\xy_plot_controller|counterDot [6] & (\xy_plot_controller|Equal2~0_combout  & \xy_plot_controller|state.PLOT~q ))) # (\xy_plot_controller|Selector27~0_combout ) ) ) ) # ( !\xy_plot_controller|plot_colour [1] & ( 
// !\lsfrCOLOUR|shift [1] & ( \xy_plot_controller|Selector27~0_combout  ) ) )

	.dataa(!\xy_plot_controller|counterDot [6]),
	.datab(!\xy_plot_controller|Selector27~0_combout ),
	.datac(!\xy_plot_controller|Equal2~0_combout ),
	.datad(!\xy_plot_controller|state.PLOT~q ),
	.datae(!\xy_plot_controller|plot_colour [1]),
	.dataf(!\lsfrCOLOUR|shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector27~1 .extended_lut = "off";
defparam \xy_plot_controller|Selector27~1 .lut_mask = 64'h3333333733FB33FF;
defparam \xy_plot_controller|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N2
dffeas \xy_plot_controller|plot_colour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_colour[1] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_colour[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [2],\xy_plot_controller|plot_colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \xy_plot_controller|plot_en~q  & ( !\VGA|writeEn~0_combout  & ( (!\xy_plot_controller|always0~0_combout  & (!\VGA|user_input_translator|Add0~1_sumout  & \VGA|user_input_translator|Add0~5_sumout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\xy_plot_controller|always0~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~1_sumout ),
	.datad(!\VGA|user_input_translator|Add0~5_sumout ),
	.datae(!\xy_plot_controller|plot_en~q ),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h000000C000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h0000F0F00000F0F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a8  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a8  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h404073734C4C7F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h03A303A353F353F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N24
cyclonev_lcell_comb \xy_plot_controller|Selector28~0 (
// Equation(s):
// \xy_plot_controller|Selector28~0_combout  = ( \xy_plot_controller|plot_colour [0] & ( (!\xy_plot_controller|state.INIT~q ) # (\xy_plot_controller|state.DONE~q ) ) )

	.dataa(!\xy_plot_controller|state.INIT~q ),
	.datab(!\xy_plot_controller|state.DONE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xy_plot_controller|plot_colour [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector28~0 .extended_lut = "off";
defparam \xy_plot_controller|Selector28~0 .lut_mask = 64'h00000000BBBBBBBB;
defparam \xy_plot_controller|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y75_N36
cyclonev_lcell_comb \xy_plot_controller|Selector28~1 (
// Equation(s):
// \xy_plot_controller|Selector28~1_combout  = ( \xy_plot_controller|plot_colour [0] & ( \xy_plot_controller|counterDot [6] & ( ((\xy_plot_controller|state.PLOT~q  & ((!\lsfrCOLOUR|shift [0]) # (\xy_plot_controller|Equal2~0_combout )))) # 
// (\xy_plot_controller|Selector28~0_combout ) ) ) ) # ( !\xy_plot_controller|plot_colour [0] & ( \xy_plot_controller|counterDot [6] & ( ((!\lsfrCOLOUR|shift [0] & (!\xy_plot_controller|Equal2~0_combout  & \xy_plot_controller|state.PLOT~q ))) # 
// (\xy_plot_controller|Selector28~0_combout ) ) ) ) # ( \xy_plot_controller|plot_colour [0] & ( !\xy_plot_controller|counterDot [6] & ( ((!\lsfrCOLOUR|shift [0] & \xy_plot_controller|state.PLOT~q )) # (\xy_plot_controller|Selector28~0_combout ) ) ) ) # ( 
// !\xy_plot_controller|plot_colour [0] & ( !\xy_plot_controller|counterDot [6] & ( ((!\lsfrCOLOUR|shift [0] & \xy_plot_controller|state.PLOT~q )) # (\xy_plot_controller|Selector28~0_combout ) ) ) )

	.dataa(!\lsfrCOLOUR|shift [0]),
	.datab(!\xy_plot_controller|Selector28~0_combout ),
	.datac(!\xy_plot_controller|Equal2~0_combout ),
	.datad(!\xy_plot_controller|state.PLOT~q ),
	.datae(!\xy_plot_controller|plot_colour [0]),
	.dataf(!\xy_plot_controller|counterDot [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xy_plot_controller|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xy_plot_controller|Selector28~1 .extended_lut = "off";
defparam \xy_plot_controller|Selector28~1 .lut_mask = 64'h33BB33BB33B333BF;
defparam \xy_plot_controller|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y75_N38
dffeas \xy_plot_controller|plot_colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xy_plot_controller|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xy_plot_controller|plot_colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xy_plot_controller|plot_colour[0] .is_wysiwyg = "true";
defparam \xy_plot_controller|plot_colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\xy_plot_controller|plot_colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\xy_plot_controller|plot_colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\xy_plot_controller|plot_x [4],\xy_plot_controller|plot_x [3],\xy_plot_controller|plot_x [2],\xy_plot_controller|plot_x [1],\xy_plot_controller|plot_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h038B038B47CF47CF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
