{
  "module_name": "mt8195-gce.h",
  "hash_id": "35e8989c759401c7a2df39e7c83d253143f62c7190b9f03eafe44ff246966296",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/gce/mt8195-gce.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_GCE_MT8195_H\n#define _DT_BINDINGS_GCE_MT8195_H\n\n \n#define CMDQ_NO_TIMEOUT\t\t0xffffffff\n#define CMDQ_TIMEOUT_DEFAULT\t1000\n\n \n#define CMDQ_THR_PRIO_LOWEST\t0\n#define CMDQ_THR_PRIO_1\t\t1\n#define CMDQ_THR_PRIO_2\t\t2\n#define CMDQ_THR_PRIO_3\t\t3\n#define CMDQ_THR_PRIO_4\t\t4\n#define CMDQ_THR_PRIO_5\t\t5\n#define CMDQ_THR_PRIO_6\t\t6\n#define CMDQ_THR_PRIO_HIGHEST\t7\n\n \n#define GCE_CPR_COUNT\t\t1312\n\n \n#define SUBSYS_1400XXXX\t\t0\n#define SUBSYS_1401XXXX\t\t1\n#define SUBSYS_1402XXXX\t\t2\n#define SUBSYS_1c00XXXX\t\t3\n#define SUBSYS_1c01XXXX\t\t4\n#define SUBSYS_1c02XXXX\t\t5\n#define SUBSYS_1c10XXXX\t\t6\n#define SUBSYS_1c11XXXX\t\t7\n#define SUBSYS_1c12XXXX\t\t8\n#define SUBSYS_14f0XXXX\t\t9\n#define SUBSYS_14f1XXXX\t\t10\n#define SUBSYS_14f2XXXX\t\t11\n#define SUBSYS_1800XXXX\t\t12\n#define SUBSYS_1801XXXX\t\t13\n#define SUBSYS_1802XXXX\t\t14\n#define SUBSYS_1803XXXX\t\t15\n#define SUBSYS_1032XXXX\t\t16\n#define SUBSYS_1033XXXX\t\t17\n#define SUBSYS_1600XXXX\t\t18\n#define SUBSYS_1601XXXX\t\t19\n#define SUBSYS_14e0XXXX\t\t20\n#define SUBSYS_1c20XXXX\t\t21\n#define SUBSYS_1c30XXXX\t\t22\n#define SUBSYS_1c40XXXX\t\t23\n#define SUBSYS_1c50XXXX\t\t24\n#define SUBSYS_1c60XXXX\t\t25\n\n \n#define GCE_GPR_R00\t\t0x0\n#define GCE_GPR_R01\t\t0x1\n#define GCE_GPR_R02\t\t0x2\n#define GCE_GPR_R03\t\t0x3\n#define GCE_GPR_R04\t\t0x4\n#define GCE_GPR_R05\t\t0x5\n#define GCE_GPR_R06\t\t0x6\n#define GCE_GPR_R07\t\t0x7\n#define GCE_GPR_R08\t\t0x8\n#define GCE_GPR_R09\t\t0x9\n#define GCE_GPR_R10\t\t0xa\n#define GCE_GPR_R11\t\t0xb\n#define GCE_GPR_R12\t\t0xc\n#define GCE_GPR_R13\t\t0xd\n#define GCE_GPR_R14\t\t0xe\n#define GCE_GPR_R15\t\t0xf\n\n \n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_0\t1\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_1\t2\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_2\t3\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_3\t4\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_4\t5\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_5\t6\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_6\t7\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_7\t8\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_8\t9\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_9\t10\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_10\t11\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_11\t12\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_12\t13\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_13\t14\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW0_14\t15\n#define CMDQ_EVENT_TRAW0_DMA_ERROR_INT\t16\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_0\t17\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_1\t18\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_2\t19\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_3\t20\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_4\t21\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_5\t22\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_6\t23\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_7\t24\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_8\t25\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_9\t26\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_10\t27\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_11\t28\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_12\t29\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_13\t30\n#define CMDQ_EVENT_CQ_THR_DONE_TRAW1_14\t31\n#define CMDQ_EVENT_TRAW1_DMA_ERROR_INT\t32\n\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_0\t65\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_1\t66\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_2\t67\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_3\t68\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_4\t69\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_5\t70\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_6\t71\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_7\t72\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_8\t73\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_9\t74\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_10\t75\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_11\t76\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_12\t77\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_13\t78\n#define CMDQ_EVENT_DIP0_FRAME_DONE_P2_14\t79\n#define CMDQ_EVENT_DIP0_DMA_ERR\t80\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_0\t81\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_1\t82\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_2\t83\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_3\t84\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_4\t85\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_5\t86\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_6\t87\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_7\t88\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_8\t89\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_9\t90\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_10\t91\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_11\t92\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_12\t93\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_13\t94\n#define CMDQ_EVENT_PQA0_FRAME_DONE_P2_14\t95\n#define CMDQ_EVENT_PQA0_DMA_ERR\t96\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_0\t97\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_1\t98\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_2\t99\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_3\t100\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_4\t101\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_5\t102\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_6\t103\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_7\t104\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_8\t105\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_9\t106\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_10\t107\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_11\t108\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_12\t109\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_13\t110\n#define CMDQ_EVENT_PQB0_FRAME_DONE_P2_14\t111\n#define CMDQ_EVENT_PQB0_DMA_ERR\t112\n#define CMDQ_EVENT_DIP0_DUMMY_0\t113\n#define CMDQ_EVENT_DIP0_DUMMY_1\t114\n#define CMDQ_EVENT_DIP0_DUMMY_2\t115\n#define CMDQ_EVENT_DIP0_DUMMY_3\t116\n#define CMDQ_EVENT_WPE0_EIS_GCE_FRAME_DONE\t117\n#define CMDQ_EVENT_WPE0_EIS_DONE_SYNC_OUT\t118\n#define CMDQ_EVENT_WPE0_TNR_GCE_FRAME_DONE\t119\n#define CMDQ_EVENT_WPE0_TNR_DONE_SYNC_OUT\t120\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_0\t121\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_1\t122\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_2\t123\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_3\t124\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_4\t125\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_5\t126\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_6\t127\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_7\t128\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_8\t129\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_9\t130\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_10\t131\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_11\t132\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_12\t133\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_13\t134\n#define CMDQ_EVENT_WPE0_EIS_FRAME_DONE_P2_14\t135\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_0\t136\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_1\t137\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_2\t138\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_3\t139\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_4\t140\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_5\t141\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_6\t142\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_7\t143\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_8\t144\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_9\t145\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_10\t146\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_11\t147\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_12\t148\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_13\t149\n#define CMDQ_EVENT_WPE0_TNR_FRAME_DONE_P2_14\t150\n#define CMDQ_EVENT_WPE0_DUMMY_0\t151\n#define CMDQ_EVENT_IMGSYS_IPE_DUMMY\t152\n#define CMDQ_EVENT_IMGSYS_IPE_FDVT_DONE\t153\n#define CMDQ_EVENT_IMGSYS_IPE_ME_DONE\t154\n#define CMDQ_EVENT_IMGSYS_IPE_DVS_DONE\t155\n#define CMDQ_EVENT_IMGSYS_IPE_DVP_DONE\t156\n\n#define CMDQ_EVENT_TPR_0\t194\n#define CMDQ_EVENT_TPR_1\t195\n#define CMDQ_EVENT_TPR_2\t196\n#define CMDQ_EVENT_TPR_3\t197\n#define CMDQ_EVENT_TPR_4\t198\n#define CMDQ_EVENT_TPR_5\t199\n#define CMDQ_EVENT_TPR_6\t200\n#define CMDQ_EVENT_TPR_7\t201\n#define CMDQ_EVENT_TPR_8\t202\n#define CMDQ_EVENT_TPR_9\t203\n#define CMDQ_EVENT_TPR_10\t204\n#define CMDQ_EVENT_TPR_11\t205\n#define CMDQ_EVENT_TPR_12\t206\n#define CMDQ_EVENT_TPR_13\t207\n#define CMDQ_EVENT_TPR_14\t208\n#define CMDQ_EVENT_TPR_15\t209\n#define CMDQ_EVENT_TPR_16\t210\n#define CMDQ_EVENT_TPR_17\t211\n#define CMDQ_EVENT_TPR_18\t212\n#define CMDQ_EVENT_TPR_19\t213\n#define CMDQ_EVENT_TPR_20\t214\n#define CMDQ_EVENT_TPR_21\t215\n#define CMDQ_EVENT_TPR_22\t216\n#define CMDQ_EVENT_TPR_23\t217\n#define CMDQ_EVENT_TPR_24\t218\n#define CMDQ_EVENT_TPR_25\t219\n#define CMDQ_EVENT_TPR_26\t220\n#define CMDQ_EVENT_TPR_27\t221\n#define CMDQ_EVENT_TPR_28\t222\n#define CMDQ_EVENT_TPR_29\t223\n#define CMDQ_EVENT_TPR_30\t224\n#define CMDQ_EVENT_TPR_31\t225\n#define CMDQ_EVENT_TPR_TIMEOUT_0\t226\n#define CMDQ_EVENT_TPR_TIMEOUT_1\t227\n#define CMDQ_EVENT_TPR_TIMEOUT_2\t228\n#define CMDQ_EVENT_TPR_TIMEOUT_3\t229\n#define CMDQ_EVENT_TPR_TIMEOUT_4\t230\n#define CMDQ_EVENT_TPR_TIMEOUT_5\t231\n#define CMDQ_EVENT_TPR_TIMEOUT_6\t232\n#define CMDQ_EVENT_TPR_TIMEOUT_7\t233\n#define CMDQ_EVENT_TPR_TIMEOUT_8\t234\n#define CMDQ_EVENT_TPR_TIMEOUT_9\t235\n#define CMDQ_EVENT_TPR_TIMEOUT_10\t236\n#define CMDQ_EVENT_TPR_TIMEOUT_11\t237\n#define CMDQ_EVENT_TPR_TIMEOUT_12\t238\n#define CMDQ_EVENT_TPR_TIMEOUT_13\t239\n#define CMDQ_EVENT_TPR_TIMEOUT_14\t240\n#define CMDQ_EVENT_TPR_TIMEOUT_15\t241\n\n#define CMDQ_EVENT_VPP0_MDP_RDMA_SOF\t256\n#define CMDQ_EVENT_VPP0_MDP_FG_SOF\t257\n#define CMDQ_EVENT_VPP0_STITCH_SOF\t258\n#define CMDQ_EVENT_VPP0_MDP_HDR_SOF\t259\n#define CMDQ_EVENT_VPP0_MDP_AAL_SOF\t260\n#define CMDQ_EVENT_VPP0_MDP_RSZ_IN_RSZ_SOF\t261\n#define CMDQ_EVENT_VPP0_MDP_TDSHP_SOF\t262\n#define CMDQ_EVENT_VPP0_DISP_COLOR_SOF\t263\n#define CMDQ_EVENT_VPP0_DISP_OVL_NOAFBC_SOF\t264\n#define CMDQ_EVENT_VPP0_VPP_PADDING_IN_PADDING_SOF\t265\n#define CMDQ_EVENT_VPP0_MDP_TCC_IN_SOF\t266\n#define CMDQ_EVENT_VPP0_MDP_WROT_SOF\t267\n\n#define CMDQ_EVENT_VPP0_WARP0_MMSYS_TOP_RELAY_SOF_PRE\t269\n#define CMDQ_EVENT_VPP0_WARP1_MMSYS_TOP_RELAY_SOF_PRE\t270\n#define CMDQ_EVENT_VPP0_VPP1_MMSYS_TOP_RELAY_SOF\t271\n#define CMDQ_EVENT_VPP0_VPP1_IN_MMSYS_TOP_RELAY_SOF_PRE\t272\n\n#define CMDQ_EVENT_VPP0_MDP_RDMA_FRAME_DONE\t288\n#define CMDQ_EVENT_VPP0_MDP_FG_TILE_DONE\t289\n#define CMDQ_EVENT_VPP0_STITCH_FRAME_DONE\t290\n#define CMDQ_EVENT_VPP0_MDP_HDR_FRAME_DONE\t291\n#define CMDQ_EVENT_VPP0_MDP_AAL_FRAME_DONE\t292\n#define CMDQ_EVENT_VPP0_MDP_RSZ_FRAME_DONE\t293\n#define CMDQ_EVENT_VPP0_MDP_TDSHP_FRAME_DONE\t294\n#define CMDQ_EVENT_VPP0_DISP_COLOR_FRAME_DONE\t295\n#define CMDQ_EVENT_VPP0_DISP_OVL_NOAFBC_FRAME_DONE\t296\n#define CMDQ_EVENT_VPP0_VPP_PADDING_IN_PADDING_FRAME_DONE\t297\n#define CMDQ_EVENT_VPP0_MDP_TCC_TCC_FRAME_DONE\t298\n#define CMDQ_EVENT_VPP0_MDP_WROT_VIDO_WDONE\t299\n\n#define CMDQ_EVENT_VPP0_STREAM_DONE_0\t320\n#define CMDQ_EVENT_VPP0_STREAM_DONE_1\t321\n#define CMDQ_EVENT_VPP0_STREAM_DONE_2\t322\n#define CMDQ_EVENT_VPP0_STREAM_DONE_3\t323\n#define CMDQ_EVENT_VPP0_STREAM_DONE_4\t324\n#define CMDQ_EVENT_VPP0_STREAM_DONE_5\t325\n#define CMDQ_EVENT_VPP0_STREAM_DONE_6\t326\n#define CMDQ_EVENT_VPP0_STREAM_DONE_7\t327\n#define CMDQ_EVENT_VPP0_STREAM_DONE_8\t328\n#define CMDQ_EVENT_VPP0_STREAM_DONE_9\t329\n#define CMDQ_EVENT_VPP0_STREAM_DONE_10\t330\n#define CMDQ_EVENT_VPP0_STREAM_DONE_11\t331\n#define CMDQ_EVENT_VPP0_STREAM_DONE_12\t332\n#define CMDQ_EVENT_VPP0_STREAM_DONE_13\t333\n#define CMDQ_EVENT_VPP0_STREAM_DONE_14\t334\n#define CMDQ_EVENT_VPP0_STREAM_DONE_15\t335\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_0\t336\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_1\t337\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_2\t338\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_3\t339\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_4\t340\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_5\t341\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_6\t342\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_7\t343\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_8\t344\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_9\t345\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_10\t346\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_11\t347\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_12\t348\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_13\t349\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_14\t350\n#define CMDQ_EVENT_VPP0_BUF_UNDERRUN_15\t351\n#define CMDQ_EVENT_VPP0_MDP_RDMA_SW_RST_DONE\t352\n#define CMDQ_EVENT_VPP0_MDP_RDMA_PM_VALID\t353\n#define CMDQ_EVENT_VPP0_DISP_OVL_NOAFBC_FRAME_RESET_DONE_PULSE\t354\n#define CMDQ_EVENT_VPP0_MDP_WROT_SW_RST_DONE\t355\n\n#define CMDQ_EVENT_VPP1_HDMI_META_SOF\t\t384\n#define CMDQ_EVENT_VPP1_DGI_SOF\t\t\t385\n#define CMDQ_EVENT_VPP1_VPP_SPLIT_SOF\t\t386\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_TCC_SOF\t387\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_RDMA_SOF\t388\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_RDMA_SOF\t389\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_RDMA_SOF\t390\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_FG_SOF\t391\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_FG_SOF\t392\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_FG_SOF\t393\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_HDR_SOF\t394\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_HDR_SOF\t395\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_HDR_SOF\t396\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_AAL_SOF\t397\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_AAL_SOF\t398\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_AAL_SOF\t399\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_RSZ_SOF\t400\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_RSZ_SOF\t401\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_RSZ_SOF\t402\n#define CMDQ_EVENT_VPP1_SVPP1_TDSHP_SOF\t\t403\n#define CMDQ_EVENT_VPP1_SVPP2_TDSHP_SOF\t\t404\n#define CMDQ_EVENT_VPP1_SVPP3_TDSHP_SOF\t\t405\n#define CMDQ_EVENT_VPP1_SVPP2_VPP_MERGE_SOF\t406\n#define CMDQ_EVENT_VPP1_SVPP3_VPP_MERGE_SOF\t407\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_COLOR_SOF\t408\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_COLOR_SOF\t409\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_COLOR_SOF\t410\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_OVL_SOF\t411\n#define CMDQ_EVENT_VPP1_SVPP1_VPP_PAD_SOF\t412\n#define CMDQ_EVENT_VPP1_SVPP2_VPP_PAD_SOF\t413\n#define CMDQ_EVENT_VPP1_SVPP3_VPP_PAD_SOF\t414\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_WROT_SOF\t415\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_WROT_SOF\t416\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_WROT_SOF\t417\n#define CMDQ_EVENT_VPP1_VPP0_DL_IRLY_SOF\t418\n#define CMDQ_EVENT_VPP1_VPP0_DL_ORLY_SOF\t419\n#define CMDQ_EVENT_VPP1_VDO0_DL_ORLY_0_SOF\t420\n#define CMDQ_EVENT_VPP1_VDO0_DL_ORLY_1_SOF\t421\n#define CMDQ_EVENT_VPP1_VDO1_DL_ORLY_0_SOF\t422\n#define CMDQ_EVENT_VPP1_VDO1_DL_ORLY_1_SOF\t423\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_RDMA_FRAME_DONE\t424\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_RDMA_FRAME_DONE\t425\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_RDMA_FRAME_DONE\t426\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_WROT_FRAME_DONE\t427\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_WROT_FRAME_DONE\t428\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_WROT_FRAME_DONE\t429\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_OVL_FRAME_DONE\t430\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_RSZ_FRAME_DONE\t431\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_RSZ_FRAME_DONE\t432\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_RSZ_FRAME_DONE\t433\n#define CMDQ_EVENT_VPP1_FRAME_DONE_10\t434\n#define CMDQ_EVENT_VPP1_FRAME_DONE_11\t435\n#define CMDQ_EVENT_VPP1_FRAME_DONE_12\t436\n#define CMDQ_EVENT_VPP1_FRAME_DONE_13\t437\n#define CMDQ_EVENT_VPP1_FRAME_DONE_14\t438\n#define CMDQ_EVENT_VPP1_STREAM_DONE_0\t439\n#define CMDQ_EVENT_VPP1_STREAM_DONE_1\t440\n#define CMDQ_EVENT_VPP1_STREAM_DONE_2\t441\n#define CMDQ_EVENT_VPP1_STREAM_DONE_3\t442\n#define CMDQ_EVENT_VPP1_STREAM_DONE_4\t443\n#define CMDQ_EVENT_VPP1_STREAM_DONE_5\t444\n#define CMDQ_EVENT_VPP1_STREAM_DONE_6\t445\n#define CMDQ_EVENT_VPP1_STREAM_DONE_7\t446\n#define CMDQ_EVENT_VPP1_STREAM_DONE_8\t447\n#define CMDQ_EVENT_VPP1_STREAM_DONE_9\t448\n#define CMDQ_EVENT_VPP1_STREAM_DONE_10\t449\n#define CMDQ_EVENT_VPP1_STREAM_DONE_11\t450\n#define CMDQ_EVENT_VPP1_STREAM_DONE_12\t451\n#define CMDQ_EVENT_VPP1_STREAM_DONE_13\t452\n#define CMDQ_EVENT_VPP1_STREAM_DONE_14\t453\n#define CMDQ_EVENT_VPP1_STREAM_DONE_15\t454\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_0\t455\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_1\t456\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_2\t457\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_3\t458\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_4\t459\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_5\t460\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_6\t461\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_7\t462\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_8\t463\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_9\t464\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_10\t465\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_11\t466\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_12\t467\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_13\t468\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_14\t469\n#define CMDQ_EVENT_VPP1_MDP_BUF_UNDERRUN_15\t470\n#define CMDQ_EVENT_VPP1_DGI_0\t471\n#define CMDQ_EVENT_VPP1_DGI_1\t472\n#define CMDQ_EVENT_VPP1_DGI_2\t473\n#define CMDQ_EVENT_VPP1_DGI_3\t474\n#define CMDQ_EVENT_VPP1_DGI_4\t475\n#define CMDQ_EVENT_VPP1_DGI_5\t476\n#define CMDQ_EVENT_VPP1_DGI_6\t477\n#define CMDQ_EVENT_VPP1_DGI_7\t478\n#define CMDQ_EVENT_VPP1_DGI_8\t479\n#define CMDQ_EVENT_VPP1_DGI_9\t480\n#define CMDQ_EVENT_VPP1_DGI_10\t481\n#define CMDQ_EVENT_VPP1_DGI_11\t482\n#define CMDQ_EVENT_VPP1_DGI_12\t483\n#define CMDQ_EVENT_VPP1_DGI_13\t484\n#define CMDQ_EVENT_VPP1_SVPP3_VPP_MERGE\t485\n#define CMDQ_EVENT_VPP1_SVPP2_VPP_MERGE\t486\n#define CMDQ_EVENT_VPP1_MDP_OVL_FRAME_RESET_DONE_PULSE\t487\n#define CMDQ_EVENT_VPP1_VPP_SPLIT_DGI\t488\n#define CMDQ_EVENT_VPP1_VPP_SPLIT_HDMI\t489\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_WROT_SW_RST_DONE\t490\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_WROT_SW_RST_DONE\t491\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_WROT_SW_RST_DONE\t492\n#define CMDQ_EVENT_VPP1_SVPP3_MDP_FG_TILE_DONE\t493\n#define CMDQ_EVENT_VPP1_SVPP2_MDP_FG_TILE_DONE\t494\n#define CMDQ_EVENT_VPP1_SVPP1_MDP_FG_TILE_DONE\t495\n\n#define CMDQ_EVENT_VDO0_DISP_OVL0_SOF\t512\n#define CMDQ_EVENT_VDO0_DISP_WDMA0_SOF\t513\n#define CMDQ_EVENT_VDO0_DISP_RDMA0_SOF\t514\n#define CMDQ_EVENT_VDO0_DISP_COLOR0_SOF\t515\n#define CMDQ_EVENT_VDO0_DISP_CCORR0_SOF\t516\n#define CMDQ_EVENT_VDO0_DISP_AAL0_SOF\t517\n#define CMDQ_EVENT_VDO0_DISP_GAMMA0_SOF\t518\n#define CMDQ_EVENT_VDO0_DISP_DITHER0_SOF\t519\n#define CMDQ_EVENT_VDO0_DSI0_SOF\t520\n#define CMDQ_EVENT_VDO0_DSC_WRAP0C0_SOF\t521\n#define CMDQ_EVENT_VDO0_DISP_OVL1_SOF\t522\n#define CMDQ_EVENT_VDO0_DISP_WDMA1_SOF\t523\n#define CMDQ_EVENT_VDO0_DISP_RDMA1_SOF\t524\n#define CMDQ_EVENT_VDO0_DISP_COLOR1_SOF\t525\n#define CMDQ_EVENT_VDO0_DISP_CCORR1_SOF\t526\n#define CMDQ_EVENT_VDO0_DISP_AAL1_SOF\t527\n#define CMDQ_EVENT_VDO0_DISP_GAMMA1_SOF\t528\n#define CMDQ_EVENT_VDO0_DISP_DITHER1_SOF\t529\n#define CMDQ_EVENT_VDO0_DSI1_SOF\t530\n#define CMDQ_EVENT_VDO0_DSC_WRAP0C1_SOF\t531\n#define CMDQ_EVENT_VDO0_VPP_MERGE0_SOF\t532\n#define CMDQ_EVENT_VDO0_DP_INTF0_SOF\t533\n#define CMDQ_EVENT_VDO0_VPP1_DL_RELAY0_SOF\t534\n#define CMDQ_EVENT_VDO0_VPP1_DL_RELAY1_SOF\t535\n#define CMDQ_EVENT_VDO0_VDO1_DL_RELAY2_SOF\t536\n#define CMDQ_EVENT_VDO0_VDO0_DL_RELAY3_SOF\t537\n#define CMDQ_EVENT_VDO0_VDO0_DL_RELAY4_SOF\t538\n#define CMDQ_EVENT_VDO0_DISP_PWM0_SOF\t539\n#define CMDQ_EVENT_VDO0_DISP_PWM1_SOF\t540\n\n#define CMDQ_EVENT_VDO0_DISP_OVL0_FRAME_DONE\t544\n#define CMDQ_EVENT_VDO0_DISP_WDMA0_FRAME_DONE\t545\n#define CMDQ_EVENT_VDO0_DISP_RDMA0_FRAME_DONE\t546\n#define CMDQ_EVENT_VDO0_DISP_COLOR0_FRAME_DONE\t547\n#define CMDQ_EVENT_VDO0_DISP_CCORR0_FRAME_DONE\t548\n#define CMDQ_EVENT_VDO0_DISP_AAL0_FRAME_DONE\t549\n#define CMDQ_EVENT_VDO0_DISP_GAMMA0_FRAME_DONE\t550\n#define CMDQ_EVENT_VDO0_DISP_DITHER0_FRAME_DONE\t551\n#define CMDQ_EVENT_VDO0_DSI0_FRAME_DONE\t552\n#define CMDQ_EVENT_VDO0_DSC_WRAP0C0_FRAME_DONE\t553\n#define CMDQ_EVENT_VDO0_DISP_OVL1_FRAME_DONE\t554\n#define CMDQ_EVENT_VDO0_DISP_WDMA1_FRAME_DONE\t555\n#define CMDQ_EVENT_VDO0_DISP_RDMA1_FRAME_DONE\t556\n#define CMDQ_EVENT_VDO0_DISP_COLOR1_FRAME_DONE\t557\n#define CMDQ_EVENT_VDO0_DISP_CCORR1_FRAME_DONE\t558\n#define CMDQ_EVENT_VDO0_DISP_AAL1_FRAME_DONE\t559\n#define CMDQ_EVENT_VDO0_DISP_GAMMA1_FRAME_DONE\t560\n#define CMDQ_EVENT_VDO0_DISP_DITHER1_FRAME_DONE\t561\n#define CMDQ_EVENT_VDO0_DSI1_FRAME_DONE\t562\n#define CMDQ_EVENT_VDO0_DSC_WRAP0C1_FRAME_DONE\t563\n\n#define CMDQ_EVENT_VDO0_DP_INTF0_FRAME_DONE\t565\n\n#define CMDQ_EVENT_VDO0_DISP_SMIASSERT_ENG\t576\n#define CMDQ_EVENT_VDO0_DSI0_IRQ_ENG_EVENT_MM\t577\n#define CMDQ_EVENT_VDO0_DSI0_TE_ENG_EVENT_MM\t578\n#define CMDQ_EVENT_VDO0_DSI0_DONE_ENG_EVENT_MM\t579\n#define CMDQ_EVENT_VDO0_DSI0_SOF_ENG_EVENT_MM\t580\n#define CMDQ_EVENT_VDO0_DSI0_VACTL_ENG_EVENT_MM\t581\n#define CMDQ_EVENT_VDO0_DSI1_IRQ_ENG_EVENT_MM\t582\n#define CMDQ_EVENT_VDO0_DSI1_TE_ENG_EVENT_MM\t583\n#define CMDQ_EVENT_VDO0_DSI1_DONE_ENG_EVENT_MM\t584\n#define CMDQ_EVENT_VDO0_DSI1_SOF_ENG_EVENT_MM\t585\n#define CMDQ_EVENT_VDO0_DSI1_VACTL_ENG_EVENT_MM\t586\n#define CMDQ_EVENT_VDO0_DISP_WDMA0_SW_RST_DONE_ENG\t587\n#define CMDQ_EVENT_VDO0_DISP_WDMA1_SW_RST_DONE_ENG\t588\n#define CMDQ_EVENT_VDO0_DISP_OVL0_RST_DONE_ENG\t589\n#define CMDQ_EVENT_VDO0_DISP_OVL1_RST_DONE_ENG\t590\n#define CMDQ_EVENT_VDO0_DP_INTF0_VSYNC_START_ENG_EVENT_MM\t591\n#define CMDQ_EVENT_VDO0_DP_INTF0_VSYNC_END_ENG_EVENT_MM\t592\n#define CMDQ_EVENT_VDO0_DP_INTF0_VDE_START_ENG_EVENT_MM\t593\n#define CMDQ_EVENT_VDO0_DP_INTF0_VDE_END_ENG_EVENT_MM\t594\n#define CMDQ_EVENT_VDO0_DP_INTF0_TARGET_LINE_ENG_EVENT_MM\t595\n#define CMDQ_EVENT_VDO0_VPP_MERGE0_ENG\t596\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0\t597\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_1\t598\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_2\t599\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_3\t600\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_4\t601\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_5\t602\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_6\t603\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_7\t604\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_8\t605\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_9\t606\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_10\t607\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_11\t608\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_12\t609\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_13\t610\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_14\t611\n#define CMDQ_EVENT_VDO0_DISP_STREAM_DONE_15\t612\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_0\t613\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_1\t614\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_2\t615\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_3\t616\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_4\t617\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_5\t618\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_6\t619\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_7\t620\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_8\t621\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_9\t622\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_10\t623\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_11\t624\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_12\t625\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_13\t626\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_14\t627\n#define CMDQ_EVENT_VDO0_DISP_BUF_UNDERRUN_15\t628\n\n#define CMDQ_EVENT_VDO1_MDP_RDMA0_SOF\t640\n#define CMDQ_EVENT_VDO1_MDP_RDMA1_SOF\t641\n#define CMDQ_EVENT_VDO1_MDP_RDMA2_SOF\t642\n#define CMDQ_EVENT_VDO1_MDP_RDMA3_SOF\t643\n#define CMDQ_EVENT_VDO1_MDP_RDMA4_SOF\t644\n#define CMDQ_EVENT_VDO1_MDP_RDMA5_SOF\t645\n#define CMDQ_EVENT_VDO1_MDP_RDMA6_SOF\t646\n#define CMDQ_EVENT_VDO1_MDP_RDMA7_SOF\t647\n#define CMDQ_EVENT_VDO1_VPP_MERGE0_SOF\t648\n#define CMDQ_EVENT_VDO1_VPP_MERGE1_SOF\t649\n#define CMDQ_EVENT_VDO1_VPP_MERGE2_SOF\t650\n#define CMDQ_EVENT_VDO1_VPP_MERGE3_SOF\t651\n#define CMDQ_EVENT_VDO1_VPP_MERGE4_SOF\t652\n#define CMDQ_EVENT_VDO1_VPP2_DL_RELAY_SOF\t653\n#define CMDQ_EVENT_VDO1_VPP3_DL_RELAY_SOF\t654\n#define CMDQ_EVENT_VDO1_VDO0_DSC_DL_ASYNC_SOF\t655\n#define CMDQ_EVENT_VDO1_VDO0_MERGE_DL_ASYNC_SOF\t656\n#define CMDQ_EVENT_VDO1_OUT_DL_RELAY_SOF\t657\n#define CMDQ_EVENT_VDO1_DISP_MIXER_SOF\t658\n#define CMDQ_EVENT_VDO1_HDR_VDO_FE0_SOF\t659\n#define CMDQ_EVENT_VDO1_HDR_VDO_FE1_SOF\t660\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE0_SOF\t661\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE1_SOF\t662\n#define CMDQ_EVENT_VDO1_HDR_VDO_BE0_SOF\t663\n#define CMDQ_EVENT_VDO1_HDR_MLOAD_SOF\t664\n\n#define CMDQ_EVENT_VDO1_MDP_RDMA0_FRAME_DONE\t672\n#define CMDQ_EVENT_VDO1_MDP_RDMA1_FRAME_DONE\t673\n#define CMDQ_EVENT_VDO1_MDP_RDMA2_FRAME_DONE\t674\n#define CMDQ_EVENT_VDO1_MDP_RDMA3_FRAME_DONE\t675\n#define CMDQ_EVENT_VDO1_MDP_RDMA4_FRAME_DONE\t676\n#define CMDQ_EVENT_VDO1_MDP_RDMA5_FRAME_DONE\t677\n#define CMDQ_EVENT_VDO1_MDP_RDMA6_FRAME_DONE\t678\n#define CMDQ_EVENT_VDO1_MDP_RDMA7_FRAME_DONE\t679\n#define CMDQ_EVENT_VDO1_VPP_MERGE0_FRAME_DONE\t680\n#define CMDQ_EVENT_VDO1_VPP_MERGE1_FRAME_DONE\t681\n#define CMDQ_EVENT_VDO1_VPP_MERGE2_FRAME_DONE\t682\n#define CMDQ_EVENT_VDO1_VPP_MERGE3_FRAME_DONE\t683\n#define CMDQ_EVENT_VDO1_VPP_MERGE4_FRAME_DONE\t684\n#define CMDQ_EVENT_VDO1_DPI0_FRAME_DONE\t685\n#define CMDQ_EVENT_VDO1_DPI1_FRAME_DONE\t686\n#define CMDQ_EVENT_VDO1_DP_INTF0_FRAME_DONE\t687\n#define CMDQ_EVENT_VDO1_DISP_MIXER_FRAME_DONE_MM\t688\n\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_0\t704\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_1\t705\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_2\t706\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_3\t707\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_4\t708\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_5\t709\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_6\t710\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_7\t711\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_8\t712\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_9\t713\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_10\t714\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_11\t715\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_12\t716\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_13\t717\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_14\t718\n#define CMDQ_EVENT_VDO1_STREAM_DONE_ENG_15\t719\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_0\t720\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_1\t721\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_2\t722\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_3\t723\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_4\t724\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_5\t725\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_6\t726\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_7\t727\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_8\t728\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_9\t729\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_10\t730\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_11\t731\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_12\t732\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_13\t733\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_14\t734\n#define CMDQ_EVENT_VDO1_BUF_UNDERRUN_ENG_15\t735\n#define CMDQ_EVENT_VDO1_MDP_RDMA0_SW_RST_DONE\t736\n#define CMDQ_EVENT_VDO1_MDP_RDMA1_SW_RST_DONE\t737\n#define CMDQ_EVENT_VDO1_MDP_RDMA2_SW_RST_DONE\t738\n#define CMDQ_EVENT_VDO1_MDP_RDMA3_SW_RST_DONE\t739\n#define CMDQ_EVENT_VDO1_MDP_RDMA4_SW_RST_DONE\t740\n#define CMDQ_EVENT_VDO1_MDP_RDMA5_SW_RST_DONE\t741\n#define CMDQ_EVENT_VDO1_MDP_RDMA6_SW_RST_DONE\t742\n#define CMDQ_EVENT_VDO1_MDP_RDMA7_SW_RST_DONE\t743\n\n#define CMDQ_EVENT_VDO1_DP0_VDE_END_ENG_EVENT_MM\t745\n#define CMDQ_EVENT_VDO1_DP0_VDE_START_ENG_EVENT_MM\t746\n#define CMDQ_EVENT_VDO1_DP0_VSYNC_END_ENG_EVENT_MM\t747\n#define CMDQ_EVENT_VDO1_DP0_VSYNC_START_ENG_EVENT_MM\t748\n#define CMDQ_EVENT_VDO1_DP0_TARGET_LINE_ENG_EVENT_MM\t749\n#define CMDQ_EVENT_VDO1_VPP_MERGE0\t750\n#define CMDQ_EVENT_VDO1_VPP_MERGE1\t751\n#define CMDQ_EVENT_VDO1_VPP_MERGE2\t752\n#define CMDQ_EVENT_VDO1_VPP_MERGE3\t753\n#define CMDQ_EVENT_VDO1_VPP_MERGE4\t754\n#define CMDQ_EVENT_VDO1_HDMITX\t755\n#define CMDQ_EVENT_VDO1_HDR_VDO_BE0_ADL_TRIG_EVENT_MM\t756\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE1_THDR_ADL_TRIG_EVENT_MM\t757\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE1_DM_ADL_TRIG_EVENT_MM\t758\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE0_THDR_ADL_TRIG_EVENT_MM\t759\n#define CMDQ_EVENT_VDO1_HDR_GFX_FE0_DM_ADL_TRIG_EVENT_MM\t760\n#define CMDQ_EVENT_VDO1_HDR_VDO_FE1_ADL_TRIG_EVENT_MM\t761\n#define CMDQ_EVENT_VDO1_HDR_VDO_FE1_AD0_TRIG_EVENT_MM\t762\n\n#define CMDQ_EVENT_CAM_A_PASS1_DONE\t769\n#define CMDQ_EVENT_CAM_B_PASS1_DONE\t770\n#define CMDQ_EVENT_GCAMSV_A_PASS1_DONE\t771\n#define CMDQ_EVENT_GCAMSV_B_PASS1_DONE\t772\n#define CMDQ_EVENT_MRAW_0_PASS1_DONE\t773\n#define CMDQ_EVENT_MRAW_1_PASS1_DONE\t774\n#define CMDQ_EVENT_MRAW_2_PASS1_DONE\t775\n#define CMDQ_EVENT_MRAW_3_PASS1_DONE\t776\n#define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL_X\t777\n#define CMDQ_EVENT_SENINF_CAM1_FIFO_FULL_X\t778\n#define CMDQ_EVENT_SENINF_CAM2_FIFO_FULL\t779\n#define CMDQ_EVENT_SENINF_CAM3_FIFO_FULL\t780\n#define CMDQ_EVENT_SENINF_CAM4_FIFO_FULL\t781\n#define CMDQ_EVENT_SENINF_CAM5_FIFO_FULL\t782\n#define CMDQ_EVENT_SENINF_CAM6_FIFO_FULL\t783\n#define CMDQ_EVENT_SENINF_CAM7_FIFO_FULL\t784\n#define CMDQ_EVENT_SENINF_CAM8_FIFO_FULL\t785\n#define CMDQ_EVENT_SENINF_CAM9_FIFO_FULL\t786\n#define CMDQ_EVENT_SENINF_CAM10_FIFO_FULL_X\t787\n#define CMDQ_EVENT_SENINF_CAM11_FIFO_FULL_X\t788\n#define CMDQ_EVENT_SENINF_CAM12_FIFO_FULL_X\t789\n#define CMDQ_EVENT_SENINF_CAM13_FIFO_FULL_X\t790\n#define CMDQ_EVENT_TG_OVRUN_MRAW0_INT_X0\t791\n#define CMDQ_EVENT_TG_OVRUN_MRAW1_INT_X0\t792\n#define CMDQ_EVENT_TG_OVRUN_MRAW2_INT\t793\n#define CMDQ_EVENT_TG_OVRUN_MRAW3_INT\t794\n#define CMDQ_EVENT_DMA_R1_ERROR_MRAW0_INT\t795\n#define CMDQ_EVENT_DMA_R1_ERROR_MRAW1_INT\t796\n#define CMDQ_EVENT_DMA_R1_ERROR_MRAW2_INT\t797\n#define CMDQ_EVENT_DMA_R1_ERROR_MRAW3_INT\t798\n#define CMDQ_EVENT_U_CAMSYS_PDA_IRQO_EVENT_DONE_D1\t799\n#define CMDQ_EVENT_SUBB_TG_INT4\t800\n#define CMDQ_EVENT_SUBB_TG_INT3\t801\n#define CMDQ_EVENT_SUBB_TG_INT2\t802\n#define CMDQ_EVENT_SUBB_TG_INT1\t803\n#define CMDQ_EVENT_SUBA_TG_INT4\t804\n#define CMDQ_EVENT_SUBA_TG_INT3\t805\n#define CMDQ_EVENT_SUBA_TG_INT2\t806\n#define CMDQ_EVENT_SUBA_TG_INT1\t807\n#define CMDQ_EVENT_SUBB_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT\t808\n#define CMDQ_EVENT_SUBB_YUVO_R3_LOW_LATENCY_LINE_CNT_INT\t809\n#define CMDQ_EVENT_SUBB_YUVO_R1_LOW_LATENCY_LINE_CNT_INT\t810\n#define CMDQ_EVENT_SUBB_IMGO_R1_LOW_LATENCY_LINE_CNT_INT\t811\n#define CMDQ_EVENT_SUBA_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT\t812\n#define CMDQ_EVENT_SUBA_YUVO_R3_LOW_LATENCY_LINE_CNT_INT\t813\n#define CMDQ_EVENT_SUBA_YUVO_R1_LOW_LATENCY_LINE_CNT_INT\t814\n#define CMDQ_EVENT_SUBA_IMGO_R1_LOW_LATENCY_LINE_CNT_INT\t815\n#define CMDQ_EVENT_GCE1_SOF_0\t816\n#define CMDQ_EVENT_GCE1_SOF_1\t817\n#define CMDQ_EVENT_GCE1_SOF_2\t818\n#define CMDQ_EVENT_GCE1_SOF_3\t819\n#define CMDQ_EVENT_GCE1_SOF_4\t820\n#define CMDQ_EVENT_GCE1_SOF_5\t821\n#define CMDQ_EVENT_GCE1_SOF_6\t822\n#define CMDQ_EVENT_GCE1_SOF_7\t823\n#define CMDQ_EVENT_GCE1_SOF_8\t824\n#define CMDQ_EVENT_GCE1_SOF_9\t825\n#define CMDQ_EVENT_GCE1_SOF_10\t826\n#define CMDQ_EVENT_GCE1_SOF_11\t827\n#define CMDQ_EVENT_GCE1_SOF_12\t828\n#define CMDQ_EVENT_GCE1_SOF_13\t829\n#define CMDQ_EVENT_GCE1_SOF_14\t830\n#define CMDQ_EVENT_GCE1_SOF_15\t831\n\n#define CMDQ_EVENT_VDEC_LAT_LINE_COUNT_THRESHOLD_INTERRUPT\t832\n#define CMDQ_EVENT_VDEC_LAT_VDEC_INT\t833\n#define CMDQ_EVENT_VDEC_LAT_VDEC_PAUSE\t834\n#define CMDQ_EVENT_VDEC_LAT_VDEC_DEC_ERROR\t835\n#define CMDQ_EVENT_VDEC_LAT_MC_BUSY_OVERFLOW_MDEC_TIMEOUT\t836\n#define CMDQ_EVENT_VDEC_LAT_VDEC_FRAME_DONE\t837\n#define CMDQ_EVENT_VDEC_LAT_INI_FETCH_RDY\t838\n#define CMDQ_EVENT_VDEC_LAT_PROCESS_FLAG\t839\n#define CMDQ_EVENT_VDEC_LAT_SEARCH_START_CODE_DONE\t840\n#define CMDQ_EVENT_VDEC_LAT_REF_REORDER_DONE\t841\n#define CMDQ_EVENT_VDEC_LAT_WP_TBLE_DONE\t842\n#define CMDQ_EVENT_VDEC_LAT_COUNT_SRAM_CLR_DONE_AND_CTX_SRAM_CLR_DONE\t843\n#define CMDQ_EVENT_VDEC_LAT_GCE_CNT_OP_THRESHOLD\t847\n\n#define CMDQ_EVENT_VDEC_LAT1_LINE_COUNT_THRESHOLD_INTERRUPT\t848\n#define CMDQ_EVENT_VDEC_LAT1_VDEC_INT\t849\n#define CMDQ_EVENT_VDEC_LAT1_VDEC_PAUSE\t850\n#define CMDQ_EVENT_VDEC_LAT1_VDEC_DEC_ERROR\t851\n#define CMDQ_EVENT_VDEC_LAT1_MC_BUSY_OVERFLOW_MDEC_TIMEOUT\t852\n#define CMDQ_EVENT_VDEC_LAT1_VDEC_FRAME_DONE\t853\n#define CMDQ_EVENT_VDEC_LAT1_INI_FETCH_RDY\t854\n#define CMDQ_EVENT_VDEC_LAT1_PROCESS_FLAG\t855\n#define CMDQ_EVENT_VDEC_LAT1_SEARCH_START_CODE_DONE\t856\n#define CMDQ_EVENT_VDEC_LAT1_REF_REORDER_DONE\t857\n#define CMDQ_EVENT_VDEC_LAT1_WP_TBLE_DONE\t858\n#define CMDQ_EVENT_VDEC_LAT1_COUNT_SRAM_CLR_DONE_AND_CTX_SRAM_CLR_DONE\t859\n#define CMDQ_EVENT_VDEC_LAT1_GCE_CNT_OP_THRESHOLD\t863\n\n#define CMDQ_EVENT_VDEC_SOC_GLOBAL_CON_250_0\t864\n#define CMDQ_EVENT_VDEC_SOC_GLOBAL_CON_250_1\t865\n\n#define CMDQ_EVENT_VDEC_SOC_GLOBAL_CON_250_8\t872\n#define CMDQ_EVENT_VDEC_SOC_GLOBAL_CON_250_9\t873\n\n#define CMDQ_EVENT_VDEC_CORE_LINE_COUNT_THRESHOLD_INTERRUPT\t896\n#define CMDQ_EVENT_VDEC_CORE_VDEC_INT\t897\n#define CMDQ_EVENT_VDEC_CORE_VDEC_PAUSE\t898\n#define CMDQ_EVENT_VDEC_CORE_VDEC_DEC_ERROR\t899\n#define CMDQ_EVENT_VDEC_CORE_MC_BUSY_OVERFLOW_MDEC_TIMEOUT\t900\n#define CMDQ_EVENT_VDEC_CORE_VDEC_FRAME_DONE\t901\n#define CMDQ_EVENT_VDEC_CORE_INI_FETCH_RDY\t902\n#define CMDQ_EVENT_VDEC_CORE_PROCESS_FLAG\t903\n#define CMDQ_EVENT_VDEC_CORE_SEARCH_START_CODE_DONE\t904\n#define CMDQ_EVENT_VDEC_CORE_REF_REORDER_DONE\t905\n#define CMDQ_EVENT_VDEC_CORE_WP_TBLE_DONE\t906\n#define CMDQ_EVENT_VDEC_CORE_COUNT_SRAM_CLR_DONE_AND_CTX_SRAM_CLR_DONE\t907\n#define CMDQ_EVENT_VDEC_CORE_GCE_CNT_OP_THRESHOLD\t911\n\n#define CMDQ_EVENT_VDEC_CORE1_LINE_COUNT_THRESHOLD_INTERRUPT\t912\n#define CMDQ_EVENT_VDEC_CORE1_VDEC_INT\t913\n#define CMDQ_EVENT_VDEC_CORE1_VDEC_PAUSE\t914\n#define CMDQ_EVENT_VDEC_CORE1_VDEC_DEC_ERROR\t915\n#define CMDQ_EVENT_VDEC_CORE1_MC_BUSY_OVERFLOW_MDEC_TIMEOUT\t916\n#define CMDQ_EVENT_VDEC_CORE1_VDEC_FRAME_DONE\t917\n#define CMDQ_EVENT_VDEC_CORE1_INI_FETCH_RDY\t918\n#define CMDQ_EVENT_VDEC_CORE1_PROCESS_FLAG\t919\n#define CMDQ_EVENT_VDEC_CORE1_SEARCH_START_CODE_DONE\t920\n#define CMDQ_EVENT_VDEC_CORE1_REF_REORDER_DONE\t921\n#define CMDQ_EVENT_VDEC_CORE1_WP_TBLE_DONE\t922\n#define CMDQ_EVENT_VDEC_CORE1_COUNT_SRAM_CLR_DONE_AND_CTX_SRAM_CLR_DONE\t923\n#define CMDQ_EVENT_VDEC_CORE1_CNT_OP_THRESHOLD\t927\n\n#define CMDQ_EVENT_VENC_TOP_FRAME_DONE\t929\n#define CMDQ_EVENT_VENC_TOP_PAUSE_DONE\t930\n#define CMDQ_EVENT_VENC_TOP_JPGENC_DONE\t931\n#define CMDQ_EVENT_VENC_TOP_MB_DONE\t932\n#define CMDQ_EVENT_VENC_TOP_128BYTE_DONE\t933\n#define CMDQ_EVENT_VENC_TOP_JPGDEC_DONE\t934\n#define CMDQ_EVENT_VENC_TOP_JPGDEC_C1_DONE\t935\n#define CMDQ_EVENT_VENC_TOP_JPGDEC_INSUFF_DONE\t936\n#define CMDQ_EVENT_VENC_TOP_JPGDEC_C1_INSUFF_DONE\t937\n#define CMDQ_EVENT_VENC_TOP_WP_2ND_STAGE_DONE\t938\n#define CMDQ_EVENT_VENC_TOP_WP_3RD_STAGE_DONE\t939\n#define CMDQ_EVENT_VENC_TOP_PPS_HEADER_DONE\t940\n#define CMDQ_EVENT_VENC_TOP_SPS_HEADER_DONE\t941\n#define CMDQ_EVENT_VENC_TOP_VPS_HEADER_DONE\t942\n\n#define CMDQ_EVENT_VENC_CORE1_TOP_FRAME_DONE\t945\n#define CMDQ_EVENT_VENC_CORE1_TOP_PAUSE_DONE\t946\n#define CMDQ_EVENT_VENC_CORE1_TOP_JPGENC_DONE\t947\n#define CMDQ_EVENT_VENC_CORE1_TOP_MB_DONE\t948\n#define CMDQ_EVENT_VENC_CORE1_TOP_128BYTE_DONE\t949\n#define CMDQ_EVENT_VENC_CORE1_TOP_JPGDEC_DONE\t950\n#define CMDQ_EVENT_VENC_CORE1_TOP_JPGDEC_C1_DONE\t951\n#define CMDQ_EVENT_VENC_CORE1_TOP_JPGDEC_INSUFF_DONE\t952\n#define CMDQ_EVENT_VENC_CORE1_TOP_JPGDEC_C1_INSUFF_DONE\t953\n#define CMDQ_EVENT_VENC_CORE1_TOP_WP_2ND_STAGE_DONE\t954\n#define CMDQ_EVENT_VENC_CORE1_TOP_WP_3RD_STAGE_DONE\t955\n#define CMDQ_EVENT_VENC_CORE1_TOP_PPS_HEADER_DONE\t956\n#define CMDQ_EVENT_VENC_CORE1_TOP_SPS_HEADER_DONE\t957\n#define CMDQ_EVENT_VENC_CORE1_TOP_VPS_HEADER_DONE\t958\n\n#define CMDQ_EVENT_WPE_VPP0_WPE_GCE_FRAME_DONE\t962\n#define CMDQ_EVENT_WPE_VPP0_WPE_DONE_SYNC_OUT\t963\n\n#define CMDQ_EVENT_WPE_VPP1_WPE_GCE_FRAME_DONE\t969\n#define CMDQ_EVENT_WPE_VPP1_WPE_DONE_SYNC_OUT\t970\n\n#define CMDQ_EVENT_DP_TX_VBLANK_FALLING\t994\n#define CMDQ_EVENT_DP_TX_VSC_FINISH\t995\n\n#define CMDQ_EVENT_OUTPIN_0\t1018\n#define CMDQ_EVENT_OUTPIN_1\t1019\n\n \n#define CMDQ_MAX_HW_EVENT\t\t\t\t1019\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}