module pcreg (a,b);
input [31:0] a;
output [31:0] b;
reg [31:0] b;

always @(posedge clk)
	b<=a;

endmodule