ps_subsys_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/sim/ps_subsys_processing_system7_0_0.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_axi_iic_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_axi_iic_0_0/sim/ps_subsys_axi_iic_0_0.vhd,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_proc_sys_reset_0_0/sim/ps_subsys_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_axi_uartlite_0_0/sim/ps_subsys_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys.v,verilog,xil_defaultlib,../../../bd/ps_subsys/hdl/ps_subsys.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_xbar_0.v,verilog,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_xbar_0/sim/ps_subsys_xbar_0.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_s00_mmu_0.v,verilog,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_s00_mmu_0/sim/ps_subsys_s00_mmu_0.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/ps_subsys/ip/ps_subsys_auto_pc_0/sim/ps_subsys_auto_pc_0.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
ps_subsys.v,verilog,xil_defaultlib,../../../bd/ps_subsys/sim/ps_subsys.v,incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog"incdir="../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
