$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:19:45 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module WithResetTest $end
   $var wire  1 ' clock $end
   $var wire  4 # cycle [3:0] $end
   $var wire  8 % reg_ [7:0] $end
   $var wire  1 ( reset $end
   $var wire  1 $ reset2 $end
   $var wire  1 & wrap_wrap $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
0$
b00000000 %
0&
0'
1(
#1
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
b0001 #
b00000001 %
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
#21
b0010 #
b00000010 %
1'
#22
#23
#24
#25
#26
0'
#27
#28
#29
#30
#31
b0011 #
b00000011 %
1'
#32
#33
#34
#35
#36
0'
#37
#38
#39
#40
#41
b0100 #
b00000100 %
1'
#42
#43
#44
#45
#46
0'
#47
#48
#49
#50
#51
b0101 #
b00000101 %
1'
#52
#53
#54
#55
#56
0'
#57
#58
#59
#60
#61
b0110 #
b00000110 %
1'
#62
#63
#64
#65
#66
0'
#67
#68
#69
#70
#71
b0111 #
1$
b00000111 %
1'
#72
#73
#74
#75
#76
0'
#77
#78
#79
#80
#81
b1000 #
0$
b00000000 %
1'
#82
#83
#84
#85
#86
0'
#87
#88
#89
#90
#91
b1001 #
b00000001 %
1&
1'
#92
#93
#94
#95
#96
0'
#97
#98
#99
#100
