
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012504  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60012974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  6001297c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001c8  200005b0  60012f24  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000017ec  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d719  00000000  00000000  00022277  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001729  00000000  00000000  0002f990  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003491  00000000  00000000  000310b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002e9c  00000000  00000000  0003454c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004717  00000000  00000000  000373e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000030e5  00000000  00000000  0003baff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005742c  00000000  00000000  0003ebe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00096010  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  00096035  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
     4a0:	b580      	push	{r7, lr}
     4a2:	b088      	sub	sp, #32
     4a4:	af00      	add	r7, sp, #0
     4a6:	60f8      	str	r0, [r7, #12]
     4a8:	60b9      	str	r1, [r7, #8]
     4aa:	607a      	str	r2, [r7, #4]
     4ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
     4ae:	68fb      	ldr	r3, [r7, #12]
     4b0:	68ba      	ldr	r2, [r7, #8]
     4b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
     4b4:	68fb      	ldr	r3, [r7, #12]
     4b6:	681b      	ldr	r3, [r3, #0]
     4b8:	f103 0308 	add.w	r3, r3, #8
     4bc:	4618      	mov	r0, r3
     4be:	f04f 0100 	mov.w	r1, #0
     4c2:	f001 fd71 	bl	1fa8 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
     4c6:	68fb      	ldr	r3, [r7, #12]
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	f103 030c 	add.w	r3, r3, #12
     4ce:	4618      	mov	r0, r3
     4d0:	f04f 0100 	mov.w	r1, #0
     4d4:	f001 fd68 	bl	1fa8 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
     4d8:	68fb      	ldr	r3, [r7, #12]
     4da:	681b      	ldr	r3, [r3, #0]
     4dc:	4618      	mov	r0, r3
     4de:	6879      	ldr	r1, [r7, #4]
     4e0:	f001 fd32 	bl	1f48 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
     4e4:	683b      	ldr	r3, [r7, #0]
     4e6:	2b00      	cmp	r3, #0
     4e8:	d111      	bne.n	50e <PWM_init+0x6e>
     4ea:	f242 13cc 	movw	r3, #8652	; 0x21cc
     4ee:	f2c0 0301 	movt	r3, #1
     4f2:	f107 0c10 	add.w	ip, r7, #16
     4f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     4f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     4fc:	f8ac 3000 	strh.w	r3, [ip]
     500:	f107 0310 	add.w	r3, r7, #16
     504:	4618      	mov	r0, r3
     506:	f04f 01ae 	mov.w	r1, #174	; 0xae
     50a:	f001 fd09 	bl	1f20 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
     50e:	68fb      	ldr	r3, [r7, #12]
     510:	681b      	ldr	r3, [r3, #0]
     512:	f103 0304 	add.w	r3, r3, #4
     516:	4618      	mov	r0, r3
     518:	6839      	ldr	r1, [r7, #0]
     51a:	f001 fd15 	bl	1f48 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
     51e:	68fb      	ldr	r3, [r7, #12]
     520:	681b      	ldr	r3, [r3, #0]
     522:	f103 0310 	add.w	r3, r3, #16
     526:	4618      	mov	r0, r3
     528:	f04f 0100 	mov.w	r1, #0
     52c:	f001 fd0c 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
     530:	68fb      	ldr	r3, [r7, #12]
     532:	681b      	ldr	r3, [r3, #0]
     534:	f103 0318 	add.w	r3, r3, #24
     538:	4618      	mov	r0, r3
     53a:	f04f 0100 	mov.w	r1, #0
     53e:	f001 fd03 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
     542:	68fb      	ldr	r3, [r7, #12]
     544:	681b      	ldr	r3, [r3, #0]
     546:	f103 0320 	add.w	r3, r3, #32
     54a:	4618      	mov	r0, r3
     54c:	f04f 0100 	mov.w	r1, #0
     550:	f001 fcfa 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
     554:	68fb      	ldr	r3, [r7, #12]
     556:	681b      	ldr	r3, [r3, #0]
     558:	f103 0328 	add.w	r3, r3, #40	; 0x28
     55c:	4618      	mov	r0, r3
     55e:	f04f 0100 	mov.w	r1, #0
     562:	f001 fcf1 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
     566:	68fb      	ldr	r3, [r7, #12]
     568:	681b      	ldr	r3, [r3, #0]
     56a:	f103 0330 	add.w	r3, r3, #48	; 0x30
     56e:	4618      	mov	r0, r3
     570:	f04f 0100 	mov.w	r1, #0
     574:	f001 fce8 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
     578:	68fb      	ldr	r3, [r7, #12]
     57a:	681b      	ldr	r3, [r3, #0]
     57c:	f103 0338 	add.w	r3, r3, #56	; 0x38
     580:	4618      	mov	r0, r3
     582:	f04f 0100 	mov.w	r1, #0
     586:	f001 fcdf 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
     58a:	68fb      	ldr	r3, [r7, #12]
     58c:	681b      	ldr	r3, [r3, #0]
     58e:	f103 0340 	add.w	r3, r3, #64	; 0x40
     592:	4618      	mov	r0, r3
     594:	f04f 0100 	mov.w	r1, #0
     598:	f001 fcd6 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
     59c:	68fb      	ldr	r3, [r7, #12]
     59e:	681b      	ldr	r3, [r3, #0]
     5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
     5a4:	4618      	mov	r0, r3
     5a6:	f04f 0100 	mov.w	r1, #0
     5aa:	f001 fccd 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
     5ae:	68fb      	ldr	r3, [r7, #12]
     5b0:	681b      	ldr	r3, [r3, #0]
     5b2:	f103 0350 	add.w	r3, r3, #80	; 0x50
     5b6:	4618      	mov	r0, r3
     5b8:	f04f 0100 	mov.w	r1, #0
     5bc:	f001 fcc4 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
     5c0:	68fb      	ldr	r3, [r7, #12]
     5c2:	681b      	ldr	r3, [r3, #0]
     5c4:	f103 0358 	add.w	r3, r3, #88	; 0x58
     5c8:	4618      	mov	r0, r3
     5ca:	f04f 0100 	mov.w	r1, #0
     5ce:	f001 fcbb 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
     5d2:	68fb      	ldr	r3, [r7, #12]
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	f103 0360 	add.w	r3, r3, #96	; 0x60
     5da:	4618      	mov	r0, r3
     5dc:	f04f 0100 	mov.w	r1, #0
     5e0:	f001 fcb2 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
     5e4:	68fb      	ldr	r3, [r7, #12]
     5e6:	681b      	ldr	r3, [r3, #0]
     5e8:	f103 0368 	add.w	r3, r3, #104	; 0x68
     5ec:	4618      	mov	r0, r3
     5ee:	f04f 0100 	mov.w	r1, #0
     5f2:	f001 fca9 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
     5f6:	68fb      	ldr	r3, [r7, #12]
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	f103 0370 	add.w	r3, r3, #112	; 0x70
     5fe:	4618      	mov	r0, r3
     600:	f04f 0100 	mov.w	r1, #0
     604:	f001 fca0 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
     608:	68fb      	ldr	r3, [r7, #12]
     60a:	681b      	ldr	r3, [r3, #0]
     60c:	f103 0378 	add.w	r3, r3, #120	; 0x78
     610:	4618      	mov	r0, r3
     612:	f04f 0100 	mov.w	r1, #0
     616:	f001 fc97 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
     61a:	68fb      	ldr	r3, [r7, #12]
     61c:	681b      	ldr	r3, [r3, #0]
     61e:	f103 0380 	add.w	r3, r3, #128	; 0x80
     622:	4618      	mov	r0, r3
     624:	f04f 0100 	mov.w	r1, #0
     628:	f001 fc8e 	bl	1f48 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
     62c:	68fb      	ldr	r3, [r7, #12]
     62e:	681b      	ldr	r3, [r3, #0]
     630:	f103 0388 	add.w	r3, r3, #136	; 0x88
     634:	4618      	mov	r0, r3
     636:	f04f 0100 	mov.w	r1, #0
     63a:	f001 fc85 	bl	1f48 <HW_set_32bit_reg>
}
     63e:	f107 0720 	add.w	r7, r7, #32
     642:	46bd      	mov	sp, r7
     644:	bd80      	pop	{r7, pc}
     646:	bf00      	nop

00000648 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     648:	b580      	push	{r7, lr}
     64a:	b08a      	sub	sp, #40	; 0x28
     64c:	af00      	add	r7, sp, #0
     64e:	6078      	str	r0, [r7, #4]
     650:	460b      	mov	r3, r1
     652:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     654:	78fb      	ldrb	r3, [r7, #3]
     656:	2b00      	cmp	r3, #0
     658:	d111      	bne.n	67e <PWM_enable+0x36>
     65a:	f242 13cc 	movw	r3, #8652	; 0x21cc
     65e:	f2c0 0301 	movt	r3, #1
     662:	f107 0c18 	add.w	ip, r7, #24
     666:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     668:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     66c:	f8ac 3000 	strh.w	r3, [ip]
     670:	f107 0318 	add.w	r3, r7, #24
     674:	4618      	mov	r0, r3
     676:	f04f 01d3 	mov.w	r1, #211	; 0xd3
     67a:	f001 fc51 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     67e:	78fb      	ldrb	r3, [r7, #3]
     680:	2b10      	cmp	r3, #16
     682:	d911      	bls.n	6a8 <PWM_enable+0x60>
     684:	f242 13cc 	movw	r3, #8652	; 0x21cc
     688:	f2c0 0301 	movt	r3, #1
     68c:	f107 0c08 	add.w	ip, r7, #8
     690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     692:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     696:	f8ac 3000 	strh.w	r3, [ip]
     69a:	f107 0308 	add.w	r3, r7, #8
     69e:	4618      	mov	r0, r3
     6a0:	f04f 01d4 	mov.w	r1, #212	; 0xd4
     6a4:	f001 fc3c 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     6a8:	78fb      	ldrb	r3, [r7, #3]
     6aa:	2b00      	cmp	r3, #0
     6ac:	d046      	beq.n	73c <PWM_enable+0xf4>
     6ae:	78fb      	ldrb	r3, [r7, #3]
     6b0:	2b10      	cmp	r3, #16
     6b2:	d843      	bhi.n	73c <PWM_enable+0xf4>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     6b4:	78fa      	ldrb	r2, [r7, #3]
     6b6:	f242 03c8 	movw	r3, #8392	; 0x20c8
     6ba:	f2c0 0301 	movt	r3, #1
     6be:	5c9b      	ldrb	r3, [r3, r2]
     6c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     6c4:	78fb      	ldrb	r3, [r7, #3]
     6c6:	2b08      	cmp	r3, #8
     6c8:	d81c      	bhi.n	704 <PWM_enable+0xbc>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     6ca:	687b      	ldr	r3, [r7, #4]
     6cc:	681b      	ldr	r3, [r3, #0]
     6ce:	f103 0308 	add.w	r3, r3, #8
     6d2:	4618      	mov	r0, r3
     6d4:	f001 fc6a 	bl	1fac <HW_get_8bit_reg>
     6d8:	4603      	mov	r3, r0
     6da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     6de:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     6e6:	ea42 0303 	orr.w	r3, r2, r3
     6ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	f103 0208 	add.w	r2, r3, #8
     6f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     6fa:	4610      	mov	r0, r2
     6fc:	4619      	mov	r1, r3
     6fe:	f001 fc53 	bl	1fa8 <HW_set_8bit_reg>
     702:	e01b      	b.n	73c <PWM_enable+0xf4>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     704:	687b      	ldr	r3, [r7, #4]
     706:	681b      	ldr	r3, [r3, #0]
     708:	f103 030c 	add.w	r3, r3, #12
     70c:	4618      	mov	r0, r3
     70e:	f001 fc4d 	bl	1fac <HW_get_8bit_reg>
     712:	4603      	mov	r3, r0
     714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     718:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     720:	ea42 0303 	orr.w	r3, r2, r3
     724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     728:	687b      	ldr	r3, [r7, #4]
     72a:	681b      	ldr	r3, [r3, #0]
     72c:	f103 020c 	add.w	r2, r3, #12
     730:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     734:	4610      	mov	r0, r2
     736:	4619      	mov	r1, r3
     738:	f001 fc36 	bl	1fa8 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     73c:	f107 0728 	add.w	r7, r7, #40	; 0x28
     740:	46bd      	mov	sp, r7
     742:	bd80      	pop	{r7, pc}

00000744 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     744:	b580      	push	{r7, lr}
     746:	b08a      	sub	sp, #40	; 0x28
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
     74c:	460b      	mov	r3, r1
     74e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     750:	78fb      	ldrb	r3, [r7, #3]
     752:	2b00      	cmp	r3, #0
     754:	d111      	bne.n	77a <PWM_disable+0x36>
     756:	f242 13cc 	movw	r3, #8652	; 0x21cc
     75a:	f2c0 0301 	movt	r3, #1
     75e:	f107 0c18 	add.w	ip, r7, #24
     762:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     768:	f8ac 3000 	strh.w	r3, [ip]
     76c:	f107 0318 	add.w	r3, r7, #24
     770:	4618      	mov	r0, r3
     772:	f240 1101 	movw	r1, #257	; 0x101
     776:	f001 fbd3 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     77a:	78fb      	ldrb	r3, [r7, #3]
     77c:	2b10      	cmp	r3, #16
     77e:	d911      	bls.n	7a4 <PWM_disable+0x60>
     780:	f242 13cc 	movw	r3, #8652	; 0x21cc
     784:	f2c0 0301 	movt	r3, #1
     788:	f107 0c08 	add.w	ip, r7, #8
     78c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     78e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     792:	f8ac 3000 	strh.w	r3, [ip]
     796:	f107 0308 	add.w	r3, r7, #8
     79a:	4618      	mov	r0, r3
     79c:	f44f 7181 	mov.w	r1, #258	; 0x102
     7a0:	f001 fbbe 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     7a4:	78fb      	ldrb	r3, [r7, #3]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d04c      	beq.n	844 <PWM_disable+0x100>
     7aa:	78fb      	ldrb	r3, [r7, #3]
     7ac:	2b10      	cmp	r3, #16
     7ae:	d849      	bhi.n	844 <PWM_disable+0x100>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     7b0:	78fa      	ldrb	r2, [r7, #3]
     7b2:	f242 03c8 	movw	r3, #8392	; 0x20c8
     7b6:	f2c0 0301 	movt	r3, #1
     7ba:	5c9b      	ldrb	r3, [r3, r2]
     7bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     7c0:	78fb      	ldrb	r3, [r7, #3]
     7c2:	2b08      	cmp	r3, #8
     7c4:	d81f      	bhi.n	806 <PWM_disable+0xc2>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     7c6:	687b      	ldr	r3, [r7, #4]
     7c8:	681b      	ldr	r3, [r3, #0]
     7ca:	f103 0308 	add.w	r3, r3, #8
     7ce:	4618      	mov	r0, r3
     7d0:	f001 fbec 	bl	1fac <HW_get_8bit_reg>
     7d4:	4603      	mov	r3, r0
     7d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     7da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     7de:	ea6f 0303 	mvn.w	r3, r3
     7e2:	b2da      	uxtb	r2, r3
     7e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7e8:	ea02 0303 	and.w	r3, r2, r3
     7ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     7f0:	687b      	ldr	r3, [r7, #4]
     7f2:	681b      	ldr	r3, [r3, #0]
     7f4:	f103 0208 	add.w	r2, r3, #8
     7f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7fc:	4610      	mov	r0, r2
     7fe:	4619      	mov	r1, r3
     800:	f001 fbd2 	bl	1fa8 <HW_set_8bit_reg>
     804:	e01e      	b.n	844 <PWM_disable+0x100>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     806:	687b      	ldr	r3, [r7, #4]
     808:	681b      	ldr	r3, [r3, #0]
     80a:	f103 030c 	add.w	r3, r3, #12
     80e:	4618      	mov	r0, r3
     810:	f001 fbcc 	bl	1fac <HW_get_8bit_reg>
     814:	4603      	mov	r3, r0
     816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     81a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     81e:	ea6f 0303 	mvn.w	r3, r3
     822:	b2da      	uxtb	r2, r3
     824:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     828:	ea02 0303 	and.w	r3, r2, r3
     82c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     830:	687b      	ldr	r3, [r7, #4]
     832:	681b      	ldr	r3, [r3, #0]
     834:	f103 020c 	add.w	r2, r3, #12
     838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     83c:	4610      	mov	r0, r2
     83e:	4619      	mov	r1, r3
     840:	f001 fbb2 	bl	1fa8 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     844:	f107 0728 	add.w	r7, r7, #40	; 0x28
     848:	46bd      	mov	sp, r7
     84a:	bd80      	pop	{r7, pc}

0000084c <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
     84c:	b580      	push	{r7, lr}
     84e:	b086      	sub	sp, #24
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
     854:	687b      	ldr	r3, [r7, #4]
     856:	681b      	ldr	r3, [r3, #0]
     858:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     85c:	4618      	mov	r0, r3
     85e:	f04f 0101 	mov.w	r1, #1
     862:	f001 fb89 	bl	1f78 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
     866:	687b      	ldr	r3, [r7, #4]
     868:	681b      	ldr	r3, [r3, #0]
     86a:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     86e:	4618      	mov	r0, r3
     870:	f001 fb84 	bl	1f7c <HW_get_16bit_reg>
     874:	4603      	mov	r3, r0
     876:	2b01      	cmp	r3, #1
     878:	d011      	beq.n	89e <PWM_enable_synch_update+0x52>
     87a:	f242 13cc 	movw	r3, #8652	; 0x21cc
     87e:	f2c0 0301 	movt	r3, #1
     882:	f107 0c08 	add.w	ip, r7, #8
     886:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     888:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     88c:	f8ac 3000 	strh.w	r3, [ip]
     890:	f107 0308 	add.w	r3, r7, #8
     894:	4618      	mov	r0, r3
     896:	f44f 7198 	mov.w	r1, #304	; 0x130
     89a:	f001 fb41 	bl	1f20 <HAL_assert_fail>
}
     89e:	f107 0718 	add.w	r7, r7, #24
     8a2:	46bd      	mov	sp, r7
     8a4:	bd80      	pop	{r7, pc}
     8a6:	bf00      	nop

000008a8 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
     8a8:	b580      	push	{r7, lr}
     8aa:	b086      	sub	sp, #24
     8ac:	af00      	add	r7, sp, #0
     8ae:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
     8b0:	687b      	ldr	r3, [r7, #4]
     8b2:	681b      	ldr	r3, [r3, #0]
     8b4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8b8:	4618      	mov	r0, r3
     8ba:	f04f 0100 	mov.w	r1, #0
     8be:	f001 fb5b 	bl	1f78 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	681b      	ldr	r3, [r3, #0]
     8c6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8ca:	4618      	mov	r0, r3
     8cc:	f001 fb56 	bl	1f7c <HW_get_16bit_reg>
     8d0:	4603      	mov	r3, r0
     8d2:	2b00      	cmp	r3, #0
     8d4:	d011      	beq.n	8fa <PWM_disable_synch_update+0x52>
     8d6:	f242 13cc 	movw	r3, #8652	; 0x21cc
     8da:	f2c0 0301 	movt	r3, #1
     8de:	f107 0c08 	add.w	ip, r7, #8
     8e2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     8e4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     8e8:	f8ac 3000 	strh.w	r3, [ip]
     8ec:	f107 0308 	add.w	r3, r7, #8
     8f0:	4618      	mov	r0, r3
     8f2:	f44f 71a1 	mov.w	r1, #322	; 0x142
     8f6:	f001 fb13 	bl	1f20 <HAL_assert_fail>
}
     8fa:	f107 0718 	add.w	r7, r7, #24
     8fe:	46bd      	mov	sp, r7
     900:	bd80      	pop	{r7, pc}
     902:	bf00      	nop

00000904 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
     904:	b580      	push	{r7, lr}
     906:	b098      	sub	sp, #96	; 0x60
     908:	af00      	add	r7, sp, #0
     90a:	60f8      	str	r0, [r7, #12]
     90c:	460b      	mov	r3, r1
     90e:	607a      	str	r2, [r7, #4]
     910:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     912:	7afb      	ldrb	r3, [r7, #11]
     914:	2b00      	cmp	r3, #0
     916:	d111      	bne.n	93c <PWM_set_duty_cycle+0x38>
     918:	f242 13cc 	movw	r3, #8652	; 0x21cc
     91c:	f2c0 0301 	movt	r3, #1
     920:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     924:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     926:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     92a:	f8ac 3000 	strh.w	r3, [ip]
     92e:	f107 0344 	add.w	r3, r7, #68	; 0x44
     932:	4618      	mov	r0, r3
     934:	f44f 71a9 	mov.w	r1, #338	; 0x152
     938:	f001 faf2 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     93c:	7afb      	ldrb	r3, [r7, #11]
     93e:	2b10      	cmp	r3, #16
     940:	d911      	bls.n	966 <PWM_set_duty_cycle+0x62>
     942:	f242 13cc 	movw	r3, #8652	; 0x21cc
     946:	f2c0 0301 	movt	r3, #1
     94a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     94e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     954:	f8ac 3000 	strh.w	r3, [ip]
     958:	f107 0334 	add.w	r3, r7, #52	; 0x34
     95c:	4618      	mov	r0, r3
     95e:	f240 1153 	movw	r1, #339	; 0x153
     962:	f001 fadd 	bl	1f20 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     966:	68fb      	ldr	r3, [r7, #12]
     968:	681b      	ldr	r3, [r3, #0]
     96a:	f103 0304 	add.w	r3, r3, #4
     96e:	4618      	mov	r0, r3
     970:	f001 faec 	bl	1f4c <HW_get_32bit_reg>
     974:	4603      	mov	r3, r0
     976:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_ASSERT( duty_cycle <= period );
     978:	687a      	ldr	r2, [r7, #4]
     97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     97c:	429a      	cmp	r2, r3
     97e:	d911      	bls.n	9a4 <PWM_set_duty_cycle+0xa0>
     980:	f242 13cc 	movw	r3, #8652	; 0x21cc
     984:	f2c0 0301 	movt	r3, #1
     988:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     98c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     98e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     992:	f8ac 3000 	strh.w	r3, [ip]
     996:	f107 0324 	add.w	r3, r7, #36	; 0x24
     99a:	4618      	mov	r0, r3
     99c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     9a0:	f001 fabe 	bl	1f20 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     9a4:	7afb      	ldrb	r3, [r7, #11]
     9a6:	2b00      	cmp	r3, #0
     9a8:	d057      	beq.n	a5a <PWM_set_duty_cycle+0x156>
     9aa:	7afb      	ldrb	r3, [r7, #11]
     9ac:	2b10      	cmp	r3, #16
     9ae:	d854      	bhi.n	a5a <PWM_set_duty_cycle+0x156>
    {
        if ( duty_cycle == 0u )
     9b0:	687b      	ldr	r3, [r7, #4]
     9b2:	2b00      	cmp	r3, #0
     9b4:	d105      	bne.n	9c2 <PWM_set_duty_cycle+0xbe>
        {
            PWM_disable( pwm_inst, pwm_id );
     9b6:	7afb      	ldrb	r3, [r7, #11]
     9b8:	68f8      	ldr	r0, [r7, #12]
     9ba:	4619      	mov	r1, r3
     9bc:	f7ff fec2 	bl	744 <PWM_disable>
     9c0:	e04b      	b.n	a5a <PWM_set_duty_cycle+0x156>
        }
        else
        {
            HW_set_32bit_reg
     9c2:	68fb      	ldr	r3, [r7, #12]
     9c4:	681a      	ldr	r2, [r3, #0]
     9c6:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     9c8:	f242 1300 	movw	r3, #8448	; 0x2100
     9cc:	f2c0 0301 	movt	r3, #1
     9d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
     9d4:	4413      	add	r3, r2
     9d6:	4618      	mov	r0, r3
     9d8:	f04f 0100 	mov.w	r1, #0
     9dc:	f001 fab4 	bl	1f48 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9e0:	68fb      	ldr	r3, [r7, #12]
     9e2:	681a      	ldr	r2, [r3, #0]
     9e4:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     9e6:	f242 1344 	movw	r3, #8516	; 0x2144
     9ea:	f2c0 0301 	movt	r3, #1
     9ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9f2:	4413      	add	r3, r2
     9f4:	4618      	mov	r0, r3
     9f6:	6879      	ldr	r1, [r7, #4]
     9f8:	f001 faa6 	bl	1f48 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
     9fc:	7afa      	ldrb	r2, [r7, #11]
     9fe:	f242 1344 	movw	r3, #8516	; 0x2144
     a02:	f2c0 0301 	movt	r3, #1
     a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     a0c:	68fb      	ldr	r3, [r7, #12]
     a0e:	681a      	ldr	r2, [r3, #0]
     a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     a12:	4413      	add	r3, r2
     a14:	4618      	mov	r0, r3
     a16:	f001 fac9 	bl	1fac <HW_get_8bit_reg>
     a1a:	4603      	mov	r3, r0
     a1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
     a20:	687b      	ldr	r3, [r7, #4]
     a22:	b2db      	uxtb	r3, r3
     a24:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     a28:	429a      	cmp	r2, r3
     a2a:	d011      	beq.n	a50 <PWM_set_duty_cycle+0x14c>
     a2c:	f242 13cc 	movw	r3, #8652	; 0x21cc
     a30:	f2c0 0301 	movt	r3, #1
     a34:	f107 0c14 	add.w	ip, r7, #20
     a38:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a3a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a3e:	f8ac 3000 	strh.w	r3, [ip]
     a42:	f107 0314 	add.w	r3, r7, #20
     a46:	4618      	mov	r0, r3
     a48:	f240 117d 	movw	r1, #381	; 0x17d
     a4c:	f001 fa68 	bl	1f20 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
     a50:	7afb      	ldrb	r3, [r7, #11]
     a52:	68f8      	ldr	r0, [r7, #12]
     a54:	4619      	mov	r1, r3
     a56:	f7ff fdf7 	bl	648 <PWM_enable>
        }
    }
}
     a5a:	f107 0760 	add.w	r7, r7, #96	; 0x60
     a5e:	46bd      	mov	sp, r7
     a60:	bd80      	pop	{r7, pc}
     a62:	bf00      	nop

00000a64 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
     a64:	b580      	push	{r7, lr}
     a66:	b0a2      	sub	sp, #136	; 0x88
     a68:	af00      	add	r7, sp, #0
     a6a:	60f8      	str	r0, [r7, #12]
     a6c:	607a      	str	r2, [r7, #4]
     a6e:	603b      	str	r3, [r7, #0]
     a70:	460b      	mov	r3, r1
     a72:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     a74:	7afb      	ldrb	r3, [r7, #11]
     a76:	2b00      	cmp	r3, #0
     a78:	d111      	bne.n	a9e <PWM_set_edges+0x3a>
     a7a:	f242 13cc 	movw	r3, #8652	; 0x21cc
     a7e:	f2c0 0301 	movt	r3, #1
     a82:	f107 0c64 	add.w	ip, r7, #100	; 0x64
     a86:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a8c:	f8ac 3000 	strh.w	r3, [ip]
     a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
     a94:	4618      	mov	r0, r3
     a96:	f44f 71c9 	mov.w	r1, #402	; 0x192
     a9a:	f001 fa41 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     a9e:	7afb      	ldrb	r3, [r7, #11]
     aa0:	2b10      	cmp	r3, #16
     aa2:	d911      	bls.n	ac8 <PWM_set_edges+0x64>
     aa4:	f242 13cc 	movw	r3, #8652	; 0x21cc
     aa8:	f2c0 0301 	movt	r3, #1
     aac:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     ab0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     ab2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     ab6:	f8ac 3000 	strh.w	r3, [ip]
     aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
     abe:	4618      	mov	r0, r3
     ac0:	f240 1193 	movw	r1, #403	; 0x193
     ac4:	f001 fa2c 	bl	1f20 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     ac8:	68fb      	ldr	r3, [r7, #12]
     aca:	681b      	ldr	r3, [r3, #0]
     acc:	f103 0304 	add.w	r3, r3, #4
     ad0:	4618      	mov	r0, r3
     ad2:	f001 fa3b 	bl	1f4c <HW_get_32bit_reg>
     ad6:	4603      	mov	r3, r0
     ad8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_ASSERT( pos_edge <= period );
     ada:	687a      	ldr	r2, [r7, #4]
     adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ade:	429a      	cmp	r2, r3
     ae0:	d911      	bls.n	b06 <PWM_set_edges+0xa2>
     ae2:	f242 13cc 	movw	r3, #8652	; 0x21cc
     ae6:	f2c0 0301 	movt	r3, #1
     aea:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     aee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     af0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     af4:	f8ac 3000 	strh.w	r3, [ip]
     af8:	f107 0344 	add.w	r3, r7, #68	; 0x44
     afc:	4618      	mov	r0, r3
     afe:	f240 119d 	movw	r1, #413	; 0x19d
     b02:	f001 fa0d 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
     b06:	683a      	ldr	r2, [r7, #0]
     b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b0a:	429a      	cmp	r2, r3
     b0c:	d911      	bls.n	b32 <PWM_set_edges+0xce>
     b0e:	f242 13cc 	movw	r3, #8652	; 0x21cc
     b12:	f2c0 0301 	movt	r3, #1
     b16:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     b1a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b20:	f8ac 3000 	strh.w	r3, [ip]
     b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
     b28:	4618      	mov	r0, r3
     b2a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
     b2e:	f001 f9f7 	bl	1f20 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     b32:	7afb      	ldrb	r3, [r7, #11]
     b34:	2b00      	cmp	r3, #0
     b36:	d074      	beq.n	c22 <PWM_set_edges+0x1be>
     b38:	7afb      	ldrb	r3, [r7, #11]
     b3a:	2b10      	cmp	r3, #16
     b3c:	d871      	bhi.n	c22 <PWM_set_edges+0x1be>
    {
        HW_set_32bit_reg
     b3e:	68fb      	ldr	r3, [r7, #12]
     b40:	681a      	ldr	r2, [r3, #0]
     b42:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     b44:	f242 1300 	movw	r3, #8448	; 0x2100
     b48:	f2c0 0301 	movt	r3, #1
     b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
     b50:	4413      	add	r3, r2
     b52:	4618      	mov	r0, r3
     b54:	6879      	ldr	r1, [r7, #4]
     b56:	f001 f9f7 	bl	1f48 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
     b5a:	7afa      	ldrb	r2, [r7, #11]
     b5c:	f242 1300 	movw	r3, #8448	; 0x2100
     b60:	f2c0 0301 	movt	r3, #1
     b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     b68:	67fb      	str	r3, [r7, #124]	; 0x7c
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
     b6a:	68fb      	ldr	r3, [r7, #12]
     b6c:	681a      	ldr	r2, [r3, #0]
     b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     b70:	4413      	add	r3, r2
     b72:	4618      	mov	r0, r3
     b74:	f001 fa1a 	bl	1fac <HW_get_8bit_reg>
     b78:	4603      	mov	r3, r0
     b7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     b7e:	687b      	ldr	r3, [r7, #4]
     b80:	b2db      	uxtb	r3, r3
     b82:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
     b86:	429a      	cmp	r2, r3
     b88:	d011      	beq.n	bae <PWM_set_edges+0x14a>
     b8a:	f242 13cc 	movw	r3, #8652	; 0x21cc
     b8e:	f2c0 0301 	movt	r3, #1
     b92:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     b96:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b98:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b9c:	f8ac 3000 	strh.w	r3, [ip]
     ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
     ba4:	4618      	mov	r0, r3
     ba6:	f240 11b5 	movw	r1, #437	; 0x1b5
     baa:	f001 f9b9 	bl	1f20 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
     bae:	68fb      	ldr	r3, [r7, #12]
     bb0:	681a      	ldr	r2, [r3, #0]
     bb2:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     bb4:	f242 1344 	movw	r3, #8516	; 0x2144
     bb8:	f2c0 0301 	movt	r3, #1
     bbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     bc0:	4413      	add	r3, r2
     bc2:	4618      	mov	r0, r3
     bc4:	6839      	ldr	r1, [r7, #0]
     bc6:	f001 f9bf 	bl	1f48 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
     bca:	7afa      	ldrb	r2, [r7, #11]
     bcc:	f242 1344 	movw	r3, #8516	; 0x2144
     bd0:	f2c0 0301 	movt	r3, #1
     bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     bdc:	68fb      	ldr	r3, [r7, #12]
     bde:	681a      	ldr	r2, [r3, #0]
     be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
     be4:	4413      	add	r3, r2
     be6:	4618      	mov	r0, r3
     be8:	f001 f9e0 	bl	1fac <HW_get_8bit_reg>
     bec:	4603      	mov	r3, r0
     bee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     bf2:	683b      	ldr	r3, [r7, #0]
     bf4:	b2db      	uxtb	r3, r3
     bf6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
     bfa:	429a      	cmp	r2, r3
     bfc:	d011      	beq.n	c22 <PWM_set_edges+0x1be>
     bfe:	f242 13cc 	movw	r3, #8652	; 0x21cc
     c02:	f2c0 0301 	movt	r3, #1
     c06:	f107 0c14 	add.w	ip, r7, #20
     c0a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c0c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c10:	f8ac 3000 	strh.w	r3, [ip]
     c14:	f107 0314 	add.w	r3, r7, #20
     c18:	4618      	mov	r0, r3
     c1a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
     c1e:	f001 f97f 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
     c22:	f107 0788 	add.w	r7, r7, #136	; 0x88
     c26:	46bd      	mov	sp, r7
     c28:	bd80      	pop	{r7, pc}
     c2a:	bf00      	nop

00000c2c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     c2c:	b580      	push	{r7, lr}
     c2e:	b090      	sub	sp, #64	; 0x40
     c30:	af00      	add	r7, sp, #0
     c32:	6078      	str	r0, [r7, #4]
     c34:	460b      	mov	r3, r1
     c36:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
     c38:	f04f 0300 	mov.w	r3, #0
     c3c:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     c3e:	78fb      	ldrb	r3, [r7, #3]
     c40:	2b00      	cmp	r3, #0
     c42:	d111      	bne.n	c68 <PWM_get_duty_cycle+0x3c>
     c44:	f242 13cc 	movw	r3, #8652	; 0x21cc
     c48:	f2c0 0301 	movt	r3, #1
     c4c:	f107 0c1c 	add.w	ip, r7, #28
     c50:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c52:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c56:	f8ac 3000 	strh.w	r3, [ip]
     c5a:	f107 031c 	add.w	r3, r7, #28
     c5e:	4618      	mov	r0, r3
     c60:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
     c64:	f001 f95c 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     c68:	78fb      	ldrb	r3, [r7, #3]
     c6a:	2b10      	cmp	r3, #16
     c6c:	d911      	bls.n	c92 <PWM_get_duty_cycle+0x66>
     c6e:	f242 13cc 	movw	r3, #8652	; 0x21cc
     c72:	f2c0 0301 	movt	r3, #1
     c76:	f107 0c0c 	add.w	ip, r7, #12
     c7a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c7c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c80:	f8ac 3000 	strh.w	r3, [ip]
     c84:	f107 030c 	add.w	r3, r7, #12
     c88:	4618      	mov	r0, r3
     c8a:	f240 11e3 	movw	r1, #483	; 0x1e3
     c8e:	f001 f947 	bl	1f20 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     c92:	78fb      	ldrb	r3, [r7, #3]
     c94:	2b00      	cmp	r3, #0
     c96:	d070      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
     c98:	78fb      	ldrb	r3, [r7, #3]
     c9a:	2b10      	cmp	r3, #16
     c9c:	d86d      	bhi.n	d7a <PWM_get_duty_cycle+0x14e>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     c9e:	78fa      	ldrb	r2, [r7, #3]
     ca0:	f242 03c8 	movw	r3, #8392	; 0x20c8
     ca4:	f2c0 0301 	movt	r3, #1
     ca8:	5c9b      	ldrb	r3, [r3, r2]
     caa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
     cae:	78fb      	ldrb	r3, [r7, #3]
     cb0:	2b08      	cmp	r3, #8
     cb2:	d812      	bhi.n	cda <PWM_get_duty_cycle+0xae>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	f103 0308 	add.w	r3, r3, #8
     cbc:	4618      	mov	r0, r3
     cbe:	f001 f975 	bl	1fac <HW_get_8bit_reg>
     cc2:	4603      	mov	r3, r0
     cc4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cc8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cd0:	ea02 0303 	and.w	r3, r2, r3
     cd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
     cd8:	e011      	b.n	cfe <PWM_get_duty_cycle+0xd2>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	681b      	ldr	r3, [r3, #0]
     cde:	f103 030c 	add.w	r3, r3, #12
     ce2:	4618      	mov	r0, r3
     ce4:	f001 f962 	bl	1fac <HW_get_8bit_reg>
     ce8:	4603      	mov	r3, r0
     cea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cee:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cf6:	ea02 0303 	and.w	r3, r2, r3
     cfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
     cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
     d02:	2b00      	cmp	r3, #0
     d04:	d039      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
        {
            pos_edge = HW_get_32bit_reg
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	681a      	ldr	r2, [r3, #0]
     d0a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
     d0c:	f242 1300 	movw	r3, #8448	; 0x2100
     d10:	f2c0 0301 	movt	r3, #1
     d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
     d18:	4413      	add	r3, r2
     d1a:	4618      	mov	r0, r3
     d1c:	f001 f916 	bl	1f4c <HW_get_32bit_reg>
     d20:	4603      	mov	r3, r0
     d22:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d24:	687b      	ldr	r3, [r7, #4]
     d26:	681a      	ldr	r2, [r3, #0]
     d28:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
     d2a:	f242 1344 	movw	r3, #8516	; 0x2144
     d2e:	f2c0 0301 	movt	r3, #1
     d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d36:	4413      	add	r3, r2
     d38:	4618      	mov	r0, r3
     d3a:	f001 f907 	bl	1f4c <HW_get_32bit_reg>
     d3e:	4603      	mov	r3, r0
     d40:	633b      	str	r3, [r7, #48]	; 0x30
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	681b      	ldr	r3, [r3, #0]
     d46:	f103 0304 	add.w	r3, r3, #4
     d4a:	4618      	mov	r0, r3
     d4c:	f001 f8fe 	bl	1f4c <HW_get_32bit_reg>
     d50:	4603      	mov	r3, r0
     d52:	63bb      	str	r3, [r7, #56]	; 0x38
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
     d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d58:	429a      	cmp	r2, r3
     d5a:	d805      	bhi.n	d68 <PWM_get_duty_cycle+0x13c>
            {
                duty_cycle = neg_edge - pos_edge ;
     d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d60:	ebc3 0302 	rsb	r3, r3, r2
     d64:	637b      	str	r3, [r7, #52]	; 0x34
     d66:	e008      	b.n	d7a <PWM_get_duty_cycle+0x14e>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
     d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d6c:	ebc3 0202 	rsb	r2, r3, r2
     d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d72:	4413      	add	r3, r2
     d74:	f103 0301 	add.w	r3, r3, #1
     d78:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    }

    return(duty_cycle);
     d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
     d7c:	4618      	mov	r0, r3
     d7e:	f107 0740 	add.w	r7, r7, #64	; 0x40
     d82:	46bd      	mov	sp, r7
     d84:	bd80      	pop	{r7, pc}
     d86:	bf00      	nop

00000d88 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
     d88:	b580      	push	{r7, lr}
     d8a:	b09e      	sub	sp, #120	; 0x78
     d8c:	af00      	add	r7, sp, #0
     d8e:	60f8      	str	r0, [r7, #12]
     d90:	607a      	str	r2, [r7, #4]
     d92:	460a      	mov	r2, r1
     d94:	72fa      	strb	r2, [r7, #11]
     d96:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
     d98:	f04f 0300 	mov.w	r3, #0
     d9c:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t neg_edge = 0u;
     d9e:	f04f 0300 	mov.w	r3, #0
     da2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     da4:	7afb      	ldrb	r3, [r7, #11]
     da6:	2b00      	cmp	r3, #0
     da8:	d111      	bne.n	dce <PWM_generate_aligned_wave+0x46>
     daa:	f242 13cc 	movw	r3, #8652	; 0x21cc
     dae:	f2c0 0301 	movt	r3, #1
     db2:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     db6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     db8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     dbc:	f8ac 3000 	strh.w	r3, [ip]
     dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
     dc4:	4618      	mov	r0, r3
     dc6:	f240 215e 	movw	r1, #606	; 0x25e
     dca:	f001 f8a9 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     dce:	7afb      	ldrb	r3, [r7, #11]
     dd0:	2b10      	cmp	r3, #16
     dd2:	d911      	bls.n	df8 <PWM_generate_aligned_wave+0x70>
     dd4:	f242 13cc 	movw	r3, #8652	; 0x21cc
     dd8:	f2c0 0301 	movt	r3, #1
     ddc:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     de0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     de2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     de6:	f8ac 3000 	strh.w	r3, [ip]
     dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
     dee:	4618      	mov	r0, r3
     df0:	f240 215f 	movw	r1, #607	; 0x25f
     df4:	f001 f894 	bl	1f20 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
     df8:	7afb      	ldrb	r3, [r7, #11]
     dfa:	2b00      	cmp	r3, #0
     dfc:	f000 80db 	beq.w	fb6 <PWM_generate_aligned_wave+0x22e>
     e00:	7afb      	ldrb	r3, [r7, #11]
     e02:	2b10      	cmp	r3, #16
     e04:	f200 80d7 	bhi.w	fb6 <PWM_generate_aligned_wave+0x22e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     e08:	68fb      	ldr	r3, [r7, #12]
     e0a:	681b      	ldr	r3, [r3, #0]
     e0c:	f103 0304 	add.w	r3, r3, #4
     e10:	4618      	mov	r0, r3
     e12:	f001 f89b 	bl	1f4c <HW_get_32bit_reg>
     e16:	4603      	mov	r3, r0
     e18:	667b      	str	r3, [r7, #100]	; 0x64

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
     e1a:	687a      	ldr	r2, [r7, #4]
     e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     e1e:	429a      	cmp	r2, r3
     e20:	d911      	bls.n	e46 <PWM_generate_aligned_wave+0xbe>
     e22:	f242 13cc 	movw	r3, #8652	; 0x21cc
     e26:	f2c0 0301 	movt	r3, #1
     e2a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     e2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     e30:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     e34:	f8ac 3000 	strh.w	r3, [ip]
     e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
     e3c:	4618      	mov	r0, r3
     e3e:	f240 2169 	movw	r1, #617	; 0x269
     e42:	f001 f86d 	bl	1f20 <HAL_assert_fail>

        if( 0u == duty_cycle)
     e46:	687b      	ldr	r3, [r7, #4]
     e48:	2b00      	cmp	r3, #0
     e4a:	d105      	bne.n	e58 <PWM_generate_aligned_wave+0xd0>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
     e4c:	7afb      	ldrb	r3, [r7, #11]
     e4e:	68f8      	ldr	r0, [r7, #12]
     e50:	4619      	mov	r1, r3
     e52:	f7ff fc77 	bl	744 <PWM_disable>
     e56:	e0ae      	b.n	fb6 <PWM_generate_aligned_wave+0x22e>
        }
        else
        {
            switch(alignment_type)
     e58:	78fb      	ldrb	r3, [r7, #3]
     e5a:	2b01      	cmp	r3, #1
     e5c:	d009      	beq.n	e72 <PWM_generate_aligned_wave+0xea>
     e5e:	2b02      	cmp	r3, #2
     e60:	d02a      	beq.n	eb8 <PWM_generate_aligned_wave+0x130>
     e62:	2b00      	cmp	r3, #0
     e64:	d132      	bne.n	ecc <PWM_generate_aligned_wave+0x144>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
     e66:	f04f 0300 	mov.w	r3, #0
     e6a:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = duty_cycle;
     e6c:	687b      	ldr	r3, [r7, #4]
     e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                    break;
     e70:	e02c      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
     e72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e74:	687b      	ldr	r3, [r7, #4]
     e76:	ea82 0303 	eor.w	r3, r2, r3
     e7a:	f003 0301 	and.w	r3, r3, #1
     e7e:	b2db      	uxtb	r3, r3
     e80:	2b00      	cmp	r3, #0
     e82:	d00d      	beq.n	ea0 <PWM_generate_aligned_wave+0x118>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
     e84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e86:	687b      	ldr	r3, [r7, #4]
     e88:	ebc3 0302 	rsb	r3, r3, r2
     e8c:	f103 0301 	add.w	r3, r3, #1
     e90:	ea4f 0353 	mov.w	r3, r3, lsr #1
     e94:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
     e98:	687b      	ldr	r3, [r7, #4]
     e9a:	4413      	add	r3, r2
     e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
     e9e:	e015      	b.n	ecc <PWM_generate_aligned_wave+0x144>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
     ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     ea2:	687b      	ldr	r3, [r7, #4]
     ea4:	ebc3 0302 	rsb	r3, r3, r2
     ea8:	ea4f 0353 	mov.w	r3, r3, lsr #1
     eac:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     eae:	6eba      	ldr	r2, [r7, #104]	; 0x68
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	4413      	add	r3, r2
     eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
#endif
                    }
                    break;
     eb6:	e009      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
     eb8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	ebc3 0302 	rsb	r3, r3, r2
     ec0:	f103 0301 	add.w	r3, r3, #1
     ec4:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = 0u ;
     ec6:	f04f 0300 	mov.w	r3, #0
     eca:	66fb      	str	r3, [r7, #108]	; 0x6c

                default :
                    break ;
            }

            HW_set_32bit_reg
     ecc:	68fb      	ldr	r3, [r7, #12]
     ece:	681a      	ldr	r2, [r3, #0]
     ed0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     ed2:	f242 1300 	movw	r3, #8448	; 0x2100
     ed6:	f2c0 0301 	movt	r3, #1
     eda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
     ede:	4413      	add	r3, r2
     ee0:	4618      	mov	r0, r3
     ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
     ee4:	f001 f830 	bl	1f48 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     ee8:	68fb      	ldr	r3, [r7, #12]
     eea:	681a      	ldr	r2, [r3, #0]
     eec:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     eee:	f242 1344 	movw	r3, #8516	; 0x2144
     ef2:	f2c0 0301 	movt	r3, #1
     ef6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     efa:	4413      	add	r3, r2
     efc:	4618      	mov	r0, r3
     efe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
     f00:	f001 f822 	bl	1f48 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
     f04:	7afa      	ldrb	r2, [r7, #11]
     f06:	f242 1300 	movw	r3, #8448	; 0x2100
     f0a:	f2c0 0301 	movt	r3, #1
     f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f12:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f14:	68fb      	ldr	r3, [r7, #12]
     f16:	681a      	ldr	r2, [r3, #0]
     f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f1a:	4413      	add	r3, r2
     f1c:	4618      	mov	r0, r3
     f1e:	f001 f845 	bl	1fac <HW_get_8bit_reg>
     f22:	4603      	mov	r3, r0
     f24:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f2a:	b2db      	uxtb	r3, r3
     f2c:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f30:	429a      	cmp	r2, r3
     f32:	d011      	beq.n	f58 <PWM_generate_aligned_wave+0x1d0>
     f34:	f242 13cc 	movw	r3, #8652	; 0x21cc
     f38:	f2c0 0301 	movt	r3, #1
     f3c:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     f40:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f42:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f46:	f8ac 3000 	strh.w	r3, [ip]
     f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
     f4e:	4618      	mov	r0, r3
     f50:	f240 21cb 	movw	r1, #715	; 0x2cb
     f54:	f000 ffe4 	bl	1f20 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
     f58:	7afa      	ldrb	r2, [r7, #11]
     f5a:	f242 1344 	movw	r3, #8516	; 0x2144
     f5e:	f2c0 0301 	movt	r3, #1
     f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f66:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f68:	68fb      	ldr	r3, [r7, #12]
     f6a:	681a      	ldr	r2, [r3, #0]
     f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f6e:	4413      	add	r3, r2
     f70:	4618      	mov	r0, r3
     f72:	f001 f81b 	bl	1fac <HW_get_8bit_reg>
     f76:	4603      	mov	r3, r0
     f78:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     f7e:	b2db      	uxtb	r3, r3
     f80:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f84:	429a      	cmp	r2, r3
     f86:	d011      	beq.n	fac <PWM_generate_aligned_wave+0x224>
     f88:	f242 13cc 	movw	r3, #8652	; 0x21cc
     f8c:	f2c0 0301 	movt	r3, #1
     f90:	f107 0c14 	add.w	ip, r7, #20
     f94:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f9a:	f8ac 3000 	strh.w	r3, [ip]
     f9e:	f107 0314 	add.w	r3, r7, #20
     fa2:	4618      	mov	r0, r3
     fa4:	f240 21cf 	movw	r1, #719	; 0x2cf
     fa8:	f000 ffba 	bl	1f20 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
     fac:	7afb      	ldrb	r3, [r7, #11]
     fae:	68f8      	ldr	r0, [r7, #12]
     fb0:	4619      	mov	r1, r3
     fb2:	f7ff fb49 	bl	648 <PWM_enable>
        }
    }
}
     fb6:	f107 0778 	add.w	r7, r7, #120	; 0x78
     fba:	46bd      	mov	sp, r7
     fbc:	bd80      	pop	{r7, pc}
     fbe:	bf00      	nop

00000fc0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     fc0:	b580      	push	{r7, lr}
     fc2:	b090      	sub	sp, #64	; 0x40
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
     fc8:	460b      	mov	r3, r1
     fca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     fcc:	78fb      	ldrb	r3, [r7, #3]
     fce:	2b00      	cmp	r3, #0
     fd0:	d111      	bne.n	ff6 <PWM_enable_stretch_pulse+0x36>
     fd2:	f242 13cc 	movw	r3, #8652	; 0x21cc
     fd6:	f2c0 0301 	movt	r3, #1
     fda:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
     fde:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     fe0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     fe4:	f8ac 3000 	strh.w	r3, [ip]
     fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     fec:	4618      	mov	r0, r3
     fee:	f240 21e5 	movw	r1, #741	; 0x2e5
     ff2:	f000 ff95 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     ff6:	78fb      	ldrb	r3, [r7, #3]
     ff8:	2b10      	cmp	r3, #16
     ffa:	d911      	bls.n	1020 <PROCESS_STACK_SIZE+0x20>
     ffc:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1000:	f2c0 0301 	movt	r3, #1
    1004:	f107 0c1c 	add.w	ip, r7, #28
    1008:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    100a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    100e:	f8ac 3000 	strh.w	r3, [ip]
    1012:	f107 031c 	add.w	r3, r7, #28
    1016:	4618      	mov	r0, r3
    1018:	f240 21e6 	movw	r1, #742	; 0x2e6
    101c:	f000 ff80 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1020:	78fb      	ldrb	r3, [r7, #3]
    1022:	2b00      	cmp	r3, #0
    1024:	d040      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1026:	78fb      	ldrb	r3, [r7, #3]
    1028:	2b10      	cmp	r3, #16
    102a:	d83d      	bhi.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    102c:	78fa      	ldrb	r2, [r7, #3]
    102e:	f242 03dc 	movw	r3, #8412	; 0x20dc
    1032:	f2c0 0301 	movt	r3, #1
    1036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    103a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    103c:	687b      	ldr	r3, [r7, #4]
    103e:	681b      	ldr	r3, [r3, #0]
    1040:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1044:	4618      	mov	r0, r3
    1046:	f000 ff99 	bl	1f7c <HW_get_16bit_reg>
    104a:	4603      	mov	r3, r0
    104c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value |= pwm_id_mask;
    104e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    1050:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1052:	ea42 0303 	orr.w	r3, r2, r3
    1056:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    1058:	687b      	ldr	r3, [r7, #4]
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1060:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1062:	4610      	mov	r0, r2
    1064:	4619      	mov	r1, r3
    1066:	f000 ff87 	bl	1f78 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1072:	4618      	mov	r0, r3
    1074:	f000 ff82 	bl	1f7c <HW_get_16bit_reg>
    1078:	4603      	mov	r3, r0
    107a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    107c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    107e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1080:	429a      	cmp	r2, r3
    1082:	d011      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1084:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1088:	f2c0 0301 	movt	r3, #1
    108c:	f107 0c0c 	add.w	ip, r7, #12
    1090:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1092:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1096:	f8ac 3000 	strh.w	r3, [ip]
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	f240 21fe 	movw	r1, #766	; 0x2fe
    10a4:	f000 ff3c 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
    10a8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    10ac:	46bd      	mov	sp, r7
    10ae:	bd80      	pop	{r7, pc}

000010b0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    10b0:	b580      	push	{r7, lr}
    10b2:	b090      	sub	sp, #64	; 0x40
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
    10b8:	460b      	mov	r3, r1
    10ba:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    10bc:	78fb      	ldrb	r3, [r7, #3]
    10be:	2b00      	cmp	r3, #0
    10c0:	d111      	bne.n	10e6 <PWM_disable_stretch_pulse+0x36>
    10c2:	f242 13cc 	movw	r3, #8652	; 0x21cc
    10c6:	f2c0 0301 	movt	r3, #1
    10ca:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    10ce:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10d4:	f8ac 3000 	strh.w	r3, [ip]
    10d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    10dc:	4618      	mov	r0, r3
    10de:	f240 3112 	movw	r1, #786	; 0x312
    10e2:	f000 ff1d 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    10e6:	78fb      	ldrb	r3, [r7, #3]
    10e8:	2b10      	cmp	r3, #16
    10ea:	d911      	bls.n	1110 <PWM_disable_stretch_pulse+0x60>
    10ec:	f242 13cc 	movw	r3, #8652	; 0x21cc
    10f0:	f2c0 0301 	movt	r3, #1
    10f4:	f107 0c1c 	add.w	ip, r7, #28
    10f8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10fa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10fe:	f8ac 3000 	strh.w	r3, [ip]
    1102:	f107 031c 	add.w	r3, r7, #28
    1106:	4618      	mov	r0, r3
    1108:	f240 3113 	movw	r1, #787	; 0x313
    110c:	f000 ff08 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1110:	78fb      	ldrb	r3, [r7, #3]
    1112:	2b00      	cmp	r3, #0
    1114:	d043      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    1116:	78fb      	ldrb	r3, [r7, #3]
    1118:	2b10      	cmp	r3, #16
    111a:	d840      	bhi.n	119e <PWM_disable_stretch_pulse+0xee>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    111c:	78fa      	ldrb	r2, [r7, #3]
    111e:	f242 03dc 	movw	r3, #8412	; 0x20dc
    1122:	f2c0 0301 	movt	r3, #1
    1126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    112a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	681b      	ldr	r3, [r3, #0]
    1130:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1134:	4618      	mov	r0, r3
    1136:	f000 ff21 	bl	1f7c <HW_get_16bit_reg>
    113a:	4603      	mov	r3, r0
    113c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value &= (uint16_t)~pwm_id_mask;
    113e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1140:	ea6f 0303 	mvn.w	r3, r3
    1144:	b29a      	uxth	r2, r3
    1146:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1148:	ea02 0303 	and.w	r3, r2, r3
    114c:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	681b      	ldr	r3, [r3, #0]
    1152:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1158:	4610      	mov	r0, r2
    115a:	4619      	mov	r1, r3
    115c:	f000 ff0c 	bl	1f78 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    1160:	687b      	ldr	r3, [r7, #4]
    1162:	681b      	ldr	r3, [r3, #0]
    1164:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1168:	4618      	mov	r0, r3
    116a:	f000 ff07 	bl	1f7c <HW_get_16bit_reg>
    116e:	4603      	mov	r3, r0
    1170:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    1172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    1174:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1176:	429a      	cmp	r2, r3
    1178:	d011      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    117a:	f242 13cc 	movw	r3, #8652	; 0x21cc
    117e:	f2c0 0301 	movt	r3, #1
    1182:	f107 0c0c 	add.w	ip, r7, #12
    1186:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1188:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    118c:	f8ac 3000 	strh.w	r3, [ip]
    1190:	f107 030c 	add.w	r3, r7, #12
    1194:	4618      	mov	r0, r3
    1196:	f240 312b 	movw	r1, #811	; 0x32b
    119a:	f000 fec1 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
    119e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    11a2:	46bd      	mov	sp, r7
    11a4:	bd80      	pop	{r7, pc}
    11a6:	bf00      	nop

000011a8 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    11a8:	b580      	push	{r7, lr}
    11aa:	b086      	sub	sp, #24
    11ac:	af00      	add	r7, sp, #0
    11ae:	6078      	str	r0, [r7, #4]
    11b0:	460b      	mov	r3, r1
    11b2:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    11b4:	687b      	ldr	r3, [r7, #4]
    11b6:	681b      	ldr	r3, [r3, #0]
    11b8:	f103 0294 	add.w	r2, r3, #148	; 0x94
    11bc:	78fb      	ldrb	r3, [r7, #3]
    11be:	4610      	mov	r0, r2
    11c0:	4619      	mov	r1, r3
    11c2:	f000 fed9 	bl	1f78 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    11c6:	687b      	ldr	r3, [r7, #4]
    11c8:	681b      	ldr	r3, [r3, #0]
    11ca:	f103 0394 	add.w	r3, r3, #148	; 0x94
    11ce:	4618      	mov	r0, r3
    11d0:	f000 fed4 	bl	1f7c <HW_get_16bit_reg>
    11d4:	4603      	mov	r3, r0
    11d6:	82fb      	strh	r3, [r7, #22]
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    11d8:	8afb      	ldrh	r3, [r7, #22]
    11da:	b2db      	uxtb	r3, r3
    11dc:	78fa      	ldrb	r2, [r7, #3]
    11de:	429a      	cmp	r2, r3
    11e0:	d011      	beq.n	1206 <PWM_tach_init+0x5e>
    11e2:	f242 13cc 	movw	r3, #8652	; 0x21cc
    11e6:	f2c0 0301 	movt	r3, #1
    11ea:	f107 0c08 	add.w	ip, r7, #8
    11ee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    11f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    11f4:	f8ac 3000 	strh.w	r3, [ip]
    11f8:	f107 0308 	add.w	r3, r7, #8
    11fc:	4618      	mov	r0, r3
    11fe:	f240 314a 	movw	r1, #842	; 0x34a
    1202:	f000 fe8d 	bl	1f20 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    1206:	687b      	ldr	r3, [r7, #4]
    1208:	681b      	ldr	r3, [r3, #0]
    120a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    120e:	4618      	mov	r0, r3
    1210:	f04f 0100 	mov.w	r1, #0
    1214:	f000 feb0 	bl	1f78 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	681b      	ldr	r3, [r3, #0]
    121c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1220:	4618      	mov	r0, r3
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f000 fea7 	bl	1f78 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    122a:	687b      	ldr	r3, [r7, #4]
    122c:	681b      	ldr	r3, [r3, #0]
    122e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1232:	4618      	mov	r0, r3
    1234:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1238:	f000 fe9e 	bl	1f78 <HW_set_16bit_reg>

}
    123c:	f107 0718 	add.w	r7, r7, #24
    1240:	46bd      	mov	sp, r7
    1242:	bd80      	pop	{r7, pc}

00001244 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    1244:	b580      	push	{r7, lr}
    1246:	b090      	sub	sp, #64	; 0x40
    1248:	af00      	add	r7, sp, #0
    124a:	6078      	str	r0, [r7, #4]
    124c:	4613      	mov	r3, r2
    124e:	460a      	mov	r2, r1
    1250:	70fa      	strb	r2, [r7, #3]
    1252:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1254:	78fb      	ldrb	r3, [r7, #3]
    1256:	2b00      	cmp	r3, #0
    1258:	d111      	bne.n	127e <PWM_tach_set_mode+0x3a>
    125a:	f242 13cc 	movw	r3, #8652	; 0x21cc
    125e:	f2c0 0301 	movt	r3, #1
    1262:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    1266:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1268:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    126c:	f8ac 3000 	strh.w	r3, [ip]
    1270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1274:	4618      	mov	r0, r3
    1276:	f240 3169 	movw	r1, #873	; 0x369
    127a:	f000 fe51 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    127e:	78fb      	ldrb	r3, [r7, #3]
    1280:	2b10      	cmp	r3, #16
    1282:	d911      	bls.n	12a8 <PWM_tach_set_mode+0x64>
    1284:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1288:	f2c0 0301 	movt	r3, #1
    128c:	f107 0c1c 	add.w	ip, r7, #28
    1290:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1292:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1296:	f8ac 3000 	strh.w	r3, [ip]
    129a:	f107 031c 	add.w	r3, r7, #28
    129e:	4618      	mov	r0, r3
    12a0:	f240 316a 	movw	r1, #874	; 0x36a
    12a4:	f000 fe3c 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    12a8:	78fb      	ldrb	r3, [r7, #3]
    12aa:	2b00      	cmp	r3, #0
    12ac:	d04c      	beq.n	1348 <PWM_tach_set_mode+0x104>
    12ae:	78fb      	ldrb	r3, [r7, #3]
    12b0:	2b10      	cmp	r3, #16
    12b2:	d849      	bhi.n	1348 <PWM_tach_set_mode+0x104>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    12b4:	78fa      	ldrb	r2, [r7, #3]
    12b6:	f242 03dc 	movw	r3, #8412	; 0x20dc
    12ba:	f2c0 0301 	movt	r3, #1
    12be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    12c2:	87bb      	strh	r3, [r7, #60]	; 0x3c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    12c4:	687b      	ldr	r3, [r7, #4]
    12c6:	681b      	ldr	r3, [r3, #0]
    12c8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    12cc:	4618      	mov	r0, r3
    12ce:	f000 fe55 	bl	1f7c <HW_get_16bit_reg>
    12d2:	4603      	mov	r3, r0
    12d4:	877b      	strh	r3, [r7, #58]	; 0x3a
        if (pwm_tachmode)
    12d6:	883b      	ldrh	r3, [r7, #0]
    12d8:	2b00      	cmp	r3, #0
    12da:	d005      	beq.n	12e8 <PWM_tach_set_mode+0xa4>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    12dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    12de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12e0:	ea42 0303 	orr.w	r3, r2, r3
    12e4:	877b      	strh	r3, [r7, #58]	; 0x3a
    12e6:	e007      	b.n	12f8 <PWM_tach_set_mode+0xb4>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    12e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12ea:	ea6f 0303 	mvn.w	r3, r3
    12ee:	b29a      	uxth	r2, r3
    12f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    12f2:	ea02 0303 	and.w	r3, r2, r3
    12f6:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	681b      	ldr	r3, [r3, #0]
    12fc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    1300:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1302:	4610      	mov	r0, r2
    1304:	4619      	mov	r1, r3
    1306:	f000 fe37 	bl	1f78 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    130a:	687b      	ldr	r3, [r7, #4]
    130c:	681b      	ldr	r3, [r3, #0]
    130e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    1312:	4618      	mov	r0, r3
    1314:	f000 fe32 	bl	1f7c <HW_get_16bit_reg>
    1318:	4603      	mov	r3, r0
    131a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    131c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    131e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1320:	429a      	cmp	r2, r3
    1322:	d011      	beq.n	1348 <PWM_tach_set_mode+0x104>
    1324:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1328:	f2c0 0301 	movt	r3, #1
    132c:	f107 0c0c 	add.w	ip, r7, #12
    1330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1332:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1336:	f8ac 3000 	strh.w	r3, [ip]
    133a:	f107 030c 	add.w	r3, r7, #12
    133e:	4618      	mov	r0, r3
    1340:	f44f 7161 	mov.w	r1, #900	; 0x384
    1344:	f000 fdec 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
    1348:	f107 0740 	add.w	r7, r7, #64	; 0x40
    134c:	46bd      	mov	sp, r7
    134e:	bd80      	pop	{r7, pc}

00001350 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1350:	b580      	push	{r7, lr}
    1352:	b08a      	sub	sp, #40	; 0x28
    1354:	af00      	add	r7, sp, #0
    1356:	6078      	str	r0, [r7, #4]
    1358:	460b      	mov	r3, r1
    135a:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    135c:	f04f 0300 	mov.w	r3, #0
    1360:	84fb      	strh	r3, [r7, #38]	; 0x26

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1362:	78fb      	ldrb	r3, [r7, #3]
    1364:	2b00      	cmp	r3, #0
    1366:	d111      	bne.n	138c <PWM_tach_read_value+0x3c>
    1368:	f242 13cc 	movw	r3, #8652	; 0x21cc
    136c:	f2c0 0301 	movt	r3, #1
    1370:	f107 0c18 	add.w	ip, r7, #24
    1374:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1376:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    137a:	f8ac 3000 	strh.w	r3, [ip]
    137e:	f107 0318 	add.w	r3, r7, #24
    1382:	4618      	mov	r0, r3
    1384:	f44f 7166 	mov.w	r1, #920	; 0x398
    1388:	f000 fdca 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    138c:	78fb      	ldrb	r3, [r7, #3]
    138e:	2b10      	cmp	r3, #16
    1390:	d911      	bls.n	13b6 <PWM_tach_read_value+0x66>
    1392:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1396:	f2c0 0301 	movt	r3, #1
    139a:	f107 0c08 	add.w	ip, r7, #8
    139e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    13a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    13a4:	f8ac 3000 	strh.w	r3, [ip]
    13a8:	f107 0308 	add.w	r3, r7, #8
    13ac:	4618      	mov	r0, r3
    13ae:	f240 3199 	movw	r1, #921	; 0x399
    13b2:	f000 fdb5 	bl	1f20 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    13b6:	78fb      	ldrb	r3, [r7, #3]
    13b8:	2b00      	cmp	r3, #0
    13ba:	d011      	beq.n	13e0 <PWM_tach_read_value+0x90>
    13bc:	78fb      	ldrb	r3, [r7, #3]
    13be:	2b10      	cmp	r3, #16
    13c0:	d80e      	bhi.n	13e0 <PWM_tach_read_value+0x90>
    {
        tach_value = HW_get_16bit_reg
    13c2:	687b      	ldr	r3, [r7, #4]
    13c4:	681a      	ldr	r2, [r3, #0]
    13c6:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    13c8:	f242 1388 	movw	r3, #8584	; 0x2188
    13cc:	f2c0 0301 	movt	r3, #1
    13d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    13d4:	4413      	add	r3, r2
    13d6:	4618      	mov	r0, r3
    13d8:	f000 fdd0 	bl	1f7c <HW_get_16bit_reg>
    13dc:	4603      	mov	r3, r0
    13de:	84fb      	strh	r3, [r7, #38]	; 0x26
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    13e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
    13e2:	4618      	mov	r0, r3
    13e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    13e8:	46bd      	mov	sp, r7
    13ea:	bd80      	pop	{r7, pc}

000013ec <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b08a      	sub	sp, #40	; 0x28
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
    13f4:	460b      	mov	r3, r1
    13f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    13f8:	78fb      	ldrb	r3, [r7, #3]
    13fa:	2b00      	cmp	r3, #0
    13fc:	d111      	bne.n	1422 <PWM_tach_clear_status+0x36>
    13fe:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1402:	f2c0 0301 	movt	r3, #1
    1406:	f107 0c18 	add.w	ip, r7, #24
    140a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    140c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1410:	f8ac 3000 	strh.w	r3, [ip]
    1414:	f107 0318 	add.w	r3, r7, #24
    1418:	4618      	mov	r0, r3
    141a:	f240 31b3 	movw	r1, #947	; 0x3b3
    141e:	f000 fd7f 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1422:	78fb      	ldrb	r3, [r7, #3]
    1424:	2b10      	cmp	r3, #16
    1426:	d911      	bls.n	144c <PWM_tach_clear_status+0x60>
    1428:	f242 13cc 	movw	r3, #8652	; 0x21cc
    142c:	f2c0 0301 	movt	r3, #1
    1430:	f107 0c08 	add.w	ip, r7, #8
    1434:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1436:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    143a:	f8ac 3000 	strh.w	r3, [ip]
    143e:	f107 0308 	add.w	r3, r7, #8
    1442:	4618      	mov	r0, r3
    1444:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    1448:	f000 fd6a 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    144c:	78fb      	ldrb	r3, [r7, #3]
    144e:	2b00      	cmp	r3, #0
    1450:	d013      	beq.n	147a <PWM_tach_clear_status+0x8e>
    1452:	78fb      	ldrb	r3, [r7, #3]
    1454:	2b10      	cmp	r3, #16
    1456:	d810      	bhi.n	147a <PWM_tach_clear_status+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1458:	78fa      	ldrb	r2, [r7, #3]
    145a:	f242 03dc 	movw	r3, #8412	; 0x20dc
    145e:	f2c0 0301 	movt	r3, #1
    1462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1466:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1470:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1472:	4610      	mov	r0, r2
    1474:	4619      	mov	r1, r3
    1476:	f000 fd7f 	bl	1f78 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    147a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    147e:	46bd      	mov	sp, r7
    1480:	bd80      	pop	{r7, pc}
    1482:	bf00      	nop

00001484 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1484:	b580      	push	{r7, lr}
    1486:	b08c      	sub	sp, #48	; 0x30
    1488:	af00      	add	r7, sp, #0
    148a:	6078      	str	r0, [r7, #4]
    148c:	460b      	mov	r3, r1
    148e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    1490:	f04f 0300 	mov.w	r3, #0
    1494:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1496:	78fb      	ldrb	r3, [r7, #3]
    1498:	2b00      	cmp	r3, #0
    149a:	d111      	bne.n	14c0 <PWM_tach_read_status+0x3c>
    149c:	f242 13cc 	movw	r3, #8652	; 0x21cc
    14a0:	f2c0 0301 	movt	r3, #1
    14a4:	f107 0c1c 	add.w	ip, r7, #28
    14a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14aa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14ae:	f8ac 3000 	strh.w	r3, [ip]
    14b2:	f107 031c 	add.w	r3, r7, #28
    14b6:	4618      	mov	r0, r3
    14b8:	f240 31d3 	movw	r1, #979	; 0x3d3
    14bc:	f000 fd30 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    14c0:	78fb      	ldrb	r3, [r7, #3]
    14c2:	2b10      	cmp	r3, #16
    14c4:	d911      	bls.n	14ea <PWM_tach_read_status+0x66>
    14c6:	f242 13cc 	movw	r3, #8652	; 0x21cc
    14ca:	f2c0 0301 	movt	r3, #1
    14ce:	f107 0c0c 	add.w	ip, r7, #12
    14d2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14d8:	f8ac 3000 	strh.w	r3, [ip]
    14dc:	f107 030c 	add.w	r3, r7, #12
    14e0:	4618      	mov	r0, r3
    14e2:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    14e6:	f000 fd1b 	bl	1f20 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    14ea:	78fb      	ldrb	r3, [r7, #3]
    14ec:	2b00      	cmp	r3, #0
    14ee:	d018      	beq.n	1522 <PWM_tach_read_status+0x9e>
    14f0:	78fb      	ldrb	r3, [r7, #3]
    14f2:	2b10      	cmp	r3, #16
    14f4:	d815      	bhi.n	1522 <PWM_tach_read_status+0x9e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    14f6:	78fa      	ldrb	r2, [r7, #3]
    14f8:	f242 03dc 	movw	r3, #8412	; 0x20dc
    14fc:	f2c0 0301 	movt	r3, #1
    1500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1504:	85bb      	strh	r3, [r7, #44]	; 0x2c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    1506:	687b      	ldr	r3, [r7, #4]
    1508:	681b      	ldr	r3, [r3, #0]
    150a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    150e:	4618      	mov	r0, r3
    1510:	f000 fd34 	bl	1f7c <HW_get_16bit_reg>
    1514:	4603      	mov	r3, r0
    1516:	85fb      	strh	r3, [r7, #46]	; 0x2e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    1518:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
    151a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
    151c:	ea02 0303 	and.w	r3, r2, r3
    1520:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    return ( pwm_tach_status );
    1522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
    1524:	4618      	mov	r0, r3
    1526:	f107 0730 	add.w	r7, r7, #48	; 0x30
    152a:	46bd      	mov	sp, r7
    152c:	bd80      	pop	{r7, pc}
    152e:	bf00      	nop

00001530 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    1530:	b580      	push	{r7, lr}
    1532:	b084      	sub	sp, #16
    1534:	af00      	add	r7, sp, #0
    1536:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    1538:	687b      	ldr	r3, [r7, #4]
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1540:	4618      	mov	r0, r3
    1542:	f000 fd1b 	bl	1f7c <HW_get_16bit_reg>
    1546:	4603      	mov	r3, r0
    1548:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	681b      	ldr	r3, [r3, #0]
    154e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1552:	4618      	mov	r0, r3
    1554:	f000 fd12 	bl	1f7c <HW_get_16bit_reg>
    1558:	4603      	mov	r3, r0
    155a:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    155c:	893a      	ldrh	r2, [r7, #8]
    155e:	897b      	ldrh	r3, [r7, #10]
    1560:	ea02 0303 	and.w	r3, r2, r3
    1564:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    1566:	893b      	ldrh	r3, [r7, #8]
    1568:	2b00      	cmp	r3, #0
    156a:	d103      	bne.n	1574 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    156c:	f04f 0300 	mov.w	r3, #0
    1570:	737b      	strb	r3, [r7, #13]
    1572:	e034      	b.n	15de <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    1574:	f04f 0301 	mov.w	r3, #1
    1578:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    157a:	893b      	ldrh	r3, [r7, #8]
    157c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1580:	2b00      	cmp	r3, #0
    1582:	d107      	bne.n	1594 <PWM_tach_get_irq_source+0x64>
    1584:	89fb      	ldrh	r3, [r7, #14]
    1586:	f103 0308 	add.w	r3, r3, #8
    158a:	81fb      	strh	r3, [r7, #14]
    158c:	893b      	ldrh	r3, [r7, #8]
    158e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1592:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    1594:	893b      	ldrh	r3, [r7, #8]
    1596:	f003 030f 	and.w	r3, r3, #15
    159a:	2b00      	cmp	r3, #0
    159c:	d107      	bne.n	15ae <PWM_tach_get_irq_source+0x7e>
    159e:	89fb      	ldrh	r3, [r7, #14]
    15a0:	f103 0304 	add.w	r3, r3, #4
    15a4:	81fb      	strh	r3, [r7, #14]
    15a6:	893b      	ldrh	r3, [r7, #8]
    15a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    15ac:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    15ae:	893b      	ldrh	r3, [r7, #8]
    15b0:	f003 0303 	and.w	r3, r3, #3
    15b4:	2b00      	cmp	r3, #0
    15b6:	d107      	bne.n	15c8 <PWM_tach_get_irq_source+0x98>
    15b8:	89fb      	ldrh	r3, [r7, #14]
    15ba:	f103 0302 	add.w	r3, r3, #2
    15be:	81fb      	strh	r3, [r7, #14]
    15c0:	893b      	ldrh	r3, [r7, #8]
    15c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    15c6:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    15c8:	893b      	ldrh	r3, [r7, #8]
    15ca:	f003 0301 	and.w	r3, r3, #1
    15ce:	2b00      	cmp	r3, #0
    15d0:	d103      	bne.n	15da <PWM_tach_get_irq_source+0xaa>
    15d2:	89fb      	ldrh	r3, [r7, #14]
    15d4:	f103 0301 	add.w	r3, r3, #1
    15d8:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    15da:	89fb      	ldrh	r3, [r7, #14]
    15dc:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    15de:	7b7b      	ldrb	r3, [r7, #13]
}
    15e0:	4618      	mov	r0, r3
    15e2:	f107 0710 	add.w	r7, r7, #16
    15e6:	46bd      	mov	sp, r7
    15e8:	bd80      	pop	{r7, pc}
    15ea:	bf00      	nop

000015ec <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    15ec:	b580      	push	{r7, lr}
    15ee:	b090      	sub	sp, #64	; 0x40
    15f0:	af00      	add	r7, sp, #0
    15f2:	6078      	str	r0, [r7, #4]
    15f4:	460b      	mov	r3, r1
    15f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    15f8:	78fb      	ldrb	r3, [r7, #3]
    15fa:	2b00      	cmp	r3, #0
    15fc:	d111      	bne.n	1622 <PWM_tach_enable_irq+0x36>
    15fe:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1602:	f2c0 0301 	movt	r3, #1
    1606:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    160a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    160c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1610:	f8ac 3000 	strh.w	r3, [ip]
    1614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1618:	4618      	mov	r0, r3
    161a:	f44f 6182 	mov.w	r1, #1040	; 0x410
    161e:	f000 fc7f 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1622:	78fb      	ldrb	r3, [r7, #3]
    1624:	2b10      	cmp	r3, #16
    1626:	d911      	bls.n	164c <PWM_tach_enable_irq+0x60>
    1628:	f242 13cc 	movw	r3, #8652	; 0x21cc
    162c:	f2c0 0301 	movt	r3, #1
    1630:	f107 0c1c 	add.w	ip, r7, #28
    1634:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1636:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    163a:	f8ac 3000 	strh.w	r3, [ip]
    163e:	f107 031c 	add.w	r3, r7, #28
    1642:	4618      	mov	r0, r3
    1644:	f240 4111 	movw	r1, #1041	; 0x411
    1648:	f000 fc6a 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    164c:	78fb      	ldrb	r3, [r7, #3]
    164e:	2b00      	cmp	r3, #0
    1650:	d040      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    1652:	78fb      	ldrb	r3, [r7, #3]
    1654:	2b10      	cmp	r3, #16
    1656:	d83d      	bhi.n	16d4 <PWM_tach_enable_irq+0xe8>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1658:	78fa      	ldrb	r2, [r7, #3]
    165a:	f242 03dc 	movw	r3, #8412	; 0x20dc
    165e:	f2c0 0301 	movt	r3, #1
    1662:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1666:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1670:	4618      	mov	r0, r3
    1672:	f000 fc83 	bl	1f7c <HW_get_16bit_reg>
    1676:	4603      	mov	r3, r0
    1678:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq |= pwm_tach_id_mask;
    167a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    167c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    167e:	ea42 0303 	orr.w	r3, r2, r3
    1682:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    168c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    168e:	4610      	mov	r0, r2
    1690:	4619      	mov	r1, r3
    1692:	f000 fc71 	bl	1f78 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    1696:	687b      	ldr	r3, [r7, #4]
    1698:	681b      	ldr	r3, [r3, #0]
    169a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    169e:	4618      	mov	r0, r3
    16a0:	f000 fc6c 	bl	1f7c <HW_get_16bit_reg>
    16a4:	4603      	mov	r3, r0
    16a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    16a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    16aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    16ac:	429a      	cmp	r2, r3
    16ae:	d011      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    16b0:	f242 13cc 	movw	r3, #8652	; 0x21cc
    16b4:	f2c0 0301 	movt	r3, #1
    16b8:	f107 0c0c 	add.w	ip, r7, #12
    16bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16be:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    16c2:	f8ac 3000 	strh.w	r3, [ip]
    16c6:	f107 030c 	add.w	r3, r7, #12
    16ca:	4618      	mov	r0, r3
    16cc:	f240 4127 	movw	r1, #1063	; 0x427
    16d0:	f000 fc26 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
    16d4:	f107 0740 	add.w	r7, r7, #64	; 0x40
    16d8:	46bd      	mov	sp, r7
    16da:	bd80      	pop	{r7, pc}

000016dc <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    16dc:	b580      	push	{r7, lr}
    16de:	b090      	sub	sp, #64	; 0x40
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    16e4:	460b      	mov	r3, r1
    16e6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    16e8:	78fb      	ldrb	r3, [r7, #3]
    16ea:	2b00      	cmp	r3, #0
    16ec:	d111      	bne.n	1712 <PWM_tach_disable_irq+0x36>
    16ee:	f242 13cc 	movw	r3, #8652	; 0x21cc
    16f2:	f2c0 0301 	movt	r3, #1
    16f6:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    16fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16fc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1700:	f8ac 3000 	strh.w	r3, [ip]
    1704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1708:	4618      	mov	r0, r3
    170a:	f240 413b 	movw	r1, #1083	; 0x43b
    170e:	f000 fc07 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1712:	78fb      	ldrb	r3, [r7, #3]
    1714:	2b10      	cmp	r3, #16
    1716:	d911      	bls.n	173c <PWM_tach_disable_irq+0x60>
    1718:	f242 13cc 	movw	r3, #8652	; 0x21cc
    171c:	f2c0 0301 	movt	r3, #1
    1720:	f107 0c1c 	add.w	ip, r7, #28
    1724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1726:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    172a:	f8ac 3000 	strh.w	r3, [ip]
    172e:	f107 031c 	add.w	r3, r7, #28
    1732:	4618      	mov	r0, r3
    1734:	f240 413c 	movw	r1, #1084	; 0x43c
    1738:	f000 fbf2 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    173c:	78fb      	ldrb	r3, [r7, #3]
    173e:	2b00      	cmp	r3, #0
    1740:	d043      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    1742:	78fb      	ldrb	r3, [r7, #3]
    1744:	2b10      	cmp	r3, #16
    1746:	d840      	bhi.n	17ca <PWM_tach_disable_irq+0xee>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1748:	78fa      	ldrb	r2, [r7, #3]
    174a:	f242 03dc 	movw	r3, #8412	; 0x20dc
    174e:	f2c0 0301 	movt	r3, #1
    1752:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1756:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	681b      	ldr	r3, [r3, #0]
    175c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1760:	4618      	mov	r0, r3
    1762:	f000 fc0b 	bl	1f7c <HW_get_16bit_reg>
    1766:	4603      	mov	r3, r0
    1768:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    176a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    176c:	ea6f 0303 	mvn.w	r3, r3
    1770:	b29a      	uxth	r2, r3
    1772:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1774:	ea02 0303 	and.w	r3, r2, r3
    1778:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	681b      	ldr	r3, [r3, #0]
    177e:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    1782:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1784:	4610      	mov	r0, r2
    1786:	4619      	mov	r1, r3
    1788:	f000 fbf6 	bl	1f78 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	681b      	ldr	r3, [r3, #0]
    1790:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1794:	4618      	mov	r0, r3
    1796:	f000 fbf1 	bl	1f7c <HW_get_16bit_reg>
    179a:	4603      	mov	r3, r0
    179c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    179e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    17a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    17a2:	429a      	cmp	r2, r3
    17a4:	d011      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    17a6:	f242 13cc 	movw	r3, #8652	; 0x21cc
    17aa:	f2c0 0301 	movt	r3, #1
    17ae:	f107 0c0c 	add.w	ip, r7, #12
    17b2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17b8:	f8ac 3000 	strh.w	r3, [ip]
    17bc:	f107 030c 	add.w	r3, r7, #12
    17c0:	4618      	mov	r0, r3
    17c2:	f240 4152 	movw	r1, #1106	; 0x452
    17c6:	f000 fbab 	bl	1f20 <HAL_assert_fail>
    }
#endif
    }
}
    17ca:	f107 0740 	add.w	r7, r7, #64	; 0x40
    17ce:	46bd      	mov	sp, r7
    17d0:	bd80      	pop	{r7, pc}
    17d2:	bf00      	nop

000017d4 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    17d4:	b580      	push	{r7, lr}
    17d6:	b08a      	sub	sp, #40	; 0x28
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    17dc:	460b      	mov	r3, r1
    17de:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    17e0:	78fb      	ldrb	r3, [r7, #3]
    17e2:	2b00      	cmp	r3, #0
    17e4:	d111      	bne.n	180a <PWM_tach_clear_irq+0x36>
    17e6:	f242 13cc 	movw	r3, #8652	; 0x21cc
    17ea:	f2c0 0301 	movt	r3, #1
    17ee:	f107 0c18 	add.w	ip, r7, #24
    17f2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17f8:	f8ac 3000 	strh.w	r3, [ip]
    17fc:	f107 0318 	add.w	r3, r7, #24
    1800:	4618      	mov	r0, r3
    1802:	f240 4166 	movw	r1, #1126	; 0x466
    1806:	f000 fb8b 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    180a:	78fb      	ldrb	r3, [r7, #3]
    180c:	2b10      	cmp	r3, #16
    180e:	d911      	bls.n	1834 <PWM_tach_clear_irq+0x60>
    1810:	f242 13cc 	movw	r3, #8652	; 0x21cc
    1814:	f2c0 0301 	movt	r3, #1
    1818:	f107 0c08 	add.w	ip, r7, #8
    181c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    181e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1822:	f8ac 3000 	strh.w	r3, [ip]
    1826:	f107 0308 	add.w	r3, r7, #8
    182a:	4618      	mov	r0, r3
    182c:	f240 4167 	movw	r1, #1127	; 0x467
    1830:	f000 fb76 	bl	1f20 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    1834:	78fb      	ldrb	r3, [r7, #3]
    1836:	2b00      	cmp	r3, #0
    1838:	d013      	beq.n	1862 <PWM_tach_clear_irq+0x8e>
    183a:	78fb      	ldrb	r3, [r7, #3]
    183c:	2b10      	cmp	r3, #16
    183e:	d810      	bhi.n	1862 <PWM_tach_clear_irq+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1840:	78fa      	ldrb	r2, [r7, #3]
    1842:	f242 03dc 	movw	r3, #8412	; 0x20dc
    1846:	f2c0 0301 	movt	r3, #1
    184a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    184e:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	681b      	ldr	r3, [r3, #0]
    1854:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    185a:	4610      	mov	r0, r2
    185c:	4619      	mov	r1, r3
    185e:	f000 fb8b 	bl	1f78 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    1862:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1866:	46bd      	mov	sp, r7
    1868:	bd80      	pop	{r7, pc}
    186a:	bf00      	nop
    186c:	0000      	lsls	r0, r0, #0
	...

00001870 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
    1870:	b580      	push	{r7, lr}
    1872:	af00      	add	r7, sp, #0
//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 1);
    1874:	f04f 001f 	mov.w	r0, #31
    1878:	f04f 0101 	mov.w	r1, #1
    187c:	f001 fbac 	bl	2fd8 <MSS_GPIO_set_output>
	return;
}
    1880:	bd80      	pop	{r7, pc}
    1882:	bf00      	nop

00001884 <stop_gun>:

void stop_gun(){
    1884:	b580      	push	{r7, lr}
    1886:	af00      	add	r7, sp, #0
//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 0);
    1888:	f04f 001f 	mov.w	r0, #31
    188c:	f04f 0100 	mov.w	r1, #0
    1890:	f001 fba2 	bl	2fd8 <MSS_GPIO_set_output>
	return;
}
    1894:	bd80      	pop	{r7, pc}
    1896:	bf00      	nop

00001898 <pwm_init>:

void pwm_init(){
    1898:	b580      	push	{r7, lr}
    189a:	af00      	add	r7, sp, #0
//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
    189c:	f240 6018 	movw	r0, #1560	; 0x618
    18a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18a4:	f240 0100 	movw	r1, #0
    18a8:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18ac:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
    18b0:	f2c0 0205 	movt	r2, #5
    18b4:	f44f 7380 	mov.w	r3, #256	; 0x100
    18b8:	f7fe fdf2 	bl	4a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
    18bc:	f240 601c 	movw	r0, #1564	; 0x61c
    18c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18c4:	f240 1100 	movw	r1, #256	; 0x100
    18c8:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18cc:	f240 32e7 	movw	r2, #999	; 0x3e7
    18d0:	f240 73cf 	movw	r3, #1999	; 0x7cf
    18d4:	f7fe fde4 	bl	4a0 <PWM_init>
}
    18d8:	bd80      	pop	{r7, pc}
    18da:	bf00      	nop

000018dc <wheel1>:

void wheel1(int pwm){
    18dc:	b580      	push	{r7, lr}
    18de:	b082      	sub	sp, #8
    18e0:	af00      	add	r7, sp, #0
    18e2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel1 
	if (pwm == 0){
    18e4:	687b      	ldr	r3, [r7, #4]
    18e6:	2b00      	cmp	r3, #0
    18e8:	d110      	bne.n	190c <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
    18ea:	f240 6018 	movw	r0, #1560	; 0x618
    18ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18f2:	f04f 0101 	mov.w	r1, #1
    18f6:	f7fe ff25 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_2);
    18fa:	f240 6018 	movw	r0, #1560	; 0x618
    18fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1902:	f04f 0102 	mov.w	r1, #2
    1906:	f7fe ff1d 	bl	744 <PWM_disable>
    190a:	e03b      	b.n	1984 <wheel1+0xa8>
	}
	else if (pwm > 0){
    190c:	687b      	ldr	r3, [r7, #4]
    190e:	2b00      	cmp	r3, #0
    1910:	dd1a      	ble.n	1948 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);;
    1912:	687b      	ldr	r3, [r7, #4]
    1914:	f240 6018 	movw	r0, #1560	; 0x618
    1918:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191c:	f04f 0101 	mov.w	r1, #1
    1920:	461a      	mov	r2, r3
    1922:	f7fe ffef 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
    1926:	f240 6018 	movw	r0, #1560	; 0x618
    192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192e:	f04f 0101 	mov.w	r1, #1
    1932:	f7fe fe89 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_2);
    1936:	f240 6018 	movw	r0, #1560	; 0x618
    193a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    193e:	f04f 0102 	mov.w	r1, #2
    1942:	f7fe feff 	bl	744 <PWM_disable>
    1946:	e01d      	b.n	1984 <wheel1+0xa8>
	}
	else {
		pwm *= -1;
    1948:	687b      	ldr	r3, [r7, #4]
    194a:	f1c3 0300 	rsb	r3, r3, #0
    194e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);;
    1950:	687b      	ldr	r3, [r7, #4]
    1952:	f240 6018 	movw	r0, #1560	; 0x618
    1956:	f2c2 0000 	movt	r0, #8192	; 0x2000
    195a:	f04f 0102 	mov.w	r1, #2
    195e:	461a      	mov	r2, r3
    1960:	f7fe ffd0 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
    1964:	f240 6018 	movw	r0, #1560	; 0x618
    1968:	f2c2 0000 	movt	r0, #8192	; 0x2000
    196c:	f04f 0102 	mov.w	r1, #2
    1970:	f7fe fe6a 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_1);
    1974:	f240 6018 	movw	r0, #1560	; 0x618
    1978:	f2c2 0000 	movt	r0, #8192	; 0x2000
    197c:	f04f 0101 	mov.w	r1, #1
    1980:	f7fe fee0 	bl	744 <PWM_disable>
	}
	return;
}
    1984:	f107 0708 	add.w	r7, r7, #8
    1988:	46bd      	mov	sp, r7
    198a:	bd80      	pop	{r7, pc}

0000198c <wheel2>:

void wheel2(int pwm){
    198c:	b580      	push	{r7, lr}
    198e:	b082      	sub	sp, #8
    1990:	af00      	add	r7, sp, #0
    1992:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
    1994:	687b      	ldr	r3, [r7, #4]
    1996:	2b00      	cmp	r3, #0
    1998:	d110      	bne.n	19bc <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
    199a:	f240 6018 	movw	r0, #1560	; 0x618
    199e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19a2:	f04f 0103 	mov.w	r1, #3
    19a6:	f7fe fecd 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_4);
    19aa:	f240 6018 	movw	r0, #1560	; 0x618
    19ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19b2:	f04f 0104 	mov.w	r1, #4
    19b6:	f7fe fec5 	bl	744 <PWM_disable>
    19ba:	e03b      	b.n	1a34 <wheel2+0xa8>
	}
	else if (pwm > 0){
    19bc:	687b      	ldr	r3, [r7, #4]
    19be:	2b00      	cmp	r3, #0
    19c0:	dd1a      	ble.n	19f8 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);;
    19c2:	687b      	ldr	r3, [r7, #4]
    19c4:	f240 6018 	movw	r0, #1560	; 0x618
    19c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19cc:	f04f 0103 	mov.w	r1, #3
    19d0:	461a      	mov	r2, r3
    19d2:	f7fe ff97 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
    19d6:	f240 6018 	movw	r0, #1560	; 0x618
    19da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19de:	f04f 0103 	mov.w	r1, #3
    19e2:	f7fe fe31 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_4);
    19e6:	f240 6018 	movw	r0, #1560	; 0x618
    19ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19ee:	f04f 0104 	mov.w	r1, #4
    19f2:	f7fe fea7 	bl	744 <PWM_disable>
    19f6:	e01d      	b.n	1a34 <wheel2+0xa8>
	}
	else {
		pwm *= -1;
    19f8:	687b      	ldr	r3, [r7, #4]
    19fa:	f1c3 0300 	rsb	r3, r3, #0
    19fe:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);;
    1a00:	687b      	ldr	r3, [r7, #4]
    1a02:	f240 6018 	movw	r0, #1560	; 0x618
    1a06:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a0a:	f04f 0104 	mov.w	r1, #4
    1a0e:	461a      	mov	r2, r3
    1a10:	f7fe ff78 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
    1a14:	f240 6018 	movw	r0, #1560	; 0x618
    1a18:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a1c:	f04f 0104 	mov.w	r1, #4
    1a20:	f7fe fe12 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_3);
    1a24:	f240 6018 	movw	r0, #1560	; 0x618
    1a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a2c:	f04f 0103 	mov.w	r1, #3
    1a30:	f7fe fe88 	bl	744 <PWM_disable>
	}
	return;
}
    1a34:	f107 0708 	add.w	r7, r7, #8
    1a38:	46bd      	mov	sp, r7
    1a3a:	bd80      	pop	{r7, pc}

00001a3c <wheel3>:

void wheel3(int pwm){
    1a3c:	b580      	push	{r7, lr}
    1a3e:	b082      	sub	sp, #8
    1a40:	af00      	add	r7, sp, #0
    1a42:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
    1a44:	687b      	ldr	r3, [r7, #4]
    1a46:	2b00      	cmp	r3, #0
    1a48:	d110      	bne.n	1a6c <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
    1a4a:	f240 6018 	movw	r0, #1560	; 0x618
    1a4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a52:	f04f 0105 	mov.w	r1, #5
    1a56:	f7fe fe75 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_6);
    1a5a:	f240 6018 	movw	r0, #1560	; 0x618
    1a5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a62:	f04f 0106 	mov.w	r1, #6
    1a66:	f7fe fe6d 	bl	744 <PWM_disable>
    1a6a:	e03b      	b.n	1ae4 <wheel3+0xa8>
	}
	else if (pwm > 0){
    1a6c:	687b      	ldr	r3, [r7, #4]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	dd1a      	ble.n	1aa8 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);;
    1a72:	687b      	ldr	r3, [r7, #4]
    1a74:	f240 6018 	movw	r0, #1560	; 0x618
    1a78:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a7c:	f04f 0105 	mov.w	r1, #5
    1a80:	461a      	mov	r2, r3
    1a82:	f7fe ff3f 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
    1a86:	f240 6018 	movw	r0, #1560	; 0x618
    1a8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a8e:	f04f 0105 	mov.w	r1, #5
    1a92:	f7fe fdd9 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_6);
    1a96:	f240 6018 	movw	r0, #1560	; 0x618
    1a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a9e:	f04f 0106 	mov.w	r1, #6
    1aa2:	f7fe fe4f 	bl	744 <PWM_disable>
    1aa6:	e01d      	b.n	1ae4 <wheel3+0xa8>
	}
	else {
		pwm *= -1;
    1aa8:	687b      	ldr	r3, [r7, #4]
    1aaa:	f1c3 0300 	rsb	r3, r3, #0
    1aae:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);;
    1ab0:	687b      	ldr	r3, [r7, #4]
    1ab2:	f240 6018 	movw	r0, #1560	; 0x618
    1ab6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aba:	f04f 0106 	mov.w	r1, #6
    1abe:	461a      	mov	r2, r3
    1ac0:	f7fe ff20 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
    1ac4:	f240 6018 	movw	r0, #1560	; 0x618
    1ac8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1acc:	f04f 0106 	mov.w	r1, #6
    1ad0:	f7fe fdba 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_5);
    1ad4:	f240 6018 	movw	r0, #1560	; 0x618
    1ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1adc:	f04f 0105 	mov.w	r1, #5
    1ae0:	f7fe fe30 	bl	744 <PWM_disable>
	}
	return;
}
    1ae4:	f107 0708 	add.w	r7, r7, #8
    1ae8:	46bd      	mov	sp, r7
    1aea:	bd80      	pop	{r7, pc}

00001aec <wheel4>:

void wheel4(int pwm){
    1aec:	b580      	push	{r7, lr}
    1aee:	b082      	sub	sp, #8
    1af0:	af00      	add	r7, sp, #0
    1af2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
    1af4:	687b      	ldr	r3, [r7, #4]
    1af6:	2b00      	cmp	r3, #0
    1af8:	d110      	bne.n	1b1c <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
    1afa:	f240 6018 	movw	r0, #1560	; 0x618
    1afe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b02:	f04f 0107 	mov.w	r1, #7
    1b06:	f7fe fe1d 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_8);
    1b0a:	f240 6018 	movw	r0, #1560	; 0x618
    1b0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b12:	f04f 0108 	mov.w	r1, #8
    1b16:	f7fe fe15 	bl	744 <PWM_disable>
    1b1a:	e03b      	b.n	1b94 <wheel4+0xa8>
	}
	else if (pwm > 0){
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	2b00      	cmp	r3, #0
    1b20:	dd1a      	ble.n	1b58 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);;
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	f240 6018 	movw	r0, #1560	; 0x618
    1b28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b2c:	f04f 0107 	mov.w	r1, #7
    1b30:	461a      	mov	r2, r3
    1b32:	f7fe fee7 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
    1b36:	f240 6018 	movw	r0, #1560	; 0x618
    1b3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b3e:	f04f 0107 	mov.w	r1, #7
    1b42:	f7fe fd81 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_8);
    1b46:	f240 6018 	movw	r0, #1560	; 0x618
    1b4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b4e:	f04f 0108 	mov.w	r1, #8
    1b52:	f7fe fdf7 	bl	744 <PWM_disable>
    1b56:	e01d      	b.n	1b94 <wheel4+0xa8>
	}
	else {
		pwm *= -1;
    1b58:	687b      	ldr	r3, [r7, #4]
    1b5a:	f1c3 0300 	rsb	r3, r3, #0
    1b5e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);;
    1b60:	687b      	ldr	r3, [r7, #4]
    1b62:	f240 6018 	movw	r0, #1560	; 0x618
    1b66:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b6a:	f04f 0108 	mov.w	r1, #8
    1b6e:	461a      	mov	r2, r3
    1b70:	f7fe fec8 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
    1b74:	f240 6018 	movw	r0, #1560	; 0x618
    1b78:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b7c:	f04f 0108 	mov.w	r1, #8
    1b80:	f7fe fd62 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_7);
    1b84:	f240 6018 	movw	r0, #1560	; 0x618
    1b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b8c:	f04f 0107 	mov.w	r1, #7
    1b90:	f7fe fdd8 	bl	744 <PWM_disable>
	}
	return;
}
    1b94:	f107 0708 	add.w	r7, r7, #8
    1b98:	46bd      	mov	sp, r7
    1b9a:	bd80      	pop	{r7, pc}

00001b9c <set_gun_angle>:

void set_gun_angle(int angle){
    1b9c:	b580      	push	{r7, lr}
    1b9e:	b082      	sub	sp, #8
    1ba0:	af00      	add	r7, sp, #0
    1ba2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          angle is a number between 0 and 204
//EFFECTS: Sets angle of gun on robot
	angle += 46;
    1ba4:	687b      	ldr	r3, [r7, #4]
    1ba6:	f103 032e 	add.w	r3, r3, #46	; 0x2e
    1baa:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
    1bac:	687b      	ldr	r3, [r7, #4]
    1bae:	f240 601c 	movw	r0, #1564	; 0x61c
    1bb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bb6:	f04f 0101 	mov.w	r1, #1
    1bba:	461a      	mov	r2, r3
    1bbc:	f7fe fea2 	bl	904 <PWM_set_duty_cycle>
	return;
}
    1bc0:	f107 0708 	add.w	r7, r7, #8
    1bc4:	46bd      	mov	sp, r7
    1bc6:	bd80      	pop	{r7, pc}

00001bc8 <range_init>:

void range_init() {
    1bc8:	b580      	push	{r7, lr}
    1bca:	af00      	add	r7, sp, #0
	ACE_init();
    1bcc:	f003 fbba 	bl	5344 <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    1bd0:	f242 10dc 	movw	r0, #8668	; 0x21dc
    1bd4:	f2c0 0001 	movt	r0, #1
    1bd8:	f004 f97a 	bl	5ed0 <ACE_get_channel_handle>
    1bdc:	4603      	mov	r3, r0
    1bde:	461a      	mov	r2, r3
    1be0:	f240 6320 	movw	r3, #1568	; 0x620
    1be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be8:	701a      	strb	r2, [r3, #0]
}
    1bea:	bd80      	pop	{r7, pc}

00001bec <get_range>:

int get_range() {
    1bec:	b580      	push	{r7, lr}
    1bee:	b086      	sub	sp, #24
    1bf0:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
    1bf2:	f240 6320 	movw	r3, #1568	; 0x620
    1bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bfa:	781b      	ldrb	r3, [r3, #0]
    1bfc:	4618      	mov	r0, r3
    1bfe:	f004 f9cb 	bl	5f98 <ACE_get_ppe_sample>
    1c02:	4603      	mov	r3, r0
    1c04:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
    1c06:	88fb      	ldrh	r3, [r7, #6]
    1c08:	4618      	mov	r0, r3
    1c0a:	f005 fbb7 	bl	737c <__aeabi_ui2d>
    1c0e:	4602      	mov	r2, r0
    1c10:	460b      	mov	r3, r1
    1c12:	4610      	mov	r0, r2
    1c14:	4619      	mov	r1, r3
    1c16:	a328      	add	r3, pc, #160	; (adr r3, 1cb8 <get_range+0xcc>)
    1c18:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c1c:	f005 fd4e 	bl	76bc <__aeabi_ddiv>
    1c20:	4602      	mov	r2, r0
    1c22:	460b      	mov	r3, r1
    1c24:	4610      	mov	r0, r2
    1c26:	4619      	mov	r1, r3
    1c28:	f04f 0200 	mov.w	r2, #0
    1c2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c30:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    1c34:	f005 fc18 	bl	7468 <__aeabi_dmul>
    1c38:	4602      	mov	r2, r0
    1c3a:	460b      	mov	r3, r1
    1c3c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
    1c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    1c44:	a31e      	add	r3, pc, #120	; (adr r3, 1cc0 <get_range+0xd4>)
    1c46:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c4a:	f005 fc0d 	bl	7468 <__aeabi_dmul>
    1c4e:	4602      	mov	r2, r0
    1c50:	460b      	mov	r3, r1
    1c52:	4610      	mov	r0, r2
    1c54:	4619      	mov	r1, r3
    1c56:	f005 fe19 	bl	788c <__aeabi_d2iz>
    1c5a:	4603      	mov	r3, r0
    1c5c:	613b      	str	r3, [r7, #16]
	to_return = inches;
    1c5e:	693b      	ldr	r3, [r7, #16]
    1c60:	603b      	str	r3, [r7, #0]
	int feet = inches/12;
    1c62:	693a      	ldr	r2, [r7, #16]
    1c64:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1c68:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1c6c:	fb83 1302 	smull	r1, r3, r3, r2
    1c70:	ea4f 0163 	mov.w	r1, r3, asr #1
    1c74:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1c78:	ebc3 0301 	rsb	r3, r3, r1
    1c7c:	617b      	str	r3, [r7, #20]
	inches %= 12;
    1c7e:	693a      	ldr	r2, [r7, #16]
    1c80:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1c84:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1c88:	fb83 1302 	smull	r1, r3, r3, r2
    1c8c:	ea4f 0163 	mov.w	r1, r3, asr #1
    1c90:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1c94:	ebc3 0101 	rsb	r1, r3, r1
    1c98:	460b      	mov	r3, r1
    1c9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1c9e:	440b      	add	r3, r1
    1ca0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1ca4:	ebc3 0302 	rsb	r3, r3, r2
    1ca8:	613b      	str	r3, [r7, #16]
	//printf("Adc_data: %d, voltage: %f, Distance: %d\' %d\"\n\r", adc_data, voltage, feet, inches);
	return inches;
    1caa:	693b      	ldr	r3, [r7, #16]
}
    1cac:	4618      	mov	r0, r3
    1cae:	f107 0718 	add.w	r7, r7, #24
    1cb2:	46bd      	mov	sp, r7
    1cb4:	bd80      	pop	{r7, pc}
    1cb6:	bf00      	nop
    1cb8:	00000000 	.word	0x00000000
    1cbc:	40affe00 	.word	0x40affe00
    1cc0:	00000000 	.word	0x00000000
    1cc4:	40598000 	.word	0x40598000

00001cc8 <main>:

int main(){
    1cc8:	b580      	push	{r7, lr}
    1cca:	b0e8      	sub	sp, #416	; 0x1a0
    1ccc:	af04      	add	r7, sp, #16
	pwm_init();
    1cce:	f7ff fde3 	bl	1898 <pwm_init>
	MSS_GPIO_init();
    1cd2:	f001 f92d 	bl	2f30 <MSS_GPIO_init>
	range_init();
    1cd6:	f7ff ff77 	bl	1bc8 <range_init>
	MSS_GPIO_config(MSS_GPIO_31, MSS_GPIO_OUTPUT_MODE);
    1cda:	f04f 001f 	mov.w	r0, #31
    1cde:	f04f 0105 	mov.w	r1, #5
    1ce2:	f001 f95b 	bl	2f9c <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
    1ce6:	f240 6010 	movw	r0, #1552	; 0x610
    1cea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cee:	f240 2100 	movw	r1, #512	; 0x200
    1cf2:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1cf6:	f04f 02a2 	mov.w	r2, #162	; 0xa2
    1cfa:	f04f 0301 	mov.w	r3, #1
    1cfe:	f004 f975 	bl	5fec <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
    1d02:	f04f 0300 	mov.w	r3, #0
    1d06:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	size_t received;
	int joyx, joyy, cx, cy, start, fire;
	int startDown = 0;
    1d0a:	f04f 0300 	mov.w	r3, #0
    1d0e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	int mode = 0; // 0 for manual, 1 for automatic
    1d12:	f04f 0300 	mov.w	r3, #0
    1d16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	uint8_t tx[100];
	int txSize;

	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff+offset, sizeof(buff)-offset)));
    1d1a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1d1e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1d22:	4413      	add	r3, r2
    1d24:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1d28:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
    1d2c:	f240 6010 	movw	r0, #1552	; 0x610
    1d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d34:	4619      	mov	r1, r3
    1d36:	f004 fc17 	bl	6568 <UART_get_rx>
    1d3a:	4603      	mov	r3, r0
    1d3c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
    1d40:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    1d44:	2b00      	cmp	r3, #0
    1d46:	d0e8      	beq.n	1d1a <main+0x52>
		offset += received;
    1d48:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1d4c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    1d50:	4413      	add	r3, r2
    1d52:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
		//printf("Received: %d\n\r", received);
		if (buff[offset-1] == '\0') { // message fully received
    1d56:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
    1d5a:	f103 33ff 	add.w	r3, r3, #4294967295
    1d5e:	f107 027c 	add.w	r2, r7, #124	; 0x7c
    1d62:	5cd3      	ldrb	r3, [r2, r3]
    1d64:	2b00      	cmp	r3, #0
    1d66:	f040 8094 	bne.w	1e92 <main+0x1ca>
			//printf("%s\n\r", buff);
			sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start);
    1d6a:	f107 017c 	add.w	r1, r7, #124	; 0x7c
    1d6e:	f107 0278 	add.w	r2, r7, #120	; 0x78
    1d72:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1d76:	f107 0070 	add.w	r0, r7, #112	; 0x70
    1d7a:	9000      	str	r0, [sp, #0]
    1d7c:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    1d80:	9001      	str	r0, [sp, #4]
    1d82:	f107 0064 	add.w	r0, r7, #100	; 0x64
    1d86:	9002      	str	r0, [sp, #8]
    1d88:	f107 0068 	add.w	r0, r7, #104	; 0x68
    1d8c:	9003      	str	r0, [sp, #12]
    1d8e:	4608      	mov	r0, r1
    1d90:	f242 11f0 	movw	r1, #8688	; 0x21f0
    1d94:	f2c0 0101 	movt	r1, #1
    1d98:	f005 fe78 	bl	7a8c <sscanf>
			printf("JoyX: %3d, JoyY: %3d, CX: %3d, CY: %3d, Fire: %d, Start: %d\n\r", joyx, joyy, cx, cy, fire, start);
    1d9c:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1da0:	6819      	ldr	r1, [r3, #0]
    1da2:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1da6:	681a      	ldr	r2, [r3, #0]
    1da8:	f107 0370 	add.w	r3, r7, #112	; 0x70
    1dac:	681b      	ldr	r3, [r3, #0]
    1dae:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    1db2:	f8d0 e000 	ldr.w	lr, [r0]
    1db6:	f107 0064 	add.w	r0, r7, #100	; 0x64
    1dba:	f8d0 c000 	ldr.w	ip, [r0]
    1dbe:	f107 0068 	add.w	r0, r7, #104	; 0x68
    1dc2:	6800      	ldr	r0, [r0, #0]
    1dc4:	f8cd e000 	str.w	lr, [sp]
    1dc8:	f8cd c004 	str.w	ip, [sp, #4]
    1dcc:	9002      	str	r0, [sp, #8]
    1dce:	f242 2004 	movw	r0, #8708	; 0x2204
    1dd2:	f2c0 0001 	movt	r0, #1
    1dd6:	f005 fdaf 	bl	7938 <printf>
			offset = 0;
    1dda:	f04f 0300 	mov.w	r3, #0
    1dde:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c

			if (start && !startDown) {
    1de2:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1de6:	681b      	ldr	r3, [r3, #0]
    1de8:	2b00      	cmp	r3, #0
    1dea:	d00f      	beq.n	1e0c <main+0x144>
    1dec:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1df0:	2b00      	cmp	r3, #0
    1df2:	d10b      	bne.n	1e0c <main+0x144>
				mode = !mode;
    1df4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
    1df8:	2b00      	cmp	r3, #0
    1dfa:	bf14      	ite	ne
    1dfc:	2300      	movne	r3, #0
    1dfe:	2301      	moveq	r3, #1
    1e00:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
				startDown = 1;
    1e04:	f04f 0301 	mov.w	r3, #1
    1e08:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
			}
			if (!start && startDown)
    1e0c:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1e10:	681b      	ldr	r3, [r3, #0]
    1e12:	2b00      	cmp	r3, #0
    1e14:	d107      	bne.n	1e26 <main+0x15e>
    1e16:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d003      	beq.n	1e26 <main+0x15e>
				startDown = 0;
    1e1e:	f04f 0300 	mov.w	r3, #0
    1e22:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

			wheel1(joyx);
    1e26:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1e2a:	681b      	ldr	r3, [r3, #0]
    1e2c:	4618      	mov	r0, r3
    1e2e:	f7ff fd55 	bl	18dc <wheel1>
			wheel2(joyy);
    1e32:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1e36:	681b      	ldr	r3, [r3, #0]
    1e38:	4618      	mov	r0, r3
    1e3a:	f7ff fda7 	bl	198c <wheel2>
			wheel3(joyx);
    1e3e:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1e42:	681b      	ldr	r3, [r3, #0]
    1e44:	4618      	mov	r0, r3
    1e46:	f7ff fdf9 	bl	1a3c <wheel3>
			wheel4(joyy);
    1e4a:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1e4e:	681b      	ldr	r3, [r3, #0]
    1e50:	4618      	mov	r0, r3
    1e52:	f7ff fe4b 	bl	1aec <wheel4>

		}
		else continue;
		txSize = sprintf(tx, "%d %d", mode, get_range()) + 1;
    1e56:	f7ff fec9 	bl	1bec <get_range>
    1e5a:	4603      	mov	r3, r0
    1e5c:	463a      	mov	r2, r7
    1e5e:	4610      	mov	r0, r2
    1e60:	f242 2144 	movw	r1, #8772	; 0x2244
    1e64:	f2c0 0101 	movt	r1, #1
    1e68:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
    1e6c:	f005 fd96 	bl	799c <sprintf>
    1e70:	4603      	mov	r3, r0
    1e72:	f103 0301 	add.w	r3, r3, #1
    1e76:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
		UART_send(&g_uart, tx, txSize);
    1e7a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    1e7e:	463a      	mov	r2, r7
    1e80:	f240 6010 	movw	r0, #1552	; 0x610
    1e84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e88:	4611      	mov	r1, r2
    1e8a:	461a      	mov	r2, r3
    1e8c:	f004 f9fe 	bl	628c <UART_send>
	}
    1e90:	e743      	b.n	1d1a <main+0x52>
			wheel2(joyy);
			wheel3(joyx);
			wheel4(joyy);

		}
		else continue;
    1e92:	bf00      	nop
		txSize = sprintf(tx, "%d %d", mode, get_range()) + 1;
		UART_send(&g_uart, tx, txSize);
	}
    1e94:	e741      	b.n	1d1a <main+0x52>
    1e96:	bf00      	nop

00001e98 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1e98:	b480      	push	{r7}
    1e9a:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1e9c:	be00      	bkpt	0x0000
}
    1e9e:	46bd      	mov	sp, r7
    1ea0:	bc80      	pop	{r7}
    1ea2:	4770      	bx	lr

00001ea4 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1ea4:	b480      	push	{r7}
    1ea6:	b083      	sub	sp, #12
    1ea8:	af00      	add	r7, sp, #0
    1eaa:	6078      	str	r0, [r7, #4]
    1eac:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1eae:	be00      	bkpt	0x0000
}
    1eb0:	f107 070c 	add.w	r7, r7, #12
    1eb4:	46bd      	mov	sp, r7
    1eb6:	bc80      	pop	{r7}
    1eb8:	4770      	bx	lr
    1eba:	bf00      	nop

00001ebc <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1ebc:	b480      	push	{r7}
    1ebe:	b083      	sub	sp, #12
    1ec0:	af00      	add	r7, sp, #0
    1ec2:	6078      	str	r0, [r7, #4]
    1ec4:	460b      	mov	r3, r1
    1ec6:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ec8:	be00      	bkpt	0x0000
}
    1eca:	f107 070c 	add.w	r7, r7, #12
    1ece:	46bd      	mov	sp, r7
    1ed0:	bc80      	pop	{r7}
    1ed2:	4770      	bx	lr

00001ed4 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1ed4:	b480      	push	{r7}
    1ed6:	b083      	sub	sp, #12
    1ed8:	af00      	add	r7, sp, #0
    1eda:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1edc:	be00      	bkpt	0x0000
}
    1ede:	f107 070c 	add.w	r7, r7, #12
    1ee2:	46bd      	mov	sp, r7
    1ee4:	bc80      	pop	{r7}
    1ee6:	4770      	bx	lr

00001ee8 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1ee8:	b480      	push	{r7}
    1eea:	b083      	sub	sp, #12
    1eec:	af00      	add	r7, sp, #0
    1eee:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ef0:	be00      	bkpt	0x0000
}
    1ef2:	f107 070c 	add.w	r7, r7, #12
    1ef6:	46bd      	mov	sp, r7
    1ef8:	bc80      	pop	{r7}
    1efa:	4770      	bx	lr

00001efc <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1efc:	b480      	push	{r7}
    1efe:	b083      	sub	sp, #12
    1f00:	af00      	add	r7, sp, #0
    1f02:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1f04:	be00      	bkpt	0x0000
}
    1f06:	f107 070c 	add.w	r7, r7, #12
    1f0a:	46bd      	mov	sp, r7
    1f0c:	bc80      	pop	{r7}
    1f0e:	4770      	bx	lr

00001f10 <HAL_disable_interrupts>:
    1f10:	f3ef 8010 	mrs	r0, PRIMASK
    1f14:	b672      	cpsid	i
    1f16:	4770      	bx	lr

00001f18 <HAL_restore_interrupts>:
    1f18:	f380 8810 	msr	PRIMASK, r0
    1f1c:	4770      	bx	lr
	...

00001f20 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1f20:	b480      	push	{r7}
    1f22:	b087      	sub	sp, #28
    1f24:	af00      	add	r7, sp, #0
    1f26:	6078      	str	r0, [r7, #4]
    1f28:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1f2a:	687b      	ldr	r3, [r7, #4]
    1f2c:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1f2e:	683b      	ldr	r3, [r7, #0]
    1f30:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1f32:	697b      	ldr	r3, [r7, #20]
    1f34:	781b      	ldrb	r3, [r3, #0]
    1f36:	b2db      	uxtb	r3, r3
    1f38:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1f3a:	693b      	ldr	r3, [r7, #16]
    1f3c:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1f3e:	68bb      	ldr	r3, [r7, #8]
    1f40:	f103 0301 	add.w	r3, r3, #1
    1f44:	60bb      	str	r3, [r7, #8]
    }
    1f46:	e7f0      	b.n	1f2a <HAL_assert_fail+0xa>

00001f48 <HW_set_32bit_reg>:
    1f48:	6001      	str	r1, [r0, #0]
    1f4a:	4770      	bx	lr

00001f4c <HW_get_32bit_reg>:
    1f4c:	6800      	ldr	r0, [r0, #0]
    1f4e:	4770      	bx	lr

00001f50 <HW_set_32bit_reg_field>:
    1f50:	b50e      	push	{r1, r2, r3, lr}
    1f52:	fa03 f301 	lsl.w	r3, r3, r1
    1f56:	ea03 0302 	and.w	r3, r3, r2
    1f5a:	6801      	ldr	r1, [r0, #0]
    1f5c:	ea6f 0202 	mvn.w	r2, r2
    1f60:	ea01 0102 	and.w	r1, r1, r2
    1f64:	ea41 0103 	orr.w	r1, r1, r3
    1f68:	6001      	str	r1, [r0, #0]
    1f6a:	bd0e      	pop	{r1, r2, r3, pc}

00001f6c <HW_get_32bit_reg_field>:
    1f6c:	6800      	ldr	r0, [r0, #0]
    1f6e:	ea00 0002 	and.w	r0, r0, r2
    1f72:	fa20 f001 	lsr.w	r0, r0, r1
    1f76:	4770      	bx	lr

00001f78 <HW_set_16bit_reg>:
    1f78:	8001      	strh	r1, [r0, #0]
    1f7a:	4770      	bx	lr

00001f7c <HW_get_16bit_reg>:
    1f7c:	8800      	ldrh	r0, [r0, #0]
    1f7e:	4770      	bx	lr

00001f80 <HW_set_16bit_reg_field>:
    1f80:	b50e      	push	{r1, r2, r3, lr}
    1f82:	fa03 f301 	lsl.w	r3, r3, r1
    1f86:	ea03 0302 	and.w	r3, r3, r2
    1f8a:	8801      	ldrh	r1, [r0, #0]
    1f8c:	ea6f 0202 	mvn.w	r2, r2
    1f90:	ea01 0102 	and.w	r1, r1, r2
    1f94:	ea41 0103 	orr.w	r1, r1, r3
    1f98:	8001      	strh	r1, [r0, #0]
    1f9a:	bd0e      	pop	{r1, r2, r3, pc}

00001f9c <HW_get_16bit_reg_field>:
    1f9c:	8800      	ldrh	r0, [r0, #0]
    1f9e:	ea00 0002 	and.w	r0, r0, r2
    1fa2:	fa20 f001 	lsr.w	r0, r0, r1
    1fa6:	4770      	bx	lr

00001fa8 <HW_set_8bit_reg>:
    1fa8:	7001      	strb	r1, [r0, #0]
    1faa:	4770      	bx	lr

00001fac <HW_get_8bit_reg>:
    1fac:	7800      	ldrb	r0, [r0, #0]
    1fae:	4770      	bx	lr

00001fb0 <HW_set_8bit_reg_field>:
    1fb0:	b50e      	push	{r1, r2, r3, lr}
    1fb2:	fa03 f301 	lsl.w	r3, r3, r1
    1fb6:	ea03 0302 	and.w	r3, r3, r2
    1fba:	7801      	ldrb	r1, [r0, #0]
    1fbc:	ea6f 0202 	mvn.w	r2, r2
    1fc0:	ea01 0102 	and.w	r1, r1, r2
    1fc4:	ea41 0103 	orr.w	r1, r1, r3
    1fc8:	7001      	strb	r1, [r0, #0]
    1fca:	bd0e      	pop	{r1, r2, r3, pc}

00001fcc <HW_get_8bit_reg_field>:
    1fcc:	7800      	ldrb	r0, [r0, #0]
    1fce:	ea00 0002 	and.w	r0, r0, r2
    1fd2:	fa20 f001 	lsr.w	r0, r0, r1
    1fd6:	4770      	bx	lr

00001fd8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1fd8:	b480      	push	{r7}
    1fda:	b083      	sub	sp, #12
    1fdc:	af00      	add	r7, sp, #0
    1fde:	4603      	mov	r3, r0
    1fe0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fe2:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fe6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fee:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ff2:	88f9      	ldrh	r1, [r7, #6]
    1ff4:	f001 011f 	and.w	r1, r1, #31
    1ff8:	f04f 0001 	mov.w	r0, #1
    1ffc:	fa00 f101 	lsl.w	r1, r0, r1
    2000:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2004:	f107 070c 	add.w	r7, r7, #12
    2008:	46bd      	mov	sp, r7
    200a:	bc80      	pop	{r7}
    200c:	4770      	bx	lr
    200e:	bf00      	nop

00002010 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2010:	b480      	push	{r7}
    2012:	b083      	sub	sp, #12
    2014:	af00      	add	r7, sp, #0
    2016:	4603      	mov	r3, r0
    2018:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    201a:	f24e 1300 	movw	r3, #57600	; 0xe100
    201e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2022:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2026:	ea4f 1252 	mov.w	r2, r2, lsr #5
    202a:	88f9      	ldrh	r1, [r7, #6]
    202c:	f001 011f 	and.w	r1, r1, #31
    2030:	f04f 0001 	mov.w	r0, #1
    2034:	fa00 f101 	lsl.w	r1, r0, r1
    2038:	f102 0220 	add.w	r2, r2, #32
    203c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2040:	f107 070c 	add.w	r7, r7, #12
    2044:	46bd      	mov	sp, r7
    2046:	bc80      	pop	{r7}
    2048:	4770      	bx	lr
    204a:	bf00      	nop

0000204c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    204c:	b480      	push	{r7}
    204e:	b083      	sub	sp, #12
    2050:	af00      	add	r7, sp, #0
    2052:	4603      	mov	r3, r0
    2054:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2056:	f24e 1300 	movw	r3, #57600	; 0xe100
    205a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    205e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2062:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2066:	88f9      	ldrh	r1, [r7, #6]
    2068:	f001 011f 	and.w	r1, r1, #31
    206c:	f04f 0001 	mov.w	r0, #1
    2070:	fa00 f101 	lsl.w	r1, r0, r1
    2074:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    207c:	f107 070c 	add.w	r7, r7, #12
    2080:	46bd      	mov	sp, r7
    2082:	bc80      	pop	{r7}
    2084:	4770      	bx	lr
    2086:	bf00      	nop

00002088 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    2088:	b580      	push	{r7, lr}
    208a:	b088      	sub	sp, #32
    208c:	af00      	add	r7, sp, #0
    208e:	60f8      	str	r0, [r7, #12]
    2090:	60b9      	str	r1, [r7, #8]
    2092:	4613      	mov	r3, r2
    2094:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    2096:	f04f 0301 	mov.w	r3, #1
    209a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    209c:	f04f 0300 	mov.w	r3, #0
    20a0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20a2:	68fa      	ldr	r2, [r7, #12]
    20a4:	f240 634c 	movw	r3, #1612	; 0x64c
    20a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ac:	429a      	cmp	r2, r3
    20ae:	d007      	beq.n	20c0 <MSS_UART_init+0x38>
    20b0:	68fa      	ldr	r2, [r7, #12]
    20b2:	f240 6324 	movw	r3, #1572	; 0x624
    20b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ba:	429a      	cmp	r2, r3
    20bc:	d000      	beq.n	20c0 <MSS_UART_init+0x38>
    20be:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    20c0:	68bb      	ldr	r3, [r7, #8]
    20c2:	2b00      	cmp	r3, #0
    20c4:	d100      	bne.n	20c8 <MSS_UART_init+0x40>
    20c6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    20c8:	f004 fd9a 	bl	6c00 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    20cc:	68fa      	ldr	r2, [r7, #12]
    20ce:	f240 634c 	movw	r3, #1612	; 0x64c
    20d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d6:	429a      	cmp	r2, r3
    20d8:	d12e      	bne.n	2138 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    20da:	68fb      	ldr	r3, [r7, #12]
    20dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    20e0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    20e2:	68fb      	ldr	r3, [r7, #12]
    20e4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    20e8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    20ea:	68fb      	ldr	r3, [r7, #12]
    20ec:	f04f 020a 	mov.w	r2, #10
    20f0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    20f2:	f240 0358 	movw	r3, #88	; 0x58
    20f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20fa:	681b      	ldr	r3, [r3, #0]
    20fc:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    20fe:	f242 0300 	movw	r3, #8192	; 0x2000
    2102:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2106:	f242 0200 	movw	r2, #8192	; 0x2000
    210a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    210e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2110:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    2114:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    2116:	f04f 000a 	mov.w	r0, #10
    211a:	f7ff ff97 	bl	204c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    211e:	f242 0300 	movw	r3, #8192	; 0x2000
    2122:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2126:	f242 0200 	movw	r2, #8192	; 0x2000
    212a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    212e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2130:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2134:	631a      	str	r2, [r3, #48]	; 0x30
    2136:	e031      	b.n	219c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    2138:	68fa      	ldr	r2, [r7, #12]
    213a:	f240 0300 	movw	r3, #0
    213e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2142:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    2144:	68fa      	ldr	r2, [r7, #12]
    2146:	f240 0300 	movw	r3, #0
    214a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    214e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    2150:	68fb      	ldr	r3, [r7, #12]
    2152:	f04f 020b 	mov.w	r2, #11
    2156:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    2158:	f240 035c 	movw	r3, #92	; 0x5c
    215c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2160:	681b      	ldr	r3, [r3, #0]
    2162:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2164:	f242 0300 	movw	r3, #8192	; 0x2000
    2168:	f2ce 0304 	movt	r3, #57348	; 0xe004
    216c:	f242 0200 	movw	r2, #8192	; 0x2000
    2170:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2174:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2176:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    217a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    217c:	f04f 000b 	mov.w	r0, #11
    2180:	f7ff ff64 	bl	204c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2184:	f242 0300 	movw	r3, #8192	; 0x2000
    2188:	f2ce 0304 	movt	r3, #57348	; 0xe004
    218c:	f242 0200 	movw	r2, #8192	; 0x2000
    2190:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2194:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2196:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    219a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    219c:	68fb      	ldr	r3, [r7, #12]
    219e:	681b      	ldr	r3, [r3, #0]
    21a0:	f04f 0200 	mov.w	r2, #0
    21a4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    21a6:	68bb      	ldr	r3, [r7, #8]
    21a8:	2b00      	cmp	r3, #0
    21aa:	d021      	beq.n	21f0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    21ac:	69ba      	ldr	r2, [r7, #24]
    21ae:	68bb      	ldr	r3, [r7, #8]
    21b0:	fbb2 f3f3 	udiv	r3, r2, r3
    21b4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    21b6:	69fb      	ldr	r3, [r7, #28]
    21b8:	f003 0308 	and.w	r3, r3, #8
    21bc:	2b00      	cmp	r3, #0
    21be:	d006      	beq.n	21ce <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    21c0:	69fb      	ldr	r3, [r7, #28]
    21c2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    21c6:	f103 0301 	add.w	r3, r3, #1
    21ca:	61fb      	str	r3, [r7, #28]
    21cc:	e003      	b.n	21d6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    21ce:	69fb      	ldr	r3, [r7, #28]
    21d0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    21d4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    21d6:	69fa      	ldr	r2, [r7, #28]
    21d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    21dc:	429a      	cmp	r2, r3
    21de:	d900      	bls.n	21e2 <MSS_UART_init+0x15a>
    21e0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    21e2:	69fa      	ldr	r2, [r7, #28]
    21e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    21e8:	429a      	cmp	r2, r3
    21ea:	d801      	bhi.n	21f0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    21ec:	69fb      	ldr	r3, [r7, #28]
    21ee:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    21f0:	68fb      	ldr	r3, [r7, #12]
    21f2:	685b      	ldr	r3, [r3, #4]
    21f4:	f04f 0201 	mov.w	r2, #1
    21f8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    21fc:	68fb      	ldr	r3, [r7, #12]
    21fe:	681b      	ldr	r3, [r3, #0]
    2200:	8afa      	ldrh	r2, [r7, #22]
    2202:	ea4f 2212 	mov.w	r2, r2, lsr #8
    2206:	b292      	uxth	r2, r2
    2208:	b2d2      	uxtb	r2, r2
    220a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    220c:	68fb      	ldr	r3, [r7, #12]
    220e:	681b      	ldr	r3, [r3, #0]
    2210:	8afa      	ldrh	r2, [r7, #22]
    2212:	b2d2      	uxtb	r2, r2
    2214:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    2216:	68fb      	ldr	r3, [r7, #12]
    2218:	685b      	ldr	r3, [r3, #4]
    221a:	f04f 0200 	mov.w	r2, #0
    221e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    2222:	68fb      	ldr	r3, [r7, #12]
    2224:	681b      	ldr	r3, [r3, #0]
    2226:	79fa      	ldrb	r2, [r7, #7]
    2228:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    222a:	68fb      	ldr	r3, [r7, #12]
    222c:	681b      	ldr	r3, [r3, #0]
    222e:	f04f 020e 	mov.w	r2, #14
    2232:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    2234:	68fb      	ldr	r3, [r7, #12]
    2236:	685b      	ldr	r3, [r3, #4]
    2238:	f04f 0200 	mov.w	r2, #0
    223c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    2240:	68fb      	ldr	r3, [r7, #12]
    2242:	f04f 0200 	mov.w	r2, #0
    2246:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    2248:	68fb      	ldr	r3, [r7, #12]
    224a:	f04f 0200 	mov.w	r2, #0
    224e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2250:	68fb      	ldr	r3, [r7, #12]
    2252:	f04f 0200 	mov.w	r2, #0
    2256:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    2258:	68fb      	ldr	r3, [r7, #12]
    225a:	f04f 0200 	mov.w	r2, #0
    225e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2260:	68fa      	ldr	r2, [r7, #12]
    2262:	f642 037d 	movw	r3, #10365	; 0x287d
    2266:	f2c0 0300 	movt	r3, #0
    226a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    226c:	68fb      	ldr	r3, [r7, #12]
    226e:	f04f 0200 	mov.w	r2, #0
    2272:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2274:	68fb      	ldr	r3, [r7, #12]
    2276:	f04f 0200 	mov.w	r2, #0
    227a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    227c:	68fb      	ldr	r3, [r7, #12]
    227e:	f04f 0200 	mov.w	r2, #0
    2282:	729a      	strb	r2, [r3, #10]
}
    2284:	f107 0720 	add.w	r7, r7, #32
    2288:	46bd      	mov	sp, r7
    228a:	bd80      	pop	{r7, pc}

0000228c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    228c:	b480      	push	{r7}
    228e:	b089      	sub	sp, #36	; 0x24
    2290:	af00      	add	r7, sp, #0
    2292:	60f8      	str	r0, [r7, #12]
    2294:	60b9      	str	r1, [r7, #8]
    2296:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    2298:	f04f 0300 	mov.w	r3, #0
    229c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    229e:	68fa      	ldr	r2, [r7, #12]
    22a0:	f240 634c 	movw	r3, #1612	; 0x64c
    22a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a8:	429a      	cmp	r2, r3
    22aa:	d007      	beq.n	22bc <MSS_UART_polled_tx+0x30>
    22ac:	68fa      	ldr	r2, [r7, #12]
    22ae:	f240 6324 	movw	r3, #1572	; 0x624
    22b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22b6:	429a      	cmp	r2, r3
    22b8:	d000      	beq.n	22bc <MSS_UART_polled_tx+0x30>
    22ba:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    22bc:	68bb      	ldr	r3, [r7, #8]
    22be:	2b00      	cmp	r3, #0
    22c0:	d100      	bne.n	22c4 <MSS_UART_polled_tx+0x38>
    22c2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    22c4:	687b      	ldr	r3, [r7, #4]
    22c6:	2b00      	cmp	r3, #0
    22c8:	d100      	bne.n	22cc <MSS_UART_polled_tx+0x40>
    22ca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22cc:	68fa      	ldr	r2, [r7, #12]
    22ce:	f240 634c 	movw	r3, #1612	; 0x64c
    22d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22d6:	429a      	cmp	r2, r3
    22d8:	d006      	beq.n	22e8 <MSS_UART_polled_tx+0x5c>
    22da:	68fa      	ldr	r2, [r7, #12]
    22dc:	f240 6324 	movw	r3, #1572	; 0x624
    22e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e4:	429a      	cmp	r2, r3
    22e6:	d13d      	bne.n	2364 <MSS_UART_polled_tx+0xd8>
    22e8:	68bb      	ldr	r3, [r7, #8]
    22ea:	2b00      	cmp	r3, #0
    22ec:	d03a      	beq.n	2364 <MSS_UART_polled_tx+0xd8>
    22ee:	687b      	ldr	r3, [r7, #4]
    22f0:	2b00      	cmp	r3, #0
    22f2:	d037      	beq.n	2364 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    22f4:	68fb      	ldr	r3, [r7, #12]
    22f6:	681b      	ldr	r3, [r3, #0]
    22f8:	7d1b      	ldrb	r3, [r3, #20]
    22fa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    22fc:	68fb      	ldr	r3, [r7, #12]
    22fe:	7a9a      	ldrb	r2, [r3, #10]
    2300:	7efb      	ldrb	r3, [r7, #27]
    2302:	ea42 0303 	orr.w	r3, r2, r3
    2306:	b2da      	uxtb	r2, r3
    2308:	68fb      	ldr	r3, [r7, #12]
    230a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    230c:	7efb      	ldrb	r3, [r7, #27]
    230e:	f003 0320 	and.w	r3, r3, #32
    2312:	2b00      	cmp	r3, #0
    2314:	d023      	beq.n	235e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2316:	f04f 0310 	mov.w	r3, #16
    231a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    231c:	687b      	ldr	r3, [r7, #4]
    231e:	2b0f      	cmp	r3, #15
    2320:	d801      	bhi.n	2326 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    2322:	687b      	ldr	r3, [r7, #4]
    2324:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2326:	f04f 0300 	mov.w	r3, #0
    232a:	617b      	str	r3, [r7, #20]
    232c:	e00e      	b.n	234c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    232e:	68fb      	ldr	r3, [r7, #12]
    2330:	681b      	ldr	r3, [r3, #0]
    2332:	68b9      	ldr	r1, [r7, #8]
    2334:	693a      	ldr	r2, [r7, #16]
    2336:	440a      	add	r2, r1
    2338:	7812      	ldrb	r2, [r2, #0]
    233a:	701a      	strb	r2, [r3, #0]
    233c:	693b      	ldr	r3, [r7, #16]
    233e:	f103 0301 	add.w	r3, r3, #1
    2342:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2344:	697b      	ldr	r3, [r7, #20]
    2346:	f103 0301 	add.w	r3, r3, #1
    234a:	617b      	str	r3, [r7, #20]
    234c:	697a      	ldr	r2, [r7, #20]
    234e:	69fb      	ldr	r3, [r7, #28]
    2350:	429a      	cmp	r2, r3
    2352:	d3ec      	bcc.n	232e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2354:	687a      	ldr	r2, [r7, #4]
    2356:	697b      	ldr	r3, [r7, #20]
    2358:	ebc3 0302 	rsb	r3, r3, r2
    235c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    235e:	687b      	ldr	r3, [r7, #4]
    2360:	2b00      	cmp	r3, #0
    2362:	d1c7      	bne.n	22f4 <MSS_UART_polled_tx+0x68>
    }
}
    2364:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2368:	46bd      	mov	sp, r7
    236a:	bc80      	pop	{r7}
    236c:	4770      	bx	lr
    236e:	bf00      	nop

00002370 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2370:	b480      	push	{r7}
    2372:	b087      	sub	sp, #28
    2374:	af00      	add	r7, sp, #0
    2376:	6078      	str	r0, [r7, #4]
    2378:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    237a:	f04f 0300 	mov.w	r3, #0
    237e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2380:	687a      	ldr	r2, [r7, #4]
    2382:	f240 634c 	movw	r3, #1612	; 0x64c
    2386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    238a:	429a      	cmp	r2, r3
    238c:	d007      	beq.n	239e <MSS_UART_polled_tx_string+0x2e>
    238e:	687a      	ldr	r2, [r7, #4]
    2390:	f240 6324 	movw	r3, #1572	; 0x624
    2394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2398:	429a      	cmp	r2, r3
    239a:	d000      	beq.n	239e <MSS_UART_polled_tx_string+0x2e>
    239c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    239e:	683b      	ldr	r3, [r7, #0]
    23a0:	2b00      	cmp	r3, #0
    23a2:	d100      	bne.n	23a6 <MSS_UART_polled_tx_string+0x36>
    23a4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23a6:	687a      	ldr	r2, [r7, #4]
    23a8:	f240 634c 	movw	r3, #1612	; 0x64c
    23ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23b0:	429a      	cmp	r2, r3
    23b2:	d006      	beq.n	23c2 <MSS_UART_polled_tx_string+0x52>
    23b4:	687a      	ldr	r2, [r7, #4]
    23b6:	f240 6324 	movw	r3, #1572	; 0x624
    23ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23be:	429a      	cmp	r2, r3
    23c0:	d138      	bne.n	2434 <MSS_UART_polled_tx_string+0xc4>
    23c2:	683b      	ldr	r3, [r7, #0]
    23c4:	2b00      	cmp	r3, #0
    23c6:	d035      	beq.n	2434 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23c8:	683a      	ldr	r2, [r7, #0]
    23ca:	68bb      	ldr	r3, [r7, #8]
    23cc:	4413      	add	r3, r2
    23ce:	781b      	ldrb	r3, [r3, #0]
    23d0:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23d2:	e02c      	b.n	242e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    23d4:	687b      	ldr	r3, [r7, #4]
    23d6:	681b      	ldr	r3, [r3, #0]
    23d8:	7d1b      	ldrb	r3, [r3, #20]
    23da:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    23dc:	687b      	ldr	r3, [r7, #4]
    23de:	7a9a      	ldrb	r2, [r3, #10]
    23e0:	7dfb      	ldrb	r3, [r7, #23]
    23e2:	ea42 0303 	orr.w	r3, r2, r3
    23e6:	b2da      	uxtb	r2, r3
    23e8:	687b      	ldr	r3, [r7, #4]
    23ea:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    23ec:	7dfb      	ldrb	r3, [r7, #23]
    23ee:	f003 0320 	and.w	r3, r3, #32
    23f2:	2b00      	cmp	r3, #0
    23f4:	d0ee      	beq.n	23d4 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    23f6:	f04f 0300 	mov.w	r3, #0
    23fa:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23fc:	e011      	b.n	2422 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    23fe:	687b      	ldr	r3, [r7, #4]
    2400:	681b      	ldr	r3, [r3, #0]
    2402:	693a      	ldr	r2, [r7, #16]
    2404:	b2d2      	uxtb	r2, r2
    2406:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2408:	68fb      	ldr	r3, [r7, #12]
    240a:	f103 0301 	add.w	r3, r3, #1
    240e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2410:	68bb      	ldr	r3, [r7, #8]
    2412:	f103 0301 	add.w	r3, r3, #1
    2416:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2418:	683a      	ldr	r2, [r7, #0]
    241a:	68bb      	ldr	r3, [r7, #8]
    241c:	4413      	add	r3, r2
    241e:	781b      	ldrb	r3, [r3, #0]
    2420:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2422:	693b      	ldr	r3, [r7, #16]
    2424:	2b00      	cmp	r3, #0
    2426:	d002      	beq.n	242e <MSS_UART_polled_tx_string+0xbe>
    2428:	68fb      	ldr	r3, [r7, #12]
    242a:	2b0f      	cmp	r3, #15
    242c:	d9e7      	bls.n	23fe <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    242e:	693b      	ldr	r3, [r7, #16]
    2430:	2b00      	cmp	r3, #0
    2432:	d1cf      	bne.n	23d4 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2434:	f107 071c 	add.w	r7, r7, #28
    2438:	46bd      	mov	sp, r7
    243a:	bc80      	pop	{r7}
    243c:	4770      	bx	lr
    243e:	bf00      	nop

00002440 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2440:	b580      	push	{r7, lr}
    2442:	b084      	sub	sp, #16
    2444:	af00      	add	r7, sp, #0
    2446:	60f8      	str	r0, [r7, #12]
    2448:	60b9      	str	r1, [r7, #8]
    244a:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    244c:	68fa      	ldr	r2, [r7, #12]
    244e:	f240 634c 	movw	r3, #1612	; 0x64c
    2452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2456:	429a      	cmp	r2, r3
    2458:	d007      	beq.n	246a <MSS_UART_irq_tx+0x2a>
    245a:	68fa      	ldr	r2, [r7, #12]
    245c:	f240 6324 	movw	r3, #1572	; 0x624
    2460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2464:	429a      	cmp	r2, r3
    2466:	d000      	beq.n	246a <MSS_UART_irq_tx+0x2a>
    2468:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    246a:	68bb      	ldr	r3, [r7, #8]
    246c:	2b00      	cmp	r3, #0
    246e:	d100      	bne.n	2472 <MSS_UART_irq_tx+0x32>
    2470:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2472:	687b      	ldr	r3, [r7, #4]
    2474:	2b00      	cmp	r3, #0
    2476:	d100      	bne.n	247a <MSS_UART_irq_tx+0x3a>
    2478:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    247a:	687b      	ldr	r3, [r7, #4]
    247c:	2b00      	cmp	r3, #0
    247e:	d032      	beq.n	24e6 <MSS_UART_irq_tx+0xa6>
    2480:	68bb      	ldr	r3, [r7, #8]
    2482:	2b00      	cmp	r3, #0
    2484:	d02f      	beq.n	24e6 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    2486:	68fa      	ldr	r2, [r7, #12]
    2488:	f240 634c 	movw	r3, #1612	; 0x64c
    248c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2490:	429a      	cmp	r2, r3
    2492:	d006      	beq.n	24a2 <MSS_UART_irq_tx+0x62>
    2494:	68fa      	ldr	r2, [r7, #12]
    2496:	f240 6324 	movw	r3, #1572	; 0x624
    249a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    249e:	429a      	cmp	r2, r3
    24a0:	d121      	bne.n	24e6 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    24a2:	68fb      	ldr	r3, [r7, #12]
    24a4:	68ba      	ldr	r2, [r7, #8]
    24a6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    24a8:	68fb      	ldr	r3, [r7, #12]
    24aa:	687a      	ldr	r2, [r7, #4]
    24ac:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    24ae:	68fb      	ldr	r3, [r7, #12]
    24b0:	f04f 0200 	mov.w	r2, #0
    24b4:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    24b6:	68fb      	ldr	r3, [r7, #12]
    24b8:	891b      	ldrh	r3, [r3, #8]
    24ba:	b21b      	sxth	r3, r3
    24bc:	4618      	mov	r0, r3
    24be:	f7ff fdc5 	bl	204c <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    24c2:	68fa      	ldr	r2, [r7, #12]
    24c4:	f642 037d 	movw	r3, #10365	; 0x287d
    24c8:	f2c0 0300 	movt	r3, #0
    24cc:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    24ce:	68fb      	ldr	r3, [r7, #12]
    24d0:	685b      	ldr	r3, [r3, #4]
    24d2:	f04f 0201 	mov.w	r2, #1
    24d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    24da:	68fb      	ldr	r3, [r7, #12]
    24dc:	891b      	ldrh	r3, [r3, #8]
    24de:	b21b      	sxth	r3, r3
    24e0:	4618      	mov	r0, r3
    24e2:	f7ff fd79 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    24e6:	f107 0710 	add.w	r7, r7, #16
    24ea:	46bd      	mov	sp, r7
    24ec:	bd80      	pop	{r7, pc}
    24ee:	bf00      	nop

000024f0 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    24f0:	b480      	push	{r7}
    24f2:	b085      	sub	sp, #20
    24f4:	af00      	add	r7, sp, #0
    24f6:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    24f8:	f04f 0300 	mov.w	r3, #0
    24fc:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    24fe:	f04f 0300 	mov.w	r3, #0
    2502:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2504:	687a      	ldr	r2, [r7, #4]
    2506:	f240 634c 	movw	r3, #1612	; 0x64c
    250a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250e:	429a      	cmp	r2, r3
    2510:	d007      	beq.n	2522 <MSS_UART_tx_complete+0x32>
    2512:	687a      	ldr	r2, [r7, #4]
    2514:	f240 6324 	movw	r3, #1572	; 0x624
    2518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    251c:	429a      	cmp	r2, r3
    251e:	d000      	beq.n	2522 <MSS_UART_tx_complete+0x32>
    2520:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2522:	687a      	ldr	r2, [r7, #4]
    2524:	f240 634c 	movw	r3, #1612	; 0x64c
    2528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    252c:	429a      	cmp	r2, r3
    252e:	d006      	beq.n	253e <MSS_UART_tx_complete+0x4e>
    2530:	687a      	ldr	r2, [r7, #4]
    2532:	f240 6324 	movw	r3, #1572	; 0x624
    2536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    253a:	429a      	cmp	r2, r3
    253c:	d117      	bne.n	256e <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    253e:	687b      	ldr	r3, [r7, #4]
    2540:	681b      	ldr	r3, [r3, #0]
    2542:	7d1b      	ldrb	r3, [r3, #20]
    2544:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2546:	687b      	ldr	r3, [r7, #4]
    2548:	7a9a      	ldrb	r2, [r3, #10]
    254a:	7bfb      	ldrb	r3, [r7, #15]
    254c:	ea42 0303 	orr.w	r3, r2, r3
    2550:	b2da      	uxtb	r2, r3
    2552:	687b      	ldr	r3, [r7, #4]
    2554:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2556:	687b      	ldr	r3, [r7, #4]
    2558:	691b      	ldr	r3, [r3, #16]
    255a:	2b00      	cmp	r3, #0
    255c:	d107      	bne.n	256e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    255e:	7bfb      	ldrb	r3, [r7, #15]
    2560:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2564:	2b00      	cmp	r3, #0
    2566:	d002      	beq.n	256e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    2568:	f04f 0301 	mov.w	r3, #1
    256c:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    256e:	7bbb      	ldrb	r3, [r7, #14]
    2570:	b25b      	sxtb	r3, r3
}
    2572:	4618      	mov	r0, r3
    2574:	f107 0714 	add.w	r7, r7, #20
    2578:	46bd      	mov	sp, r7
    257a:	bc80      	pop	{r7}
    257c:	4770      	bx	lr
    257e:	bf00      	nop

00002580 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2580:	b480      	push	{r7}
    2582:	b087      	sub	sp, #28
    2584:	af00      	add	r7, sp, #0
    2586:	60f8      	str	r0, [r7, #12]
    2588:	60b9      	str	r1, [r7, #8]
    258a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    258c:	f04f 0300 	mov.w	r3, #0
    2590:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2592:	f04f 0300 	mov.w	r3, #0
    2596:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2598:	68fa      	ldr	r2, [r7, #12]
    259a:	f240 634c 	movw	r3, #1612	; 0x64c
    259e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25a2:	429a      	cmp	r2, r3
    25a4:	d007      	beq.n	25b6 <MSS_UART_get_rx+0x36>
    25a6:	68fa      	ldr	r2, [r7, #12]
    25a8:	f240 6324 	movw	r3, #1572	; 0x624
    25ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25b0:	429a      	cmp	r2, r3
    25b2:	d000      	beq.n	25b6 <MSS_UART_get_rx+0x36>
    25b4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    25b6:	68bb      	ldr	r3, [r7, #8]
    25b8:	2b00      	cmp	r3, #0
    25ba:	d100      	bne.n	25be <MSS_UART_get_rx+0x3e>
    25bc:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    25be:	687b      	ldr	r3, [r7, #4]
    25c0:	2b00      	cmp	r3, #0
    25c2:	d100      	bne.n	25c6 <MSS_UART_get_rx+0x46>
    25c4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    25c6:	68fa      	ldr	r2, [r7, #12]
    25c8:	f240 634c 	movw	r3, #1612	; 0x64c
    25cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25d0:	429a      	cmp	r2, r3
    25d2:	d006      	beq.n	25e2 <MSS_UART_get_rx+0x62>
    25d4:	68fa      	ldr	r2, [r7, #12]
    25d6:	f240 6324 	movw	r3, #1572	; 0x624
    25da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25de:	429a      	cmp	r2, r3
    25e0:	d134      	bne.n	264c <MSS_UART_get_rx+0xcc>
    25e2:	68bb      	ldr	r3, [r7, #8]
    25e4:	2b00      	cmp	r3, #0
    25e6:	d031      	beq.n	264c <MSS_UART_get_rx+0xcc>
    25e8:	687b      	ldr	r3, [r7, #4]
    25ea:	2b00      	cmp	r3, #0
    25ec:	d02e      	beq.n	264c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    25ee:	68fb      	ldr	r3, [r7, #12]
    25f0:	681b      	ldr	r3, [r3, #0]
    25f2:	7d1b      	ldrb	r3, [r3, #20]
    25f4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    25f6:	68fb      	ldr	r3, [r7, #12]
    25f8:	7a9a      	ldrb	r2, [r3, #10]
    25fa:	7dfb      	ldrb	r3, [r7, #23]
    25fc:	ea42 0303 	orr.w	r3, r2, r3
    2600:	b2da      	uxtb	r2, r3
    2602:	68fb      	ldr	r3, [r7, #12]
    2604:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2606:	e017      	b.n	2638 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2608:	68ba      	ldr	r2, [r7, #8]
    260a:	693b      	ldr	r3, [r7, #16]
    260c:	4413      	add	r3, r2
    260e:	68fa      	ldr	r2, [r7, #12]
    2610:	6812      	ldr	r2, [r2, #0]
    2612:	7812      	ldrb	r2, [r2, #0]
    2614:	b2d2      	uxtb	r2, r2
    2616:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2618:	693b      	ldr	r3, [r7, #16]
    261a:	f103 0301 	add.w	r3, r3, #1
    261e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2620:	68fb      	ldr	r3, [r7, #12]
    2622:	681b      	ldr	r3, [r3, #0]
    2624:	7d1b      	ldrb	r3, [r3, #20]
    2626:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2628:	68fb      	ldr	r3, [r7, #12]
    262a:	7a9a      	ldrb	r2, [r3, #10]
    262c:	7dfb      	ldrb	r3, [r7, #23]
    262e:	ea42 0303 	orr.w	r3, r2, r3
    2632:	b2da      	uxtb	r2, r3
    2634:	68fb      	ldr	r3, [r7, #12]
    2636:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2638:	7dfb      	ldrb	r3, [r7, #23]
    263a:	f003 0301 	and.w	r3, r3, #1
    263e:	b2db      	uxtb	r3, r3
    2640:	2b00      	cmp	r3, #0
    2642:	d003      	beq.n	264c <MSS_UART_get_rx+0xcc>
    2644:	693a      	ldr	r2, [r7, #16]
    2646:	687b      	ldr	r3, [r7, #4]
    2648:	429a      	cmp	r2, r3
    264a:	d3dd      	bcc.n	2608 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    264c:	693b      	ldr	r3, [r7, #16]
}
    264e:	4618      	mov	r0, r3
    2650:	f107 071c 	add.w	r7, r7, #28
    2654:	46bd      	mov	sp, r7
    2656:	bc80      	pop	{r7}
    2658:	4770      	bx	lr
    265a:	bf00      	nop

0000265c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    265c:	b580      	push	{r7, lr}
    265e:	b082      	sub	sp, #8
    2660:	af00      	add	r7, sp, #0
    2662:	6078      	str	r0, [r7, #4]
    2664:	460b      	mov	r3, r1
    2666:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2668:	687a      	ldr	r2, [r7, #4]
    266a:	f240 634c 	movw	r3, #1612	; 0x64c
    266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2672:	429a      	cmp	r2, r3
    2674:	d007      	beq.n	2686 <MSS_UART_enable_irq+0x2a>
    2676:	687a      	ldr	r2, [r7, #4]
    2678:	f240 6324 	movw	r3, #1572	; 0x624
    267c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2680:	429a      	cmp	r2, r3
    2682:	d000      	beq.n	2686 <MSS_UART_enable_irq+0x2a>
    2684:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2686:	687a      	ldr	r2, [r7, #4]
    2688:	f240 634c 	movw	r3, #1612	; 0x64c
    268c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2690:	429a      	cmp	r2, r3
    2692:	d006      	beq.n	26a2 <MSS_UART_enable_irq+0x46>
    2694:	687a      	ldr	r2, [r7, #4]
    2696:	f240 6324 	movw	r3, #1572	; 0x624
    269a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    269e:	429a      	cmp	r2, r3
    26a0:	d116      	bne.n	26d0 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26a2:	687b      	ldr	r3, [r7, #4]
    26a4:	891b      	ldrh	r3, [r3, #8]
    26a6:	b21b      	sxth	r3, r3
    26a8:	4618      	mov	r0, r3
    26aa:	f7ff fccf 	bl	204c <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    26ae:	687b      	ldr	r3, [r7, #4]
    26b0:	681b      	ldr	r3, [r3, #0]
    26b2:	687a      	ldr	r2, [r7, #4]
    26b4:	6812      	ldr	r2, [r2, #0]
    26b6:	7912      	ldrb	r2, [r2, #4]
    26b8:	b2d1      	uxtb	r1, r2
    26ba:	78fa      	ldrb	r2, [r7, #3]
    26bc:	ea41 0202 	orr.w	r2, r1, r2
    26c0:	b2d2      	uxtb	r2, r2
    26c2:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    26c4:	687b      	ldr	r3, [r7, #4]
    26c6:	891b      	ldrh	r3, [r3, #8]
    26c8:	b21b      	sxth	r3, r3
    26ca:	4618      	mov	r0, r3
    26cc:	f7ff fc84 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    26d0:	f107 0708 	add.w	r7, r7, #8
    26d4:	46bd      	mov	sp, r7
    26d6:	bd80      	pop	{r7, pc}

000026d8 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    26d8:	b580      	push	{r7, lr}
    26da:	b082      	sub	sp, #8
    26dc:	af00      	add	r7, sp, #0
    26de:	6078      	str	r0, [r7, #4]
    26e0:	460b      	mov	r3, r1
    26e2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26e4:	687a      	ldr	r2, [r7, #4]
    26e6:	f240 634c 	movw	r3, #1612	; 0x64c
    26ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ee:	429a      	cmp	r2, r3
    26f0:	d007      	beq.n	2702 <MSS_UART_disable_irq+0x2a>
    26f2:	687a      	ldr	r2, [r7, #4]
    26f4:	f240 6324 	movw	r3, #1572	; 0x624
    26f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26fc:	429a      	cmp	r2, r3
    26fe:	d000      	beq.n	2702 <MSS_UART_disable_irq+0x2a>
    2700:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2702:	687a      	ldr	r2, [r7, #4]
    2704:	f240 634c 	movw	r3, #1612	; 0x64c
    2708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270c:	429a      	cmp	r2, r3
    270e:	d006      	beq.n	271e <MSS_UART_disable_irq+0x46>
    2710:	687a      	ldr	r2, [r7, #4]
    2712:	f240 6324 	movw	r3, #1572	; 0x624
    2716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    271a:	429a      	cmp	r2, r3
    271c:	d11c      	bne.n	2758 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    271e:	687b      	ldr	r3, [r7, #4]
    2720:	681b      	ldr	r3, [r3, #0]
    2722:	687a      	ldr	r2, [r7, #4]
    2724:	6812      	ldr	r2, [r2, #0]
    2726:	7912      	ldrb	r2, [r2, #4]
    2728:	b2d1      	uxtb	r1, r2
    272a:	78fa      	ldrb	r2, [r7, #3]
    272c:	ea6f 0202 	mvn.w	r2, r2
    2730:	b2d2      	uxtb	r2, r2
    2732:	ea01 0202 	and.w	r2, r1, r2
    2736:	b2d2      	uxtb	r2, r2
    2738:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    273a:	687b      	ldr	r3, [r7, #4]
    273c:	891b      	ldrh	r3, [r3, #8]
    273e:	b21b      	sxth	r3, r3
    2740:	4618      	mov	r0, r3
    2742:	f7ff fc83 	bl	204c <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    2746:	78fb      	ldrb	r3, [r7, #3]
    2748:	2b0f      	cmp	r3, #15
    274a:	d105      	bne.n	2758 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    274c:	687b      	ldr	r3, [r7, #4]
    274e:	891b      	ldrh	r3, [r3, #8]
    2750:	b21b      	sxth	r3, r3
    2752:	4618      	mov	r0, r3
    2754:	f7ff fc5c 	bl	2010 <NVIC_DisableIRQ>

        }
    }
}
    2758:	f107 0708 	add.w	r7, r7, #8
    275c:	46bd      	mov	sp, r7
    275e:	bd80      	pop	{r7, pc}

00002760 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2760:	b580      	push	{r7, lr}
    2762:	b084      	sub	sp, #16
    2764:	af00      	add	r7, sp, #0
    2766:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2768:	687a      	ldr	r2, [r7, #4]
    276a:	f240 634c 	movw	r3, #1612	; 0x64c
    276e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2772:	429a      	cmp	r2, r3
    2774:	d007      	beq.n	2786 <MSS_UART_isr+0x26>
    2776:	687a      	ldr	r2, [r7, #4]
    2778:	f240 6324 	movw	r3, #1572	; 0x624
    277c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2780:	429a      	cmp	r2, r3
    2782:	d000      	beq.n	2786 <MSS_UART_isr+0x26>
    2784:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2786:	687a      	ldr	r2, [r7, #4]
    2788:	f240 634c 	movw	r3, #1612	; 0x64c
    278c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2790:	429a      	cmp	r2, r3
    2792:	d006      	beq.n	27a2 <MSS_UART_isr+0x42>
    2794:	687a      	ldr	r2, [r7, #4]
    2796:	f240 6324 	movw	r3, #1572	; 0x624
    279a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279e:	429a      	cmp	r2, r3
    27a0:	d167      	bne.n	2872 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    27a2:	687b      	ldr	r3, [r7, #4]
    27a4:	681b      	ldr	r3, [r3, #0]
    27a6:	7a1b      	ldrb	r3, [r3, #8]
    27a8:	b2db      	uxtb	r3, r3
    27aa:	f003 030f 	and.w	r3, r3, #15
    27ae:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    27b0:	7bfb      	ldrb	r3, [r7, #15]
    27b2:	2b0c      	cmp	r3, #12
    27b4:	d854      	bhi.n	2860 <MSS_UART_isr+0x100>
    27b6:	a201      	add	r2, pc, #4	; (adr r2, 27bc <MSS_UART_isr+0x5c>)
    27b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    27bc:	000027f1 	.word	0x000027f1
    27c0:	00002861 	.word	0x00002861
    27c4:	0000280d 	.word	0x0000280d
    27c8:	00002861 	.word	0x00002861
    27cc:	00002829 	.word	0x00002829
    27d0:	00002861 	.word	0x00002861
    27d4:	00002845 	.word	0x00002845
    27d8:	00002861 	.word	0x00002861
    27dc:	00002861 	.word	0x00002861
    27e0:	00002861 	.word	0x00002861
    27e4:	00002861 	.word	0x00002861
    27e8:	00002861 	.word	0x00002861
    27ec:	00002829 	.word	0x00002829
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    27f0:	687b      	ldr	r3, [r7, #4]
    27f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27f4:	2b00      	cmp	r3, #0
    27f6:	d100      	bne.n	27fa <MSS_UART_isr+0x9a>
    27f8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    27fa:	687b      	ldr	r3, [r7, #4]
    27fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27fe:	2b00      	cmp	r3, #0
    2800:	d030      	beq.n	2864 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2802:	687b      	ldr	r3, [r7, #4]
    2804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2806:	6878      	ldr	r0, [r7, #4]
    2808:	4798      	blx	r3
                }
            }
            break;
    280a:	e032      	b.n	2872 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    280c:	687b      	ldr	r3, [r7, #4]
    280e:	6a1b      	ldr	r3, [r3, #32]
    2810:	2b00      	cmp	r3, #0
    2812:	d100      	bne.n	2816 <MSS_UART_isr+0xb6>
    2814:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2816:	687b      	ldr	r3, [r7, #4]
    2818:	6a1b      	ldr	r3, [r3, #32]
    281a:	2b00      	cmp	r3, #0
    281c:	d024      	beq.n	2868 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    281e:	687b      	ldr	r3, [r7, #4]
    2820:	6a1b      	ldr	r3, [r3, #32]
    2822:	6878      	ldr	r0, [r7, #4]
    2824:	4798      	blx	r3
                }
            }
            break;
    2826:	e024      	b.n	2872 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2828:	687b      	ldr	r3, [r7, #4]
    282a:	69db      	ldr	r3, [r3, #28]
    282c:	2b00      	cmp	r3, #0
    282e:	d100      	bne.n	2832 <MSS_UART_isr+0xd2>
    2830:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2832:	687b      	ldr	r3, [r7, #4]
    2834:	69db      	ldr	r3, [r3, #28]
    2836:	2b00      	cmp	r3, #0
    2838:	d018      	beq.n	286c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    283a:	687b      	ldr	r3, [r7, #4]
    283c:	69db      	ldr	r3, [r3, #28]
    283e:	6878      	ldr	r0, [r7, #4]
    2840:	4798      	blx	r3
                }
            }
            break;
    2842:	e016      	b.n	2872 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2844:	687b      	ldr	r3, [r7, #4]
    2846:	699b      	ldr	r3, [r3, #24]
    2848:	2b00      	cmp	r3, #0
    284a:	d100      	bne.n	284e <MSS_UART_isr+0xee>
    284c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    284e:	687b      	ldr	r3, [r7, #4]
    2850:	699b      	ldr	r3, [r3, #24]
    2852:	2b00      	cmp	r3, #0
    2854:	d00c      	beq.n	2870 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2856:	687b      	ldr	r3, [r7, #4]
    2858:	699b      	ldr	r3, [r3, #24]
    285a:	6878      	ldr	r0, [r7, #4]
    285c:	4798      	blx	r3
                }
            }
            break;
    285e:	e008      	b.n	2872 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2860:	be00      	bkpt	0x0000
    2862:	e006      	b.n	2872 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2864:	bf00      	nop
    2866:	e004      	b.n	2872 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2868:	bf00      	nop
    286a:	e002      	b.n	2872 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    286c:	bf00      	nop
    286e:	e000      	b.n	2872 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2870:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2872:	f107 0710 	add.w	r7, r7, #16
    2876:	46bd      	mov	sp, r7
    2878:	bd80      	pop	{r7, pc}
    287a:	bf00      	nop

0000287c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    287c:	b480      	push	{r7}
    287e:	b087      	sub	sp, #28
    2880:	af00      	add	r7, sp, #0
    2882:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2884:	687a      	ldr	r2, [r7, #4]
    2886:	f240 634c 	movw	r3, #1612	; 0x64c
    288a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    288e:	429a      	cmp	r2, r3
    2890:	d007      	beq.n	28a2 <default_tx_handler+0x26>
    2892:	687a      	ldr	r2, [r7, #4]
    2894:	f240 6324 	movw	r3, #1572	; 0x624
    2898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    289c:	429a      	cmp	r2, r3
    289e:	d000      	beq.n	28a2 <default_tx_handler+0x26>
    28a0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    28a2:	687b      	ldr	r3, [r7, #4]
    28a4:	68db      	ldr	r3, [r3, #12]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d100      	bne.n	28ac <default_tx_handler+0x30>
    28aa:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    28ac:	687b      	ldr	r3, [r7, #4]
    28ae:	691b      	ldr	r3, [r3, #16]
    28b0:	2b00      	cmp	r3, #0
    28b2:	d100      	bne.n	28b6 <default_tx_handler+0x3a>
    28b4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28b6:	687a      	ldr	r2, [r7, #4]
    28b8:	f240 634c 	movw	r3, #1612	; 0x64c
    28bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28c0:	429a      	cmp	r2, r3
    28c2:	d006      	beq.n	28d2 <default_tx_handler+0x56>
    28c4:	687a      	ldr	r2, [r7, #4]
    28c6:	f240 6324 	movw	r3, #1572	; 0x624
    28ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ce:	429a      	cmp	r2, r3
    28d0:	d152      	bne.n	2978 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    28d2:	687b      	ldr	r3, [r7, #4]
    28d4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28d6:	2b00      	cmp	r3, #0
    28d8:	d04e      	beq.n	2978 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    28da:	687b      	ldr	r3, [r7, #4]
    28dc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28de:	2b00      	cmp	r3, #0
    28e0:	d04a      	beq.n	2978 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    28e2:	687b      	ldr	r3, [r7, #4]
    28e4:	681b      	ldr	r3, [r3, #0]
    28e6:	7d1b      	ldrb	r3, [r3, #20]
    28e8:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    28ea:	687b      	ldr	r3, [r7, #4]
    28ec:	7a9a      	ldrb	r2, [r3, #10]
    28ee:	7afb      	ldrb	r3, [r7, #11]
    28f0:	ea42 0303 	orr.w	r3, r2, r3
    28f4:	b2da      	uxtb	r2, r3
    28f6:	687b      	ldr	r3, [r7, #4]
    28f8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    28fa:	7afb      	ldrb	r3, [r7, #11]
    28fc:	f003 0320 	and.w	r3, r3, #32
    2900:	2b00      	cmp	r3, #0
    2902:	d029      	beq.n	2958 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2904:	f04f 0310 	mov.w	r3, #16
    2908:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    290a:	687b      	ldr	r3, [r7, #4]
    290c:	691a      	ldr	r2, [r3, #16]
    290e:	687b      	ldr	r3, [r7, #4]
    2910:	695b      	ldr	r3, [r3, #20]
    2912:	ebc3 0302 	rsb	r3, r3, r2
    2916:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2918:	697b      	ldr	r3, [r7, #20]
    291a:	2b0f      	cmp	r3, #15
    291c:	d801      	bhi.n	2922 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    291e:	697b      	ldr	r3, [r7, #20]
    2920:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2922:	f04f 0300 	mov.w	r3, #0
    2926:	60fb      	str	r3, [r7, #12]
    2928:	e012      	b.n	2950 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    292a:	687b      	ldr	r3, [r7, #4]
    292c:	681b      	ldr	r3, [r3, #0]
    292e:	687a      	ldr	r2, [r7, #4]
    2930:	68d1      	ldr	r1, [r2, #12]
    2932:	687a      	ldr	r2, [r7, #4]
    2934:	6952      	ldr	r2, [r2, #20]
    2936:	440a      	add	r2, r1
    2938:	7812      	ldrb	r2, [r2, #0]
    293a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    293c:	687b      	ldr	r3, [r7, #4]
    293e:	695b      	ldr	r3, [r3, #20]
    2940:	f103 0201 	add.w	r2, r3, #1
    2944:	687b      	ldr	r3, [r7, #4]
    2946:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2948:	68fb      	ldr	r3, [r7, #12]
    294a:	f103 0301 	add.w	r3, r3, #1
    294e:	60fb      	str	r3, [r7, #12]
    2950:	68fa      	ldr	r2, [r7, #12]
    2952:	693b      	ldr	r3, [r7, #16]
    2954:	429a      	cmp	r2, r3
    2956:	d3e8      	bcc.n	292a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2958:	687b      	ldr	r3, [r7, #4]
    295a:	695a      	ldr	r2, [r3, #20]
    295c:	687b      	ldr	r3, [r7, #4]
    295e:	691b      	ldr	r3, [r3, #16]
    2960:	429a      	cmp	r2, r3
    2962:	d109      	bne.n	2978 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2964:	687b      	ldr	r3, [r7, #4]
    2966:	f04f 0200 	mov.w	r2, #0
    296a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    296c:	687b      	ldr	r3, [r7, #4]
    296e:	685b      	ldr	r3, [r3, #4]
    2970:	f04f 0200 	mov.w	r2, #0
    2974:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2978:	f107 071c 	add.w	r7, r7, #28
    297c:	46bd      	mov	sp, r7
    297e:	bc80      	pop	{r7}
    2980:	4770      	bx	lr
    2982:	bf00      	nop

00002984 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2984:	b580      	push	{r7, lr}
    2986:	b084      	sub	sp, #16
    2988:	af00      	add	r7, sp, #0
    298a:	60f8      	str	r0, [r7, #12]
    298c:	60b9      	str	r1, [r7, #8]
    298e:	4613      	mov	r3, r2
    2990:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2992:	68fa      	ldr	r2, [r7, #12]
    2994:	f240 634c 	movw	r3, #1612	; 0x64c
    2998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299c:	429a      	cmp	r2, r3
    299e:	d007      	beq.n	29b0 <MSS_UART_set_rx_handler+0x2c>
    29a0:	68fa      	ldr	r2, [r7, #12]
    29a2:	f240 6324 	movw	r3, #1572	; 0x624
    29a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29aa:	429a      	cmp	r2, r3
    29ac:	d000      	beq.n	29b0 <MSS_UART_set_rx_handler+0x2c>
    29ae:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    29b0:	68bb      	ldr	r3, [r7, #8]
    29b2:	2b00      	cmp	r3, #0
    29b4:	d100      	bne.n	29b8 <MSS_UART_set_rx_handler+0x34>
    29b6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    29b8:	79fb      	ldrb	r3, [r7, #7]
    29ba:	2bc0      	cmp	r3, #192	; 0xc0
    29bc:	d900      	bls.n	29c0 <MSS_UART_set_rx_handler+0x3c>
    29be:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    29c0:	68fa      	ldr	r2, [r7, #12]
    29c2:	f240 634c 	movw	r3, #1612	; 0x64c
    29c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ca:	429a      	cmp	r2, r3
    29cc:	d006      	beq.n	29dc <MSS_UART_set_rx_handler+0x58>
    29ce:	68fa      	ldr	r2, [r7, #12]
    29d0:	f240 6324 	movw	r3, #1572	; 0x624
    29d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29d8:	429a      	cmp	r2, r3
    29da:	d123      	bne.n	2a24 <MSS_UART_set_rx_handler+0xa0>
    29dc:	68bb      	ldr	r3, [r7, #8]
    29de:	2b00      	cmp	r3, #0
    29e0:	d020      	beq.n	2a24 <MSS_UART_set_rx_handler+0xa0>
    29e2:	79fb      	ldrb	r3, [r7, #7]
    29e4:	2bc0      	cmp	r3, #192	; 0xc0
    29e6:	d81d      	bhi.n	2a24 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    29e8:	68fb      	ldr	r3, [r7, #12]
    29ea:	68ba      	ldr	r2, [r7, #8]
    29ec:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    29ee:	68fb      	ldr	r3, [r7, #12]
    29f0:	681a      	ldr	r2, [r3, #0]
    29f2:	79fb      	ldrb	r3, [r7, #7]
    29f4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    29f8:	f043 030a 	orr.w	r3, r3, #10
    29fc:	b2db      	uxtb	r3, r3
    29fe:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2a00:	68fb      	ldr	r3, [r7, #12]
    2a02:	891b      	ldrh	r3, [r3, #8]
    2a04:	b21b      	sxth	r3, r3
    2a06:	4618      	mov	r0, r3
    2a08:	f7ff fb20 	bl	204c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2a0c:	68fb      	ldr	r3, [r7, #12]
    2a0e:	685b      	ldr	r3, [r3, #4]
    2a10:	f04f 0201 	mov.w	r2, #1
    2a14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2a18:	68fb      	ldr	r3, [r7, #12]
    2a1a:	891b      	ldrh	r3, [r3, #8]
    2a1c:	b21b      	sxth	r3, r3
    2a1e:	4618      	mov	r0, r3
    2a20:	f7ff fada 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    2a24:	f107 0710 	add.w	r7, r7, #16
    2a28:	46bd      	mov	sp, r7
    2a2a:	bd80      	pop	{r7, pc}

00002a2c <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2a2c:	b480      	push	{r7}
    2a2e:	b083      	sub	sp, #12
    2a30:	af00      	add	r7, sp, #0
    2a32:	6078      	str	r0, [r7, #4]
    2a34:	460b      	mov	r3, r1
    2a36:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a38:	687a      	ldr	r2, [r7, #4]
    2a3a:	f240 634c 	movw	r3, #1612	; 0x64c
    2a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a42:	429a      	cmp	r2, r3
    2a44:	d007      	beq.n	2a56 <MSS_UART_set_loopback+0x2a>
    2a46:	687a      	ldr	r2, [r7, #4]
    2a48:	f240 6324 	movw	r3, #1572	; 0x624
    2a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a50:	429a      	cmp	r2, r3
    2a52:	d000      	beq.n	2a56 <MSS_UART_set_loopback+0x2a>
    2a54:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a56:	687a      	ldr	r2, [r7, #4]
    2a58:	f240 634c 	movw	r3, #1612	; 0x64c
    2a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a60:	429a      	cmp	r2, r3
    2a62:	d006      	beq.n	2a72 <MSS_UART_set_loopback+0x46>
    2a64:	687a      	ldr	r2, [r7, #4]
    2a66:	f240 6324 	movw	r3, #1572	; 0x624
    2a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a6e:	429a      	cmp	r2, r3
    2a70:	d10f      	bne.n	2a92 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2a72:	78fb      	ldrb	r3, [r7, #3]
    2a74:	2b00      	cmp	r3, #0
    2a76:	d106      	bne.n	2a86 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2a78:	687b      	ldr	r3, [r7, #4]
    2a7a:	685b      	ldr	r3, [r3, #4]
    2a7c:	f04f 0200 	mov.w	r2, #0
    2a80:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2a84:	e005      	b.n	2a92 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2a86:	687b      	ldr	r3, [r7, #4]
    2a88:	685b      	ldr	r3, [r3, #4]
    2a8a:	f04f 0201 	mov.w	r2, #1
    2a8e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2a92:	f107 070c 	add.w	r7, r7, #12
    2a96:	46bd      	mov	sp, r7
    2a98:	bc80      	pop	{r7}
    2a9a:	4770      	bx	lr

00002a9c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2a9c:	4668      	mov	r0, sp
    2a9e:	f020 0107 	bic.w	r1, r0, #7
    2aa2:	468d      	mov	sp, r1
    2aa4:	b589      	push	{r0, r3, r7, lr}
    2aa6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2aa8:	f240 604c 	movw	r0, #1612	; 0x64c
    2aac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ab0:	f7ff fe56 	bl	2760 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2ab4:	f04f 000a 	mov.w	r0, #10
    2ab8:	f7ff fac8 	bl	204c <NVIC_ClearPendingIRQ>
}
    2abc:	46bd      	mov	sp, r7
    2abe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ac2:	4685      	mov	sp, r0
    2ac4:	4770      	bx	lr
    2ac6:	bf00      	nop

00002ac8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2ac8:	4668      	mov	r0, sp
    2aca:	f020 0107 	bic.w	r1, r0, #7
    2ace:	468d      	mov	sp, r1
    2ad0:	b589      	push	{r0, r3, r7, lr}
    2ad2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2ad4:	f240 6024 	movw	r0, #1572	; 0x624
    2ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2adc:	f7ff fe40 	bl	2760 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2ae0:	f04f 000b 	mov.w	r0, #11
    2ae4:	f7ff fab2 	bl	204c <NVIC_ClearPendingIRQ>
}
    2ae8:	46bd      	mov	sp, r7
    2aea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2aee:	4685      	mov	sp, r0
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop

00002af4 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2af4:	b580      	push	{r7, lr}
    2af6:	b082      	sub	sp, #8
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
    2afc:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2afe:	687a      	ldr	r2, [r7, #4]
    2b00:	f240 634c 	movw	r3, #1612	; 0x64c
    2b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b08:	429a      	cmp	r2, r3
    2b0a:	d007      	beq.n	2b1c <MSS_UART_set_rxstatus_handler+0x28>
    2b0c:	687a      	ldr	r2, [r7, #4]
    2b0e:	f240 6324 	movw	r3, #1572	; 0x624
    2b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b16:	429a      	cmp	r2, r3
    2b18:	d000      	beq.n	2b1c <MSS_UART_set_rxstatus_handler+0x28>
    2b1a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2b1c:	683b      	ldr	r3, [r7, #0]
    2b1e:	2b00      	cmp	r3, #0
    2b20:	d100      	bne.n	2b24 <MSS_UART_set_rxstatus_handler+0x30>
    2b22:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b24:	687a      	ldr	r2, [r7, #4]
    2b26:	f240 634c 	movw	r3, #1612	; 0x64c
    2b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b2e:	429a      	cmp	r2, r3
    2b30:	d006      	beq.n	2b40 <MSS_UART_set_rxstatus_handler+0x4c>
    2b32:	687a      	ldr	r2, [r7, #4]
    2b34:	f240 6324 	movw	r3, #1572	; 0x624
    2b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b3c:	429a      	cmp	r2, r3
    2b3e:	d117      	bne.n	2b70 <MSS_UART_set_rxstatus_handler+0x7c>
    2b40:	683b      	ldr	r3, [r7, #0]
    2b42:	2b00      	cmp	r3, #0
    2b44:	d014      	beq.n	2b70 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2b46:	687b      	ldr	r3, [r7, #4]
    2b48:	683a      	ldr	r2, [r7, #0]
    2b4a:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2b4c:	687b      	ldr	r3, [r7, #4]
    2b4e:	891b      	ldrh	r3, [r3, #8]
    2b50:	b21b      	sxth	r3, r3
    2b52:	4618      	mov	r0, r3
    2b54:	f7ff fa7a 	bl	204c <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2b58:	687b      	ldr	r3, [r7, #4]
    2b5a:	685b      	ldr	r3, [r3, #4]
    2b5c:	f04f 0201 	mov.w	r2, #1
    2b60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	891b      	ldrh	r3, [r3, #8]
    2b68:	b21b      	sxth	r3, r3
    2b6a:	4618      	mov	r0, r3
    2b6c:	f7ff fa34 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    2b70:	f107 0708 	add.w	r7, r7, #8
    2b74:	46bd      	mov	sp, r7
    2b76:	bd80      	pop	{r7, pc}

00002b78 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b78:	b580      	push	{r7, lr}
    2b7a:	b082      	sub	sp, #8
    2b7c:	af00      	add	r7, sp, #0
    2b7e:	6078      	str	r0, [r7, #4]
    2b80:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b82:	687a      	ldr	r2, [r7, #4]
    2b84:	f240 634c 	movw	r3, #1612	; 0x64c
    2b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b8c:	429a      	cmp	r2, r3
    2b8e:	d007      	beq.n	2ba0 <MSS_UART_set_tx_handler+0x28>
    2b90:	687a      	ldr	r2, [r7, #4]
    2b92:	f240 6324 	movw	r3, #1572	; 0x624
    2b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b9a:	429a      	cmp	r2, r3
    2b9c:	d000      	beq.n	2ba0 <MSS_UART_set_tx_handler+0x28>
    2b9e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2ba0:	683b      	ldr	r3, [r7, #0]
    2ba2:	2b00      	cmp	r3, #0
    2ba4:	d100      	bne.n	2ba8 <MSS_UART_set_tx_handler+0x30>
    2ba6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2ba8:	687a      	ldr	r2, [r7, #4]
    2baa:	f240 634c 	movw	r3, #1612	; 0x64c
    2bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bb2:	429a      	cmp	r2, r3
    2bb4:	d006      	beq.n	2bc4 <MSS_UART_set_tx_handler+0x4c>
    2bb6:	687a      	ldr	r2, [r7, #4]
    2bb8:	f240 6324 	movw	r3, #1572	; 0x624
    2bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bc0:	429a      	cmp	r2, r3
    2bc2:	d11f      	bne.n	2c04 <MSS_UART_set_tx_handler+0x8c>
    2bc4:	683b      	ldr	r3, [r7, #0]
    2bc6:	2b00      	cmp	r3, #0
    2bc8:	d01c      	beq.n	2c04 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2bca:	687b      	ldr	r3, [r7, #4]
    2bcc:	683a      	ldr	r2, [r7, #0]
    2bce:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2bd0:	687b      	ldr	r3, [r7, #4]
    2bd2:	f04f 0200 	mov.w	r2, #0
    2bd6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2bd8:	687b      	ldr	r3, [r7, #4]
    2bda:	f04f 0200 	mov.w	r2, #0
    2bde:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2be0:	687b      	ldr	r3, [r7, #4]
    2be2:	891b      	ldrh	r3, [r3, #8]
    2be4:	b21b      	sxth	r3, r3
    2be6:	4618      	mov	r0, r3
    2be8:	f7ff fa30 	bl	204c <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2bec:	687b      	ldr	r3, [r7, #4]
    2bee:	685b      	ldr	r3, [r3, #4]
    2bf0:	f04f 0201 	mov.w	r2, #1
    2bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2bf8:	687b      	ldr	r3, [r7, #4]
    2bfa:	891b      	ldrh	r3, [r3, #8]
    2bfc:	b21b      	sxth	r3, r3
    2bfe:	4618      	mov	r0, r3
    2c00:	f7ff f9ea 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    2c04:	f107 0708 	add.w	r7, r7, #8
    2c08:	46bd      	mov	sp, r7
    2c0a:	bd80      	pop	{r7, pc}

00002c0c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2c0c:	b580      	push	{r7, lr}
    2c0e:	b082      	sub	sp, #8
    2c10:	af00      	add	r7, sp, #0
    2c12:	6078      	str	r0, [r7, #4]
    2c14:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c16:	687a      	ldr	r2, [r7, #4]
    2c18:	f240 634c 	movw	r3, #1612	; 0x64c
    2c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c20:	429a      	cmp	r2, r3
    2c22:	d007      	beq.n	2c34 <MSS_UART_set_modemstatus_handler+0x28>
    2c24:	687a      	ldr	r2, [r7, #4]
    2c26:	f240 6324 	movw	r3, #1572	; 0x624
    2c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c2e:	429a      	cmp	r2, r3
    2c30:	d000      	beq.n	2c34 <MSS_UART_set_modemstatus_handler+0x28>
    2c32:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2c34:	683b      	ldr	r3, [r7, #0]
    2c36:	2b00      	cmp	r3, #0
    2c38:	d100      	bne.n	2c3c <MSS_UART_set_modemstatus_handler+0x30>
    2c3a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2c3c:	687a      	ldr	r2, [r7, #4]
    2c3e:	f240 634c 	movw	r3, #1612	; 0x64c
    2c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c46:	429a      	cmp	r2, r3
    2c48:	d006      	beq.n	2c58 <MSS_UART_set_modemstatus_handler+0x4c>
    2c4a:	687a      	ldr	r2, [r7, #4]
    2c4c:	f240 6324 	movw	r3, #1572	; 0x624
    2c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c54:	429a      	cmp	r2, r3
    2c56:	d117      	bne.n	2c88 <MSS_UART_set_modemstatus_handler+0x7c>
    2c58:	683b      	ldr	r3, [r7, #0]
    2c5a:	2b00      	cmp	r3, #0
    2c5c:	d014      	beq.n	2c88 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2c5e:	687b      	ldr	r3, [r7, #4]
    2c60:	683a      	ldr	r2, [r7, #0]
    2c62:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c64:	687b      	ldr	r3, [r7, #4]
    2c66:	891b      	ldrh	r3, [r3, #8]
    2c68:	b21b      	sxth	r3, r3
    2c6a:	4618      	mov	r0, r3
    2c6c:	f7ff f9ee 	bl	204c <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2c70:	687b      	ldr	r3, [r7, #4]
    2c72:	685b      	ldr	r3, [r3, #4]
    2c74:	f04f 0201 	mov.w	r2, #1
    2c78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c7c:	687b      	ldr	r3, [r7, #4]
    2c7e:	891b      	ldrh	r3, [r3, #8]
    2c80:	b21b      	sxth	r3, r3
    2c82:	4618      	mov	r0, r3
    2c84:	f7ff f9a8 	bl	1fd8 <NVIC_EnableIRQ>
    }
}
    2c88:	f107 0708 	add.w	r7, r7, #8
    2c8c:	46bd      	mov	sp, r7
    2c8e:	bd80      	pop	{r7, pc}

00002c90 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2c90:	b480      	push	{r7}
    2c92:	b089      	sub	sp, #36	; 0x24
    2c94:	af00      	add	r7, sp, #0
    2c96:	60f8      	str	r0, [r7, #12]
    2c98:	60b9      	str	r1, [r7, #8]
    2c9a:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2c9c:	f04f 0300 	mov.w	r3, #0
    2ca0:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2ca2:	f04f 0300 	mov.w	r3, #0
    2ca6:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2ca8:	68fa      	ldr	r2, [r7, #12]
    2caa:	f240 634c 	movw	r3, #1612	; 0x64c
    2cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb2:	429a      	cmp	r2, r3
    2cb4:	d007      	beq.n	2cc6 <MSS_UART_fill_tx_fifo+0x36>
    2cb6:	68fa      	ldr	r2, [r7, #12]
    2cb8:	f240 6324 	movw	r3, #1572	; 0x624
    2cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cc0:	429a      	cmp	r2, r3
    2cc2:	d000      	beq.n	2cc6 <MSS_UART_fill_tx_fifo+0x36>
    2cc4:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2cc6:	68bb      	ldr	r3, [r7, #8]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d100      	bne.n	2cce <MSS_UART_fill_tx_fifo+0x3e>
    2ccc:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2cce:	687b      	ldr	r3, [r7, #4]
    2cd0:	2b00      	cmp	r3, #0
    2cd2:	d100      	bne.n	2cd6 <MSS_UART_fill_tx_fifo+0x46>
    2cd4:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2cd6:	68fa      	ldr	r2, [r7, #12]
    2cd8:	f240 634c 	movw	r3, #1612	; 0x64c
    2cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ce0:	429a      	cmp	r2, r3
    2ce2:	d006      	beq.n	2cf2 <MSS_UART_fill_tx_fifo+0x62>
    2ce4:	68fa      	ldr	r2, [r7, #12]
    2ce6:	f240 6324 	movw	r3, #1572	; 0x624
    2cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cee:	429a      	cmp	r2, r3
    2cf0:	d131      	bne.n	2d56 <MSS_UART_fill_tx_fifo+0xc6>
    2cf2:	68bb      	ldr	r3, [r7, #8]
    2cf4:	2b00      	cmp	r3, #0
    2cf6:	d02e      	beq.n	2d56 <MSS_UART_fill_tx_fifo+0xc6>
    2cf8:	687b      	ldr	r3, [r7, #4]
    2cfa:	2b00      	cmp	r3, #0
    2cfc:	d02b      	beq.n	2d56 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2cfe:	68fb      	ldr	r3, [r7, #12]
    2d00:	681b      	ldr	r3, [r3, #0]
    2d02:	7d1b      	ldrb	r3, [r3, #20]
    2d04:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2d06:	68fb      	ldr	r3, [r7, #12]
    2d08:	7a9a      	ldrb	r2, [r3, #10]
    2d0a:	7dfb      	ldrb	r3, [r7, #23]
    2d0c:	ea42 0303 	orr.w	r3, r2, r3
    2d10:	b2da      	uxtb	r2, r3
    2d12:	68fb      	ldr	r3, [r7, #12]
    2d14:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2d16:	7dfb      	ldrb	r3, [r7, #23]
    2d18:	f003 0320 	and.w	r3, r3, #32
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d01a      	beq.n	2d56 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2d20:	f04f 0310 	mov.w	r3, #16
    2d24:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2d26:	687b      	ldr	r3, [r7, #4]
    2d28:	2b0f      	cmp	r3, #15
    2d2a:	d801      	bhi.n	2d30 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2d2c:	687b      	ldr	r3, [r7, #4]
    2d2e:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2d30:	f04f 0300 	mov.w	r3, #0
    2d34:	61bb      	str	r3, [r7, #24]
    2d36:	e00a      	b.n	2d4e <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2d38:	68fb      	ldr	r3, [r7, #12]
    2d3a:	681b      	ldr	r3, [r3, #0]
    2d3c:	68b9      	ldr	r1, [r7, #8]
    2d3e:	69ba      	ldr	r2, [r7, #24]
    2d40:	440a      	add	r2, r1
    2d42:	7812      	ldrb	r2, [r2, #0]
    2d44:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2d46:	69bb      	ldr	r3, [r7, #24]
    2d48:	f103 0301 	add.w	r3, r3, #1
    2d4c:	61bb      	str	r3, [r7, #24]
    2d4e:	69ba      	ldr	r2, [r7, #24]
    2d50:	69fb      	ldr	r3, [r7, #28]
    2d52:	429a      	cmp	r2, r3
    2d54:	d3f0      	bcc.n	2d38 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2d56:	69bb      	ldr	r3, [r7, #24]
}
    2d58:	4618      	mov	r0, r3
    2d5a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2d5e:	46bd      	mov	sp, r7
    2d60:	bc80      	pop	{r7}
    2d62:	4770      	bx	lr

00002d64 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2d64:	b480      	push	{r7}
    2d66:	b085      	sub	sp, #20
    2d68:	af00      	add	r7, sp, #0
    2d6a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d6c:	f04f 33ff 	mov.w	r3, #4294967295
    2d70:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d72:	687a      	ldr	r2, [r7, #4]
    2d74:	f240 634c 	movw	r3, #1612	; 0x64c
    2d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d7c:	429a      	cmp	r2, r3
    2d7e:	d007      	beq.n	2d90 <MSS_UART_get_rx_status+0x2c>
    2d80:	687a      	ldr	r2, [r7, #4]
    2d82:	f240 6324 	movw	r3, #1572	; 0x624
    2d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d8a:	429a      	cmp	r2, r3
    2d8c:	d000      	beq.n	2d90 <MSS_UART_get_rx_status+0x2c>
    2d8e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2d90:	687a      	ldr	r2, [r7, #4]
    2d92:	f240 634c 	movw	r3, #1612	; 0x64c
    2d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d9a:	429a      	cmp	r2, r3
    2d9c:	d006      	beq.n	2dac <MSS_UART_get_rx_status+0x48>
    2d9e:	687a      	ldr	r2, [r7, #4]
    2da0:	f240 6324 	movw	r3, #1572	; 0x624
    2da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2da8:	429a      	cmp	r2, r3
    2daa:	d113      	bne.n	2dd4 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2dac:	687b      	ldr	r3, [r7, #4]
    2dae:	7a9a      	ldrb	r2, [r3, #10]
    2db0:	687b      	ldr	r3, [r7, #4]
    2db2:	681b      	ldr	r3, [r3, #0]
    2db4:	7d1b      	ldrb	r3, [r3, #20]
    2db6:	b2db      	uxtb	r3, r3
    2db8:	ea42 0303 	orr.w	r3, r2, r3
    2dbc:	b2da      	uxtb	r2, r3
    2dbe:	687b      	ldr	r3, [r7, #4]
    2dc0:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2dc2:	687b      	ldr	r3, [r7, #4]
    2dc4:	7a9b      	ldrb	r3, [r3, #10]
    2dc6:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2dca:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2dcc:	687b      	ldr	r3, [r7, #4]
    2dce:	f04f 0200 	mov.w	r2, #0
    2dd2:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2dd4:	7bfb      	ldrb	r3, [r7, #15]
}
    2dd6:	4618      	mov	r0, r3
    2dd8:	f107 0714 	add.w	r7, r7, #20
    2ddc:	46bd      	mov	sp, r7
    2dde:	bc80      	pop	{r7}
    2de0:	4770      	bx	lr
    2de2:	bf00      	nop

00002de4 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2de4:	b480      	push	{r7}
    2de6:	b085      	sub	sp, #20
    2de8:	af00      	add	r7, sp, #0
    2dea:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2dec:	f04f 33ff 	mov.w	r3, #4294967295
    2df0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2df2:	687a      	ldr	r2, [r7, #4]
    2df4:	f240 634c 	movw	r3, #1612	; 0x64c
    2df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dfc:	429a      	cmp	r2, r3
    2dfe:	d007      	beq.n	2e10 <MSS_UART_get_modem_status+0x2c>
    2e00:	687a      	ldr	r2, [r7, #4]
    2e02:	f240 6324 	movw	r3, #1572	; 0x624
    2e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e0a:	429a      	cmp	r2, r3
    2e0c:	d000      	beq.n	2e10 <MSS_UART_get_modem_status+0x2c>
    2e0e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e10:	687a      	ldr	r2, [r7, #4]
    2e12:	f240 634c 	movw	r3, #1612	; 0x64c
    2e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e1a:	429a      	cmp	r2, r3
    2e1c:	d006      	beq.n	2e2c <MSS_UART_get_modem_status+0x48>
    2e1e:	687a      	ldr	r2, [r7, #4]
    2e20:	f240 6324 	movw	r3, #1572	; 0x624
    2e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e28:	429a      	cmp	r2, r3
    2e2a:	d103      	bne.n	2e34 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2e2c:	687b      	ldr	r3, [r7, #4]
    2e2e:	681b      	ldr	r3, [r3, #0]
    2e30:	7e1b      	ldrb	r3, [r3, #24]
    2e32:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e34:	7bfb      	ldrb	r3, [r7, #15]
}
    2e36:	4618      	mov	r0, r3
    2e38:	f107 0714 	add.w	r7, r7, #20
    2e3c:	46bd      	mov	sp, r7
    2e3e:	bc80      	pop	{r7}
    2e40:	4770      	bx	lr
    2e42:	bf00      	nop

00002e44 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2e44:	b480      	push	{r7}
    2e46:	b085      	sub	sp, #20
    2e48:	af00      	add	r7, sp, #0
    2e4a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2e4c:	f04f 0300 	mov.w	r3, #0
    2e50:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2e52:	687a      	ldr	r2, [r7, #4]
    2e54:	f240 634c 	movw	r3, #1612	; 0x64c
    2e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e5c:	429a      	cmp	r2, r3
    2e5e:	d007      	beq.n	2e70 <MSS_UART_get_tx_status+0x2c>
    2e60:	687a      	ldr	r2, [r7, #4]
    2e62:	f240 6324 	movw	r3, #1572	; 0x624
    2e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e6a:	429a      	cmp	r2, r3
    2e6c:	d000      	beq.n	2e70 <MSS_UART_get_tx_status+0x2c>
    2e6e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e70:	687a      	ldr	r2, [r7, #4]
    2e72:	f240 634c 	movw	r3, #1612	; 0x64c
    2e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e7a:	429a      	cmp	r2, r3
    2e7c:	d006      	beq.n	2e8c <MSS_UART_get_tx_status+0x48>
    2e7e:	687a      	ldr	r2, [r7, #4]
    2e80:	f240 6324 	movw	r3, #1572	; 0x624
    2e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e88:	429a      	cmp	r2, r3
    2e8a:	d10f      	bne.n	2eac <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2e8c:	687b      	ldr	r3, [r7, #4]
    2e8e:	681b      	ldr	r3, [r3, #0]
    2e90:	7d1b      	ldrb	r3, [r3, #20]
    2e92:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2e94:	687b      	ldr	r3, [r7, #4]
    2e96:	7a9a      	ldrb	r2, [r3, #10]
    2e98:	7bfb      	ldrb	r3, [r7, #15]
    2e9a:	ea42 0303 	orr.w	r3, r2, r3
    2e9e:	b2da      	uxtb	r2, r3
    2ea0:	687b      	ldr	r3, [r7, #4]
    2ea2:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2ea4:	7bfb      	ldrb	r3, [r7, #15]
    2ea6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2eaa:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2eac:	7bfb      	ldrb	r3, [r7, #15]
}
    2eae:	4618      	mov	r0, r3
    2eb0:	f107 0714 	add.w	r7, r7, #20
    2eb4:	46bd      	mov	sp, r7
    2eb6:	bc80      	pop	{r7}
    2eb8:	4770      	bx	lr
    2eba:	bf00      	nop

00002ebc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2ebc:	b480      	push	{r7}
    2ebe:	b083      	sub	sp, #12
    2ec0:	af00      	add	r7, sp, #0
    2ec2:	4603      	mov	r3, r0
    2ec4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2ec6:	f24e 1300 	movw	r3, #57600	; 0xe100
    2eca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ece:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ed2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ed6:	88f9      	ldrh	r1, [r7, #6]
    2ed8:	f001 011f 	and.w	r1, r1, #31
    2edc:	f04f 0001 	mov.w	r0, #1
    2ee0:	fa00 f101 	lsl.w	r1, r0, r1
    2ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ee8:	f107 070c 	add.w	r7, r7, #12
    2eec:	46bd      	mov	sp, r7
    2eee:	bc80      	pop	{r7}
    2ef0:	4770      	bx	lr
    2ef2:	bf00      	nop

00002ef4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2ef4:	b480      	push	{r7}
    2ef6:	b083      	sub	sp, #12
    2ef8:	af00      	add	r7, sp, #0
    2efa:	4603      	mov	r3, r0
    2efc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2efe:	f24e 1300 	movw	r3, #57600	; 0xe100
    2f02:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2f06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2f0a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2f0e:	88f9      	ldrh	r1, [r7, #6]
    2f10:	f001 011f 	and.w	r1, r1, #31
    2f14:	f04f 0001 	mov.w	r0, #1
    2f18:	fa00 f101 	lsl.w	r1, r0, r1
    2f1c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2f24:	f107 070c 	add.w	r7, r7, #12
    2f28:	46bd      	mov	sp, r7
    2f2a:	bc80      	pop	{r7}
    2f2c:	4770      	bx	lr
    2f2e:	bf00      	nop

00002f30 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2f30:	b580      	push	{r7, lr}
    2f32:	b082      	sub	sp, #8
    2f34:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2f36:	f242 0300 	movw	r3, #8192	; 0x2000
    2f3a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2f3e:	f242 0200 	movw	r2, #8192	; 0x2000
    2f42:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2f46:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2f4c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2f4e:	f04f 0300 	mov.w	r3, #0
    2f52:	607b      	str	r3, [r7, #4]
    2f54:	e00e      	b.n	2f74 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2f56:	687a      	ldr	r2, [r7, #4]
    2f58:	f242 3338 	movw	r3, #9016	; 0x2338
    2f5c:	f2c0 0301 	movt	r3, #1
    2f60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2f64:	b21b      	sxth	r3, r3
    2f66:	4618      	mov	r0, r3
    2f68:	f7ff ffc4 	bl	2ef4 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2f6c:	687b      	ldr	r3, [r7, #4]
    2f6e:	f103 0301 	add.w	r3, r3, #1
    2f72:	607b      	str	r3, [r7, #4]
    2f74:	687b      	ldr	r3, [r7, #4]
    2f76:	2b1f      	cmp	r3, #31
    2f78:	d9ed      	bls.n	2f56 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2f7a:	f242 0300 	movw	r3, #8192	; 0x2000
    2f7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2f82:	f242 0200 	movw	r2, #8192	; 0x2000
    2f86:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2f8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2f90:	631a      	str	r2, [r3, #48]	; 0x30
}
    2f92:	f107 0708 	add.w	r7, r7, #8
    2f96:	46bd      	mov	sp, r7
    2f98:	bd80      	pop	{r7, pc}
    2f9a:	bf00      	nop

00002f9c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2f9c:	b480      	push	{r7}
    2f9e:	b085      	sub	sp, #20
    2fa0:	af00      	add	r7, sp, #0
    2fa2:	4603      	mov	r3, r0
    2fa4:	6039      	str	r1, [r7, #0]
    2fa6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2fa8:	79fb      	ldrb	r3, [r7, #7]
    2faa:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2fac:	68fb      	ldr	r3, [r7, #12]
    2fae:	2b1f      	cmp	r3, #31
    2fb0:	d900      	bls.n	2fb4 <MSS_GPIO_config+0x18>
    2fb2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2fb4:	68fb      	ldr	r3, [r7, #12]
    2fb6:	2b1f      	cmp	r3, #31
    2fb8:	d808      	bhi.n	2fcc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2fba:	68fa      	ldr	r2, [r7, #12]
    2fbc:	f242 23b8 	movw	r3, #8888	; 0x22b8
    2fc0:	f2c0 0301 	movt	r3, #1
    2fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2fc8:	683a      	ldr	r2, [r7, #0]
    2fca:	601a      	str	r2, [r3, #0]
    }
}
    2fcc:	f107 0714 	add.w	r7, r7, #20
    2fd0:	46bd      	mov	sp, r7
    2fd2:	bc80      	pop	{r7}
    2fd4:	4770      	bx	lr
    2fd6:	bf00      	nop

00002fd8 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2fd8:	b480      	push	{r7}
    2fda:	b085      	sub	sp, #20
    2fdc:	af00      	add	r7, sp, #0
    2fde:	4602      	mov	r2, r0
    2fe0:	460b      	mov	r3, r1
    2fe2:	71fa      	strb	r2, [r7, #7]
    2fe4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2fe6:	79fb      	ldrb	r3, [r7, #7]
    2fe8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2fea:	68fb      	ldr	r3, [r7, #12]
    2fec:	2b1f      	cmp	r3, #31
    2fee:	d900      	bls.n	2ff2 <MSS_GPIO_set_output+0x1a>
    2ff0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2ff2:	68fb      	ldr	r3, [r7, #12]
    2ff4:	2b1f      	cmp	r3, #31
    2ff6:	d809      	bhi.n	300c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2ff8:	f240 0300 	movw	r3, #0
    2ffc:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3000:	68fa      	ldr	r2, [r7, #12]
    3002:	79b9      	ldrb	r1, [r7, #6]
    3004:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    300c:	f107 0714 	add.w	r7, r7, #20
    3010:	46bd      	mov	sp, r7
    3012:	bc80      	pop	{r7}
    3014:	4770      	bx	lr
    3016:	bf00      	nop

00003018 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    3018:	b480      	push	{r7}
    301a:	b087      	sub	sp, #28
    301c:	af00      	add	r7, sp, #0
    301e:	4602      	mov	r2, r0
    3020:	460b      	mov	r3, r1
    3022:	71fa      	strb	r2, [r7, #7]
    3024:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    3026:	79fb      	ldrb	r3, [r7, #7]
    3028:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    302a:	697b      	ldr	r3, [r7, #20]
    302c:	2b1f      	cmp	r3, #31
    302e:	d900      	bls.n	3032 <MSS_GPIO_drive_inout+0x1a>
    3030:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3032:	697b      	ldr	r3, [r7, #20]
    3034:	2b1f      	cmp	r3, #31
    3036:	d87d      	bhi.n	3134 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    3038:	79bb      	ldrb	r3, [r7, #6]
    303a:	2b01      	cmp	r3, #1
    303c:	d004      	beq.n	3048 <MSS_GPIO_drive_inout+0x30>
    303e:	2b02      	cmp	r3, #2
    3040:	d060      	beq.n	3104 <MSS_GPIO_drive_inout+0xec>
    3042:	2b00      	cmp	r3, #0
    3044:	d02e      	beq.n	30a4 <MSS_GPIO_drive_inout+0x8c>
    3046:	e074      	b.n	3132 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    3048:	f243 0300 	movw	r3, #12288	; 0x3000
    304c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3054:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    3056:	697b      	ldr	r3, [r7, #20]
    3058:	f04f 0201 	mov.w	r2, #1
    305c:	fa02 f303 	lsl.w	r3, r2, r3
    3060:	68fa      	ldr	r2, [r7, #12]
    3062:	ea42 0303 	orr.w	r3, r2, r3
    3066:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3068:	f243 0300 	movw	r3, #12288	; 0x3000
    306c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3070:	68fa      	ldr	r2, [r7, #12]
    3072:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3076:	697a      	ldr	r2, [r7, #20]
    3078:	f242 23b8 	movw	r3, #8888	; 0x22b8
    307c:	f2c0 0301 	movt	r3, #1
    3080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3084:	681b      	ldr	r3, [r3, #0]
    3086:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3088:	693b      	ldr	r3, [r7, #16]
    308a:	f043 0304 	orr.w	r3, r3, #4
    308e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3090:	697a      	ldr	r2, [r7, #20]
    3092:	f242 23b8 	movw	r3, #8888	; 0x22b8
    3096:	f2c0 0301 	movt	r3, #1
    309a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    309e:	693a      	ldr	r2, [r7, #16]
    30a0:	601a      	str	r2, [r3, #0]
            break;
    30a2:	e047      	b.n	3134 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    30a4:	f243 0300 	movw	r3, #12288	; 0x3000
    30a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    30ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    30b0:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    30b2:	697b      	ldr	r3, [r7, #20]
    30b4:	f04f 0201 	mov.w	r2, #1
    30b8:	fa02 f303 	lsl.w	r3, r2, r3
    30bc:	ea6f 0303 	mvn.w	r3, r3
    30c0:	68fa      	ldr	r2, [r7, #12]
    30c2:	ea02 0303 	and.w	r3, r2, r3
    30c6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    30c8:	f243 0300 	movw	r3, #12288	; 0x3000
    30cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    30d0:	68fa      	ldr	r2, [r7, #12]
    30d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    30d6:	697a      	ldr	r2, [r7, #20]
    30d8:	f242 23b8 	movw	r3, #8888	; 0x22b8
    30dc:	f2c0 0301 	movt	r3, #1
    30e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30e4:	681b      	ldr	r3, [r3, #0]
    30e6:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    30e8:	693b      	ldr	r3, [r7, #16]
    30ea:	f043 0304 	orr.w	r3, r3, #4
    30ee:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    30f0:	697a      	ldr	r2, [r7, #20]
    30f2:	f242 23b8 	movw	r3, #8888	; 0x22b8
    30f6:	f2c0 0301 	movt	r3, #1
    30fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30fe:	693a      	ldr	r2, [r7, #16]
    3100:	601a      	str	r2, [r3, #0]
            break;
    3102:	e017      	b.n	3134 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3104:	697a      	ldr	r2, [r7, #20]
    3106:	f242 23b8 	movw	r3, #8888	; 0x22b8
    310a:	f2c0 0301 	movt	r3, #1
    310e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3112:	681b      	ldr	r3, [r3, #0]
    3114:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    3116:	693b      	ldr	r3, [r7, #16]
    3118:	f023 0304 	bic.w	r3, r3, #4
    311c:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    311e:	697a      	ldr	r2, [r7, #20]
    3120:	f242 23b8 	movw	r3, #8888	; 0x22b8
    3124:	f2c0 0301 	movt	r3, #1
    3128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    312c:	693a      	ldr	r2, [r7, #16]
    312e:	601a      	str	r2, [r3, #0]
            break;
    3130:	e000      	b.n	3134 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    3132:	be00      	bkpt	0x0000
            break;
        }
    }
}
    3134:	f107 071c 	add.w	r7, r7, #28
    3138:	46bd      	mov	sp, r7
    313a:	bc80      	pop	{r7}
    313c:	4770      	bx	lr
    313e:	bf00      	nop

00003140 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    3140:	b580      	push	{r7, lr}
    3142:	b084      	sub	sp, #16
    3144:	af00      	add	r7, sp, #0
    3146:	4603      	mov	r3, r0
    3148:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    314a:	79fb      	ldrb	r3, [r7, #7]
    314c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    314e:	68fb      	ldr	r3, [r7, #12]
    3150:	2b1f      	cmp	r3, #31
    3152:	d900      	bls.n	3156 <MSS_GPIO_enable_irq+0x16>
    3154:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	2b1f      	cmp	r3, #31
    315a:	d81e      	bhi.n	319a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    315c:	68fa      	ldr	r2, [r7, #12]
    315e:	f242 23b8 	movw	r3, #8888	; 0x22b8
    3162:	f2c0 0301 	movt	r3, #1
    3166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    316a:	681b      	ldr	r3, [r3, #0]
    316c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    316e:	68fa      	ldr	r2, [r7, #12]
    3170:	f242 23b8 	movw	r3, #8888	; 0x22b8
    3174:	f2c0 0301 	movt	r3, #1
    3178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    317c:	68ba      	ldr	r2, [r7, #8]
    317e:	f042 0208 	orr.w	r2, r2, #8
    3182:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    3184:	68fa      	ldr	r2, [r7, #12]
    3186:	f242 3338 	movw	r3, #9016	; 0x2338
    318a:	f2c0 0301 	movt	r3, #1
    318e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3192:	b21b      	sxth	r3, r3
    3194:	4618      	mov	r0, r3
    3196:	f7ff fe91 	bl	2ebc <NVIC_EnableIRQ>
    }
}
    319a:	f107 0710 	add.w	r7, r7, #16
    319e:	46bd      	mov	sp, r7
    31a0:	bd80      	pop	{r7, pc}
    31a2:	bf00      	nop

000031a4 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    31a4:	b480      	push	{r7}
    31a6:	b085      	sub	sp, #20
    31a8:	af00      	add	r7, sp, #0
    31aa:	4603      	mov	r3, r0
    31ac:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    31ae:	79fb      	ldrb	r3, [r7, #7]
    31b0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    31b2:	68fb      	ldr	r3, [r7, #12]
    31b4:	2b1f      	cmp	r3, #31
    31b6:	d900      	bls.n	31ba <MSS_GPIO_disable_irq+0x16>
    31b8:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    31ba:	68fb      	ldr	r3, [r7, #12]
    31bc:	2b1f      	cmp	r3, #31
    31be:	d813      	bhi.n	31e8 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    31c0:	68fa      	ldr	r2, [r7, #12]
    31c2:	f242 23b8 	movw	r3, #8888	; 0x22b8
    31c6:	f2c0 0301 	movt	r3, #1
    31ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    31ce:	681b      	ldr	r3, [r3, #0]
    31d0:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    31d2:	68fa      	ldr	r2, [r7, #12]
    31d4:	f242 23b8 	movw	r3, #8888	; 0x22b8
    31d8:	f2c0 0301 	movt	r3, #1
    31dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    31e0:	68ba      	ldr	r2, [r7, #8]
    31e2:	f022 0208 	bic.w	r2, r2, #8
    31e6:	601a      	str	r2, [r3, #0]
    }
}
    31e8:	f107 0714 	add.w	r7, r7, #20
    31ec:	46bd      	mov	sp, r7
    31ee:	bc80      	pop	{r7}
    31f0:	4770      	bx	lr
    31f2:	bf00      	nop

000031f4 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    31f4:	b580      	push	{r7, lr}
    31f6:	b084      	sub	sp, #16
    31f8:	af00      	add	r7, sp, #0
    31fa:	4603      	mov	r3, r0
    31fc:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    31fe:	79fb      	ldrb	r3, [r7, #7]
    3200:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3202:	68fb      	ldr	r3, [r7, #12]
    3204:	2b1f      	cmp	r3, #31
    3206:	d900      	bls.n	320a <MSS_GPIO_clear_irq+0x16>
    3208:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    320a:	68fb      	ldr	r3, [r7, #12]
    320c:	2b1f      	cmp	r3, #31
    320e:	d815      	bhi.n	323c <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    3210:	f243 0300 	movw	r3, #12288	; 0x3000
    3214:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3218:	68fa      	ldr	r2, [r7, #12]
    321a:	f04f 0101 	mov.w	r1, #1
    321e:	fa01 f202 	lsl.w	r2, r1, r2
    3222:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    3226:	68fa      	ldr	r2, [r7, #12]
    3228:	f242 3338 	movw	r3, #9016	; 0x2338
    322c:	f2c0 0301 	movt	r3, #1
    3230:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3234:	b21b      	sxth	r3, r3
    3236:	4618      	mov	r0, r3
    3238:	f7ff fe5c 	bl	2ef4 <NVIC_ClearPendingIRQ>
    }
}
    323c:	f107 0710 	add.w	r7, r7, #16
    3240:	46bd      	mov	sp, r7
    3242:	bd80      	pop	{r7, pc}

00003244 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    3244:	b480      	push	{r7}
    3246:	b085      	sub	sp, #20
    3248:	af00      	add	r7, sp, #0
    324a:	4603      	mov	r3, r0
    324c:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    324e:	f04f 0300 	mov.w	r3, #0
    3252:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3254:	79fb      	ldrb	r3, [r7, #7]
    3256:	2b00      	cmp	r3, #0
    3258:	d000      	beq.n	325c <ACE_get_channel_type+0x18>
    325a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    325c:	79fb      	ldrb	r3, [r7, #7]
    325e:	2b00      	cmp	r3, #0
    3260:	d107      	bne.n	3272 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    3262:	79fa      	ldrb	r2, [r7, #7]
    3264:	f240 53c0 	movw	r3, #1472	; 0x5c0
    3268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    326c:	5c9b      	ldrb	r3, [r3, r2]
    326e:	73fb      	strb	r3, [r7, #15]
    3270:	e002      	b.n	3278 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    3272:	f04f 0300 	mov.w	r3, #0
    3276:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    3278:	7bfb      	ldrb	r3, [r7, #15]
}
    327a:	4618      	mov	r0, r3
    327c:	f107 0714 	add.w	r7, r7, #20
    3280:	46bd      	mov	sp, r7
    3282:	bc80      	pop	{r7}
    3284:	4770      	bx	lr
    3286:	bf00      	nop

00003288 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3288:	b480      	push	{r7}
    328a:	b085      	sub	sp, #20
    328c:	af00      	add	r7, sp, #0
    328e:	4602      	mov	r2, r0
    3290:	460b      	mov	r3, r1
    3292:	71fa      	strb	r2, [r7, #7]
    3294:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3296:	79fa      	ldrb	r2, [r7, #7]
    3298:	f240 0318 	movw	r3, #24
    329c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    32a4:	4413      	add	r3, r2
    32a6:	791b      	ldrb	r3, [r3, #4]
    32a8:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    32aa:	7bbb      	ldrb	r3, [r7, #14]
    32ac:	ea4f 1313 	mov.w	r3, r3, lsr #4
    32b0:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    32b2:	7bfb      	ldrb	r3, [r7, #15]
    32b4:	f240 0210 	movw	r2, #16
    32b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    32bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    32c0:	4413      	add	r3, r2
    32c2:	885b      	ldrh	r3, [r3, #2]
    32c4:	88ba      	ldrh	r2, [r7, #4]
    32c6:	fb02 f203 	mul.w	r2, r2, r3
    32ca:	7bf9      	ldrb	r1, [r7, #15]
    32cc:	f240 0310 	movw	r3, #16
    32d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32d4:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    32d8:	fbb2 f3f3 	udiv	r3, r2, r3
    32dc:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    32de:	68bb      	ldr	r3, [r7, #8]
}
    32e0:	4618      	mov	r0, r3
    32e2:	f107 0714 	add.w	r7, r7, #20
    32e6:	46bd      	mov	sp, r7
    32e8:	bc80      	pop	{r7}
    32ea:	4770      	bx	lr

000032ec <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    32ec:	b480      	push	{r7}
    32ee:	b087      	sub	sp, #28
    32f0:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    32f2:	f240 0300 	movw	r3, #0
    32f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    32fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    32fe:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    3300:	f240 0300 	movw	r3, #0
    3304:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3308:	f04f 0200 	mov.w	r2, #0
    330c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3310:	f04f 0300 	mov.w	r3, #0
    3314:	71fb      	strb	r3, [r7, #7]
    3316:	e039      	b.n	338c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    3318:	79fb      	ldrb	r3, [r7, #7]
    331a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    331e:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    3320:	f240 0200 	movw	r2, #0
    3324:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3328:	7c79      	ldrb	r1, [r7, #17]
    332a:	460b      	mov	r3, r1
    332c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3330:	440b      	add	r3, r1
    3332:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3336:	4413      	add	r3, r2
    3338:	f503 7308 	add.w	r3, r3, #544	; 0x220
    333c:	791b      	ldrb	r3, [r3, #4]
    333e:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    3340:	79fb      	ldrb	r3, [r7, #7]
    3342:	f003 0301 	and.w	r3, r3, #1
    3346:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    3348:	7cfb      	ldrb	r3, [r7, #19]
    334a:	2b00      	cmp	r3, #0
    334c:	d00d      	beq.n	336a <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    334e:	79f9      	ldrb	r1, [r7, #7]
    3350:	7cbb      	ldrb	r3, [r7, #18]
    3352:	ea4f 1353 	mov.w	r3, r3, lsr #5
    3356:	b2db      	uxtb	r3, r3
    3358:	461a      	mov	r2, r3
    335a:	f002 0203 	and.w	r2, r2, #3
    335e:	f240 53b4 	movw	r3, #1460	; 0x5b4
    3362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3366:	545a      	strb	r2, [r3, r1]
    3368:	e00c      	b.n	3384 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    336a:	79f9      	ldrb	r1, [r7, #7]
    336c:	7cbb      	ldrb	r3, [r7, #18]
    336e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3372:	b2db      	uxtb	r3, r3
    3374:	461a      	mov	r2, r3
    3376:	f002 0203 	and.w	r2, r2, #3
    337a:	f240 53b4 	movw	r3, #1460	; 0x5b4
    337e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3382:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3384:	79fb      	ldrb	r3, [r7, #7]
    3386:	f103 0301 	add.w	r3, r3, #1
    338a:	71fb      	strb	r3, [r7, #7]
    338c:	79fb      	ldrb	r3, [r7, #7]
    338e:	2b09      	cmp	r3, #9
    3390:	d9c2      	bls.n	3318 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3392:	f04f 0300 	mov.w	r3, #0
    3396:	60bb      	str	r3, [r7, #8]
    3398:	e073      	b.n	3482 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    339a:	68ba      	ldr	r2, [r7, #8]
    339c:	f240 0318 	movw	r3, #24
    33a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33a4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    33a8:	4413      	add	r3, r2
    33aa:	791b      	ldrb	r3, [r3, #4]
    33ac:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    33ae:	7dba      	ldrb	r2, [r7, #22]
    33b0:	f242 33a8 	movw	r3, #9128	; 0x23a8
    33b4:	f2c0 0301 	movt	r3, #1
    33b8:	5c9b      	ldrb	r3, [r3, r2]
    33ba:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    33bc:	7dba      	ldrb	r2, [r7, #22]
    33be:	f242 3378 	movw	r3, #9080	; 0x2378
    33c2:	f2c0 0301 	movt	r3, #1
    33c6:	5c9b      	ldrb	r3, [r3, r2]
    33c8:	2b01      	cmp	r3, #1
    33ca:	d007      	beq.n	33dc <ace_init_convert+0xf0>
    33cc:	2b02      	cmp	r3, #2
    33ce:	d027      	beq.n	3420 <ace_init_convert+0x134>
    33d0:	2b00      	cmp	r3, #0
    33d2:	d147      	bne.n	3464 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    33d4:	f04f 0300 	mov.w	r3, #0
    33d8:	75fb      	strb	r3, [r7, #23]
                break;
    33da:	e047      	b.n	346c <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    33dc:	7d3b      	ldrb	r3, [r7, #20]
    33de:	2bff      	cmp	r3, #255	; 0xff
    33e0:	d100      	bne.n	33e4 <ace_init_convert+0xf8>
    33e2:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    33e4:	f240 0200 	movw	r2, #0
    33e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    33ec:	7d39      	ldrb	r1, [r7, #20]
    33ee:	460b      	mov	r3, r1
    33f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33f4:	440b      	add	r3, r1
    33f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    33fa:	4413      	add	r3, r2
    33fc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3400:	7a1b      	ldrb	r3, [r3, #8]
    3402:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3404:	7d7b      	ldrb	r3, [r7, #21]
    3406:	f003 0301 	and.w	r3, r3, #1
    340a:	b2db      	uxtb	r3, r3
    340c:	2b00      	cmp	r3, #0
    340e:	d003      	beq.n	3418 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    3410:	f04f 0300 	mov.w	r3, #0
    3414:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    3416:	e029      	b.n	346c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    3418:	f04f 0301 	mov.w	r3, #1
    341c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    341e:	e025      	b.n	346c <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3420:	7d3b      	ldrb	r3, [r7, #20]
    3422:	2bff      	cmp	r3, #255	; 0xff
    3424:	d100      	bne.n	3428 <ace_init_convert+0x13c>
    3426:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    3428:	f240 0200 	movw	r2, #0
    342c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3430:	7d39      	ldrb	r1, [r7, #20]
    3432:	460b      	mov	r3, r1
    3434:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3438:	440b      	add	r3, r1
    343a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    343e:	4413      	add	r3, r2
    3440:	f503 730a 	add.w	r3, r3, #552	; 0x228
    3444:	791b      	ldrb	r3, [r3, #4]
    3446:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3448:	7d7b      	ldrb	r3, [r7, #21]
    344a:	f003 0301 	and.w	r3, r3, #1
    344e:	b2db      	uxtb	r3, r3
    3450:	2b00      	cmp	r3, #0
    3452:	d003      	beq.n	345c <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    3454:	f04f 0300 	mov.w	r3, #0
    3458:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    345a:	e007      	b.n	346c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    345c:	f04f 0302 	mov.w	r3, #2
    3460:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3462:	e003      	b.n	346c <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    3464:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    3466:	f04f 0300 	mov.w	r3, #0
    346a:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    346c:	68ba      	ldr	r2, [r7, #8]
    346e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    3472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3476:	7df9      	ldrb	r1, [r7, #23]
    3478:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    347a:	68bb      	ldr	r3, [r7, #8]
    347c:	f103 0301 	add.w	r3, r3, #1
    3480:	60bb      	str	r3, [r7, #8]
    3482:	68bb      	ldr	r3, [r7, #8]
    3484:	2b00      	cmp	r3, #0
    3486:	dd88      	ble.n	339a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3488:	f240 0300 	movw	r3, #0
    348c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3490:	68fa      	ldr	r2, [r7, #12]
    3492:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    3496:	f107 071c 	add.w	r7, r7, #28
    349a:	46bd      	mov	sp, r7
    349c:	bc80      	pop	{r7}
    349e:	4770      	bx	lr

000034a0 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    34a0:	b480      	push	{r7}
    34a2:	b08d      	sub	sp, #52	; 0x34
    34a4:	af00      	add	r7, sp, #0
    34a6:	4602      	mov	r2, r0
    34a8:	460b      	mov	r3, r1
    34aa:	71fa      	strb	r2, [r7, #7]
    34ac:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    34ae:	79fa      	ldrb	r2, [r7, #7]
    34b0:	f240 0318 	movw	r3, #24
    34b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    34bc:	4413      	add	r3, r2
    34be:	791b      	ldrb	r3, [r3, #4]
    34c0:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    34c2:	7cbb      	ldrb	r3, [r7, #18]
    34c4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    34c8:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    34ca:	7cba      	ldrb	r2, [r7, #18]
    34cc:	f242 33d8 	movw	r3, #9176	; 0x23d8
    34d0:	f2c0 0301 	movt	r3, #1
    34d4:	5c9b      	ldrb	r3, [r3, r2]
    34d6:	2bff      	cmp	r3, #255	; 0xff
    34d8:	d11c      	bne.n	3514 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    34da:	7cfb      	ldrb	r3, [r7, #19]
    34dc:	f240 0210 	movw	r2, #16
    34e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    34e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    34e8:	4413      	add	r3, r2
    34ea:	885b      	ldrh	r3, [r3, #2]
    34ec:	88ba      	ldrh	r2, [r7, #4]
    34ee:	fb02 f203 	mul.w	r2, r2, r3
    34f2:	f240 1301 	movw	r3, #257	; 0x101
    34f6:	f2c0 0310 	movt	r3, #16
    34fa:	fba3 1302 	umull	r1, r3, r3, r2
    34fe:	ebc3 0202 	rsb	r2, r3, r2
    3502:	ea4f 0252 	mov.w	r2, r2, lsr #1
    3506:	4413      	add	r3, r2
    3508:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    350c:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    350e:	697b      	ldr	r3, [r7, #20]
    3510:	60fb      	str	r3, [r7, #12]
    3512:	e03d      	b.n	3590 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    3514:	7cba      	ldrb	r2, [r7, #18]
    3516:	f242 4308 	movw	r3, #9224	; 0x2408
    351a:	f2c0 0301 	movt	r3, #1
    351e:	5c9b      	ldrb	r3, [r3, r2]
    3520:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    3522:	7efa      	ldrb	r2, [r7, #27]
    3524:	f240 53b4 	movw	r3, #1460	; 0x5b4
    3528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    352c:	5c9b      	ldrb	r3, [r3, r2]
    352e:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    3530:	88bb      	ldrh	r3, [r7, #4]
    3532:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    3534:	f640 73ff 	movw	r3, #4095	; 0xfff
    3538:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    353a:	7eba      	ldrb	r2, [r7, #26]
    353c:	f242 4338 	movw	r3, #9272	; 0x2438
    3540:	f2c0 0301 	movt	r3, #1
    3544:	5c9b      	ldrb	r3, [r3, r2]
    3546:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    3548:	7eba      	ldrb	r2, [r7, #26]
    354a:	f242 433c 	movw	r3, #9276	; 0x243c
    354e:	f2c0 0301 	movt	r3, #1
    3552:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3556:	b21b      	sxth	r3, r3
    3558:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    355a:	7cfb      	ldrb	r3, [r7, #19]
    355c:	f240 0210 	movw	r2, #16
    3560:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3564:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3568:	4413      	add	r3, r2
    356a:	885b      	ldrh	r3, [r3, #2]
    356c:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    356e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3570:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3572:	ebc3 0302 	rsb	r3, r3, r2
    3576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    3578:	6a39      	ldr	r1, [r7, #32]
    357a:	fb01 f202 	mul.w	r2, r1, r2
    357e:	fb02 f203 	mul.w	r2, r2, r3
    3582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3584:	fb92 f3f3 	sdiv	r3, r2, r3
    3588:	69fa      	ldr	r2, [r7, #28]
    358a:	ebc3 0302 	rsb	r3, r3, r2
    358e:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    3590:	68fb      	ldr	r3, [r7, #12]
}
    3592:	4618      	mov	r0, r3
    3594:	f107 0734 	add.w	r7, r7, #52	; 0x34
    3598:	46bd      	mov	sp, r7
    359a:	bc80      	pop	{r7}
    359c:	4770      	bx	lr
    359e:	bf00      	nop

000035a0 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    35a0:	b580      	push	{r7, lr}
    35a2:	b086      	sub	sp, #24
    35a4:	af00      	add	r7, sp, #0
    35a6:	4602      	mov	r2, r0
    35a8:	460b      	mov	r3, r1
    35aa:	71fa      	strb	r2, [r7, #7]
    35ac:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    35ae:	f04f 0300 	mov.w	r3, #0
    35b2:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    35b4:	79fb      	ldrb	r3, [r7, #7]
    35b6:	2b00      	cmp	r3, #0
    35b8:	d000      	beq.n	35bc <ACE_convert_to_mA+0x1c>
    35ba:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    35bc:	79fb      	ldrb	r3, [r7, #7]
    35be:	2b00      	cmp	r3, #0
    35c0:	d142      	bne.n	3648 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    35c2:	79fa      	ldrb	r2, [r7, #7]
    35c4:	f240 0318 	movw	r3, #24
    35c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35cc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    35d0:	4413      	add	r3, r2
    35d2:	791b      	ldrb	r3, [r3, #4]
    35d4:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    35d6:	7bbb      	ldrb	r3, [r7, #14]
    35d8:	2b2f      	cmp	r3, #47	; 0x2f
    35da:	d900      	bls.n	35de <ACE_convert_to_mA+0x3e>
    35dc:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    35de:	7bba      	ldrb	r2, [r7, #14]
    35e0:	f242 3378 	movw	r3, #9080	; 0x2378
    35e4:	f2c0 0301 	movt	r3, #1
    35e8:	5c9b      	ldrb	r3, [r3, r2]
    35ea:	2b01      	cmp	r3, #1
    35ec:	d12c      	bne.n	3648 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    35ee:	7bbb      	ldrb	r3, [r7, #14]
    35f0:	f003 0304 	and.w	r3, r3, #4
    35f4:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    35f8:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    35fa:	7bbb      	ldrb	r3, [r7, #14]
    35fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3600:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3604:	b2db      	uxtb	r3, r3
    3606:	4413      	add	r3, r2
    3608:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    360a:	7bfb      	ldrb	r3, [r7, #15]
    360c:	2b03      	cmp	r3, #3
    360e:	d81b      	bhi.n	3648 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    3610:	7bfa      	ldrb	r2, [r7, #15]
    3612:	f242 234c 	movw	r3, #8780	; 0x224c
    3616:	f2c0 0301 	movt	r3, #1
    361a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    361e:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3620:	79fa      	ldrb	r2, [r7, #7]
    3622:	88bb      	ldrh	r3, [r7, #4]
    3624:	4610      	mov	r0, r2
    3626:	4619      	mov	r1, r3
    3628:	f7ff ff3a 	bl	34a0 <ACE_convert_to_mV>
    362c:	4603      	mov	r3, r0
    362e:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    3630:	697a      	ldr	r2, [r7, #20]
    3632:	4613      	mov	r3, r2
    3634:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3638:	4413      	add	r3, r2
    363a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    363e:	461a      	mov	r2, r3
    3640:	693b      	ldr	r3, [r7, #16]
    3642:	fbb2 f3f3 	udiv	r3, r2, r3
    3646:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    3648:	68bb      	ldr	r3, [r7, #8]
}
    364a:	4618      	mov	r0, r3
    364c:	f107 0718 	add.w	r7, r7, #24
    3650:	46bd      	mov	sp, r7
    3652:	bd80      	pop	{r7, pc}

00003654 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3654:	b580      	push	{r7, lr}
    3656:	b086      	sub	sp, #24
    3658:	af00      	add	r7, sp, #0
    365a:	4602      	mov	r2, r0
    365c:	460b      	mov	r3, r1
    365e:	71fa      	strb	r2, [r7, #7]
    3660:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    3662:	f04f 0300 	mov.w	r3, #0
    3666:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3668:	79fb      	ldrb	r3, [r7, #7]
    366a:	2b00      	cmp	r3, #0
    366c:	d000      	beq.n	3670 <ACE_convert_to_uA+0x1c>
    366e:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    3670:	79fb      	ldrb	r3, [r7, #7]
    3672:	2b00      	cmp	r3, #0
    3674:	d13f      	bne.n	36f6 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3676:	79fa      	ldrb	r2, [r7, #7]
    3678:	f240 0318 	movw	r3, #24
    367c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3680:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3684:	4413      	add	r3, r2
    3686:	791b      	ldrb	r3, [r3, #4]
    3688:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    368a:	7bbb      	ldrb	r3, [r7, #14]
    368c:	2b2f      	cmp	r3, #47	; 0x2f
    368e:	d900      	bls.n	3692 <ACE_convert_to_uA+0x3e>
    3690:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3692:	7bba      	ldrb	r2, [r7, #14]
    3694:	f242 3378 	movw	r3, #9080	; 0x2378
    3698:	f2c0 0301 	movt	r3, #1
    369c:	5c9b      	ldrb	r3, [r3, r2]
    369e:	2b01      	cmp	r3, #1
    36a0:	d129      	bne.n	36f6 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    36a2:	7bbb      	ldrb	r3, [r7, #14]
    36a4:	f003 0304 	and.w	r3, r3, #4
    36a8:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    36ac:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    36ae:	7bbb      	ldrb	r3, [r7, #14]
    36b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
    36b4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    36b8:	b2db      	uxtb	r3, r3
    36ba:	4413      	add	r3, r2
    36bc:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    36be:	7bfb      	ldrb	r3, [r7, #15]
    36c0:	2b03      	cmp	r3, #3
    36c2:	d818      	bhi.n	36f6 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    36c4:	7bfa      	ldrb	r2, [r7, #15]
    36c6:	f242 234c 	movw	r3, #8780	; 0x224c
    36ca:	f2c0 0301 	movt	r3, #1
    36ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    36d2:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    36d4:	79fa      	ldrb	r2, [r7, #7]
    36d6:	88bb      	ldrh	r3, [r7, #4]
    36d8:	4610      	mov	r0, r2
    36da:	4619      	mov	r1, r3
    36dc:	f7ff fee0 	bl	34a0 <ACE_convert_to_mV>
    36e0:	4603      	mov	r3, r0
    36e2:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    36e4:	697b      	ldr	r3, [r7, #20]
    36e6:	f644 6220 	movw	r2, #20000	; 0x4e20
    36ea:	fb02 f203 	mul.w	r2, r2, r3
    36ee:	693b      	ldr	r3, [r7, #16]
    36f0:	fbb2 f3f3 	udiv	r3, r2, r3
    36f4:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    36f6:	68bb      	ldr	r3, [r7, #8]
}
    36f8:	4618      	mov	r0, r3
    36fa:	f107 0718 	add.w	r7, r7, #24
    36fe:	46bd      	mov	sp, r7
    3700:	bd80      	pop	{r7, pc}
    3702:	bf00      	nop

00003704 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3704:	b580      	push	{r7, lr}
    3706:	b084      	sub	sp, #16
    3708:	af00      	add	r7, sp, #0
    370a:	4602      	mov	r2, r0
    370c:	460b      	mov	r3, r1
    370e:	71fa      	strb	r2, [r7, #7]
    3710:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    3712:	79fa      	ldrb	r2, [r7, #7]
    3714:	88bb      	ldrh	r3, [r7, #4]
    3716:	4610      	mov	r0, r2
    3718:	4619      	mov	r1, r3
    371a:	f7ff fec1 	bl	34a0 <ACE_convert_to_mV>
    371e:	4603      	mov	r3, r0
    3720:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    3722:	68fa      	ldr	r2, [r7, #12]
    3724:	4613      	mov	r3, r2
    3726:	ea4f 0383 	mov.w	r3, r3, lsl #2
    372a:	4413      	add	r3, r2
    372c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3730:	461a      	mov	r2, r3
    3732:	f248 531f 	movw	r3, #34079	; 0x851f
    3736:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    373a:	fba3 1302 	umull	r1, r3, r3, r2
    373e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3742:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    3744:	68bb      	ldr	r3, [r7, #8]
}
    3746:	4618      	mov	r0, r3
    3748:	f107 0710 	add.w	r7, r7, #16
    374c:	46bd      	mov	sp, r7
    374e:	bd80      	pop	{r7, pc}

00003750 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3750:	b580      	push	{r7, lr}
    3752:	b084      	sub	sp, #16
    3754:	af00      	add	r7, sp, #0
    3756:	4602      	mov	r2, r0
    3758:	460b      	mov	r3, r1
    375a:	71fa      	strb	r2, [r7, #7]
    375c:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    375e:	79fa      	ldrb	r2, [r7, #7]
    3760:	88bb      	ldrh	r3, [r7, #4]
    3762:	4610      	mov	r0, r2
    3764:	4619      	mov	r1, r3
    3766:	f7ff fe9b 	bl	34a0 <ACE_convert_to_mV>
    376a:	4603      	mov	r3, r0
    376c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    376e:	68fb      	ldr	r3, [r7, #12]
    3770:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3774:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    3778:	f1a3 030b 	sub.w	r3, r3, #11
    377c:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    377e:	68bb      	ldr	r3, [r7, #8]
}
    3780:	4618      	mov	r0, r3
    3782:	f107 0710 	add.w	r7, r7, #16
    3786:	46bd      	mov	sp, r7
    3788:	bd80      	pop	{r7, pc}
    378a:	bf00      	nop

0000378c <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    378c:	b580      	push	{r7, lr}
    378e:	b084      	sub	sp, #16
    3790:	af00      	add	r7, sp, #0
    3792:	4602      	mov	r2, r0
    3794:	460b      	mov	r3, r1
    3796:	71fa      	strb	r2, [r7, #7]
    3798:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    379a:	79fa      	ldrb	r2, [r7, #7]
    379c:	88bb      	ldrh	r3, [r7, #4]
    379e:	4610      	mov	r0, r2
    37a0:	4619      	mov	r1, r3
    37a2:	f7ff ffaf 	bl	3704 <ACE_convert_to_Kelvin>
    37a6:	4603      	mov	r3, r0
    37a8:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    37aa:	68fa      	ldr	r2, [r7, #12]
    37ac:	4613      	mov	r3, r2
    37ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    37b2:	441a      	add	r2, r3
    37b4:	f246 6367 	movw	r3, #26215	; 0x6667
    37b8:	f2c6 6366 	movt	r3, #26214	; 0x6666
    37bc:	fb83 1302 	smull	r1, r3, r3, r2
    37c0:	ea4f 0163 	mov.w	r1, r3, asr #1
    37c4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    37c8:	ebc3 0301 	rsb	r3, r3, r1
    37cc:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    37d0:	f1a3 0303 	sub.w	r3, r3, #3
    37d4:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    37d6:	68fb      	ldr	r3, [r7, #12]
}
    37d8:	4618      	mov	r0, r3
    37da:	f107 0710 	add.w	r7, r7, #16
    37de:	46bd      	mov	sp, r7
    37e0:	bd80      	pop	{r7, pc}
    37e2:	bf00      	nop

000037e4 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    37e4:	b480      	push	{r7}
    37e6:	b085      	sub	sp, #20
    37e8:	af00      	add	r7, sp, #0
    37ea:	4603      	mov	r3, r0
    37ec:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    37ee:	f04f 0300 	mov.w	r3, #0
    37f2:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    37f4:	79fb      	ldrb	r3, [r7, #7]
    37f6:	2b00      	cmp	r3, #0
    37f8:	d109      	bne.n	380e <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    37fa:	79fa      	ldrb	r2, [r7, #7]
    37fc:	f240 0318 	movw	r3, #24
    3800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3804:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3808:	4413      	add	r3, r2
    380a:	681b      	ldr	r3, [r3, #0]
    380c:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    380e:	68fb      	ldr	r3, [r7, #12]
}
    3810:	4618      	mov	r0, r3
    3812:	f107 0714 	add.w	r7, r7, #20
    3816:	46bd      	mov	sp, r7
    3818:	bc80      	pop	{r7}
    381a:	4770      	bx	lr

0000381c <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    381c:	b480      	push	{r7}
    381e:	b087      	sub	sp, #28
    3820:	af00      	add	r7, sp, #0
    3822:	4603      	mov	r3, r0
    3824:	6039      	str	r1, [r7, #0]
    3826:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3828:	79fa      	ldrb	r2, [r7, #7]
    382a:	f240 0318 	movw	r3, #24
    382e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3832:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3836:	4413      	add	r3, r2
    3838:	791b      	ldrb	r3, [r3, #4]
    383a:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    383c:	7bbb      	ldrb	r3, [r7, #14]
    383e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3842:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3844:	7bfb      	ldrb	r3, [r7, #15]
    3846:	f240 0210 	movw	r2, #16
    384a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    384e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3852:	4413      	add	r3, r2
    3854:	885b      	ldrh	r3, [r3, #2]
    3856:	461a      	mov	r2, r3
    3858:	683b      	ldr	r3, [r7, #0]
    385a:	429a      	cmp	r2, r3
    385c:	d20a      	bcs.n	3874 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    385e:	7bfa      	ldrb	r2, [r7, #15]
    3860:	f240 0310 	movw	r3, #16
    3864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3868:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    386c:	f103 33ff 	add.w	r3, r3, #4294967295
    3870:	81bb      	strh	r3, [r7, #12]
    3872:	e01b      	b.n	38ac <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    3874:	7bfb      	ldrb	r3, [r7, #15]
    3876:	f240 0210 	movw	r2, #16
    387a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    387e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3882:	4413      	add	r3, r2
    3884:	885b      	ldrh	r3, [r3, #2]
    3886:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    3888:	7bfa      	ldrb	r2, [r7, #15]
    388a:	f240 0310 	movw	r3, #16
    388e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3892:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    3896:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3898:	697b      	ldr	r3, [r7, #20]
    389a:	f103 33ff 	add.w	r3, r3, #4294967295
    389e:	683a      	ldr	r2, [r7, #0]
    38a0:	fb02 f203 	mul.w	r2, r2, r3
    38a4:	693b      	ldr	r3, [r7, #16]
    38a6:	fbb2 f3f3 	udiv	r3, r2, r3
    38aa:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    38ac:	89bb      	ldrh	r3, [r7, #12]
}
    38ae:	4618      	mov	r0, r3
    38b0:	f107 071c 	add.w	r7, r7, #28
    38b4:	46bd      	mov	sp, r7
    38b6:	bc80      	pop	{r7}
    38b8:	4770      	bx	lr
    38ba:	bf00      	nop

000038bc <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    38bc:	b480      	push	{r7}
    38be:	b085      	sub	sp, #20
    38c0:	af00      	add	r7, sp, #0
    38c2:	4603      	mov	r3, r0
    38c4:	6039      	str	r1, [r7, #0]
    38c6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    38c8:	79fa      	ldrb	r2, [r7, #7]
    38ca:	f240 0318 	movw	r3, #24
    38ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38d2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    38d6:	4413      	add	r3, r2
    38d8:	791b      	ldrb	r3, [r3, #4]
    38da:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    38dc:	7bbb      	ldrb	r3, [r7, #14]
    38de:	ea4f 1313 	mov.w	r3, r3, lsr #4
    38e2:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    38e4:	7bfb      	ldrb	r3, [r7, #15]
    38e6:	f240 0210 	movw	r2, #16
    38ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38f2:	4413      	add	r3, r2
    38f4:	885b      	ldrh	r3, [r3, #2]
    38f6:	461a      	mov	r2, r3
    38f8:	683b      	ldr	r3, [r7, #0]
    38fa:	429a      	cmp	r2, r3
    38fc:	d203      	bcs.n	3906 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    38fe:	f640 73ff 	movw	r3, #4095	; 0xfff
    3902:	81bb      	strh	r3, [r7, #12]
    3904:	e011      	b.n	392a <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3906:	683a      	ldr	r2, [r7, #0]
    3908:	4613      	mov	r3, r2
    390a:	ea4f 3303 	mov.w	r3, r3, lsl #12
    390e:	ebc2 0103 	rsb	r1, r2, r3
    3912:	7bfb      	ldrb	r3, [r7, #15]
    3914:	f240 0210 	movw	r2, #16
    3918:	f2c2 0200 	movt	r2, #8192	; 0x2000
    391c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3920:	4413      	add	r3, r2
    3922:	885b      	ldrh	r3, [r3, #2]
    3924:	fbb1 f3f3 	udiv	r3, r1, r3
    3928:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    392a:	89bb      	ldrh	r3, [r7, #12]
}
    392c:	4618      	mov	r0, r3
    392e:	f107 0714 	add.w	r7, r7, #20
    3932:	46bd      	mov	sp, r7
    3934:	bc80      	pop	{r7}
    3936:	4770      	bx	lr

00003938 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    3938:	b480      	push	{r7}
    393a:	b08b      	sub	sp, #44	; 0x2c
    393c:	af00      	add	r7, sp, #0
    393e:	4603      	mov	r3, r0
    3940:	6039      	str	r1, [r7, #0]
    3942:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3944:	79fa      	ldrb	r2, [r7, #7]
    3946:	f240 0318 	movw	r3, #24
    394a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    394e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3952:	4413      	add	r3, r2
    3954:	791b      	ldrb	r3, [r3, #4]
    3956:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    3958:	7abb      	ldrb	r3, [r7, #10]
    395a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    395e:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    3960:	7aba      	ldrb	r2, [r7, #10]
    3962:	f242 33d8 	movw	r3, #9176	; 0x23d8
    3966:	f2c0 0301 	movt	r3, #1
    396a:	5c9b      	ldrb	r3, [r3, r2]
    396c:	2bff      	cmp	r3, #255	; 0xff
    396e:	d11b      	bne.n	39a8 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    3970:	683b      	ldr	r3, [r7, #0]
    3972:	2b00      	cmp	r3, #0
    3974:	dd02      	ble.n	397c <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    3976:	683b      	ldr	r3, [r7, #0]
    3978:	60fb      	str	r3, [r7, #12]
    397a:	e002      	b.n	3982 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    397c:	f04f 0300 	mov.w	r3, #0
    3980:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3982:	68fa      	ldr	r2, [r7, #12]
    3984:	4613      	mov	r3, r2
    3986:	ea4f 3303 	mov.w	r3, r3, lsl #12
    398a:	ebc2 0103 	rsb	r1, r2, r3
    398e:	7afb      	ldrb	r3, [r7, #11]
    3990:	f240 0210 	movw	r2, #16
    3994:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3998:	ea4f 0383 	mov.w	r3, r3, lsl #2
    399c:	4413      	add	r3, r2
    399e:	885b      	ldrh	r3, [r3, #2]
    39a0:	fbb1 f3f3 	udiv	r3, r1, r3
    39a4:	813b      	strh	r3, [r7, #8]
    39a6:	e03f      	b.n	3a28 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    39a8:	7aba      	ldrb	r2, [r7, #10]
    39aa:	f242 4308 	movw	r3, #9224	; 0x2408
    39ae:	f2c0 0301 	movt	r3, #1
    39b2:	5c9b      	ldrb	r3, [r3, r2]
    39b4:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    39b6:	7cba      	ldrb	r2, [r7, #18]
    39b8:	f240 53b4 	movw	r3, #1460	; 0x5b4
    39bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39c0:	5c9b      	ldrb	r3, [r3, r2]
    39c2:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    39c4:	f640 73ff 	movw	r3, #4095	; 0xfff
    39c8:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    39ca:	7cfa      	ldrb	r2, [r7, #19]
    39cc:	f242 4338 	movw	r3, #9272	; 0x2438
    39d0:	f2c0 0301 	movt	r3, #1
    39d4:	5c9b      	ldrb	r3, [r3, r2]
    39d6:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    39d8:	7cfa      	ldrb	r2, [r7, #19]
    39da:	f242 433c 	movw	r3, #9276	; 0x243c
    39de:	f2c0 0301 	movt	r3, #1
    39e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    39e6:	b21b      	sxth	r3, r3
    39e8:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    39ea:	7afb      	ldrb	r3, [r7, #11]
    39ec:	f240 0210 	movw	r2, #16
    39f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39f8:	4413      	add	r3, r2
    39fa:	885b      	ldrh	r3, [r3, #2]
    39fc:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    39fe:	697a      	ldr	r2, [r7, #20]
    3a00:	683b      	ldr	r3, [r7, #0]
    3a02:	ebc3 0302 	rsb	r3, r3, r2
    3a06:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    3a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3a0a:	b29a      	uxth	r2, r3
    3a0c:	69bb      	ldr	r3, [r7, #24]
    3a0e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3a10:	fb01 f103 	mul.w	r1, r1, r3
    3a14:	69fb      	ldr	r3, [r7, #28]
    3a16:	fbb1 f1f3 	udiv	r1, r1, r3
    3a1a:	6a3b      	ldr	r3, [r7, #32]
    3a1c:	fbb1 f3f3 	udiv	r3, r1, r3
    3a20:	b29b      	uxth	r3, r3
    3a22:	ebc3 0302 	rsb	r3, r3, r2
    3a26:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3a28:	893a      	ldrh	r2, [r7, #8]
    3a2a:	f640 73ff 	movw	r3, #4095	; 0xfff
    3a2e:	429a      	cmp	r2, r3
    3a30:	d902      	bls.n	3a38 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3a32:	f640 73ff 	movw	r3, #4095	; 0xfff
    3a36:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    3a38:	893b      	ldrh	r3, [r7, #8]
}
    3a3a:	4618      	mov	r0, r3
    3a3c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3a40:	46bd      	mov	sp, r7
    3a42:	bc80      	pop	{r7}
    3a44:	4770      	bx	lr
    3a46:	bf00      	nop

00003a48 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3a48:	b580      	push	{r7, lr}
    3a4a:	b086      	sub	sp, #24
    3a4c:	af00      	add	r7, sp, #0
    3a4e:	4603      	mov	r3, r0
    3a50:	6039      	str	r1, [r7, #0]
    3a52:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3a54:	f04f 0300 	mov.w	r3, #0
    3a58:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3a5a:	f04f 0301 	mov.w	r3, #1
    3a5e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3a60:	79fb      	ldrb	r3, [r7, #7]
    3a62:	2b00      	cmp	r3, #0
    3a64:	d000      	beq.n	3a68 <ACE_convert_from_mA+0x20>
    3a66:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3a68:	79fa      	ldrb	r2, [r7, #7]
    3a6a:	f240 0318 	movw	r3, #24
    3a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a72:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3a76:	4413      	add	r3, r2
    3a78:	791b      	ldrb	r3, [r3, #4]
    3a7a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3a7c:	7dbb      	ldrb	r3, [r7, #22]
    3a7e:	2b2f      	cmp	r3, #47	; 0x2f
    3a80:	d900      	bls.n	3a84 <ACE_convert_from_mA+0x3c>
    3a82:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3a84:	7dba      	ldrb	r2, [r7, #22]
    3a86:	f242 3378 	movw	r3, #9080	; 0x2378
    3a8a:	f2c0 0301 	movt	r3, #1
    3a8e:	5c9b      	ldrb	r3, [r3, r2]
    3a90:	2b01      	cmp	r3, #1
    3a92:	d134      	bne.n	3afe <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3a94:	7dbb      	ldrb	r3, [r7, #22]
    3a96:	f003 0304 	and.w	r3, r3, #4
    3a9a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a9e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3aa0:	7dbb      	ldrb	r3, [r7, #22]
    3aa2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3aa6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3aaa:	b2db      	uxtb	r3, r3
    3aac:	4413      	add	r3, r2
    3aae:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3ab0:	7dfb      	ldrb	r3, [r7, #23]
    3ab2:	2b03      	cmp	r3, #3
    3ab4:	d823      	bhi.n	3afe <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3ab6:	7dfa      	ldrb	r2, [r7, #23]
    3ab8:	f242 234c 	movw	r3, #8780	; 0x224c
    3abc:	f2c0 0301 	movt	r3, #1
    3ac0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3ac4:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    3ac6:	683b      	ldr	r3, [r7, #0]
    3ac8:	693a      	ldr	r2, [r7, #16]
    3aca:	fb02 f203 	mul.w	r2, r2, r3
    3ace:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3ad2:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3ad6:	fba3 1302 	umull	r1, r3, r3, r2
    3ada:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3ade:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3ae0:	79fb      	ldrb	r3, [r7, #7]
    3ae2:	4618      	mov	r0, r3
    3ae4:	68f9      	ldr	r1, [r7, #12]
    3ae6:	f7ff fee9 	bl	38bc <convert_mV_to_ppe_value>
    3aea:	4603      	mov	r3, r0
    3aec:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3aee:	897a      	ldrh	r2, [r7, #10]
    3af0:	f640 73ff 	movw	r3, #4095	; 0xfff
    3af4:	429a      	cmp	r2, r3
    3af6:	d902      	bls.n	3afe <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3af8:	f640 73ff 	movw	r3, #4095	; 0xfff
    3afc:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3afe:	897b      	ldrh	r3, [r7, #10]
}
    3b00:	4618      	mov	r0, r3
    3b02:	f107 0718 	add.w	r7, r7, #24
    3b06:	46bd      	mov	sp, r7
    3b08:	bd80      	pop	{r7, pc}
    3b0a:	bf00      	nop

00003b0c <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3b0c:	b580      	push	{r7, lr}
    3b0e:	b086      	sub	sp, #24
    3b10:	af00      	add	r7, sp, #0
    3b12:	4603      	mov	r3, r0
    3b14:	6039      	str	r1, [r7, #0]
    3b16:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3b18:	f04f 0300 	mov.w	r3, #0
    3b1c:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3b1e:	f04f 0301 	mov.w	r3, #1
    3b22:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3b24:	79fb      	ldrb	r3, [r7, #7]
    3b26:	2b00      	cmp	r3, #0
    3b28:	d000      	beq.n	3b2c <ACE_convert_from_uA+0x20>
    3b2a:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3b2c:	79fa      	ldrb	r2, [r7, #7]
    3b2e:	f240 0318 	movw	r3, #24
    3b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b36:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3b3a:	4413      	add	r3, r2
    3b3c:	791b      	ldrb	r3, [r3, #4]
    3b3e:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3b40:	7dbb      	ldrb	r3, [r7, #22]
    3b42:	2b2f      	cmp	r3, #47	; 0x2f
    3b44:	d900      	bls.n	3b48 <ACE_convert_from_uA+0x3c>
    3b46:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3b48:	7dba      	ldrb	r2, [r7, #22]
    3b4a:	f242 3378 	movw	r3, #9080	; 0x2378
    3b4e:	f2c0 0301 	movt	r3, #1
    3b52:	5c9b      	ldrb	r3, [r3, r2]
    3b54:	2b01      	cmp	r3, #1
    3b56:	d134      	bne.n	3bc2 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3b58:	7dbb      	ldrb	r3, [r7, #22]
    3b5a:	f003 0304 	and.w	r3, r3, #4
    3b5e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3b62:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3b64:	7dbb      	ldrb	r3, [r7, #22]
    3b66:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3b6a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3b6e:	b2db      	uxtb	r3, r3
    3b70:	4413      	add	r3, r2
    3b72:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3b74:	7dfb      	ldrb	r3, [r7, #23]
    3b76:	2b03      	cmp	r3, #3
    3b78:	d823      	bhi.n	3bc2 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3b7a:	7dfa      	ldrb	r2, [r7, #23]
    3b7c:	f242 234c 	movw	r3, #8780	; 0x224c
    3b80:	f2c0 0301 	movt	r3, #1
    3b84:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3b88:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    3b8a:	683b      	ldr	r3, [r7, #0]
    3b8c:	693a      	ldr	r2, [r7, #16]
    3b8e:	fb02 f203 	mul.w	r2, r2, r3
    3b92:	f241 7359 	movw	r3, #5977	; 0x1759
    3b96:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    3b9a:	fba3 1302 	umull	r1, r3, r3, r2
    3b9e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    3ba2:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3ba4:	79fb      	ldrb	r3, [r7, #7]
    3ba6:	4618      	mov	r0, r3
    3ba8:	68f9      	ldr	r1, [r7, #12]
    3baa:	f7ff fe87 	bl	38bc <convert_mV_to_ppe_value>
    3bae:	4603      	mov	r3, r0
    3bb0:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3bb2:	897a      	ldrh	r2, [r7, #10]
    3bb4:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bb8:	429a      	cmp	r2, r3
    3bba:	d902      	bls.n	3bc2 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3bbc:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bc0:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3bc2:	897b      	ldrh	r3, [r7, #10]
}
    3bc4:	4618      	mov	r0, r3
    3bc6:	f107 0718 	add.w	r7, r7, #24
    3bca:	46bd      	mov	sp, r7
    3bcc:	bd80      	pop	{r7, pc}
    3bce:	bf00      	nop

00003bd0 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3bd0:	b580      	push	{r7, lr}
    3bd2:	b084      	sub	sp, #16
    3bd4:	af00      	add	r7, sp, #0
    3bd6:	4603      	mov	r3, r0
    3bd8:	6039      	str	r1, [r7, #0]
    3bda:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    3bdc:	683a      	ldr	r2, [r7, #0]
    3bde:	4613      	mov	r3, r2
    3be0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3be4:	4413      	add	r3, r2
    3be6:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3bea:	441a      	add	r2, r3
    3bec:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3bf0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3bf4:	fba3 1302 	umull	r1, r3, r3, r2
    3bf8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3bfc:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3bfe:	79fb      	ldrb	r3, [r7, #7]
    3c00:	4618      	mov	r0, r3
    3c02:	68f9      	ldr	r1, [r7, #12]
    3c04:	f7ff fe5a 	bl	38bc <convert_mV_to_ppe_value>
    3c08:	4603      	mov	r3, r0
    3c0a:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3c0c:	897a      	ldrh	r2, [r7, #10]
    3c0e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c12:	429a      	cmp	r2, r3
    3c14:	d902      	bls.n	3c1c <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3c16:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c1a:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3c1c:	897b      	ldrh	r3, [r7, #10]
}
    3c1e:	4618      	mov	r0, r3
    3c20:	f107 0710 	add.w	r7, r7, #16
    3c24:	46bd      	mov	sp, r7
    3c26:	bd80      	pop	{r7, pc}

00003c28 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3c28:	b580      	push	{r7, lr}
    3c2a:	b084      	sub	sp, #16
    3c2c:	af00      	add	r7, sp, #0
    3c2e:	4603      	mov	r3, r0
    3c30:	6039      	str	r1, [r7, #0]
    3c32:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    3c34:	683b      	ldr	r3, [r7, #0]
    3c36:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    3c3a:	f103 030b 	add.w	r3, r3, #11
    3c3e:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    3c40:	683b      	ldr	r3, [r7, #0]
    3c42:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3c46:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3c48:	79fb      	ldrb	r3, [r7, #7]
    3c4a:	4618      	mov	r0, r3
    3c4c:	68f9      	ldr	r1, [r7, #12]
    3c4e:	f7ff fe35 	bl	38bc <convert_mV_to_ppe_value>
    3c52:	4603      	mov	r3, r0
    3c54:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3c56:	897a      	ldrh	r2, [r7, #10]
    3c58:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c5c:	429a      	cmp	r2, r3
    3c5e:	d902      	bls.n	3c66 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3c60:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c64:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3c66:	897b      	ldrh	r3, [r7, #10]
}
    3c68:	4618      	mov	r0, r3
    3c6a:	f107 0710 	add.w	r7, r7, #16
    3c6e:	46bd      	mov	sp, r7
    3c70:	bd80      	pop	{r7, pc}
    3c72:	bf00      	nop

00003c74 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3c74:	b580      	push	{r7, lr}
    3c76:	b084      	sub	sp, #16
    3c78:	af00      	add	r7, sp, #0
    3c7a:	4603      	mov	r3, r0
    3c7c:	6039      	str	r1, [r7, #0]
    3c7e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    3c80:	683b      	ldr	r3, [r7, #0]
    3c82:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    3c86:	f103 0303 	add.w	r3, r3, #3
    3c8a:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    3c8c:	683b      	ldr	r3, [r7, #0]
    3c8e:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    3c90:	68fa      	ldr	r2, [r7, #12]
    3c92:	4613      	mov	r3, r2
    3c94:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c98:	441a      	add	r2, r3
    3c9a:	f648 6339 	movw	r3, #36409	; 0x8e39
    3c9e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    3ca2:	fba3 1302 	umull	r1, r3, r3, r2
    3ca6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3caa:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3cac:	79fb      	ldrb	r3, [r7, #7]
    3cae:	4618      	mov	r0, r3
    3cb0:	68f9      	ldr	r1, [r7, #12]
    3cb2:	f7ff ff8d 	bl	3bd0 <ACE_convert_from_Kelvin>
    3cb6:	4603      	mov	r3, r0
    3cb8:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3cba:	897a      	ldrh	r2, [r7, #10]
    3cbc:	f640 73ff 	movw	r3, #4095	; 0xfff
    3cc0:	429a      	cmp	r2, r3
    3cc2:	d902      	bls.n	3cca <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3cc4:	f640 73ff 	movw	r3, #4095	; 0xfff
    3cc8:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3cca:	897b      	ldrh	r3, [r7, #10]
}
    3ccc:	4618      	mov	r0, r3
    3cce:	f107 0710 	add.w	r7, r7, #16
    3cd2:	46bd      	mov	sp, r7
    3cd4:	bd80      	pop	{r7, pc}
    3cd6:	bf00      	nop

00003cd8 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    3cd8:	b480      	push	{r7}
    3cda:	b085      	sub	sp, #20
    3cdc:	af00      	add	r7, sp, #0
    3cde:	6078      	str	r0, [r7, #4]
    3ce0:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    3ce2:	687b      	ldr	r3, [r7, #4]
    3ce4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3ce8:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    3cea:	683b      	ldr	r3, [r7, #0]
    3cec:	2b00      	cmp	r3, #0
    3cee:	d005      	beq.n	3cfc <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3cf0:	687b      	ldr	r3, [r7, #4]
    3cf2:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3cf6:	b2da      	uxtb	r2, r3
    3cf8:	683b      	ldr	r3, [r7, #0]
    3cfa:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    3cfc:	89fb      	ldrh	r3, [r7, #14]
}
    3cfe:	4618      	mov	r0, r3
    3d00:	f107 0714 	add.w	r7, r7, #20
    3d04:	46bd      	mov	sp, r7
    3d06:	bc80      	pop	{r7}
    3d08:	4770      	bx	lr
    3d0a:	bf00      	nop

00003d0c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3d0c:	b480      	push	{r7}
    3d0e:	b083      	sub	sp, #12
    3d10:	af00      	add	r7, sp, #0
    3d12:	4603      	mov	r3, r0
    3d14:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3d16:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d22:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d26:	88f9      	ldrh	r1, [r7, #6]
    3d28:	f001 011f 	and.w	r1, r1, #31
    3d2c:	f04f 0001 	mov.w	r0, #1
    3d30:	fa00 f101 	lsl.w	r1, r0, r1
    3d34:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d3c:	f107 070c 	add.w	r7, r7, #12
    3d40:	46bd      	mov	sp, r7
    3d42:	bc80      	pop	{r7}
    3d44:	4770      	bx	lr
    3d46:	bf00      	nop

00003d48 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3d48:	b480      	push	{r7}
    3d4a:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3d4c:	46bd      	mov	sp, r7
    3d4e:	bc80      	pop	{r7}
    3d50:	4770      	bx	lr
    3d52:	bf00      	nop

00003d54 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    3d54:	b480      	push	{r7}
    3d56:	b085      	sub	sp, #20
    3d58:	af00      	add	r7, sp, #0
    3d5a:	4603      	mov	r3, r0
    3d5c:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    3d5e:	f04f 0300 	mov.w	r3, #0
    3d62:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    3d64:	68fb      	ldr	r3, [r7, #12]
}
    3d66:	4618      	mov	r0, r3
    3d68:	f107 0714 	add.w	r7, r7, #20
    3d6c:	46bd      	mov	sp, r7
    3d6e:	bc80      	pop	{r7}
    3d70:	4770      	bx	lr
    3d72:	bf00      	nop

00003d74 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    3d74:	b480      	push	{r7}
    3d76:	b085      	sub	sp, #20
    3d78:	af00      	add	r7, sp, #0
    3d7a:	4603      	mov	r3, r0
    3d7c:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    3d7e:	f04f 0300 	mov.w	r3, #0
    3d82:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    3d84:	68fb      	ldr	r3, [r7, #12]
}
    3d86:	4618      	mov	r0, r3
    3d88:	f107 0714 	add.w	r7, r7, #20
    3d8c:	46bd      	mov	sp, r7
    3d8e:	bc80      	pop	{r7}
    3d90:	4770      	bx	lr
    3d92:	bf00      	nop

00003d94 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    3d94:	b480      	push	{r7}
    3d96:	b083      	sub	sp, #12
    3d98:	af00      	add	r7, sp, #0
    3d9a:	4602      	mov	r2, r0
    3d9c:	460b      	mov	r3, r1
    3d9e:	71fa      	strb	r2, [r7, #7]
    3da0:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    3da2:	f107 070c 	add.w	r7, r7, #12
    3da6:	46bd      	mov	sp, r7
    3da8:	bc80      	pop	{r7}
    3daa:	4770      	bx	lr

00003dac <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3dac:	b480      	push	{r7}
    3dae:	b083      	sub	sp, #12
    3db0:	af00      	add	r7, sp, #0
    3db2:	4602      	mov	r2, r0
    3db4:	460b      	mov	r3, r1
    3db6:	71fa      	strb	r2, [r7, #7]
    3db8:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3dba:	f107 070c 	add.w	r7, r7, #12
    3dbe:	46bd      	mov	sp, r7
    3dc0:	bc80      	pop	{r7}
    3dc2:	4770      	bx	lr

00003dc4 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3dc4:	b480      	push	{r7}
    3dc6:	b083      	sub	sp, #12
    3dc8:	af00      	add	r7, sp, #0
    3dca:	4602      	mov	r2, r0
    3dcc:	460b      	mov	r3, r1
    3dce:	71fa      	strb	r2, [r7, #7]
    3dd0:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3dd2:	f107 070c 	add.w	r7, r7, #12
    3dd6:	46bd      	mov	sp, r7
    3dd8:	bc80      	pop	{r7}
    3dda:	4770      	bx	lr

00003ddc <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3ddc:	b480      	push	{r7}
    3dde:	b083      	sub	sp, #12
    3de0:	af00      	add	r7, sp, #0
    3de2:	4602      	mov	r2, r0
    3de4:	460b      	mov	r3, r1
    3de6:	71fa      	strb	r2, [r7, #7]
    3de8:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3dea:	f107 070c 	add.w	r7, r7, #12
    3dee:	46bd      	mov	sp, r7
    3df0:	bc80      	pop	{r7}
    3df2:	4770      	bx	lr

00003df4 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    3df4:	b480      	push	{r7}
    3df6:	b083      	sub	sp, #12
    3df8:	af00      	add	r7, sp, #0
    3dfa:	4602      	mov	r2, r0
    3dfc:	460b      	mov	r3, r1
    3dfe:	71fa      	strb	r2, [r7, #7]
    3e00:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    3e02:	f107 070c 	add.w	r7, r7, #12
    3e06:	46bd      	mov	sp, r7
    3e08:	bc80      	pop	{r7}
    3e0a:	4770      	bx	lr

00003e0c <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    3e0c:	b480      	push	{r7}
    3e0e:	b085      	sub	sp, #20
    3e10:	af00      	add	r7, sp, #0
    3e12:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3e14:	f04f 0300 	mov.w	r3, #0
    3e18:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    3e1a:	7bfb      	ldrb	r3, [r7, #15]
}
    3e1c:	4618      	mov	r0, r3
    3e1e:	f107 0714 	add.w	r7, r7, #20
    3e22:	46bd      	mov	sp, r7
    3e24:	bc80      	pop	{r7}
    3e26:	4770      	bx	lr

00003e28 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    3e28:	b480      	push	{r7}
    3e2a:	b085      	sub	sp, #20
    3e2c:	af00      	add	r7, sp, #0
    3e2e:	4603      	mov	r3, r0
    3e30:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    3e32:	f04f 33ff 	mov.w	r3, #4294967295
    3e36:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    3e38:	68fb      	ldr	r3, [r7, #12]
}
    3e3a:	4618      	mov	r0, r3
    3e3c:	f107 0714 	add.w	r7, r7, #20
    3e40:	46bd      	mov	sp, r7
    3e42:	bc80      	pop	{r7}
    3e44:	4770      	bx	lr
    3e46:	bf00      	nop

00003e48 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    3e48:	b480      	push	{r7}
    3e4a:	b085      	sub	sp, #20
    3e4c:	af00      	add	r7, sp, #0
    3e4e:	4603      	mov	r3, r0
    3e50:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    3e52:	f04f 0300 	mov.w	r3, #0
    3e56:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    3e58:	68fb      	ldr	r3, [r7, #12]
}
    3e5a:	4618      	mov	r0, r3
    3e5c:	f107 0714 	add.w	r7, r7, #20
    3e60:	46bd      	mov	sp, r7
    3e62:	bc80      	pop	{r7}
    3e64:	4770      	bx	lr
    3e66:	bf00      	nop

00003e68 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    3e68:	b480      	push	{r7}
    3e6a:	b085      	sub	sp, #20
    3e6c:	af00      	add	r7, sp, #0
    3e6e:	4603      	mov	r3, r0
    3e70:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    3e72:	f04f 0301 	mov.w	r3, #1
    3e76:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    3e78:	7bfb      	ldrb	r3, [r7, #15]
}
    3e7a:	4618      	mov	r0, r3
    3e7c:	f107 0714 	add.w	r7, r7, #20
    3e80:	46bd      	mov	sp, r7
    3e82:	bc80      	pop	{r7}
    3e84:	4770      	bx	lr
    3e86:	bf00      	nop

00003e88 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    3e88:	b480      	push	{r7}
    3e8a:	b085      	sub	sp, #20
    3e8c:	af00      	add	r7, sp, #0
    3e8e:	4603      	mov	r3, r0
    3e90:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    3e92:	f04f 0300 	mov.w	r3, #0
    3e96:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    3e98:	68fb      	ldr	r3, [r7, #12]
}
    3e9a:	4618      	mov	r0, r3
    3e9c:	f107 0714 	add.w	r7, r7, #20
    3ea0:	46bd      	mov	sp, r7
    3ea2:	bc80      	pop	{r7}
    3ea4:	4770      	bx	lr
    3ea6:	bf00      	nop

00003ea8 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3ea8:	b480      	push	{r7}
    3eaa:	b085      	sub	sp, #20
    3eac:	af00      	add	r7, sp, #0
    3eae:	4603      	mov	r3, r0
    3eb0:	6039      	str	r1, [r7, #0]
    3eb2:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3eb4:	f04f 0300 	mov.w	r3, #0
    3eb8:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    3eba:	7bfb      	ldrb	r3, [r7, #15]
}
    3ebc:	4618      	mov	r0, r3
    3ebe:	f107 0714 	add.w	r7, r7, #20
    3ec2:	46bd      	mov	sp, r7
    3ec4:	bc80      	pop	{r7}
    3ec6:	4770      	bx	lr

00003ec8 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3ec8:	b480      	push	{r7}
    3eca:	b085      	sub	sp, #20
    3ecc:	af00      	add	r7, sp, #0
    3ece:	4603      	mov	r3, r0
    3ed0:	6039      	str	r1, [r7, #0]
    3ed2:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3ed4:	f04f 0300 	mov.w	r3, #0
    3ed8:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3eda:	7bfb      	ldrb	r3, [r7, #15]
}
    3edc:	4618      	mov	r0, r3
    3ede:	f107 0714 	add.w	r7, r7, #20
    3ee2:	46bd      	mov	sp, r7
    3ee4:	bc80      	pop	{r7}
    3ee6:	4770      	bx	lr

00003ee8 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3ee8:	b480      	push	{r7}
    3eea:	b083      	sub	sp, #12
    3eec:	af00      	add	r7, sp, #0
    3eee:	4603      	mov	r3, r0
    3ef0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3ef2:	f107 070c 	add.w	r7, r7, #12
    3ef6:	46bd      	mov	sp, r7
    3ef8:	bc80      	pop	{r7}
    3efa:	4770      	bx	lr

00003efc <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3efc:	b480      	push	{r7}
    3efe:	b083      	sub	sp, #12
    3f00:	af00      	add	r7, sp, #0
    3f02:	4603      	mov	r3, r0
    3f04:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3f06:	f107 070c 	add.w	r7, r7, #12
    3f0a:	46bd      	mov	sp, r7
    3f0c:	bc80      	pop	{r7}
    3f0e:	4770      	bx	lr

00003f10 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3f10:	b480      	push	{r7}
    3f12:	b083      	sub	sp, #12
    3f14:	af00      	add	r7, sp, #0
    3f16:	4603      	mov	r3, r0
    3f18:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3f1a:	f107 070c 	add.w	r7, r7, #12
    3f1e:	46bd      	mov	sp, r7
    3f20:	bc80      	pop	{r7}
    3f22:	4770      	bx	lr

00003f24 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3f24:	b480      	push	{r7}
    3f26:	b083      	sub	sp, #12
    3f28:	af00      	add	r7, sp, #0
    3f2a:	4603      	mov	r3, r0
    3f2c:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3f2e:	f107 070c 	add.w	r7, r7, #12
    3f32:	46bd      	mov	sp, r7
    3f34:	bc80      	pop	{r7}
    3f36:	4770      	bx	lr

00003f38 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3f38:	b480      	push	{r7}
    3f3a:	b083      	sub	sp, #12
    3f3c:	af00      	add	r7, sp, #0
    3f3e:	4603      	mov	r3, r0
    3f40:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3f42:	f107 070c 	add.w	r7, r7, #12
    3f46:	46bd      	mov	sp, r7
    3f48:	bc80      	pop	{r7}
    3f4a:	4770      	bx	lr

00003f4c <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3f4c:	b480      	push	{r7}
    3f4e:	b083      	sub	sp, #12
    3f50:	af00      	add	r7, sp, #0
    3f52:	4603      	mov	r3, r0
    3f54:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3f56:	f107 070c 	add.w	r7, r7, #12
    3f5a:	46bd      	mov	sp, r7
    3f5c:	bc80      	pop	{r7}
    3f5e:	4770      	bx	lr

00003f60 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3f60:	b480      	push	{r7}
    3f62:	b083      	sub	sp, #12
    3f64:	af00      	add	r7, sp, #0
    3f66:	4603      	mov	r3, r0
    3f68:	6039      	str	r1, [r7, #0]
    3f6a:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3f6c:	f107 070c 	add.w	r7, r7, #12
    3f70:	46bd      	mov	sp, r7
    3f72:	bc80      	pop	{r7}
    3f74:	4770      	bx	lr
    3f76:	bf00      	nop

00003f78 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    3f78:	b480      	push	{r7}
    3f7a:	b083      	sub	sp, #12
    3f7c:	af00      	add	r7, sp, #0
    3f7e:	4603      	mov	r3, r0
    3f80:	6039      	str	r1, [r7, #0]
    3f82:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3f84:	f107 070c 	add.w	r7, r7, #12
    3f88:	46bd      	mov	sp, r7
    3f8a:	bc80      	pop	{r7}
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop

00003f90 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3f90:	b480      	push	{r7}
    3f92:	b083      	sub	sp, #12
    3f94:	af00      	add	r7, sp, #0
    3f96:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3f98:	f107 070c 	add.w	r7, r7, #12
    3f9c:	46bd      	mov	sp, r7
    3f9e:	bc80      	pop	{r7}
    3fa0:	4770      	bx	lr
    3fa2:	bf00      	nop

00003fa4 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3fa4:	b480      	push	{r7}
    3fa6:	b083      	sub	sp, #12
    3fa8:	af00      	add	r7, sp, #0
    3faa:	4603      	mov	r3, r0
    3fac:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3fae:	f107 070c 	add.w	r7, r7, #12
    3fb2:	46bd      	mov	sp, r7
    3fb4:	bc80      	pop	{r7}
    3fb6:	4770      	bx	lr

00003fb8 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3fb8:	4668      	mov	r0, sp
    3fba:	f020 0107 	bic.w	r1, r0, #7
    3fbe:	468d      	mov	sp, r1
    3fc0:	b589      	push	{r0, r3, r7, lr}
    3fc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3fc4:	f04f 0000 	mov.w	r0, #0
    3fc8:	f7ff ffec 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3fcc:	f04f 0076 	mov.w	r0, #118	; 0x76
    3fd0:	f7ff fe9c 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    3fd4:	46bd      	mov	sp, r7
    3fd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fda:	4685      	mov	sp, r0
    3fdc:	4770      	bx	lr
    3fde:	bf00      	nop

00003fe0 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3fe0:	4668      	mov	r0, sp
    3fe2:	f020 0107 	bic.w	r1, r0, #7
    3fe6:	468d      	mov	sp, r1
    3fe8:	b589      	push	{r0, r3, r7, lr}
    3fea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3fec:	f04f 0001 	mov.w	r0, #1
    3ff0:	f7ff ffd8 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3ff4:	f04f 0077 	mov.w	r0, #119	; 0x77
    3ff8:	f7ff fe88 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    3ffc:	46bd      	mov	sp, r7
    3ffe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4002:	4685      	mov	sp, r0
    4004:	4770      	bx	lr
    4006:	bf00      	nop

00004008 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    4008:	4668      	mov	r0, sp
    400a:	f020 0107 	bic.w	r1, r0, #7
    400e:	468d      	mov	sp, r1
    4010:	b589      	push	{r0, r3, r7, lr}
    4012:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    4014:	f04f 0002 	mov.w	r0, #2
    4018:	f7ff ffc4 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    401c:	f04f 0078 	mov.w	r0, #120	; 0x78
    4020:	f7ff fe74 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4024:	46bd      	mov	sp, r7
    4026:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    402a:	4685      	mov	sp, r0
    402c:	4770      	bx	lr
    402e:	bf00      	nop

00004030 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    4030:	4668      	mov	r0, sp
    4032:	f020 0107 	bic.w	r1, r0, #7
    4036:	468d      	mov	sp, r1
    4038:	b589      	push	{r0, r3, r7, lr}
    403a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    403c:	f04f 0003 	mov.w	r0, #3
    4040:	f7ff ffb0 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    4044:	f04f 0079 	mov.w	r0, #121	; 0x79
    4048:	f7ff fe60 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    404c:	46bd      	mov	sp, r7
    404e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4052:	4685      	mov	sp, r0
    4054:	4770      	bx	lr
    4056:	bf00      	nop

00004058 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    4058:	4668      	mov	r0, sp
    405a:	f020 0107 	bic.w	r1, r0, #7
    405e:	468d      	mov	sp, r1
    4060:	b589      	push	{r0, r3, r7, lr}
    4062:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    4064:	f04f 0004 	mov.w	r0, #4
    4068:	f7ff ff9c 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    406c:	f04f 007a 	mov.w	r0, #122	; 0x7a
    4070:	f7ff fe4c 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4074:	46bd      	mov	sp, r7
    4076:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    407a:	4685      	mov	sp, r0
    407c:	4770      	bx	lr
    407e:	bf00      	nop

00004080 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    4080:	4668      	mov	r0, sp
    4082:	f020 0107 	bic.w	r1, r0, #7
    4086:	468d      	mov	sp, r1
    4088:	b589      	push	{r0, r3, r7, lr}
    408a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    408c:	f04f 0005 	mov.w	r0, #5
    4090:	f7ff ff88 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    4094:	f04f 007b 	mov.w	r0, #123	; 0x7b
    4098:	f7ff fe38 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    409c:	46bd      	mov	sp, r7
    409e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40a2:	4685      	mov	sp, r0
    40a4:	4770      	bx	lr
    40a6:	bf00      	nop

000040a8 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    40a8:	4668      	mov	r0, sp
    40aa:	f020 0107 	bic.w	r1, r0, #7
    40ae:	468d      	mov	sp, r1
    40b0:	b589      	push	{r0, r3, r7, lr}
    40b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    40b4:	f04f 0006 	mov.w	r0, #6
    40b8:	f7ff ff74 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    40bc:	f04f 007c 	mov.w	r0, #124	; 0x7c
    40c0:	f7ff fe24 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    40c4:	46bd      	mov	sp, r7
    40c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40ca:	4685      	mov	sp, r0
    40cc:	4770      	bx	lr
    40ce:	bf00      	nop

000040d0 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    40d0:	4668      	mov	r0, sp
    40d2:	f020 0107 	bic.w	r1, r0, #7
    40d6:	468d      	mov	sp, r1
    40d8:	b589      	push	{r0, r3, r7, lr}
    40da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    40dc:	f04f 0007 	mov.w	r0, #7
    40e0:	f7ff ff60 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    40e4:	f04f 007d 	mov.w	r0, #125	; 0x7d
    40e8:	f7ff fe10 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    40ec:	46bd      	mov	sp, r7
    40ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40f2:	4685      	mov	sp, r0
    40f4:	4770      	bx	lr
    40f6:	bf00      	nop

000040f8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    40f8:	4668      	mov	r0, sp
    40fa:	f020 0107 	bic.w	r1, r0, #7
    40fe:	468d      	mov	sp, r1
    4100:	b589      	push	{r0, r3, r7, lr}
    4102:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    4104:	f04f 0008 	mov.w	r0, #8
    4108:	f7ff ff4c 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    410c:	f04f 007e 	mov.w	r0, #126	; 0x7e
    4110:	f7ff fdfc 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4114:	46bd      	mov	sp, r7
    4116:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    411a:	4685      	mov	sp, r0
    411c:	4770      	bx	lr
    411e:	bf00      	nop

00004120 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    4120:	4668      	mov	r0, sp
    4122:	f020 0107 	bic.w	r1, r0, #7
    4126:	468d      	mov	sp, r1
    4128:	b589      	push	{r0, r3, r7, lr}
    412a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    412c:	f04f 0009 	mov.w	r0, #9
    4130:	f7ff ff38 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    4134:	f04f 007f 	mov.w	r0, #127	; 0x7f
    4138:	f7ff fde8 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    413c:	46bd      	mov	sp, r7
    413e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4142:	4685      	mov	sp, r0
    4144:	4770      	bx	lr
    4146:	bf00      	nop

00004148 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    4148:	4668      	mov	r0, sp
    414a:	f020 0107 	bic.w	r1, r0, #7
    414e:	468d      	mov	sp, r1
    4150:	b589      	push	{r0, r3, r7, lr}
    4152:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    4154:	f04f 000a 	mov.w	r0, #10
    4158:	f7ff ff24 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    415c:	f04f 0080 	mov.w	r0, #128	; 0x80
    4160:	f7ff fdd4 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4164:	46bd      	mov	sp, r7
    4166:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    416a:	4685      	mov	sp, r0
    416c:	4770      	bx	lr
    416e:	bf00      	nop

00004170 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    4170:	4668      	mov	r0, sp
    4172:	f020 0107 	bic.w	r1, r0, #7
    4176:	468d      	mov	sp, r1
    4178:	b589      	push	{r0, r3, r7, lr}
    417a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    417c:	f04f 000b 	mov.w	r0, #11
    4180:	f7ff ff10 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    4184:	f04f 0081 	mov.w	r0, #129	; 0x81
    4188:	f7ff fdc0 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    418c:	46bd      	mov	sp, r7
    418e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4192:	4685      	mov	sp, r0
    4194:	4770      	bx	lr
    4196:	bf00      	nop

00004198 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    4198:	4668      	mov	r0, sp
    419a:	f020 0107 	bic.w	r1, r0, #7
    419e:	468d      	mov	sp, r1
    41a0:	b589      	push	{r0, r3, r7, lr}
    41a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    41a4:	f04f 000c 	mov.w	r0, #12
    41a8:	f7ff fefc 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    41ac:	f04f 0082 	mov.w	r0, #130	; 0x82
    41b0:	f7ff fdac 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    41b4:	46bd      	mov	sp, r7
    41b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41ba:	4685      	mov	sp, r0
    41bc:	4770      	bx	lr
    41be:	bf00      	nop

000041c0 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    41c0:	4668      	mov	r0, sp
    41c2:	f020 0107 	bic.w	r1, r0, #7
    41c6:	468d      	mov	sp, r1
    41c8:	b589      	push	{r0, r3, r7, lr}
    41ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    41cc:	f04f 000d 	mov.w	r0, #13
    41d0:	f7ff fee8 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    41d4:	f04f 0083 	mov.w	r0, #131	; 0x83
    41d8:	f7ff fd98 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    41dc:	46bd      	mov	sp, r7
    41de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41e2:	4685      	mov	sp, r0
    41e4:	4770      	bx	lr
    41e6:	bf00      	nop

000041e8 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    41e8:	4668      	mov	r0, sp
    41ea:	f020 0107 	bic.w	r1, r0, #7
    41ee:	468d      	mov	sp, r1
    41f0:	b589      	push	{r0, r3, r7, lr}
    41f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    41f4:	f04f 000e 	mov.w	r0, #14
    41f8:	f7ff fed4 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    41fc:	f04f 0084 	mov.w	r0, #132	; 0x84
    4200:	f7ff fd84 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4204:	46bd      	mov	sp, r7
    4206:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    420a:	4685      	mov	sp, r0
    420c:	4770      	bx	lr
    420e:	bf00      	nop

00004210 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    4210:	4668      	mov	r0, sp
    4212:	f020 0107 	bic.w	r1, r0, #7
    4216:	468d      	mov	sp, r1
    4218:	b589      	push	{r0, r3, r7, lr}
    421a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    421c:	f04f 000f 	mov.w	r0, #15
    4220:	f7ff fec0 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    4224:	f04f 0085 	mov.w	r0, #133	; 0x85
    4228:	f7ff fd70 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    422c:	46bd      	mov	sp, r7
    422e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4232:	4685      	mov	sp, r0
    4234:	4770      	bx	lr
    4236:	bf00      	nop

00004238 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    4238:	4668      	mov	r0, sp
    423a:	f020 0107 	bic.w	r1, r0, #7
    423e:	468d      	mov	sp, r1
    4240:	b589      	push	{r0, r3, r7, lr}
    4242:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    4244:	f04f 0010 	mov.w	r0, #16
    4248:	f7ff feac 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    424c:	f04f 0086 	mov.w	r0, #134	; 0x86
    4250:	f7ff fd5c 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4254:	46bd      	mov	sp, r7
    4256:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    425a:	4685      	mov	sp, r0
    425c:	4770      	bx	lr
    425e:	bf00      	nop

00004260 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    4260:	4668      	mov	r0, sp
    4262:	f020 0107 	bic.w	r1, r0, #7
    4266:	468d      	mov	sp, r1
    4268:	b589      	push	{r0, r3, r7, lr}
    426a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    426c:	f04f 0011 	mov.w	r0, #17
    4270:	f7ff fe98 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    4274:	f04f 0087 	mov.w	r0, #135	; 0x87
    4278:	f7ff fd48 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    427c:	46bd      	mov	sp, r7
    427e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4282:	4685      	mov	sp, r0
    4284:	4770      	bx	lr
    4286:	bf00      	nop

00004288 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    4288:	4668      	mov	r0, sp
    428a:	f020 0107 	bic.w	r1, r0, #7
    428e:	468d      	mov	sp, r1
    4290:	b589      	push	{r0, r3, r7, lr}
    4292:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    4294:	f04f 0012 	mov.w	r0, #18
    4298:	f7ff fe84 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    429c:	f04f 0088 	mov.w	r0, #136	; 0x88
    42a0:	f7ff fd34 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    42a4:	46bd      	mov	sp, r7
    42a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42aa:	4685      	mov	sp, r0
    42ac:	4770      	bx	lr
    42ae:	bf00      	nop

000042b0 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    42b0:	4668      	mov	r0, sp
    42b2:	f020 0107 	bic.w	r1, r0, #7
    42b6:	468d      	mov	sp, r1
    42b8:	b589      	push	{r0, r3, r7, lr}
    42ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    42bc:	f04f 0013 	mov.w	r0, #19
    42c0:	f7ff fe70 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    42c4:	f04f 0089 	mov.w	r0, #137	; 0x89
    42c8:	f7ff fd20 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    42cc:	46bd      	mov	sp, r7
    42ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42d2:	4685      	mov	sp, r0
    42d4:	4770      	bx	lr
    42d6:	bf00      	nop

000042d8 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    42d8:	4668      	mov	r0, sp
    42da:	f020 0107 	bic.w	r1, r0, #7
    42de:	468d      	mov	sp, r1
    42e0:	b589      	push	{r0, r3, r7, lr}
    42e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    42e4:	f04f 0014 	mov.w	r0, #20
    42e8:	f7ff fe5c 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    42ec:	f04f 008a 	mov.w	r0, #138	; 0x8a
    42f0:	f7ff fd0c 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    42f4:	46bd      	mov	sp, r7
    42f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42fa:	4685      	mov	sp, r0
    42fc:	4770      	bx	lr
    42fe:	bf00      	nop

00004300 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    4300:	4668      	mov	r0, sp
    4302:	f020 0107 	bic.w	r1, r0, #7
    4306:	468d      	mov	sp, r1
    4308:	b589      	push	{r0, r3, r7, lr}
    430a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    430c:	f04f 0015 	mov.w	r0, #21
    4310:	f7ff fe48 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    4314:	f04f 008b 	mov.w	r0, #139	; 0x8b
    4318:	f7ff fcf8 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    431c:	46bd      	mov	sp, r7
    431e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4322:	4685      	mov	sp, r0
    4324:	4770      	bx	lr
    4326:	bf00      	nop

00004328 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    4328:	4668      	mov	r0, sp
    432a:	f020 0107 	bic.w	r1, r0, #7
    432e:	468d      	mov	sp, r1
    4330:	b589      	push	{r0, r3, r7, lr}
    4332:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    4334:	f04f 0016 	mov.w	r0, #22
    4338:	f7ff fe34 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    433c:	f04f 008c 	mov.w	r0, #140	; 0x8c
    4340:	f7ff fce4 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4344:	46bd      	mov	sp, r7
    4346:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    434a:	4685      	mov	sp, r0
    434c:	4770      	bx	lr
    434e:	bf00      	nop

00004350 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    4350:	4668      	mov	r0, sp
    4352:	f020 0107 	bic.w	r1, r0, #7
    4356:	468d      	mov	sp, r1
    4358:	b589      	push	{r0, r3, r7, lr}
    435a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    435c:	f04f 0017 	mov.w	r0, #23
    4360:	f7ff fe20 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    4364:	f04f 008d 	mov.w	r0, #141	; 0x8d
    4368:	f7ff fcd0 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    436c:	46bd      	mov	sp, r7
    436e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4372:	4685      	mov	sp, r0
    4374:	4770      	bx	lr
    4376:	bf00      	nop

00004378 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    4378:	4668      	mov	r0, sp
    437a:	f020 0107 	bic.w	r1, r0, #7
    437e:	468d      	mov	sp, r1
    4380:	b589      	push	{r0, r3, r7, lr}
    4382:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    4384:	f04f 0018 	mov.w	r0, #24
    4388:	f7ff fe0c 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    438c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    4390:	f7ff fcbc 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4394:	46bd      	mov	sp, r7
    4396:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    439a:	4685      	mov	sp, r0
    439c:	4770      	bx	lr
    439e:	bf00      	nop

000043a0 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    43a0:	4668      	mov	r0, sp
    43a2:	f020 0107 	bic.w	r1, r0, #7
    43a6:	468d      	mov	sp, r1
    43a8:	b589      	push	{r0, r3, r7, lr}
    43aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    43ac:	f04f 0019 	mov.w	r0, #25
    43b0:	f7ff fdf8 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    43b4:	f04f 008f 	mov.w	r0, #143	; 0x8f
    43b8:	f7ff fca8 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    43bc:	46bd      	mov	sp, r7
    43be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43c2:	4685      	mov	sp, r0
    43c4:	4770      	bx	lr
    43c6:	bf00      	nop

000043c8 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    43c8:	4668      	mov	r0, sp
    43ca:	f020 0107 	bic.w	r1, r0, #7
    43ce:	468d      	mov	sp, r1
    43d0:	b589      	push	{r0, r3, r7, lr}
    43d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    43d4:	f04f 001a 	mov.w	r0, #26
    43d8:	f7ff fde4 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    43dc:	f04f 0090 	mov.w	r0, #144	; 0x90
    43e0:	f7ff fc94 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    43e4:	46bd      	mov	sp, r7
    43e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43ea:	4685      	mov	sp, r0
    43ec:	4770      	bx	lr
    43ee:	bf00      	nop

000043f0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    43f0:	4668      	mov	r0, sp
    43f2:	f020 0107 	bic.w	r1, r0, #7
    43f6:	468d      	mov	sp, r1
    43f8:	b589      	push	{r0, r3, r7, lr}
    43fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    43fc:	f04f 001b 	mov.w	r0, #27
    4400:	f7ff fdd0 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    4404:	f04f 0091 	mov.w	r0, #145	; 0x91
    4408:	f7ff fc80 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    440c:	46bd      	mov	sp, r7
    440e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4412:	4685      	mov	sp, r0
    4414:	4770      	bx	lr
    4416:	bf00      	nop

00004418 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    4418:	4668      	mov	r0, sp
    441a:	f020 0107 	bic.w	r1, r0, #7
    441e:	468d      	mov	sp, r1
    4420:	b589      	push	{r0, r3, r7, lr}
    4422:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    4424:	f04f 001c 	mov.w	r0, #28
    4428:	f7ff fdbc 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    442c:	f04f 0092 	mov.w	r0, #146	; 0x92
    4430:	f7ff fc6c 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4434:	46bd      	mov	sp, r7
    4436:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    443a:	4685      	mov	sp, r0
    443c:	4770      	bx	lr
    443e:	bf00      	nop

00004440 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    4440:	4668      	mov	r0, sp
    4442:	f020 0107 	bic.w	r1, r0, #7
    4446:	468d      	mov	sp, r1
    4448:	b589      	push	{r0, r3, r7, lr}
    444a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    444c:	f04f 001d 	mov.w	r0, #29
    4450:	f7ff fda8 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    4454:	f04f 0093 	mov.w	r0, #147	; 0x93
    4458:	f7ff fc58 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    445c:	46bd      	mov	sp, r7
    445e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4462:	4685      	mov	sp, r0
    4464:	4770      	bx	lr
    4466:	bf00      	nop

00004468 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    4468:	4668      	mov	r0, sp
    446a:	f020 0107 	bic.w	r1, r0, #7
    446e:	468d      	mov	sp, r1
    4470:	b589      	push	{r0, r3, r7, lr}
    4472:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    4474:	f04f 001e 	mov.w	r0, #30
    4478:	f7ff fd94 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    447c:	f04f 0094 	mov.w	r0, #148	; 0x94
    4480:	f7ff fc44 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    4484:	46bd      	mov	sp, r7
    4486:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    448a:	4685      	mov	sp, r0
    448c:	4770      	bx	lr
    448e:	bf00      	nop

00004490 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    4490:	4668      	mov	r0, sp
    4492:	f020 0107 	bic.w	r1, r0, #7
    4496:	468d      	mov	sp, r1
    4498:	b589      	push	{r0, r3, r7, lr}
    449a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    449c:	f04f 001f 	mov.w	r0, #31
    44a0:	f7ff fd80 	bl	3fa4 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    44a4:	f04f 0095 	mov.w	r0, #149	; 0x95
    44a8:	f7ff fc30 	bl	3d0c <NVIC_ClearPendingIRQ>
}
    44ac:	46bd      	mov	sp, r7
    44ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44b2:	4685      	mov	sp, r0
    44b4:	4770      	bx	lr
    44b6:	bf00      	nop

000044b8 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    44b8:	b580      	push	{r7, lr}
    44ba:	b084      	sub	sp, #16
    44bc:	af00      	add	r7, sp, #0
    44be:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    44c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    44c4:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    44c6:	f04f 0300 	mov.w	r3, #0
    44ca:	813b      	strh	r3, [r7, #8]
    44cc:	e02d      	b.n	452a <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    44ce:	8939      	ldrh	r1, [r7, #8]
    44d0:	f240 0228 	movw	r2, #40	; 0x28
    44d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    44d8:	460b      	mov	r3, r1
    44da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44de:	440b      	add	r3, r1
    44e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44e4:	4413      	add	r3, r2
    44e6:	681b      	ldr	r3, [r3, #0]
    44e8:	2b00      	cmp	r3, #0
    44ea:	d01a      	beq.n	4522 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    44ec:	8939      	ldrh	r1, [r7, #8]
    44ee:	f240 0228 	movw	r2, #40	; 0x28
    44f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    44f6:	460b      	mov	r3, r1
    44f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44fc:	440b      	add	r3, r1
    44fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4502:	4413      	add	r3, r2
    4504:	681b      	ldr	r3, [r3, #0]
    4506:	6878      	ldr	r0, [r7, #4]
    4508:	4619      	mov	r1, r3
    450a:	f04f 0209 	mov.w	r2, #9
    450e:	f003 fb1b 	bl	7b48 <strncmp>
    4512:	4603      	mov	r3, r0
    4514:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    4516:	68fb      	ldr	r3, [r7, #12]
    4518:	2b00      	cmp	r3, #0
    451a:	d102      	bne.n	4522 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    451c:	893b      	ldrh	r3, [r7, #8]
    451e:	817b      	strh	r3, [r7, #10]
                break;
    4520:	e006      	b.n	4530 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    4522:	893b      	ldrh	r3, [r7, #8]
    4524:	f103 0301 	add.w	r3, r3, #1
    4528:	813b      	strh	r3, [r7, #8]
    452a:	893b      	ldrh	r3, [r7, #8]
    452c:	2b01      	cmp	r3, #1
    452e:	d9ce      	bls.n	44ce <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    4530:	897b      	ldrh	r3, [r7, #10]
}
    4532:	4618      	mov	r0, r3
    4534:	f107 0710 	add.w	r7, r7, #16
    4538:	46bd      	mov	sp, r7
    453a:	bd80      	pop	{r7, pc}

0000453c <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    453c:	b480      	push	{r7}
    453e:	b085      	sub	sp, #20
    4540:	af00      	add	r7, sp, #0
    4542:	4603      	mov	r3, r0
    4544:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    4546:	88fb      	ldrh	r3, [r7, #6]
    4548:	2b01      	cmp	r3, #1
    454a:	d900      	bls.n	454e <ACE_load_sse+0x12>
    454c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    454e:	88fb      	ldrh	r3, [r7, #6]
    4550:	2b01      	cmp	r3, #1
    4552:	f200 8085 	bhi.w	4660 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4556:	88f9      	ldrh	r1, [r7, #6]
    4558:	f240 0228 	movw	r2, #40	; 0x28
    455c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4560:	460b      	mov	r3, r1
    4562:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4566:	440b      	add	r3, r1
    4568:	ea4f 0383 	mov.w	r3, r3, lsl #2
    456c:	4413      	add	r3, r2
    456e:	f103 0310 	add.w	r3, r3, #16
    4572:	781b      	ldrb	r3, [r3, #0]
    4574:	2b02      	cmp	r3, #2
    4576:	d900      	bls.n	457a <ACE_load_sse+0x3e>
    4578:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    457a:	88f9      	ldrh	r1, [r7, #6]
    457c:	f240 0228 	movw	r2, #40	; 0x28
    4580:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4584:	460b      	mov	r3, r1
    4586:	ea4f 0383 	mov.w	r3, r3, lsl #2
    458a:	440b      	add	r3, r1
    458c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4590:	4413      	add	r3, r2
    4592:	f103 0310 	add.w	r3, r3, #16
    4596:	781b      	ldrb	r3, [r3, #0]
    4598:	2b02      	cmp	r3, #2
    459a:	d861      	bhi.n	4660 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    459c:	88f9      	ldrh	r1, [r7, #6]
    459e:	f240 0228 	movw	r2, #40	; 0x28
    45a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45a6:	460b      	mov	r3, r1
    45a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45ac:	440b      	add	r3, r1
    45ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45b2:	4413      	add	r3, r2
    45b4:	f103 0310 	add.w	r3, r3, #16
    45b8:	781b      	ldrb	r3, [r3, #0]
    45ba:	461a      	mov	r2, r3
    45bc:	f242 4344 	movw	r3, #9284	; 0x2444
    45c0:	f2c0 0301 	movt	r3, #1
    45c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    45c8:	f04f 0200 	mov.w	r2, #0
    45cc:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    45ce:	88f9      	ldrh	r1, [r7, #6]
    45d0:	f240 0228 	movw	r2, #40	; 0x28
    45d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45d8:	460b      	mov	r3, r1
    45da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45de:	440b      	add	r3, r1
    45e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45e4:	4413      	add	r3, r2
    45e6:	f103 030c 	add.w	r3, r3, #12
    45ea:	681b      	ldr	r3, [r3, #0]
    45ec:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    45ee:	88f9      	ldrh	r1, [r7, #6]
    45f0:	f240 0228 	movw	r2, #40	; 0x28
    45f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45f8:	460b      	mov	r3, r1
    45fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45fe:	440b      	add	r3, r1
    4600:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4604:	4413      	add	r3, r2
    4606:	88db      	ldrh	r3, [r3, #6]
    4608:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    460a:	f04f 0300 	mov.w	r3, #0
    460e:	813b      	strh	r3, [r7, #8]
    4610:	e014      	b.n	463c <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    4612:	f240 0300 	movw	r3, #0
    4616:	f2c4 0302 	movt	r3, #16386	; 0x4002
    461a:	8979      	ldrh	r1, [r7, #10]
    461c:	893a      	ldrh	r2, [r7, #8]
    461e:	440a      	add	r2, r1
    4620:	68f9      	ldr	r1, [r7, #12]
    4622:	8809      	ldrh	r1, [r1, #0]
    4624:	f502 7200 	add.w	r2, r2, #512	; 0x200
    4628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    462c:	68fb      	ldr	r3, [r7, #12]
    462e:	f103 0302 	add.w	r3, r3, #2
    4632:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    4634:	893b      	ldrh	r3, [r7, #8]
    4636:	f103 0301 	add.w	r3, r3, #1
    463a:	813b      	strh	r3, [r7, #8]
    463c:	88f9      	ldrh	r1, [r7, #6]
    463e:	f240 0228 	movw	r2, #40	; 0x28
    4642:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4646:	460b      	mov	r3, r1
    4648:	ea4f 0383 	mov.w	r3, r3, lsl #2
    464c:	440b      	add	r3, r1
    464e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4652:	4413      	add	r3, r2
    4654:	f103 0308 	add.w	r3, r3, #8
    4658:	881b      	ldrh	r3, [r3, #0]
    465a:	893a      	ldrh	r2, [r7, #8]
    465c:	429a      	cmp	r2, r3
    465e:	d3d8      	bcc.n	4612 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    4660:	f107 0714 	add.w	r7, r7, #20
    4664:	46bd      	mov	sp, r7
    4666:	bc80      	pop	{r7}
    4668:	4770      	bx	lr
    466a:	bf00      	nop

0000466c <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    466c:	b480      	push	{r7}
    466e:	b085      	sub	sp, #20
    4670:	af00      	add	r7, sp, #0
    4672:	4603      	mov	r3, r0
    4674:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    4676:	88fb      	ldrh	r3, [r7, #6]
    4678:	2b01      	cmp	r3, #1
    467a:	d900      	bls.n	467e <ACE_start_sse+0x12>
    467c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    467e:	88fb      	ldrh	r3, [r7, #6]
    4680:	2b01      	cmp	r3, #1
    4682:	f200 808d 	bhi.w	47a0 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4686:	88f9      	ldrh	r1, [r7, #6]
    4688:	f240 0228 	movw	r2, #40	; 0x28
    468c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4690:	460b      	mov	r3, r1
    4692:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4696:	440b      	add	r3, r1
    4698:	ea4f 0383 	mov.w	r3, r3, lsl #2
    469c:	4413      	add	r3, r2
    469e:	f103 0310 	add.w	r3, r3, #16
    46a2:	781b      	ldrb	r3, [r3, #0]
    46a4:	2b02      	cmp	r3, #2
    46a6:	d900      	bls.n	46aa <ACE_start_sse+0x3e>
    46a8:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    46aa:	88f9      	ldrh	r1, [r7, #6]
    46ac:	f240 0228 	movw	r2, #40	; 0x28
    46b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46b4:	460b      	mov	r3, r1
    46b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46ba:	440b      	add	r3, r1
    46bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46c0:	4413      	add	r3, r2
    46c2:	88da      	ldrh	r2, [r3, #6]
    46c4:	f240 13ff 	movw	r3, #511	; 0x1ff
    46c8:	429a      	cmp	r2, r3
    46ca:	d900      	bls.n	46ce <ACE_start_sse+0x62>
    46cc:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    46ce:	88f9      	ldrh	r1, [r7, #6]
    46d0:	f240 0228 	movw	r2, #40	; 0x28
    46d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46d8:	460b      	mov	r3, r1
    46da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46de:	440b      	add	r3, r1
    46e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46e4:	4413      	add	r3, r2
    46e6:	88db      	ldrh	r3, [r3, #6]
    46e8:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    46ea:	89fb      	ldrh	r3, [r7, #14]
    46ec:	2bff      	cmp	r3, #255	; 0xff
    46ee:	d818      	bhi.n	4722 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    46f0:	88f9      	ldrh	r1, [r7, #6]
    46f2:	f240 0228 	movw	r2, #40	; 0x28
    46f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46fa:	460b      	mov	r3, r1
    46fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4700:	440b      	add	r3, r1
    4702:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4706:	4413      	add	r3, r2
    4708:	f103 0310 	add.w	r3, r3, #16
    470c:	781b      	ldrb	r3, [r3, #0]
    470e:	461a      	mov	r2, r3
    4710:	f242 4350 	movw	r3, #9296	; 0x2450
    4714:	f2c0 0301 	movt	r3, #1
    4718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    471c:	89fa      	ldrh	r2, [r7, #14]
    471e:	601a      	str	r2, [r3, #0]
    4720:	e019      	b.n	4756 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    4722:	88f9      	ldrh	r1, [r7, #6]
    4724:	f240 0228 	movw	r2, #40	; 0x28
    4728:	f2c2 0200 	movt	r2, #8192	; 0x2000
    472c:	460b      	mov	r3, r1
    472e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4732:	440b      	add	r3, r1
    4734:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4738:	4413      	add	r3, r2
    473a:	f103 0310 	add.w	r3, r3, #16
    473e:	781b      	ldrb	r3, [r3, #0]
    4740:	461a      	mov	r2, r3
    4742:	f242 435c 	movw	r3, #9308	; 0x245c
    4746:	f2c0 0301 	movt	r3, #1
    474a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    474e:	89fa      	ldrh	r2, [r7, #14]
    4750:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4754:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4756:	88f9      	ldrh	r1, [r7, #6]
    4758:	f240 0228 	movw	r2, #40	; 0x28
    475c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4760:	460b      	mov	r3, r1
    4762:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4766:	440b      	add	r3, r1
    4768:	ea4f 0383 	mov.w	r3, r3, lsl #2
    476c:	4413      	add	r3, r2
    476e:	f103 0310 	add.w	r3, r3, #16
    4772:	781b      	ldrb	r3, [r3, #0]
    4774:	461a      	mov	r2, r3
    4776:	f242 4344 	movw	r3, #9284	; 0x2444
    477a:	f2c0 0301 	movt	r3, #1
    477e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4782:	f04f 0201 	mov.w	r2, #1
    4786:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    4788:	f240 0300 	movw	r3, #0
    478c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4790:	f240 0200 	movw	r2, #0
    4794:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4798:	6852      	ldr	r2, [r2, #4]
    479a:	f042 0201 	orr.w	r2, r2, #1
    479e:	605a      	str	r2, [r3, #4]
    }
}
    47a0:	f107 0714 	add.w	r7, r7, #20
    47a4:	46bd      	mov	sp, r7
    47a6:	bc80      	pop	{r7}
    47a8:	4770      	bx	lr
    47aa:	bf00      	nop

000047ac <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    47ac:	b480      	push	{r7}
    47ae:	b085      	sub	sp, #20
    47b0:	af00      	add	r7, sp, #0
    47b2:	4603      	mov	r3, r0
    47b4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    47b6:	88fb      	ldrh	r3, [r7, #6]
    47b8:	2b01      	cmp	r3, #1
    47ba:	d900      	bls.n	47be <ACE_restart_sse+0x12>
    47bc:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    47be:	88f9      	ldrh	r1, [r7, #6]
    47c0:	f240 0228 	movw	r2, #40	; 0x28
    47c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47c8:	460b      	mov	r3, r1
    47ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47ce:	440b      	add	r3, r1
    47d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47d4:	4413      	add	r3, r2
    47d6:	f103 0310 	add.w	r3, r3, #16
    47da:	781b      	ldrb	r3, [r3, #0]
    47dc:	2b02      	cmp	r3, #2
    47de:	d900      	bls.n	47e2 <ACE_restart_sse+0x36>
    47e0:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    47e2:	88f9      	ldrh	r1, [r7, #6]
    47e4:	f240 0228 	movw	r2, #40	; 0x28
    47e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47ec:	460b      	mov	r3, r1
    47ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47f2:	440b      	add	r3, r1
    47f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47f8:	4413      	add	r3, r2
    47fa:	88da      	ldrh	r2, [r3, #6]
    47fc:	f240 13ff 	movw	r3, #511	; 0x1ff
    4800:	429a      	cmp	r2, r3
    4802:	d900      	bls.n	4806 <ACE_restart_sse+0x5a>
    4804:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4806:	88fb      	ldrh	r3, [r7, #6]
    4808:	2b01      	cmp	r3, #1
    480a:	d85c      	bhi.n	48c6 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    480c:	88f9      	ldrh	r1, [r7, #6]
    480e:	f240 0228 	movw	r2, #40	; 0x28
    4812:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4816:	460b      	mov	r3, r1
    4818:	ea4f 0383 	mov.w	r3, r3, lsl #2
    481c:	440b      	add	r3, r1
    481e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4822:	4413      	add	r3, r2
    4824:	889b      	ldrh	r3, [r3, #4]
    4826:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    4828:	89fb      	ldrh	r3, [r7, #14]
    482a:	2bff      	cmp	r3, #255	; 0xff
    482c:	d818      	bhi.n	4860 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    482e:	88f9      	ldrh	r1, [r7, #6]
    4830:	f240 0228 	movw	r2, #40	; 0x28
    4834:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4838:	460b      	mov	r3, r1
    483a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    483e:	440b      	add	r3, r1
    4840:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4844:	4413      	add	r3, r2
    4846:	f103 0310 	add.w	r3, r3, #16
    484a:	781b      	ldrb	r3, [r3, #0]
    484c:	461a      	mov	r2, r3
    484e:	f242 4350 	movw	r3, #9296	; 0x2450
    4852:	f2c0 0301 	movt	r3, #1
    4856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    485a:	89fa      	ldrh	r2, [r7, #14]
    485c:	601a      	str	r2, [r3, #0]
    485e:	e019      	b.n	4894 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    4860:	88f9      	ldrh	r1, [r7, #6]
    4862:	f240 0228 	movw	r2, #40	; 0x28
    4866:	f2c2 0200 	movt	r2, #8192	; 0x2000
    486a:	460b      	mov	r3, r1
    486c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4870:	440b      	add	r3, r1
    4872:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4876:	4413      	add	r3, r2
    4878:	f103 0310 	add.w	r3, r3, #16
    487c:	781b      	ldrb	r3, [r3, #0]
    487e:	461a      	mov	r2, r3
    4880:	f242 435c 	movw	r3, #9308	; 0x245c
    4884:	f2c0 0301 	movt	r3, #1
    4888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    488c:	89fa      	ldrh	r2, [r7, #14]
    488e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4892:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4894:	88f9      	ldrh	r1, [r7, #6]
    4896:	f240 0228 	movw	r2, #40	; 0x28
    489a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    489e:	460b      	mov	r3, r1
    48a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48a4:	440b      	add	r3, r1
    48a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48aa:	4413      	add	r3, r2
    48ac:	f103 0310 	add.w	r3, r3, #16
    48b0:	781b      	ldrb	r3, [r3, #0]
    48b2:	461a      	mov	r2, r3
    48b4:	f242 4344 	movw	r3, #9284	; 0x2444
    48b8:	f2c0 0301 	movt	r3, #1
    48bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48c0:	f04f 0201 	mov.w	r2, #1
    48c4:	601a      	str	r2, [r3, #0]
    }
}
    48c6:	f107 0714 	add.w	r7, r7, #20
    48ca:	46bd      	mov	sp, r7
    48cc:	bc80      	pop	{r7}
    48ce:	4770      	bx	lr

000048d0 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    48d0:	b480      	push	{r7}
    48d2:	b083      	sub	sp, #12
    48d4:	af00      	add	r7, sp, #0
    48d6:	4603      	mov	r3, r0
    48d8:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    48da:	88fb      	ldrh	r3, [r7, #6]
    48dc:	2b01      	cmp	r3, #1
    48de:	d900      	bls.n	48e2 <ACE_stop_sse+0x12>
    48e0:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    48e2:	88fb      	ldrh	r3, [r7, #6]
    48e4:	2b01      	cmp	r3, #1
    48e6:	d818      	bhi.n	491a <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    48e8:	88f9      	ldrh	r1, [r7, #6]
    48ea:	f240 0228 	movw	r2, #40	; 0x28
    48ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
    48f2:	460b      	mov	r3, r1
    48f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48f8:	440b      	add	r3, r1
    48fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48fe:	4413      	add	r3, r2
    4900:	f103 0310 	add.w	r3, r3, #16
    4904:	781b      	ldrb	r3, [r3, #0]
    4906:	461a      	mov	r2, r3
    4908:	f242 4344 	movw	r3, #9284	; 0x2444
    490c:	f2c0 0301 	movt	r3, #1
    4910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4914:	f04f 0200 	mov.w	r2, #0
    4918:	601a      	str	r2, [r3, #0]
    }
}
    491a:	f107 070c 	add.w	r7, r7, #12
    491e:	46bd      	mov	sp, r7
    4920:	bc80      	pop	{r7}
    4922:	4770      	bx	lr

00004924 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    4924:	b480      	push	{r7}
    4926:	b083      	sub	sp, #12
    4928:	af00      	add	r7, sp, #0
    492a:	4603      	mov	r3, r0
    492c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    492e:	88fb      	ldrh	r3, [r7, #6]
    4930:	2b01      	cmp	r3, #1
    4932:	d900      	bls.n	4936 <ACE_resume_sse+0x12>
    4934:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4936:	88fb      	ldrh	r3, [r7, #6]
    4938:	2b01      	cmp	r3, #1
    493a:	d818      	bhi.n	496e <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    493c:	88f9      	ldrh	r1, [r7, #6]
    493e:	f240 0228 	movw	r2, #40	; 0x28
    4942:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4946:	460b      	mov	r3, r1
    4948:	ea4f 0383 	mov.w	r3, r3, lsl #2
    494c:	440b      	add	r3, r1
    494e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4952:	4413      	add	r3, r2
    4954:	f103 0310 	add.w	r3, r3, #16
    4958:	781b      	ldrb	r3, [r3, #0]
    495a:	461a      	mov	r2, r3
    495c:	f242 4344 	movw	r3, #9284	; 0x2444
    4960:	f2c0 0301 	movt	r3, #1
    4964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4968:	f04f 0201 	mov.w	r2, #1
    496c:	601a      	str	r2, [r3, #0]
    }
}
    496e:	f107 070c 	add.w	r7, r7, #12
    4972:	46bd      	mov	sp, r7
    4974:	bc80      	pop	{r7}
    4976:	4770      	bx	lr

00004978 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4978:	b480      	push	{r7}
    497a:	b083      	sub	sp, #12
    497c:	af00      	add	r7, sp, #0
    497e:	4603      	mov	r3, r0
    4980:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4982:	79fb      	ldrb	r3, [r7, #7]
    4984:	2b14      	cmp	r3, #20
    4986:	d900      	bls.n	498a <ACE_enable_sse_irq+0x12>
    4988:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    498a:	f240 0300 	movw	r3, #0
    498e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4992:	f240 0200 	movw	r2, #0
    4996:	f2c4 0202 	movt	r2, #16386	; 0x4002
    499a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    499e:	6811      	ldr	r1, [r2, #0]
    49a0:	79fa      	ldrb	r2, [r7, #7]
    49a2:	f04f 0001 	mov.w	r0, #1
    49a6:	fa00 f202 	lsl.w	r2, r0, r2
    49aa:	ea41 0202 	orr.w	r2, r1, r2
    49ae:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    49b2:	601a      	str	r2, [r3, #0]
}
    49b4:	f107 070c 	add.w	r7, r7, #12
    49b8:	46bd      	mov	sp, r7
    49ba:	bc80      	pop	{r7}
    49bc:	4770      	bx	lr
    49be:	bf00      	nop

000049c0 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    49c0:	b480      	push	{r7}
    49c2:	b085      	sub	sp, #20
    49c4:	af00      	add	r7, sp, #0
    49c6:	4603      	mov	r3, r0
    49c8:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    49ca:	79fb      	ldrb	r3, [r7, #7]
    49cc:	2b14      	cmp	r3, #20
    49ce:	d900      	bls.n	49d2 <ACE_disable_sse_irq+0x12>
    49d0:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    49d2:	f240 0300 	movw	r3, #0
    49d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49da:	f240 0200 	movw	r2, #0
    49de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    49e2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    49e6:	6811      	ldr	r1, [r2, #0]
    49e8:	79fa      	ldrb	r2, [r7, #7]
    49ea:	f04f 0001 	mov.w	r0, #1
    49ee:	fa00 f202 	lsl.w	r2, r0, r2
    49f2:	ea6f 0202 	mvn.w	r2, r2
    49f6:	ea01 0202 	and.w	r2, r1, r2
    49fa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    49fe:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    4a00:	f240 0300 	movw	r3, #0
    4a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a08:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a0c:	681b      	ldr	r3, [r3, #0]
    4a0e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4a10:	68fb      	ldr	r3, [r7, #12]
    4a12:	f103 0301 	add.w	r3, r3, #1
    4a16:	60fb      	str	r3, [r7, #12]
}
    4a18:	f107 0714 	add.w	r7, r7, #20
    4a1c:	46bd      	mov	sp, r7
    4a1e:	bc80      	pop	{r7}
    4a20:	4770      	bx	lr
    4a22:	bf00      	nop

00004a24 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4a24:	b480      	push	{r7}
    4a26:	b085      	sub	sp, #20
    4a28:	af00      	add	r7, sp, #0
    4a2a:	4603      	mov	r3, r0
    4a2c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4a2e:	79fb      	ldrb	r3, [r7, #7]
    4a30:	2b14      	cmp	r3, #20
    4a32:	d900      	bls.n	4a36 <ACE_clear_sse_irq+0x12>
    4a34:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    4a36:	f240 0300 	movw	r3, #0
    4a3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a3e:	f240 0200 	movw	r2, #0
    4a42:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a46:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4a4a:	f102 0208 	add.w	r2, r2, #8
    4a4e:	6811      	ldr	r1, [r2, #0]
    4a50:	79fa      	ldrb	r2, [r7, #7]
    4a52:	f04f 0001 	mov.w	r0, #1
    4a56:	fa00 f202 	lsl.w	r2, r0, r2
    4a5a:	ea41 0202 	orr.w	r2, r1, r2
    4a5e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a62:	f103 0308 	add.w	r3, r3, #8
    4a66:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    4a68:	f240 0300 	movw	r3, #0
    4a6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a70:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a74:	f103 0308 	add.w	r3, r3, #8
    4a78:	681b      	ldr	r3, [r3, #0]
    4a7a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4a7c:	68fb      	ldr	r3, [r7, #12]
    4a7e:	f103 0301 	add.w	r3, r3, #1
    4a82:	60fb      	str	r3, [r7, #12]
}
    4a84:	f107 0714 	add.w	r7, r7, #20
    4a88:	46bd      	mov	sp, r7
    4a8a:	bc80      	pop	{r7}
    4a8c:	4770      	bx	lr
    4a8e:	bf00      	nop

00004a90 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    4a90:	b480      	push	{r7}
    4a92:	b083      	sub	sp, #12
    4a94:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    4a96:	f240 0300 	movw	r3, #0
    4a9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a9e:	685b      	ldr	r3, [r3, #4]
    4aa0:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    4aa2:	f240 0300 	movw	r3, #0
    4aa6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4aaa:	f240 0200 	movw	r2, #0
    4aae:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ab2:	6852      	ldr	r2, [r2, #4]
    4ab4:	f022 0201 	bic.w	r2, r2, #1
    4ab8:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    4aba:	f240 0300 	movw	r3, #0
    4abe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ac2:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4ac6:	f103 0304 	add.w	r3, r3, #4
    4aca:	681b      	ldr	r3, [r3, #0]
    4acc:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    4ace:	f240 0300 	movw	r3, #0
    4ad2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ad6:	f240 0200 	movw	r2, #0
    4ada:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ade:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    4ae2:	f102 0204 	add.w	r2, r2, #4
    4ae6:	6812      	ldr	r2, [r2, #0]
    4ae8:	f022 0201 	bic.w	r2, r2, #1
    4aec:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4af0:	f103 0304 	add.w	r3, r3, #4
    4af4:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    4af6:	f240 0300 	movw	r3, #0
    4afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4afe:	f240 0200 	movw	r2, #0
    4b02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b06:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4b08:	f042 0210 	orr.w	r2, r2, #16
    4b0c:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    4b0e:	f240 0300 	movw	r3, #0
    4b12:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b16:	f240 0200 	movw	r2, #0
    4b1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b1e:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    4b22:	f042 0210 	orr.w	r2, r2, #16
    4b26:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    4b2a:	f240 0300 	movw	r3, #0
    4b2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b32:	f240 0200 	movw	r2, #0
    4b36:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b3a:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    4b3e:	f042 0210 	orr.w	r2, r2, #16
    4b42:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b46:	f240 0300 	movw	r3, #0
    4b4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b4e:	f240 0200 	movw	r2, #0
    4b52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b56:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b5a:	f102 0210 	add.w	r2, r2, #16
    4b5e:	6812      	ldr	r2, [r2, #0]
    4b60:	f042 0204 	orr.w	r2, r2, #4
    4b64:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b68:	f103 0310 	add.w	r3, r3, #16
    4b6c:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b6e:	f240 0300 	movw	r3, #0
    4b72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b76:	f240 0200 	movw	r2, #0
    4b7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b7e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b82:	f102 021c 	add.w	r2, r2, #28
    4b86:	6812      	ldr	r2, [r2, #0]
    4b88:	f042 0204 	orr.w	r2, r2, #4
    4b8c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b90:	f103 031c 	add.w	r3, r3, #28
    4b94:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b96:	f240 0300 	movw	r3, #0
    4b9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b9e:	f240 0200 	movw	r2, #0
    4ba2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ba6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4baa:	f102 0228 	add.w	r2, r2, #40	; 0x28
    4bae:	6812      	ldr	r2, [r2, #0]
    4bb0:	f042 0204 	orr.w	r2, r2, #4
    4bb4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4bb8:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4bbc:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    4bbe:	f240 0300 	movw	r3, #0
    4bc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4bc6:	f240 0200 	movw	r2, #0
    4bca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4bce:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    4bd2:	6812      	ldr	r2, [r2, #0]
    4bd4:	f042 0204 	orr.w	r2, r2, #4
    4bd8:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    4bdc:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    4bde:	f240 0300 	movw	r3, #0
    4be2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4be6:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4bea:	f103 0304 	add.w	r3, r3, #4
    4bee:	687a      	ldr	r2, [r7, #4]
    4bf0:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    4bf2:	f240 0300 	movw	r3, #0
    4bf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4bfa:	683a      	ldr	r2, [r7, #0]
    4bfc:	605a      	str	r2, [r3, #4]
}
    4bfe:	f107 070c 	add.w	r7, r7, #12
    4c02:	46bd      	mov	sp, r7
    4c04:	bc80      	pop	{r7}
    4c06:	4770      	bx	lr

00004c08 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    4c08:	b480      	push	{r7}
    4c0a:	b083      	sub	sp, #12
    4c0c:	af00      	add	r7, sp, #0
    4c0e:	4603      	mov	r3, r0
    4c10:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4c12:	79fb      	ldrb	r3, [r7, #7]
    4c14:	2b00      	cmp	r3, #0
    4c16:	d000      	beq.n	4c1a <ACE_get_default_m_factor+0x12>
    4c18:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4c1a:	79fa      	ldrb	r2, [r7, #7]
    4c1c:	f242 236c 	movw	r3, #8812	; 0x226c
    4c20:	f2c0 0301 	movt	r3, #1
    4c24:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4c28:	b21b      	sxth	r3, r3
}
    4c2a:	4618      	mov	r0, r3
    4c2c:	f107 070c 	add.w	r7, r7, #12
    4c30:	46bd      	mov	sp, r7
    4c32:	bc80      	pop	{r7}
    4c34:	4770      	bx	lr
    4c36:	bf00      	nop

00004c38 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    4c38:	b480      	push	{r7}
    4c3a:	b083      	sub	sp, #12
    4c3c:	af00      	add	r7, sp, #0
    4c3e:	4603      	mov	r3, r0
    4c40:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4c42:	79fb      	ldrb	r3, [r7, #7]
    4c44:	2b00      	cmp	r3, #0
    4c46:	d000      	beq.n	4c4a <ACE_get_default_c_offset+0x12>
    4c48:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4c4a:	79fb      	ldrb	r3, [r7, #7]
    4c4c:	f242 226c 	movw	r2, #8812	; 0x226c
    4c50:	f2c0 0201 	movt	r2, #1
    4c54:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4c58:	4413      	add	r3, r2
    4c5a:	885b      	ldrh	r3, [r3, #2]
    4c5c:	b21b      	sxth	r3, r3
}
    4c5e:	4618      	mov	r0, r3
    4c60:	f107 070c 	add.w	r7, r7, #12
    4c64:	46bd      	mov	sp, r7
    4c66:	bc80      	pop	{r7}
    4c68:	4770      	bx	lr
    4c6a:	bf00      	nop

00004c6c <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    4c6c:	b5b0      	push	{r4, r5, r7, lr}
    4c6e:	b092      	sub	sp, #72	; 0x48
    4c70:	af00      	add	r7, sp, #0
    4c72:	4613      	mov	r3, r2
    4c74:	4602      	mov	r2, r0
    4c76:	71fa      	strb	r2, [r7, #7]
    4c78:	460a      	mov	r2, r1
    4c7a:	80ba      	strh	r2, [r7, #4]
    4c7c:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    4c7e:	f242 42bc 	movw	r2, #9404	; 0x24bc
    4c82:	f2c0 0201 	movt	r2, #1
    4c86:	f107 030c 	add.w	r3, r7, #12
    4c8a:	e892 0003 	ldmia.w	r2, {r0, r1}
    4c8e:	6018      	str	r0, [r3, #0]
    4c90:	f103 0304 	add.w	r3, r3, #4
    4c94:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4c96:	79fb      	ldrb	r3, [r7, #7]
    4c98:	2b00      	cmp	r3, #0
    4c9a:	d000      	beq.n	4c9e <ACE_set_linear_transform+0x32>
    4c9c:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    4c9e:	79fb      	ldrb	r3, [r7, #7]
    4ca0:	2b00      	cmp	r3, #0
    4ca2:	f040 809d 	bne.w	4de0 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    4ca6:	79fa      	ldrb	r2, [r7, #7]
    4ca8:	f240 0318 	movw	r3, #24
    4cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cb0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4cb4:	4413      	add	r3, r2
    4cb6:	791b      	ldrb	r3, [r3, #4]
    4cb8:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    4cba:	7cfa      	ldrb	r2, [r7, #19]
    4cbc:	f107 030c 	add.w	r3, r7, #12
    4cc0:	4610      	mov	r0, r2
    4cc2:	4619      	mov	r1, r3
    4cc4:	f000 f928 	bl	4f18 <get_calibration>
        
        m1 = calibration.m1;
    4cc8:	89fb      	ldrh	r3, [r7, #14]
    4cca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    4cce:	8a3b      	ldrh	r3, [r7, #16]
    4cd0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    4cd4:	89bb      	ldrh	r3, [r7, #12]
    4cd6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    4cda:	88bb      	ldrh	r3, [r7, #4]
    4cdc:	4618      	mov	r0, r3
    4cde:	f000 f883 	bl	4de8 <extend_sign>
    4ce2:	4604      	mov	r4, r0
    4ce4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    4ce8:	4618      	mov	r0, r3
    4cea:	f000 f87d 	bl	4de8 <extend_sign>
    4cee:	4603      	mov	r3, r0
    4cf0:	fb03 f304 	mul.w	r3, r3, r4
    4cf4:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    4cf6:	69fb      	ldr	r3, [r7, #28]
    4cf8:	461c      	mov	r4, r3
    4cfa:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4cfe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d02:	4618      	mov	r0, r3
    4d04:	f000 f870 	bl	4de8 <extend_sign>
    4d08:	4603      	mov	r3, r0
    4d0a:	461a      	mov	r2, r3
    4d0c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4d10:	fb02 f105 	mul.w	r1, r2, r5
    4d14:	fb04 f003 	mul.w	r0, r4, r3
    4d18:	4401      	add	r1, r0
    4d1a:	fba4 2302 	umull	r2, r3, r4, r2
    4d1e:	4419      	add	r1, r3
    4d20:	460b      	mov	r3, r1
    4d22:	e9c7 2308 	strd	r2, r3, [r7, #32]
    4d26:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    4d2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    4d2e:	f000 f8b3 	bl	4e98 <adjust_to_16bit_ace_format>
    4d32:	4603      	mov	r3, r0
    4d34:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    4d36:	88bb      	ldrh	r3, [r7, #4]
    4d38:	4618      	mov	r0, r3
    4d3a:	f000 f855 	bl	4de8 <extend_sign>
    4d3e:	4604      	mov	r4, r0
    4d40:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    4d44:	4618      	mov	r0, r3
    4d46:	f000 f84f 	bl	4de8 <extend_sign>
    4d4a:	4603      	mov	r3, r0
    4d4c:	fb03 f304 	mul.w	r3, r3, r4
    4d50:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    4d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    4d54:	461c      	mov	r4, r3
    4d56:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4d5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d5e:	4618      	mov	r0, r3
    4d60:	f000 f842 	bl	4de8 <extend_sign>
    4d64:	4603      	mov	r3, r0
    4d66:	461a      	mov	r2, r3
    4d68:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4d6c:	fb02 f105 	mul.w	r1, r2, r5
    4d70:	fb04 f003 	mul.w	r0, r4, r3
    4d74:	4401      	add	r1, r0
    4d76:	fba4 2302 	umull	r2, r3, r4, r2
    4d7a:	4419      	add	r1, r3
    4d7c:	460b      	mov	r3, r1
    4d7e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    4d82:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    4d86:	887b      	ldrh	r3, [r7, #2]
    4d88:	4618      	mov	r0, r3
    4d8a:	f000 f82d 	bl	4de8 <extend_sign>
    4d8e:	4604      	mov	r4, r0
    4d90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d94:	4618      	mov	r0, r3
    4d96:	f000 f827 	bl	4de8 <extend_sign>
    4d9a:	4603      	mov	r3, r0
    4d9c:	fb03 f304 	mul.w	r3, r3, r4
    4da0:	461a      	mov	r2, r3
    4da2:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4da6:	ea4f 4192 	mov.w	r1, r2, lsr #18
    4daa:	ea4f 3083 	mov.w	r0, r3, lsl #14
    4dae:	ea40 0101 	orr.w	r1, r0, r1
    4db2:	63f9      	str	r1, [r7, #60]	; 0x3c
    4db4:	ea4f 3382 	mov.w	r3, r2, lsl #14
    4db8:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    4dba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    4dbe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    4dc2:	1812      	adds	r2, r2, r0
    4dc4:	eb43 0301 	adc.w	r3, r3, r1
    4dc8:	4610      	mov	r0, r2
    4dca:	4619      	mov	r1, r3
    4dcc:	f000 f824 	bl	4e18 <adjust_to_24bit_ace_format>
    4dd0:	4603      	mov	r3, r0
    4dd2:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    4dd4:	79fb      	ldrb	r3, [r7, #7]
    4dd6:	4618      	mov	r0, r3
    4dd8:	6979      	ldr	r1, [r7, #20]
    4dda:	69ba      	ldr	r2, [r7, #24]
    4ddc:	f000 fa5c 	bl	5298 <write_transform_coefficients>
    }
}
    4de0:	f107 0748 	add.w	r7, r7, #72	; 0x48
    4de4:	46bd      	mov	sp, r7
    4de6:	bdb0      	pop	{r4, r5, r7, pc}

00004de8 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    4de8:	b480      	push	{r7}
    4dea:	b085      	sub	sp, #20
    4dec:	af00      	add	r7, sp, #0
    4dee:	4603      	mov	r3, r0
    4df0:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    4df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4df6:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    4df8:	88fa      	ldrh	r2, [r7, #6]
    4dfa:	68fb      	ldr	r3, [r7, #12]
    4dfc:	ea82 0203 	eor.w	r2, r2, r3
    4e00:	68fb      	ldr	r3, [r7, #12]
    4e02:	ebc3 0302 	rsb	r3, r3, r2
    4e06:	60bb      	str	r3, [r7, #8]
    
    return y;
    4e08:	68bb      	ldr	r3, [r7, #8]
}
    4e0a:	4618      	mov	r0, r3
    4e0c:	f107 0714 	add.w	r7, r7, #20
    4e10:	46bd      	mov	sp, r7
    4e12:	bc80      	pop	{r7}
    4e14:	4770      	bx	lr
    4e16:	bf00      	nop

00004e18 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    4e18:	b4b0      	push	{r4, r5, r7}
    4e1a:	b089      	sub	sp, #36	; 0x24
    4e1c:	af00      	add	r7, sp, #0
    4e1e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4e22:	f04f 30ff 	mov.w	r0, #4294967295
    4e26:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4e2a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4e2e:	f04f 0000 	mov.w	r0, #0
    4e32:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4e36:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4e3a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4e3e:	e9d7 0100 	ldrd	r0, r1, [r7]
    4e42:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4e46:	4284      	cmp	r4, r0
    4e48:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e4c:	da04      	bge.n	4e58 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4e4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4e52:	e9c7 0100 	strd	r0, r1, [r7]
    4e56:	e00b      	b.n	4e70 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4e58:	e9d7 4500 	ldrd	r4, r5, [r7]
    4e5c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e60:	4284      	cmp	r4, r0
    4e62:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e66:	da03      	bge.n	4e70 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4e68:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e6c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    4e70:	6879      	ldr	r1, [r7, #4]
    4e72:	ea4f 4181 	mov.w	r1, r1, lsl #18
    4e76:	6838      	ldr	r0, [r7, #0]
    4e78:	ea4f 3290 	mov.w	r2, r0, lsr #14
    4e7c:	ea41 0202 	orr.w	r2, r1, r2
    4e80:	6879      	ldr	r1, [r7, #4]
    4e82:	ea4f 33a1 	mov.w	r3, r1, asr #14
    4e86:	4613      	mov	r3, r2
    4e88:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4e8a:	68fb      	ldr	r3, [r7, #12]
}
    4e8c:	4618      	mov	r0, r3
    4e8e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4e92:	46bd      	mov	sp, r7
    4e94:	bcb0      	pop	{r4, r5, r7}
    4e96:	4770      	bx	lr

00004e98 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    4e98:	b4b0      	push	{r4, r5, r7}
    4e9a:	b089      	sub	sp, #36	; 0x24
    4e9c:	af00      	add	r7, sp, #0
    4e9e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4ea2:	f04f 30ff 	mov.w	r0, #4294967295
    4ea6:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4eaa:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4eae:	f04f 0000 	mov.w	r0, #0
    4eb2:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4eb6:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4eba:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4ebe:	e9d7 0100 	ldrd	r0, r1, [r7]
    4ec2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4ec6:	4284      	cmp	r4, r0
    4ec8:	eb75 0c01 	sbcs.w	ip, r5, r1
    4ecc:	da04      	bge.n	4ed8 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4ece:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4ed2:	e9c7 0100 	strd	r0, r1, [r7]
    4ed6:	e00b      	b.n	4ef0 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4ed8:	e9d7 4500 	ldrd	r4, r5, [r7]
    4edc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4ee0:	4284      	cmp	r4, r0
    4ee2:	eb75 0c01 	sbcs.w	ip, r5, r1
    4ee6:	da03      	bge.n	4ef0 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4ee8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4eec:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4ef0:	6879      	ldr	r1, [r7, #4]
    4ef2:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4ef6:	6838      	ldr	r0, [r7, #0]
    4ef8:	ea4f 5210 	mov.w	r2, r0, lsr #20
    4efc:	ea41 0202 	orr.w	r2, r1, r2
    4f00:	6879      	ldr	r1, [r7, #4]
    4f02:	ea4f 5321 	mov.w	r3, r1, asr #20
    4f06:	4613      	mov	r3, r2
    4f08:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4f0a:	68fb      	ldr	r3, [r7, #12]
}
    4f0c:	4618      	mov	r0, r3
    4f0e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4f12:	46bd      	mov	sp, r7
    4f14:	bcb0      	pop	{r4, r5, r7}
    4f16:	4770      	bx	lr

00004f18 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4f18:	b490      	push	{r4, r7}
    4f1a:	b0a4      	sub	sp, #144	; 0x90
    4f1c:	af00      	add	r7, sp, #0
    4f1e:	4603      	mov	r3, r0
    4f20:	6039      	str	r1, [r7, #0]
    4f22:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    4f24:	f04f 030f 	mov.w	r3, #15
    4f28:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    4f2a:	f04f 0301 	mov.w	r3, #1
    4f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    4f30:	f04f 0301 	mov.w	r3, #1
    4f34:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    4f36:	f242 436c 	movw	r3, #9324	; 0x246c
    4f3a:	f2c0 0301 	movt	r3, #1
    4f3e:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    4f42:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    4f44:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4f48:	f04f 0300 	mov.w	r3, #0
    4f4c:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4f4e:	79fa      	ldrb	r2, [r7, #7]
    4f50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4f52:	ea02 0303 	and.w	r3, r2, r3
    4f56:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4f58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f5a:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4f5e:	4413      	add	r3, r2
    4f60:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    4f64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    4f68:	79fb      	ldrb	r3, [r7, #7]
    4f6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    4f6e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4f72:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    4f74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4f76:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f7a:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    4f7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f7e:	2b04      	cmp	r3, #4
    4f80:	d906      	bls.n	4f90 <get_calibration+0x78>
    4f82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f84:	2b08      	cmp	r3, #8
    4f86:	d803      	bhi.n	4f90 <get_calibration+0x78>
    4f88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4f8a:	f103 0301 	add.w	r3, r3, #1
    4f8e:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4f90:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    4f94:	2b05      	cmp	r3, #5
    4f96:	f200 8151 	bhi.w	523c <get_calibration+0x324>
    4f9a:	a201      	add	r2, pc, #4	; (adr r2, 4fa0 <get_calibration+0x88>)
    4f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4fa0:	00004fb9 	.word	0x00004fb9
    4fa4:	00005007 	.word	0x00005007
    4fa8:	0000505d 	.word	0x0000505d
    4fac:	000050c3 	.word	0x000050c3
    4fb0:	00005135 	.word	0x00005135
    4fb4:	0000519d 	.word	0x0000519d
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4fb8:	f240 0200 	movw	r2, #0
    4fbc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4fc0:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4fc2:	460b      	mov	r3, r1
    4fc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4fc8:	440b      	add	r3, r1
    4fca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4fce:	4413      	add	r3, r2
    4fd0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4fd4:	791b      	ldrb	r3, [r3, #4]
    4fd6:	b2db      	uxtb	r3, r3
    4fd8:	f003 0306 	and.w	r3, r3, #6
    4fdc:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4fe0:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    4fe2:	f242 4368 	movw	r3, #9320	; 0x2468
    4fe6:	f2c0 0301 	movt	r3, #1
    4fea:	681b      	ldr	r3, [r3, #0]
    4fec:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4ff0:	461a      	mov	r2, r3
    4ff2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4ff4:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4ff8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4ffa:	440b      	add	r3, r1
    4ffc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5000:	4413      	add	r3, r2
    5002:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    5004:	e122      	b.n	524c <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    5006:	f240 0200 	movw	r2, #0
    500a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    500e:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5010:	460b      	mov	r3, r1
    5012:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5016:	440b      	add	r3, r1
    5018:	ea4f 1303 	mov.w	r3, r3, lsl #4
    501c:	4413      	add	r3, r2
    501e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5022:	791b      	ldrb	r3, [r3, #4]
    5024:	b2db      	uxtb	r3, r3
    5026:	f003 0360 	and.w	r3, r3, #96	; 0x60
    502a:	ea4f 1353 	mov.w	r3, r3, lsr #5
    502e:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    5030:	f242 4368 	movw	r3, #9320	; 0x2468
    5034:	f2c0 0301 	movt	r3, #1
    5038:	681b      	ldr	r3, [r3, #0]
    503a:	f103 0390 	add.w	r3, r3, #144	; 0x90
    503e:	461a      	mov	r2, r3
    5040:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5042:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5046:	f103 0301 	add.w	r3, r3, #1
    504a:	ea4f 0183 	mov.w	r1, r3, lsl #2
    504e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    5050:	440b      	add	r3, r1
    5052:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5056:	4413      	add	r3, r2
    5058:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    505a:	e0f7      	b.n	524c <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    505c:	f240 0200 	movw	r2, #0
    5060:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5064:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5066:	460b      	mov	r3, r1
    5068:	ea4f 0343 	mov.w	r3, r3, lsl #1
    506c:	440b      	add	r3, r1
    506e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5072:	4413      	add	r3, r2
    5074:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5078:	7a1b      	ldrb	r3, [r3, #8]
    507a:	b2db      	uxtb	r3, r3
    507c:	461a      	mov	r2, r3
    507e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    5080:	ea02 0303 	and.w	r3, r2, r3
    5084:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    5086:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    5088:	2b00      	cmp	r3, #0
    508a:	d10c      	bne.n	50a6 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    508c:	f242 4368 	movw	r3, #9320	; 0x2468
    5090:	f2c0 0301 	movt	r3, #1
    5094:	681b      	ldr	r3, [r3, #0]
    5096:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    509a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    509c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    50a0:	4413      	add	r3, r2
    50a2:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    50a4:	e0d2      	b.n	524c <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    50a6:	f242 4368 	movw	r3, #9320	; 0x2468
    50aa:	f2c0 0301 	movt	r3, #1
    50ae:	681b      	ldr	r3, [r3, #0]
    50b0:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    50b4:	461a      	mov	r2, r3
    50b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    50b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    50bc:	4413      	add	r3, r2
    50be:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    50c0:	e0c4      	b.n	524c <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    50c2:	f240 0200 	movw	r2, #0
    50c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    50ca:	6f79      	ldr	r1, [r7, #116]	; 0x74
    50cc:	460b      	mov	r3, r1
    50ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    50d2:	440b      	add	r3, r1
    50d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    50d8:	4413      	add	r3, r2
    50da:	f503 730a 	add.w	r3, r3, #552	; 0x228
    50de:	791b      	ldrb	r3, [r3, #4]
    50e0:	b2db      	uxtb	r3, r3
    50e2:	461a      	mov	r2, r3
    50e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    50e6:	ea02 0303 	and.w	r3, r2, r3
    50ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    50ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    50f2:	2b00      	cmp	r3, #0
    50f4:	d10c      	bne.n	5110 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    50f6:	f242 4368 	movw	r3, #9320	; 0x2468
    50fa:	f2c0 0301 	movt	r3, #1
    50fe:	681b      	ldr	r3, [r3, #0]
    5100:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    5104:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5106:	ea4f 0383 	mov.w	r3, r3, lsl #2
    510a:	4413      	add	r3, r2
    510c:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    510e:	e09d      	b.n	524c <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    5110:	f242 4368 	movw	r3, #9320	; 0x2468
    5114:	f2c0 0301 	movt	r3, #1
    5118:	681b      	ldr	r3, [r3, #0]
    511a:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    511e:	461a      	mov	r2, r3
    5120:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5122:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5126:	f103 0301 	add.w	r3, r3, #1
    512a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    512e:	4413      	add	r3, r2
    5130:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    5132:	e08b      	b.n	524c <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    5134:	f242 437c 	movw	r3, #9340	; 0x247c
    5138:	f2c0 0301 	movt	r3, #1
    513c:	f107 0c08 	add.w	ip, r7, #8
    5140:	461c      	mov	r4, r3
    5142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    5144:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5148:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    514a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    514e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    5150:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5154:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    5158:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    515c:	79fa      	ldrb	r2, [r7, #7]
    515e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    5160:	ea02 0303 	and.w	r3, r2, r3
    5164:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5168:	f107 0290 	add.w	r2, r7, #144	; 0x90
    516c:	4413      	add	r3, r2
    516e:	f853 3c88 	ldr.w	r3, [r3, #-136]
    5172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    5176:	f242 4368 	movw	r3, #9320	; 0x2468
    517a:	f2c0 0301 	movt	r3, #1
    517e:	681b      	ldr	r3, [r3, #0]
    5180:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    5184:	461a      	mov	r2, r3
    5186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    5188:	ea4f 0183 	mov.w	r1, r3, lsl #2
    518c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    5190:	440b      	add	r3, r1
    5192:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5196:	4413      	add	r3, r2
    5198:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    519a:	e057      	b.n	524c <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    519c:	f240 0200 	movw	r2, #0
    51a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    51a4:	6f79      	ldr	r1, [r7, #116]	; 0x74
    51a6:	460b      	mov	r3, r1
    51a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    51ac:	440b      	add	r3, r1
    51ae:	ea4f 1303 	mov.w	r3, r3, lsl #4
    51b2:	4413      	add	r3, r2
    51b4:	f503 7306 	add.w	r3, r3, #536	; 0x218
    51b8:	791b      	ldrb	r3, [r3, #4]
    51ba:	b2db      	uxtb	r3, r3
    51bc:	f003 0301 	and.w	r3, r3, #1
    51c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    51c4:	f240 0200 	movw	r2, #0
    51c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    51cc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    51ce:	460b      	mov	r3, r1
    51d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    51d4:	440b      	add	r3, r1
    51d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    51da:	4413      	add	r3, r2
    51dc:	f503 7306 	add.w	r3, r3, #536	; 0x218
    51e0:	791b      	ldrb	r3, [r3, #4]
    51e2:	b2db      	uxtb	r3, r3
    51e4:	f003 0302 	and.w	r3, r3, #2
    51e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    51ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    51f0:	2b00      	cmp	r3, #0
    51f2:	d003      	beq.n	51fc <get_calibration+0x2e4>
            {
                obd_mode = 1;
    51f4:	f04f 0301 	mov.w	r3, #1
    51f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    51fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    5200:	2b00      	cmp	r3, #0
    5202:	d003      	beq.n	520c <get_calibration+0x2f4>
            {
                chopping_option = 1;
    5204:	f04f 0301 	mov.w	r3, #1
    5208:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    520c:	f242 4368 	movw	r3, #9320	; 0x2468
    5210:	f2c0 0301 	movt	r3, #1
    5214:	681b      	ldr	r3, [r3, #0]
    5216:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    521a:	461a      	mov	r2, r3
    521c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    521e:	ea4f 0143 	mov.w	r1, r3, lsl #1
    5222:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    5226:	440b      	add	r3, r1
    5228:	ea4f 0143 	mov.w	r1, r3, lsl #1
    522c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    5230:	440b      	add	r3, r1
    5232:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5236:	4413      	add	r3, r2
    5238:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    523a:	e007      	b.n	524c <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    523c:	683b      	ldr	r3, [r7, #0]
    523e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    5242:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    5244:	683b      	ldr	r3, [r7, #0]
    5246:	f04f 0200 	mov.w	r2, #0
    524a:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    524c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    524e:	2b00      	cmp	r3, #0
    5250:	d007      	beq.n	5262 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    5252:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    5254:	881a      	ldrh	r2, [r3, #0]
    5256:	683b      	ldr	r3, [r7, #0]
    5258:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    525a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    525c:	885a      	ldrh	r2, [r3, #2]
    525e:	683b      	ldr	r3, [r7, #0]
    5260:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    5262:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    5264:	f242 2354 	movw	r3, #8788	; 0x2254
    5268:	f2c0 0301 	movt	r3, #1
    526c:	5c9b      	ldrb	r3, [r3, r2]
    526e:	2b00      	cmp	r3, #0
    5270:	d008      	beq.n	5284 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    5272:	f242 4368 	movw	r3, #9320	; 0x2468
    5276:	f2c0 0301 	movt	r3, #1
    527a:	681b      	ldr	r3, [r3, #0]
    527c:	8b9a      	ldrh	r2, [r3, #28]
    527e:	683b      	ldr	r3, [r7, #0]
    5280:	801a      	strh	r2, [r3, #0]
    5282:	e003      	b.n	528c <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    5284:	683b      	ldr	r3, [r7, #0]
    5286:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    528a:	801a      	strh	r2, [r3, #0]
    }
}
    528c:	f107 0790 	add.w	r7, r7, #144	; 0x90
    5290:	46bd      	mov	sp, r7
    5292:	bc90      	pop	{r4, r7}
    5294:	4770      	bx	lr
    5296:	bf00      	nop

00005298 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    5298:	b480      	push	{r7}
    529a:	b087      	sub	sp, #28
    529c:	af00      	add	r7, sp, #0
    529e:	4603      	mov	r3, r0
    52a0:	60b9      	str	r1, [r7, #8]
    52a2:	607a      	str	r2, [r7, #4]
    52a4:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    52a6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    52aa:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    52ac:	7bfa      	ldrb	r2, [r7, #15]
    52ae:	f242 236c 	movw	r3, #8812	; 0x226c
    52b2:	f2c0 0301 	movt	r3, #1
    52b6:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    52ba:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    52bc:	7bfb      	ldrb	r3, [r7, #15]
    52be:	f242 226c 	movw	r2, #8812	; 0x226c
    52c2:	f2c0 0201 	movt	r2, #1
    52c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    52ca:	4413      	add	r3, r2
    52cc:	885b      	ldrh	r3, [r3, #2]
    52ce:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    52d0:	f240 0300 	movw	r3, #0
    52d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    52d8:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    52da:	f240 0200 	movw	r2, #0
    52de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    52e2:	8a39      	ldrh	r1, [r7, #16]
    52e4:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    52e8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    52ec:	697a      	ldr	r2, [r7, #20]
    52ee:	ea01 0102 	and.w	r1, r1, r2
    52f2:	68ba      	ldr	r2, [r7, #8]
    52f4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    52f8:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    52fc:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    5300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    5304:	f240 0300 	movw	r3, #0
    5308:	f2c4 0302 	movt	r3, #16386	; 0x4002
    530c:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    530e:	f240 0200 	movw	r2, #0
    5312:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5316:	8a79      	ldrh	r1, [r7, #18]
    5318:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    531c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    5320:	697a      	ldr	r2, [r7, #20]
    5322:	ea01 0102 	and.w	r1, r1, r2
    5326:	687a      	ldr	r2, [r7, #4]
    5328:	ea4f 2212 	mov.w	r2, r2, lsr #8
    532c:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    5330:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    5334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    5338:	f107 071c 	add.w	r7, r7, #28
    533c:	46bd      	mov	sp, r7
    533e:	bc80      	pop	{r7}
    5340:	4770      	bx	lr
    5342:	bf00      	nop

00005344 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    5344:	b580      	push	{r7, lr}
    5346:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    5348:	f7fe fcfe 	bl	3d48 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    534c:	f7fd ffce 	bl	32ec <ace_init_convert>
}
    5350:	bd80      	pop	{r7, pc}
    5352:	bf00      	nop

00005354 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    5354:	b480      	push	{r7}
    5356:	b083      	sub	sp, #12
    5358:	af00      	add	r7, sp, #0
    535a:	4603      	mov	r3, r0
    535c:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    535e:	f240 0300 	movw	r3, #0
    5362:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5366:	79fa      	ldrb	r2, [r7, #7]
    5368:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    536c:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    5370:	b2d2      	uxtb	r2, r2
    5372:	651a      	str	r2, [r3, #80]	; 0x50
}
    5374:	f107 070c 	add.w	r7, r7, #12
    5378:	46bd      	mov	sp, r7
    537a:	bc80      	pop	{r7}
    537c:	4770      	bx	lr
    537e:	bf00      	nop

00005380 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    5380:	b480      	push	{r7}
    5382:	b085      	sub	sp, #20
    5384:	af00      	add	r7, sp, #0
    5386:	4603      	mov	r3, r0
    5388:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    538a:	f04f 0300 	mov.w	r3, #0
    538e:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    5390:	79fb      	ldrb	r3, [r7, #7]
    5392:	2b02      	cmp	r3, #2
    5394:	d900      	bls.n	5398 <ACE_get_adc_result+0x18>
    5396:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    5398:	79fb      	ldrb	r3, [r7, #7]
    539a:	2b02      	cmp	r3, #2
    539c:	d81b      	bhi.n	53d6 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    539e:	79fa      	ldrb	r2, [r7, #7]
    53a0:	f242 43c4 	movw	r3, #9412	; 0x24c4
    53a4:	f2c0 0301 	movt	r3, #1
    53a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    53ac:	681b      	ldr	r3, [r3, #0]
    53ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    53b2:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    53b4:	68fb      	ldr	r3, [r7, #12]
    53b6:	2b00      	cmp	r3, #0
    53b8:	d0f1      	beq.n	539e <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    53ba:	79fa      	ldrb	r2, [r7, #7]
    53bc:	f242 43c4 	movw	r3, #9412	; 0x24c4
    53c0:	f2c0 0301 	movt	r3, #1
    53c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    53c8:	681b      	ldr	r3, [r3, #0]
    53ca:	b29b      	uxth	r3, r3
    53cc:	ea4f 5303 	mov.w	r3, r3, lsl #20
    53d0:	ea4f 5313 	mov.w	r3, r3, lsr #20
    53d4:	817b      	strh	r3, [r7, #10]
    }
    return result;
    53d6:	897b      	ldrh	r3, [r7, #10]
}
    53d8:	4618      	mov	r0, r3
    53da:	f107 0714 	add.w	r7, r7, #20
    53de:	46bd      	mov	sp, r7
    53e0:	bc80      	pop	{r7}
    53e2:	4770      	bx	lr

000053e4 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    53e4:	b490      	push	{r4, r7}
    53e6:	b086      	sub	sp, #24
    53e8:	af00      	add	r7, sp, #0
    53ea:	71f8      	strb	r0, [r7, #7]
    53ec:	71b9      	strb	r1, [r7, #6]
    53ee:	717a      	strb	r2, [r7, #5]
    53f0:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    53f2:	79fb      	ldrb	r3, [r7, #7]
    53f4:	2b02      	cmp	r3, #2
    53f6:	d900      	bls.n	53fa <ACE_configure_sdd+0x16>
    53f8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    53fa:	79fb      	ldrb	r3, [r7, #7]
    53fc:	2b02      	cmp	r3, #2
    53fe:	f200 80bc 	bhi.w	557a <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    5402:	f242 5210 	movw	r2, #9488	; 0x2510
    5406:	f2c0 0201 	movt	r2, #1
    540a:	f107 030c 	add.w	r3, r7, #12
    540e:	6812      	ldr	r2, [r2, #0]
    5410:	4611      	mov	r1, r2
    5412:	8019      	strh	r1, [r3, #0]
    5414:	f103 0302 	add.w	r3, r3, #2
    5418:	ea4f 4212 	mov.w	r2, r2, lsr #16
    541c:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    541e:	f04f 0301 	mov.w	r3, #1
    5422:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    5424:	f04f 0300 	mov.w	r3, #0
    5428:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    542a:	79fb      	ldrb	r3, [r7, #7]
    542c:	f107 0218 	add.w	r2, r7, #24
    5430:	4413      	add	r3, r2
    5432:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    5436:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5438:	f240 0300 	movw	r3, #0
    543c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5440:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5444:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5446:	f240 0300 	movw	r3, #0
    544a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    544e:	f04f 0200 	mov.w	r2, #0
    5452:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    5456:	f240 0200 	movw	r2, #0
    545a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    545e:	7c79      	ldrb	r1, [r7, #17]
    5460:	460b      	mov	r3, r1
    5462:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5466:	440b      	add	r3, r1
    5468:	ea4f 1303 	mov.w	r3, r3, lsl #4
    546c:	4413      	add	r3, r2
    546e:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5472:	797a      	ldrb	r2, [r7, #5]
    5474:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    5476:	797b      	ldrb	r3, [r7, #5]
    5478:	f003 0301 	and.w	r3, r3, #1
    547c:	b2db      	uxtb	r3, r3
    547e:	2b00      	cmp	r3, #0
    5480:	d002      	beq.n	5488 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    5482:	f04f 0300 	mov.w	r3, #0
    5486:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    5488:	797b      	ldrb	r3, [r7, #5]
    548a:	f003 0302 	and.w	r3, r3, #2
    548e:	2b00      	cmp	r3, #0
    5490:	d002      	beq.n	5498 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    5492:	f04f 0301 	mov.w	r3, #1
    5496:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    5498:	f240 0200 	movw	r2, #0
    549c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54a0:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    54a2:	f242 5300 	movw	r3, #9472	; 0x2500
    54a6:	f2c0 0301 	movt	r3, #1
    54aa:	681b      	ldr	r3, [r3, #0]
    54ac:	79fc      	ldrb	r4, [r7, #7]
    54ae:	f897 c012 	ldrb.w	ip, [r7, #18]
    54b2:	7cf8      	ldrb	r0, [r7, #19]
    54b4:	ea4f 0444 	mov.w	r4, r4, lsl #1
    54b8:	44a4      	add	ip, r4
    54ba:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    54be:	4460      	add	r0, ip
    54c0:	4403      	add	r3, r0
    54c2:	f103 0380 	add.w	r3, r3, #128	; 0x80
    54c6:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    54c8:	460b      	mov	r3, r1
    54ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    54ce:	440b      	add	r3, r1
    54d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    54d4:	4413      	add	r3, r2
    54d6:	f503 7304 	add.w	r3, r3, #528	; 0x210
    54da:	4602      	mov	r2, r0
    54dc:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    54de:	f240 0300 	movw	r3, #0
    54e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    54e6:	697a      	ldr	r2, [r7, #20]
    54e8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    54ec:	79fa      	ldrb	r2, [r7, #7]
    54ee:	f242 43d0 	movw	r3, #9424	; 0x24d0
    54f2:	f2c0 0301 	movt	r3, #1
    54f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    54fa:	79ba      	ldrb	r2, [r7, #6]
    54fc:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    54fe:	79fa      	ldrb	r2, [r7, #7]
    5500:	f242 43d0 	movw	r3, #9424	; 0x24d0
    5504:	f2c0 0301 	movt	r3, #1
    5508:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    550c:	79f9      	ldrb	r1, [r7, #7]
    550e:	f242 43d0 	movw	r3, #9424	; 0x24d0
    5512:	f2c0 0301 	movt	r3, #1
    5516:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    551a:	681b      	ldr	r3, [r3, #0]
    551c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5520:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    5522:	793b      	ldrb	r3, [r7, #4]
    5524:	2b00      	cmp	r3, #0
    5526:	d115      	bne.n	5554 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    5528:	f240 0300 	movw	r3, #0
    552c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5530:	f240 0200 	movw	r2, #0
    5534:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5538:	6911      	ldr	r1, [r2, #16]
    553a:	79f8      	ldrb	r0, [r7, #7]
    553c:	f242 42dc 	movw	r2, #9436	; 0x24dc
    5540:	f2c0 0201 	movt	r2, #1
    5544:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    5548:	ea6f 0202 	mvn.w	r2, r2
    554c:	ea01 0202 	and.w	r2, r1, r2
    5550:	611a      	str	r2, [r3, #16]
    5552:	e012      	b.n	557a <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    5554:	f240 0300 	movw	r3, #0
    5558:	f2c4 0302 	movt	r3, #16386	; 0x4002
    555c:	f240 0200 	movw	r2, #0
    5560:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5564:	6911      	ldr	r1, [r2, #16]
    5566:	79f8      	ldrb	r0, [r7, #7]
    5568:	f242 42dc 	movw	r2, #9436	; 0x24dc
    556c:	f2c0 0201 	movt	r2, #1
    5570:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    5574:	ea41 0202 	orr.w	r2, r1, r2
    5578:	611a      	str	r2, [r3, #16]
        }
    }
}
    557a:	f107 0718 	add.w	r7, r7, #24
    557e:	46bd      	mov	sp, r7
    5580:	bc90      	pop	{r4, r7}
    5582:	4770      	bx	lr

00005584 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    5584:	b480      	push	{r7}
    5586:	b083      	sub	sp, #12
    5588:	af00      	add	r7, sp, #0
    558a:	4603      	mov	r3, r0
    558c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    558e:	79fb      	ldrb	r3, [r7, #7]
    5590:	2b02      	cmp	r3, #2
    5592:	d900      	bls.n	5596 <ACE_enable_sdd+0x12>
    5594:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5596:	79fb      	ldrb	r3, [r7, #7]
    5598:	2b02      	cmp	r3, #2
    559a:	d811      	bhi.n	55c0 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    559c:	79fa      	ldrb	r2, [r7, #7]
    559e:	f242 43d0 	movw	r3, #9424	; 0x24d0
    55a2:	f2c0 0301 	movt	r3, #1
    55a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    55aa:	79f9      	ldrb	r1, [r7, #7]
    55ac:	f242 43d0 	movw	r3, #9424	; 0x24d0
    55b0:	f2c0 0301 	movt	r3, #1
    55b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    55b8:	681b      	ldr	r3, [r3, #0]
    55ba:	f043 0320 	orr.w	r3, r3, #32
    55be:	6013      	str	r3, [r2, #0]
    }
}
    55c0:	f107 070c 	add.w	r7, r7, #12
    55c4:	46bd      	mov	sp, r7
    55c6:	bc80      	pop	{r7}
    55c8:	4770      	bx	lr
    55ca:	bf00      	nop

000055cc <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    55cc:	b480      	push	{r7}
    55ce:	b083      	sub	sp, #12
    55d0:	af00      	add	r7, sp, #0
    55d2:	4603      	mov	r3, r0
    55d4:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    55d6:	79fb      	ldrb	r3, [r7, #7]
    55d8:	2b02      	cmp	r3, #2
    55da:	d900      	bls.n	55de <ACE_disable_sdd+0x12>
    55dc:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    55de:	79fb      	ldrb	r3, [r7, #7]
    55e0:	2b02      	cmp	r3, #2
    55e2:	d811      	bhi.n	5608 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    55e4:	79fa      	ldrb	r2, [r7, #7]
    55e6:	f242 43d0 	movw	r3, #9424	; 0x24d0
    55ea:	f2c0 0301 	movt	r3, #1
    55ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    55f2:	79f9      	ldrb	r1, [r7, #7]
    55f4:	f242 43d0 	movw	r3, #9424	; 0x24d0
    55f8:	f2c0 0301 	movt	r3, #1
    55fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5600:	681b      	ldr	r3, [r3, #0]
    5602:	f023 0320 	bic.w	r3, r3, #32
    5606:	6013      	str	r3, [r2, #0]
    }
}
    5608:	f107 070c 	add.w	r7, r7, #12
    560c:	46bd      	mov	sp, r7
    560e:	bc80      	pop	{r7}
    5610:	4770      	bx	lr
    5612:	bf00      	nop

00005614 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    5614:	b480      	push	{r7}
    5616:	b083      	sub	sp, #12
    5618:	af00      	add	r7, sp, #0
    561a:	4603      	mov	r3, r0
    561c:	6039      	str	r1, [r7, #0]
    561e:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5620:	79fb      	ldrb	r3, [r7, #7]
    5622:	2b02      	cmp	r3, #2
    5624:	d900      	bls.n	5628 <ACE_set_sdd_value+0x14>
    5626:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5628:	79fb      	ldrb	r3, [r7, #7]
    562a:	2b02      	cmp	r3, #2
    562c:	d813      	bhi.n	5656 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    562e:	79fa      	ldrb	r2, [r7, #7]
    5630:	f242 43f4 	movw	r3, #9460	; 0x24f4
    5634:	f2c0 0301 	movt	r3, #1
    5638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    563c:	683a      	ldr	r2, [r7, #0]
    563e:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5642:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    5644:	79fa      	ldrb	r2, [r7, #7]
    5646:	f242 43e8 	movw	r3, #9448	; 0x24e8
    564a:	f2c0 0301 	movt	r3, #1
    564e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5652:	683a      	ldr	r2, [r7, #0]
    5654:	601a      	str	r2, [r3, #0]
    }
}
    5656:	f107 070c 	add.w	r7, r7, #12
    565a:	46bd      	mov	sp, r7
    565c:	bc80      	pop	{r7}
    565e:	4770      	bx	lr

00005660 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    5660:	b480      	push	{r7}
    5662:	b087      	sub	sp, #28
    5664:	af00      	add	r7, sp, #0
    5666:	60f8      	str	r0, [r7, #12]
    5668:	60b9      	str	r1, [r7, #8]
    566a:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    566c:	f240 0300 	movw	r3, #0
    5670:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5674:	691b      	ldr	r3, [r3, #16]
    5676:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    5678:	68fb      	ldr	r3, [r7, #12]
    567a:	f1b3 3fff 	cmp.w	r3, #4294967295
    567e:	d012      	beq.n	56a6 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    5680:	f240 0300 	movw	r3, #0
    5684:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5688:	68fa      	ldr	r2, [r7, #12]
    568a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    568e:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    5690:	f240 0300 	movw	r3, #0
    5694:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5698:	68fa      	ldr	r2, [r7, #12]
    569a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    569e:	697b      	ldr	r3, [r7, #20]
    56a0:	f043 0301 	orr.w	r3, r3, #1
    56a4:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    56a6:	68bb      	ldr	r3, [r7, #8]
    56a8:	f1b3 3fff 	cmp.w	r3, #4294967295
    56ac:	d013      	beq.n	56d6 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    56ae:	f240 0300 	movw	r3, #0
    56b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56b6:	68ba      	ldr	r2, [r7, #8]
    56b8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    56bc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    56c0:	f240 0300 	movw	r3, #0
    56c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56c8:	68ba      	ldr	r2, [r7, #8]
    56ca:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    56ce:	697b      	ldr	r3, [r7, #20]
    56d0:	f043 0302 	orr.w	r3, r3, #2
    56d4:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    56d6:	687b      	ldr	r3, [r7, #4]
    56d8:	f1b3 3fff 	cmp.w	r3, #4294967295
    56dc:	d01c      	beq.n	5718 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    56de:	f240 0300 	movw	r3, #0
    56e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56e6:	687a      	ldr	r2, [r7, #4]
    56e8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    56ec:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    56f0:	f240 0300 	movw	r3, #0
    56f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56f8:	687a      	ldr	r2, [r7, #4]
    56fa:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56fe:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    5702:	f240 0300 	movw	r3, #0
    5706:	f2c4 0302 	movt	r3, #16386	; 0x4002
    570a:	687a      	ldr	r2, [r7, #4]
    570c:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    5710:	697b      	ldr	r3, [r7, #20]
    5712:	f043 0304 	orr.w	r3, r3, #4
    5716:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    5718:	f240 0300 	movw	r3, #0
    571c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5720:	697a      	ldr	r2, [r7, #20]
    5722:	611a      	str	r2, [r3, #16]
}
    5724:	f107 071c 	add.w	r7, r7, #28
    5728:	46bd      	mov	sp, r7
    572a:	bc80      	pop	{r7}
    572c:	4770      	bx	lr
    572e:	bf00      	nop

00005730 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    5730:	b480      	push	{r7}
    5732:	b087      	sub	sp, #28
    5734:	af00      	add	r7, sp, #0
    5736:	4602      	mov	r2, r0
    5738:	460b      	mov	r3, r1
    573a:	71fa      	strb	r2, [r7, #7]
    573c:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    573e:	79fb      	ldrb	r3, [r7, #7]
    5740:	f003 0301 	and.w	r3, r3, #1
    5744:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5746:	79fb      	ldrb	r3, [r7, #7]
    5748:	2b09      	cmp	r3, #9
    574a:	d900      	bls.n	574e <ACE_set_comp_reference+0x1e>
    574c:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    574e:	79bb      	ldrb	r3, [r7, #6]
    5750:	2b03      	cmp	r3, #3
    5752:	d900      	bls.n	5756 <ACE_set_comp_reference+0x26>
    5754:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    5756:	693b      	ldr	r3, [r7, #16]
    5758:	2b00      	cmp	r3, #0
    575a:	d100      	bne.n	575e <ACE_set_comp_reference+0x2e>
    575c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    575e:	79fb      	ldrb	r3, [r7, #7]
    5760:	2b09      	cmp	r3, #9
    5762:	f200 80b9 	bhi.w	58d8 <ACE_set_comp_reference+0x1a8>
    5766:	79bb      	ldrb	r3, [r7, #6]
    5768:	2b03      	cmp	r3, #3
    576a:	f200 80b5 	bhi.w	58d8 <ACE_set_comp_reference+0x1a8>
    576e:	693b      	ldr	r3, [r7, #16]
    5770:	2b00      	cmp	r3, #0
    5772:	f000 80b1 	beq.w	58d8 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5776:	79fa      	ldrb	r2, [r7, #7]
    5778:	f242 5304 	movw	r3, #9476	; 0x2504
    577c:	f2c0 0301 	movt	r3, #1
    5780:	5c9b      	ldrb	r3, [r3, r2]
    5782:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5784:	f240 0300 	movw	r3, #0
    5788:	f2c4 0302 	movt	r3, #16386	; 0x4002
    578c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5790:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5792:	f240 0300 	movw	r3, #0
    5796:	f2c4 0302 	movt	r3, #16386	; 0x4002
    579a:	f04f 0200 	mov.w	r2, #0
    579e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    57a2:	79bb      	ldrb	r3, [r7, #6]
    57a4:	2b03      	cmp	r3, #3
    57a6:	d146      	bne.n	5836 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    57a8:	f240 0100 	movw	r1, #0
    57ac:	f2c4 0102 	movt	r1, #16386	; 0x4002
    57b0:	7bf8      	ldrb	r0, [r7, #15]
    57b2:	f240 0200 	movw	r2, #0
    57b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57ba:	f897 c00f 	ldrb.w	ip, [r7, #15]
    57be:	4663      	mov	r3, ip
    57c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57c4:	4463      	add	r3, ip
    57c6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57ca:	4413      	add	r3, r2
    57cc:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57d0:	791b      	ldrb	r3, [r3, #4]
    57d2:	b2db      	uxtb	r3, r3
    57d4:	461a      	mov	r2, r3
    57d6:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    57da:	4603      	mov	r3, r0
    57dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57e0:	4403      	add	r3, r0
    57e2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57e6:	440b      	add	r3, r1
    57e8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57ec:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    57ee:	f240 0100 	movw	r1, #0
    57f2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    57f6:	7bf8      	ldrb	r0, [r7, #15]
    57f8:	f240 0200 	movw	r2, #0
    57fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5800:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5804:	4663      	mov	r3, ip
    5806:	ea4f 0343 	mov.w	r3, r3, lsl #1
    580a:	4463      	add	r3, ip
    580c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5810:	4413      	add	r3, r2
    5812:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5816:	7a1b      	ldrb	r3, [r3, #8]
    5818:	b2db      	uxtb	r3, r3
    581a:	461a      	mov	r2, r3
    581c:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    5820:	4603      	mov	r3, r0
    5822:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5826:	4403      	add	r3, r0
    5828:	ea4f 1303 	mov.w	r3, r3, lsl #4
    582c:	440b      	add	r3, r1
    582e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5832:	721a      	strb	r2, [r3, #8]
    5834:	e049      	b.n	58ca <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    5836:	f240 0200 	movw	r2, #0
    583a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    583e:	7bf8      	ldrb	r0, [r7, #15]
    5840:	f240 0100 	movw	r1, #0
    5844:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5848:	f897 c00f 	ldrb.w	ip, [r7, #15]
    584c:	4663      	mov	r3, ip
    584e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5852:	4463      	add	r3, ip
    5854:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5858:	440b      	add	r3, r1
    585a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    585e:	791b      	ldrb	r3, [r3, #4]
    5860:	b2db      	uxtb	r3, r3
    5862:	f043 0320 	orr.w	r3, r3, #32
    5866:	b2d9      	uxtb	r1, r3
    5868:	4603      	mov	r3, r0
    586a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    586e:	4403      	add	r3, r0
    5870:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5874:	4413      	add	r3, r2
    5876:	f503 730a 	add.w	r3, r3, #552	; 0x228
    587a:	460a      	mov	r2, r1
    587c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    587e:	f240 0200 	movw	r2, #0
    5882:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5886:	7bf8      	ldrb	r0, [r7, #15]
    5888:	f240 0100 	movw	r1, #0
    588c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5890:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5894:	4663      	mov	r3, ip
    5896:	ea4f 0343 	mov.w	r3, r3, lsl #1
    589a:	4463      	add	r3, ip
    589c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    58a0:	440b      	add	r3, r1
    58a2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    58a6:	7a1b      	ldrb	r3, [r3, #8]
    58a8:	b2db      	uxtb	r3, r3
    58aa:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    58ae:	79b9      	ldrb	r1, [r7, #6]
    58b0:	440b      	add	r3, r1
    58b2:	b2d9      	uxtb	r1, r3
    58b4:	4603      	mov	r3, r0
    58b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    58ba:	4403      	add	r3, r0
    58bc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    58c0:	4413      	add	r3, r2
    58c2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    58c6:	460a      	mov	r2, r1
    58c8:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    58ca:	f240 0300 	movw	r3, #0
    58ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58d2:	697a      	ldr	r2, [r7, #20]
    58d4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    58d8:	f107 071c 	add.w	r7, r7, #28
    58dc:	46bd      	mov	sp, r7
    58de:	bc80      	pop	{r7}
    58e0:	4770      	bx	lr
    58e2:	bf00      	nop

000058e4 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    58e4:	b480      	push	{r7}
    58e6:	b087      	sub	sp, #28
    58e8:	af00      	add	r7, sp, #0
    58ea:	4602      	mov	r2, r0
    58ec:	460b      	mov	r3, r1
    58ee:	71fa      	strb	r2, [r7, #7]
    58f0:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    58f2:	79fb      	ldrb	r3, [r7, #7]
    58f4:	2b09      	cmp	r3, #9
    58f6:	d900      	bls.n	58fa <ACE_set_comp_hysteresis+0x16>
    58f8:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    58fa:	79bb      	ldrb	r3, [r7, #6]
    58fc:	2b03      	cmp	r3, #3
    58fe:	d900      	bls.n	5902 <ACE_set_comp_hysteresis+0x1e>
    5900:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    5902:	79fb      	ldrb	r3, [r7, #7]
    5904:	2b09      	cmp	r3, #9
    5906:	d87b      	bhi.n	5a00 <ACE_set_comp_hysteresis+0x11c>
    5908:	79bb      	ldrb	r3, [r7, #6]
    590a:	2b03      	cmp	r3, #3
    590c:	d878      	bhi.n	5a00 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    590e:	79fa      	ldrb	r2, [r7, #7]
    5910:	f242 5304 	movw	r3, #9476	; 0x2504
    5914:	f2c0 0301 	movt	r3, #1
    5918:	5c9b      	ldrb	r3, [r3, r2]
    591a:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    591c:	79fb      	ldrb	r3, [r7, #7]
    591e:	f003 0301 	and.w	r3, r3, #1
    5922:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5924:	f240 0300 	movw	r3, #0
    5928:	f2c4 0302 	movt	r3, #16386	; 0x4002
    592c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5930:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5932:	f240 0300 	movw	r3, #0
    5936:	f2c4 0302 	movt	r3, #16386	; 0x4002
    593a:	f04f 0200 	mov.w	r2, #0
    593e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    5942:	693b      	ldr	r3, [r7, #16]
    5944:	2b00      	cmp	r3, #0
    5946:	d02a      	beq.n	599e <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    5948:	f240 0200 	movw	r2, #0
    594c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5950:	7bf8      	ldrb	r0, [r7, #15]
    5952:	f240 0100 	movw	r1, #0
    5956:	f2c4 0102 	movt	r1, #16386	; 0x4002
    595a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    595e:	4663      	mov	r3, ip
    5960:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5964:	4463      	add	r3, ip
    5966:	ea4f 1303 	mov.w	r3, r3, lsl #4
    596a:	440b      	add	r3, r1
    596c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5970:	791b      	ldrb	r3, [r3, #4]
    5972:	b2db      	uxtb	r3, r3
    5974:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5978:	79b9      	ldrb	r1, [r7, #6]
    597a:	ea4f 1181 	mov.w	r1, r1, lsl #6
    597e:	b2c9      	uxtb	r1, r1
    5980:	ea43 0301 	orr.w	r3, r3, r1
    5984:	b2d9      	uxtb	r1, r3
    5986:	4603      	mov	r3, r0
    5988:	ea4f 0343 	mov.w	r3, r3, lsl #1
    598c:	4403      	add	r3, r0
    598e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5992:	4413      	add	r3, r2
    5994:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5998:	460a      	mov	r2, r1
    599a:	711a      	strb	r2, [r3, #4]
    599c:	e029      	b.n	59f2 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    599e:	f240 0200 	movw	r2, #0
    59a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    59a6:	7bf8      	ldrb	r0, [r7, #15]
    59a8:	f240 0100 	movw	r1, #0
    59ac:	f2c4 0102 	movt	r1, #16386	; 0x4002
    59b0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    59b4:	4663      	mov	r3, ip
    59b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    59ba:	4463      	add	r3, ip
    59bc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    59c0:	440b      	add	r3, r1
    59c2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    59c6:	7a1b      	ldrb	r3, [r3, #8]
    59c8:	b2db      	uxtb	r3, r3
    59ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    59ce:	79b9      	ldrb	r1, [r7, #6]
    59d0:	ea4f 1181 	mov.w	r1, r1, lsl #6
    59d4:	b2c9      	uxtb	r1, r1
    59d6:	ea43 0301 	orr.w	r3, r3, r1
    59da:	b2d9      	uxtb	r1, r3
    59dc:	4603      	mov	r3, r0
    59de:	ea4f 0343 	mov.w	r3, r3, lsl #1
    59e2:	4403      	add	r3, r0
    59e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    59e8:	4413      	add	r3, r2
    59ea:	f503 7308 	add.w	r3, r3, #544	; 0x220
    59ee:	460a      	mov	r2, r1
    59f0:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    59f2:	f240 0300 	movw	r3, #0
    59f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59fa:	697a      	ldr	r2, [r7, #20]
    59fc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5a00:	f107 071c 	add.w	r7, r7, #28
    5a04:	46bd      	mov	sp, r7
    5a06:	bc80      	pop	{r7}
    5a08:	4770      	bx	lr
    5a0a:	bf00      	nop

00005a0c <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    5a0c:	b480      	push	{r7}
    5a0e:	b087      	sub	sp, #28
    5a10:	af00      	add	r7, sp, #0
    5a12:	4603      	mov	r3, r0
    5a14:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5a16:	79fb      	ldrb	r3, [r7, #7]
    5a18:	2b09      	cmp	r3, #9
    5a1a:	d900      	bls.n	5a1e <ACE_enable_comp+0x12>
    5a1c:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5a1e:	79fb      	ldrb	r3, [r7, #7]
    5a20:	2b09      	cmp	r3, #9
    5a22:	d86c      	bhi.n	5afe <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5a24:	79fa      	ldrb	r2, [r7, #7]
    5a26:	f242 5304 	movw	r3, #9476	; 0x2504
    5a2a:	f2c0 0301 	movt	r3, #1
    5a2e:	5c9b      	ldrb	r3, [r3, r2]
    5a30:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5a32:	79fb      	ldrb	r3, [r7, #7]
    5a34:	f003 0301 	and.w	r3, r3, #1
    5a38:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5a3a:	f240 0300 	movw	r3, #0
    5a3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5a46:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5a48:	f240 0300 	movw	r3, #0
    5a4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a50:	f04f 0200 	mov.w	r2, #0
    5a54:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5a58:	693b      	ldr	r3, [r7, #16]
    5a5a:	2b00      	cmp	r3, #0
    5a5c:	d024      	beq.n	5aa8 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    5a5e:	f240 0200 	movw	r2, #0
    5a62:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a66:	7bf8      	ldrb	r0, [r7, #15]
    5a68:	f240 0100 	movw	r1, #0
    5a6c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a70:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a74:	4663      	mov	r3, ip
    5a76:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a7a:	4463      	add	r3, ip
    5a7c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a80:	440b      	add	r3, r1
    5a82:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a86:	791b      	ldrb	r3, [r3, #4]
    5a88:	b2db      	uxtb	r3, r3
    5a8a:	f043 0310 	orr.w	r3, r3, #16
    5a8e:	b2d9      	uxtb	r1, r3
    5a90:	4603      	mov	r3, r0
    5a92:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a96:	4403      	add	r3, r0
    5a98:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a9c:	4413      	add	r3, r2
    5a9e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5aa2:	460a      	mov	r2, r1
    5aa4:	711a      	strb	r2, [r3, #4]
    5aa6:	e023      	b.n	5af0 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    5aa8:	f240 0200 	movw	r2, #0
    5aac:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5ab0:	7bf8      	ldrb	r0, [r7, #15]
    5ab2:	f240 0100 	movw	r1, #0
    5ab6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5aba:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5abe:	4663      	mov	r3, ip
    5ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5ac4:	4463      	add	r3, ip
    5ac6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5aca:	440b      	add	r3, r1
    5acc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5ad0:	7a1b      	ldrb	r3, [r3, #8]
    5ad2:	b2db      	uxtb	r3, r3
    5ad4:	f043 0310 	orr.w	r3, r3, #16
    5ad8:	b2d9      	uxtb	r1, r3
    5ada:	4603      	mov	r3, r0
    5adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5ae0:	4403      	add	r3, r0
    5ae2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5ae6:	4413      	add	r3, r2
    5ae8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5aec:	460a      	mov	r2, r1
    5aee:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5af0:	f240 0300 	movw	r3, #0
    5af4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5af8:	697a      	ldr	r2, [r7, #20]
    5afa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5afe:	f107 071c 	add.w	r7, r7, #28
    5b02:	46bd      	mov	sp, r7
    5b04:	bc80      	pop	{r7}
    5b06:	4770      	bx	lr

00005b08 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    5b08:	b480      	push	{r7}
    5b0a:	b087      	sub	sp, #28
    5b0c:	af00      	add	r7, sp, #0
    5b0e:	4603      	mov	r3, r0
    5b10:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5b12:	79fb      	ldrb	r3, [r7, #7]
    5b14:	2b09      	cmp	r3, #9
    5b16:	d900      	bls.n	5b1a <ACE_disable_comp+0x12>
    5b18:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5b1a:	79fb      	ldrb	r3, [r7, #7]
    5b1c:	2b09      	cmp	r3, #9
    5b1e:	d86a      	bhi.n	5bf6 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5b20:	79fa      	ldrb	r2, [r7, #7]
    5b22:	f242 5304 	movw	r3, #9476	; 0x2504
    5b26:	f2c0 0301 	movt	r3, #1
    5b2a:	5c9b      	ldrb	r3, [r3, r2]
    5b2c:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5b2e:	79fb      	ldrb	r3, [r7, #7]
    5b30:	f003 0301 	and.w	r3, r3, #1
    5b34:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5b36:	f240 0300 	movw	r3, #0
    5b3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5b3e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5b42:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5b44:	f240 0300 	movw	r3, #0
    5b48:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5b4c:	f04f 0200 	mov.w	r2, #0
    5b50:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5b54:	693b      	ldr	r3, [r7, #16]
    5b56:	2b00      	cmp	r3, #0
    5b58:	d023      	beq.n	5ba2 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5b5a:	f240 0100 	movw	r1, #0
    5b5e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5b62:	7bf8      	ldrb	r0, [r7, #15]
    5b64:	f240 0200 	movw	r2, #0
    5b68:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5b6c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b70:	4663      	mov	r3, ip
    5b72:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b76:	4463      	add	r3, ip
    5b78:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b7c:	4413      	add	r3, r2
    5b7e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b82:	791b      	ldrb	r3, [r3, #4]
    5b84:	b2db      	uxtb	r3, r3
    5b86:	461a      	mov	r2, r3
    5b88:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5b8c:	4603      	mov	r3, r0
    5b8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b92:	4403      	add	r3, r0
    5b94:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b98:	440b      	add	r3, r1
    5b9a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b9e:	711a      	strb	r2, [r3, #4]
    5ba0:	e022      	b.n	5be8 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5ba2:	f240 0100 	movw	r1, #0
    5ba6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5baa:	7bf8      	ldrb	r0, [r7, #15]
    5bac:	f240 0200 	movw	r2, #0
    5bb0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5bb4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5bb8:	4663      	mov	r3, ip
    5bba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5bbe:	4463      	add	r3, ip
    5bc0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5bc4:	4413      	add	r3, r2
    5bc6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5bca:	7a1b      	ldrb	r3, [r3, #8]
    5bcc:	b2db      	uxtb	r3, r3
    5bce:	461a      	mov	r2, r3
    5bd0:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5bd4:	4603      	mov	r3, r0
    5bd6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5bda:	4403      	add	r3, r0
    5bdc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5be0:	440b      	add	r3, r1
    5be2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5be6:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5be8:	f240 0300 	movw	r3, #0
    5bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5bf0:	697a      	ldr	r2, [r7, #20]
    5bf2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5bf6:	f107 071c 	add.w	r7, r7, #28
    5bfa:	46bd      	mov	sp, r7
    5bfc:	bc80      	pop	{r7}
    5bfe:	4770      	bx	lr

00005c00 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5c00:	b480      	push	{r7}
    5c02:	b083      	sub	sp, #12
    5c04:	af00      	add	r7, sp, #0
    5c06:	4603      	mov	r3, r0
    5c08:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c0a:	79fb      	ldrb	r3, [r7, #7]
    5c0c:	2b09      	cmp	r3, #9
    5c0e:	d900      	bls.n	5c12 <ACE_enable_comp_rise_irq+0x12>
    5c10:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5c12:	f240 0300 	movw	r3, #0
    5c16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c1a:	f240 0200 	movw	r2, #0
    5c1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c22:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c26:	f102 020c 	add.w	r2, r2, #12
    5c2a:	6811      	ldr	r1, [r2, #0]
    5c2c:	79fa      	ldrb	r2, [r7, #7]
    5c2e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5c32:	fa00 f202 	lsl.w	r2, r0, r2
    5c36:	ea41 0202 	orr.w	r2, r1, r2
    5c3a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c3e:	f103 030c 	add.w	r3, r3, #12
    5c42:	601a      	str	r2, [r3, #0]
}
    5c44:	f107 070c 	add.w	r7, r7, #12
    5c48:	46bd      	mov	sp, r7
    5c4a:	bc80      	pop	{r7}
    5c4c:	4770      	bx	lr
    5c4e:	bf00      	nop

00005c50 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5c50:	b480      	push	{r7}
    5c52:	b085      	sub	sp, #20
    5c54:	af00      	add	r7, sp, #0
    5c56:	4603      	mov	r3, r0
    5c58:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c5a:	79fb      	ldrb	r3, [r7, #7]
    5c5c:	2b09      	cmp	r3, #9
    5c5e:	d900      	bls.n	5c62 <ACE_disable_comp_rise_irq+0x12>
    5c60:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5c62:	f240 0300 	movw	r3, #0
    5c66:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c6a:	f240 0200 	movw	r2, #0
    5c6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c72:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c76:	f102 020c 	add.w	r2, r2, #12
    5c7a:	6811      	ldr	r1, [r2, #0]
    5c7c:	79fa      	ldrb	r2, [r7, #7]
    5c7e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5c82:	fa00 f202 	lsl.w	r2, r0, r2
    5c86:	ea6f 0202 	mvn.w	r2, r2
    5c8a:	ea01 0202 	and.w	r2, r1, r2
    5c8e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c92:	f103 030c 	add.w	r3, r3, #12
    5c96:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5c98:	f240 0300 	movw	r3, #0
    5c9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5ca0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5ca4:	f103 030c 	add.w	r3, r3, #12
    5ca8:	681b      	ldr	r3, [r3, #0]
    5caa:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5cac:	68fb      	ldr	r3, [r7, #12]
    5cae:	f103 0301 	add.w	r3, r3, #1
    5cb2:	60fb      	str	r3, [r7, #12]
}
    5cb4:	f107 0714 	add.w	r7, r7, #20
    5cb8:	46bd      	mov	sp, r7
    5cba:	bc80      	pop	{r7}
    5cbc:	4770      	bx	lr
    5cbe:	bf00      	nop

00005cc0 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5cc0:	b480      	push	{r7}
    5cc2:	b085      	sub	sp, #20
    5cc4:	af00      	add	r7, sp, #0
    5cc6:	4603      	mov	r3, r0
    5cc8:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5cca:	79fb      	ldrb	r3, [r7, #7]
    5ccc:	2b09      	cmp	r3, #9
    5cce:	d900      	bls.n	5cd2 <ACE_clear_comp_rise_irq+0x12>
    5cd0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5cd2:	f240 0300 	movw	r3, #0
    5cd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cda:	f240 0200 	movw	r2, #0
    5cde:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5ce2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5ce6:	f102 0214 	add.w	r2, r2, #20
    5cea:	6811      	ldr	r1, [r2, #0]
    5cec:	79fa      	ldrb	r2, [r7, #7]
    5cee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5cf2:	fa00 f202 	lsl.w	r2, r0, r2
    5cf6:	ea41 0202 	orr.w	r2, r1, r2
    5cfa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5cfe:	f103 0314 	add.w	r3, r3, #20
    5d02:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5d04:	f240 0300 	movw	r3, #0
    5d08:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d0c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d10:	f103 0314 	add.w	r3, r3, #20
    5d14:	681b      	ldr	r3, [r3, #0]
    5d16:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5d18:	68fb      	ldr	r3, [r7, #12]
    5d1a:	f103 0301 	add.w	r3, r3, #1
    5d1e:	60fb      	str	r3, [r7, #12]
}
    5d20:	f107 0714 	add.w	r7, r7, #20
    5d24:	46bd      	mov	sp, r7
    5d26:	bc80      	pop	{r7}
    5d28:	4770      	bx	lr
    5d2a:	bf00      	nop

00005d2c <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d2c:	b480      	push	{r7}
    5d2e:	b083      	sub	sp, #12
    5d30:	af00      	add	r7, sp, #0
    5d32:	4603      	mov	r3, r0
    5d34:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d36:	79fb      	ldrb	r3, [r7, #7]
    5d38:	2b09      	cmp	r3, #9
    5d3a:	d900      	bls.n	5d3e <ACE_enable_comp_fall_irq+0x12>
    5d3c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5d3e:	f240 0300 	movw	r3, #0
    5d42:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d46:	f240 0200 	movw	r2, #0
    5d4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d4e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5d52:	f102 020c 	add.w	r2, r2, #12
    5d56:	6811      	ldr	r1, [r2, #0]
    5d58:	79fa      	ldrb	r2, [r7, #7]
    5d5a:	f04f 0001 	mov.w	r0, #1
    5d5e:	fa00 f202 	lsl.w	r2, r0, r2
    5d62:	ea41 0202 	orr.w	r2, r1, r2
    5d66:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d6a:	f103 030c 	add.w	r3, r3, #12
    5d6e:	601a      	str	r2, [r3, #0]
}
    5d70:	f107 070c 	add.w	r7, r7, #12
    5d74:	46bd      	mov	sp, r7
    5d76:	bc80      	pop	{r7}
    5d78:	4770      	bx	lr
    5d7a:	bf00      	nop

00005d7c <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d7c:	b480      	push	{r7}
    5d7e:	b085      	sub	sp, #20
    5d80:	af00      	add	r7, sp, #0
    5d82:	4603      	mov	r3, r0
    5d84:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d86:	79fb      	ldrb	r3, [r7, #7]
    5d88:	2b09      	cmp	r3, #9
    5d8a:	d900      	bls.n	5d8e <ACE_disable_comp_fall_irq+0x12>
    5d8c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5d8e:	f240 0300 	movw	r3, #0
    5d92:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d96:	f240 0200 	movw	r2, #0
    5d9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d9e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5da2:	f102 020c 	add.w	r2, r2, #12
    5da6:	6811      	ldr	r1, [r2, #0]
    5da8:	79fa      	ldrb	r2, [r7, #7]
    5daa:	f04f 0001 	mov.w	r0, #1
    5dae:	fa00 f202 	lsl.w	r2, r0, r2
    5db2:	ea6f 0202 	mvn.w	r2, r2
    5db6:	ea01 0202 	and.w	r2, r1, r2
    5dba:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dbe:	f103 030c 	add.w	r3, r3, #12
    5dc2:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5dc4:	f240 0300 	movw	r3, #0
    5dc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5dcc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dd0:	f103 030c 	add.w	r3, r3, #12
    5dd4:	681b      	ldr	r3, [r3, #0]
    5dd6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5dd8:	68fb      	ldr	r3, [r7, #12]
    5dda:	f103 0301 	add.w	r3, r3, #1
    5dde:	60fb      	str	r3, [r7, #12]
}
    5de0:	f107 0714 	add.w	r7, r7, #20
    5de4:	46bd      	mov	sp, r7
    5de6:	bc80      	pop	{r7}
    5de8:	4770      	bx	lr
    5dea:	bf00      	nop

00005dec <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5dec:	b480      	push	{r7}
    5dee:	b085      	sub	sp, #20
    5df0:	af00      	add	r7, sp, #0
    5df2:	4603      	mov	r3, r0
    5df4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5df6:	79fb      	ldrb	r3, [r7, #7]
    5df8:	2b09      	cmp	r3, #9
    5dfa:	d900      	bls.n	5dfe <ACE_clear_comp_fall_irq+0x12>
    5dfc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5dfe:	f240 0300 	movw	r3, #0
    5e02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e06:	f240 0200 	movw	r2, #0
    5e0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5e0e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5e12:	f102 0214 	add.w	r2, r2, #20
    5e16:	6811      	ldr	r1, [r2, #0]
    5e18:	79fa      	ldrb	r2, [r7, #7]
    5e1a:	f04f 0001 	mov.w	r0, #1
    5e1e:	fa00 f202 	lsl.w	r2, r0, r2
    5e22:	ea41 0202 	orr.w	r2, r1, r2
    5e26:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5e2a:	f103 0314 	add.w	r3, r3, #20
    5e2e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5e30:	f240 0300 	movw	r3, #0
    5e34:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e38:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5e3c:	f103 0314 	add.w	r3, r3, #20
    5e40:	681b      	ldr	r3, [r3, #0]
    5e42:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5e44:	68fb      	ldr	r3, [r7, #12]
    5e46:	f103 0301 	add.w	r3, r3, #1
    5e4a:	60fb      	str	r3, [r7, #12]
}
    5e4c:	f107 0714 	add.w	r7, r7, #20
    5e50:	46bd      	mov	sp, r7
    5e52:	bc80      	pop	{r7}
    5e54:	4770      	bx	lr
    5e56:	bf00      	nop

00005e58 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    5e58:	b480      	push	{r7}
    5e5a:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    5e5c:	f240 0300 	movw	r3, #0
    5e60:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e64:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5e68:	f103 0310 	add.w	r3, r3, #16
    5e6c:	681b      	ldr	r3, [r3, #0]
}
    5e6e:	4618      	mov	r0, r3
    5e70:	46bd      	mov	sp, r7
    5e72:	bc80      	pop	{r7}
    5e74:	4770      	bx	lr
    5e76:	bf00      	nop

00005e78 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    5e78:	b480      	push	{r7}
    5e7a:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    5e7c:	f04f 0301 	mov.w	r3, #1
}
    5e80:	4618      	mov	r0, r3
    5e82:	46bd      	mov	sp, r7
    5e84:	bc80      	pop	{r7}
    5e86:	4770      	bx	lr

00005e88 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    5e88:	b480      	push	{r7}
    5e8a:	b083      	sub	sp, #12
    5e8c:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    5e8e:	f04f 0300 	mov.w	r3, #0
    5e92:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    5e94:	79fb      	ldrb	r3, [r7, #7]
}
    5e96:	4618      	mov	r0, r3
    5e98:	f107 070c 	add.w	r7, r7, #12
    5e9c:	46bd      	mov	sp, r7
    5e9e:	bc80      	pop	{r7}
    5ea0:	4770      	bx	lr
    5ea2:	bf00      	nop

00005ea4 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    5ea4:	b480      	push	{r7}
    5ea6:	b083      	sub	sp, #12
    5ea8:	af00      	add	r7, sp, #0
    5eaa:	4603      	mov	r3, r0
    5eac:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    5eae:	79fb      	ldrb	r3, [r7, #7]
    5eb0:	f103 0301 	add.w	r3, r3, #1
    5eb4:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    5eb6:	79fb      	ldrb	r3, [r7, #7]
    5eb8:	2b00      	cmp	r3, #0
    5eba:	d002      	beq.n	5ec2 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    5ebc:	f04f 0300 	mov.w	r3, #0
    5ec0:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    5ec2:	79fb      	ldrb	r3, [r7, #7]
}
    5ec4:	4618      	mov	r0, r3
    5ec6:	f107 070c 	add.w	r7, r7, #12
    5eca:	46bd      	mov	sp, r7
    5ecc:	bc80      	pop	{r7}
    5ece:	4770      	bx	lr

00005ed0 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5ed0:	b580      	push	{r7, lr}
    5ed2:	b084      	sub	sp, #16
    5ed4:	af00      	add	r7, sp, #0
    5ed6:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5ed8:	f04f 0301 	mov.w	r3, #1
    5edc:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5ede:	f04f 0300 	mov.w	r3, #0
    5ee2:	813b      	strh	r3, [r7, #8]
    5ee4:	e025      	b.n	5f32 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    5ee6:	893a      	ldrh	r2, [r7, #8]
    5ee8:	f240 0318 	movw	r3, #24
    5eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ef0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5ef4:	4413      	add	r3, r2
    5ef6:	681b      	ldr	r3, [r3, #0]
    5ef8:	2b00      	cmp	r3, #0
    5efa:	d016      	beq.n	5f2a <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    5efc:	893a      	ldrh	r2, [r7, #8]
    5efe:	f240 0318 	movw	r3, #24
    5f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f06:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5f0a:	4413      	add	r3, r2
    5f0c:	681b      	ldr	r3, [r3, #0]
    5f0e:	6878      	ldr	r0, [r7, #4]
    5f10:	4619      	mov	r1, r3
    5f12:	f04f 0210 	mov.w	r2, #16
    5f16:	f001 fe17 	bl	7b48 <strncmp>
    5f1a:	4603      	mov	r3, r0
    5f1c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    5f1e:	68fb      	ldr	r3, [r7, #12]
    5f20:	2b00      	cmp	r3, #0
    5f22:	d102      	bne.n	5f2a <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    5f24:	893b      	ldrh	r3, [r7, #8]
    5f26:	72fb      	strb	r3, [r7, #11]
                break;
    5f28:	e006      	b.n	5f38 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f2a:	893b      	ldrh	r3, [r7, #8]
    5f2c:	f103 0301 	add.w	r3, r3, #1
    5f30:	813b      	strh	r3, [r7, #8]
    5f32:	893b      	ldrh	r3, [r7, #8]
    5f34:	2b00      	cmp	r3, #0
    5f36:	d0d6      	beq.n	5ee6 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    5f38:	7afb      	ldrb	r3, [r7, #11]
}
    5f3a:	4618      	mov	r0, r3
    5f3c:	f107 0710 	add.w	r7, r7, #16
    5f40:	46bd      	mov	sp, r7
    5f42:	bd80      	pop	{r7, pc}

00005f44 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    5f44:	b480      	push	{r7}
    5f46:	b085      	sub	sp, #20
    5f48:	af00      	add	r7, sp, #0
    5f4a:	4603      	mov	r3, r0
    5f4c:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5f4e:	f04f 0301 	mov.w	r3, #1
    5f52:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f54:	f04f 0300 	mov.w	r3, #0
    5f58:	81bb      	strh	r3, [r7, #12]
    5f5a:	e012      	b.n	5f82 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5f5c:	89ba      	ldrh	r2, [r7, #12]
    5f5e:	f240 0318 	movw	r3, #24
    5f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f66:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5f6a:	4413      	add	r3, r2
    5f6c:	791b      	ldrb	r3, [r3, #4]
    5f6e:	79fa      	ldrb	r2, [r7, #7]
    5f70:	429a      	cmp	r2, r3
    5f72:	d102      	bne.n	5f7a <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    5f74:	89bb      	ldrh	r3, [r7, #12]
    5f76:	73fb      	strb	r3, [r7, #15]
            break;
    5f78:	e006      	b.n	5f88 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f7a:	89bb      	ldrh	r3, [r7, #12]
    5f7c:	f103 0301 	add.w	r3, r3, #1
    5f80:	81bb      	strh	r3, [r7, #12]
    5f82:	89bb      	ldrh	r3, [r7, #12]
    5f84:	2b00      	cmp	r3, #0
    5f86:	d0e9      	beq.n	5f5c <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5f88:	7bfb      	ldrb	r3, [r7, #15]
}
    5f8a:	4618      	mov	r0, r3
    5f8c:	f107 0714 	add.w	r7, r7, #20
    5f90:	46bd      	mov	sp, r7
    5f92:	bc80      	pop	{r7}
    5f94:	4770      	bx	lr
    5f96:	bf00      	nop

00005f98 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5f98:	b480      	push	{r7}
    5f9a:	b085      	sub	sp, #20
    5f9c:	af00      	add	r7, sp, #0
    5f9e:	4603      	mov	r3, r0
    5fa0:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    5fa2:	79fa      	ldrb	r2, [r7, #7]
    5fa4:	f240 0318 	movw	r3, #24
    5fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5fb0:	4413      	add	r3, r2
    5fb2:	88db      	ldrh	r3, [r3, #6]
    5fb4:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    5fb6:	f240 0300 	movw	r3, #0
    5fba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5fbe:	89fa      	ldrh	r2, [r7, #14]
    5fc0:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    5fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5fc8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5fcc:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5fce:	89bb      	ldrh	r3, [r7, #12]
    5fd0:	b21b      	sxth	r3, r3
    5fd2:	2b00      	cmp	r3, #0
    5fd4:	da02      	bge.n	5fdc <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    5fd6:	f04f 0300 	mov.w	r3, #0
    5fda:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5fdc:	89bb      	ldrh	r3, [r7, #12]
}
    5fde:	4618      	mov	r0, r3
    5fe0:	f107 0714 	add.w	r7, r7, #20
    5fe4:	46bd      	mov	sp, r7
    5fe6:	bc80      	pop	{r7}
    5fe8:	4770      	bx	lr
    5fea:	bf00      	nop

00005fec <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    5fec:	b580      	push	{r7, lr}
    5fee:	b090      	sub	sp, #64	; 0x40
    5ff0:	af00      	add	r7, sp, #0
    5ff2:	60f8      	str	r0, [r7, #12]
    5ff4:	60b9      	str	r1, [r7, #8]
    5ff6:	80fa      	strh	r2, [r7, #6]
    5ff8:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5ffa:	68fb      	ldr	r3, [r7, #12]
    5ffc:	2b00      	cmp	r3, #0
    5ffe:	d123      	bne.n	6048 <UART_init+0x5c>
    6000:	f242 5314 	movw	r3, #9492	; 0x2514
    6004:	f2c0 0301 	movt	r3, #1
    6008:	f107 0c10 	add.w	ip, r7, #16
    600c:	469e      	mov	lr, r3
    600e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6012:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6016:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    601a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    601e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6022:	f8cc 0000 	str.w	r0, [ip]
    6026:	f10c 0c04 	add.w	ip, ip, #4
    602a:	f8ac 1000 	strh.w	r1, [ip]
    602e:	f10c 0c02 	add.w	ip, ip, #2
    6032:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6036:	f88c 3000 	strb.w	r3, [ip]
    603a:	f107 0310 	add.w	r3, r7, #16
    603e:	4618      	mov	r0, r3
    6040:	f04f 0130 	mov.w	r1, #48	; 0x30
    6044:	f7fb ff6c 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    6048:	797b      	ldrb	r3, [r7, #5]
    604a:	2b07      	cmp	r3, #7
    604c:	d923      	bls.n	6096 <UART_init+0xaa>
    604e:	f242 5314 	movw	r3, #9492	; 0x2514
    6052:	f2c0 0301 	movt	r3, #1
    6056:	f107 0c10 	add.w	ip, r7, #16
    605a:	469e      	mov	lr, r3
    605c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6060:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6064:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6068:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    606c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6070:	f8cc 0000 	str.w	r0, [ip]
    6074:	f10c 0c04 	add.w	ip, ip, #4
    6078:	f8ac 1000 	strh.w	r1, [ip]
    607c:	f10c 0c02 	add.w	ip, ip, #2
    6080:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6084:	f88c 3000 	strb.w	r3, [ip]
    6088:	f107 0310 	add.w	r3, r7, #16
    608c:	4618      	mov	r0, r3
    608e:	f04f 0131 	mov.w	r1, #49	; 0x31
    6092:	f7fb ff45 	bl	1f20 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    6096:	88fa      	ldrh	r2, [r7, #6]
    6098:	f641 73ff 	movw	r3, #8191	; 0x1fff
    609c:	429a      	cmp	r2, r3
    609e:	d923      	bls.n	60e8 <UART_init+0xfc>
    60a0:	f242 5314 	movw	r3, #9492	; 0x2514
    60a4:	f2c0 0301 	movt	r3, #1
    60a8:	f107 0c10 	add.w	ip, r7, #16
    60ac:	469e      	mov	lr, r3
    60ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    60b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    60b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    60ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    60be:	e89e 0003 	ldmia.w	lr, {r0, r1}
    60c2:	f8cc 0000 	str.w	r0, [ip]
    60c6:	f10c 0c04 	add.w	ip, ip, #4
    60ca:	f8ac 1000 	strh.w	r1, [ip]
    60ce:	f10c 0c02 	add.w	ip, ip, #2
    60d2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    60d6:	f88c 3000 	strb.w	r3, [ip]
    60da:	f107 0310 	add.w	r3, r7, #16
    60de:	4618      	mov	r0, r3
    60e0:	f04f 0132 	mov.w	r1, #50	; 0x32
    60e4:	f7fb ff1c 	bl	1f20 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    60e8:	68fb      	ldr	r3, [r7, #12]
    60ea:	2b00      	cmp	r3, #0
    60ec:	f000 80ca 	beq.w	6284 <UART_init+0x298>
    60f0:	797b      	ldrb	r3, [r7, #5]
    60f2:	2b07      	cmp	r3, #7
    60f4:	f200 80c6 	bhi.w	6284 <UART_init+0x298>
    60f8:	88fa      	ldrh	r2, [r7, #6]
    60fa:	f641 73ff 	movw	r3, #8191	; 0x1fff
    60fe:	429a      	cmp	r2, r3
    6100:	f200 80c0 	bhi.w	6284 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    6104:	68bb      	ldr	r3, [r7, #8]
    6106:	f103 0208 	add.w	r2, r3, #8
    610a:	88fb      	ldrh	r3, [r7, #6]
    610c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6110:	4610      	mov	r0, r2
    6112:	4619      	mov	r1, r3
    6114:	f7fb ff48 	bl	1fa8 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    6118:	68bb      	ldr	r3, [r7, #8]
    611a:	f103 020c 	add.w	r2, r3, #12
    611e:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    6120:	88fb      	ldrh	r3, [r7, #6]
    6122:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    6126:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    612a:	ea41 0303 	orr.w	r3, r1, r3
    612e:	4610      	mov	r0, r2
    6130:	4619      	mov	r1, r3
    6132:	f7fb ff39 	bl	1fa8 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    6136:	68fb      	ldr	r3, [r7, #12]
    6138:	68ba      	ldr	r2, [r7, #8]
    613a:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    613c:	68fb      	ldr	r3, [r7, #12]
    613e:	681b      	ldr	r3, [r3, #0]
    6140:	f103 0308 	add.w	r3, r3, #8
    6144:	4618      	mov	r0, r3
    6146:	f7fb ff31 	bl	1fac <HW_get_8bit_reg>
    614a:	4603      	mov	r3, r0
    614c:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    614e:	68fb      	ldr	r3, [r7, #12]
    6150:	681b      	ldr	r3, [r3, #0]
    6152:	f103 030c 	add.w	r3, r3, #12
    6156:	4618      	mov	r0, r3
    6158:	f7fb ff28 	bl	1fac <HW_get_8bit_reg>
    615c:	4603      	mov	r3, r0
    615e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    6162:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    6166:	f023 0307 	bic.w	r3, r3, #7
    616a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    616e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    6172:	ea4f 1343 	mov.w	r3, r3, lsl #5
    6176:	b29a      	uxth	r2, r3
    6178:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    617a:	ea42 0303 	orr.w	r3, r2, r3
    617e:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    6180:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    6184:	f003 0307 	and.w	r3, r3, #7
    6188:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    618c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    618e:	88fb      	ldrh	r3, [r7, #6]
    6190:	429a      	cmp	r2, r3
    6192:	d023      	beq.n	61dc <UART_init+0x1f0>
    6194:	f242 5314 	movw	r3, #9492	; 0x2514
    6198:	f2c0 0301 	movt	r3, #1
    619c:	f107 0c10 	add.w	ip, r7, #16
    61a0:	469e      	mov	lr, r3
    61a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61b2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    61b6:	f8cc 0000 	str.w	r0, [ip]
    61ba:	f10c 0c04 	add.w	ip, ip, #4
    61be:	f8ac 1000 	strh.w	r1, [ip]
    61c2:	f10c 0c02 	add.w	ip, ip, #2
    61c6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    61ca:	f88c 3000 	strb.w	r3, [ip]
    61ce:	f107 0310 	add.w	r3, r7, #16
    61d2:	4618      	mov	r0, r3
    61d4:	f04f 0154 	mov.w	r1, #84	; 0x54
    61d8:	f7fb fea2 	bl	1f20 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    61dc:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    61e0:	797b      	ldrb	r3, [r7, #5]
    61e2:	429a      	cmp	r2, r3
    61e4:	d023      	beq.n	622e <UART_init+0x242>
    61e6:	f242 5314 	movw	r3, #9492	; 0x2514
    61ea:	f2c0 0301 	movt	r3, #1
    61ee:	f107 0c10 	add.w	ip, r7, #16
    61f2:	469e      	mov	lr, r3
    61f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6200:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6204:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6208:	f8cc 0000 	str.w	r0, [ip]
    620c:	f10c 0c04 	add.w	ip, ip, #4
    6210:	f8ac 1000 	strh.w	r1, [ip]
    6214:	f10c 0c02 	add.w	ip, ip, #2
    6218:	ea4f 4311 	mov.w	r3, r1, lsr #16
    621c:	f88c 3000 	strb.w	r3, [ip]
    6220:	f107 0310 	add.w	r3, r7, #16
    6224:	4618      	mov	r0, r3
    6226:	f04f 0155 	mov.w	r1, #85	; 0x55
    622a:	f7fb fe79 	bl	1f20 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    622e:	68fb      	ldr	r3, [r7, #12]
    6230:	681b      	ldr	r3, [r3, #0]
    6232:	f103 0310 	add.w	r3, r3, #16
    6236:	4618      	mov	r0, r3
    6238:	f7fb feb8 	bl	1fac <HW_get_8bit_reg>
    623c:	4603      	mov	r3, r0
    623e:	f003 0302 	and.w	r3, r3, #2
    6242:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    6246:	e015      	b.n	6274 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    6248:	68fb      	ldr	r3, [r7, #12]
    624a:	681b      	ldr	r3, [r3, #0]
    624c:	f103 0304 	add.w	r3, r3, #4
    6250:	4618      	mov	r0, r3
    6252:	f7fb feab 	bl	1fac <HW_get_8bit_reg>
    6256:	4603      	mov	r3, r0
    6258:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    625c:	68fb      	ldr	r3, [r7, #12]
    625e:	681b      	ldr	r3, [r3, #0]
    6260:	f103 0310 	add.w	r3, r3, #16
    6264:	4618      	mov	r0, r3
    6266:	f7fb fea1 	bl	1fac <HW_get_8bit_reg>
    626a:	4603      	mov	r3, r0
    626c:	f003 0302 	and.w	r3, r3, #2
    6270:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    6274:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6278:	2b00      	cmp	r3, #0
    627a:	d1e5      	bne.n	6248 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    627c:	68fb      	ldr	r3, [r7, #12]
    627e:	f04f 0200 	mov.w	r2, #0
    6282:	711a      	strb	r2, [r3, #4]
    }
}
    6284:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6288:	46bd      	mov	sp, r7
    628a:	bd80      	pop	{r7, pc}

0000628c <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    628c:	b580      	push	{r7, lr}
    628e:	b090      	sub	sp, #64	; 0x40
    6290:	af00      	add	r7, sp, #0
    6292:	60f8      	str	r0, [r7, #12]
    6294:	60b9      	str	r1, [r7, #8]
    6296:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6298:	68fb      	ldr	r3, [r7, #12]
    629a:	2b00      	cmp	r3, #0
    629c:	d123      	bne.n	62e6 <UART_send+0x5a>
    629e:	f242 5314 	movw	r3, #9492	; 0x2514
    62a2:	f2c0 0301 	movt	r3, #1
    62a6:	f107 0c10 	add.w	ip, r7, #16
    62aa:	469e      	mov	lr, r3
    62ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62bc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    62c0:	f8cc 0000 	str.w	r0, [ip]
    62c4:	f10c 0c04 	add.w	ip, ip, #4
    62c8:	f8ac 1000 	strh.w	r1, [ip]
    62cc:	f10c 0c02 	add.w	ip, ip, #2
    62d0:	ea4f 4311 	mov.w	r3, r1, lsr #16
    62d4:	f88c 3000 	strb.w	r3, [ip]
    62d8:	f107 0310 	add.w	r3, r7, #16
    62dc:	4618      	mov	r0, r3
    62de:	f04f 017d 	mov.w	r1, #125	; 0x7d
    62e2:	f7fb fe1d 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    62e6:	68bb      	ldr	r3, [r7, #8]
    62e8:	2b00      	cmp	r3, #0
    62ea:	d123      	bne.n	6334 <UART_send+0xa8>
    62ec:	f242 5314 	movw	r3, #9492	; 0x2514
    62f0:	f2c0 0301 	movt	r3, #1
    62f4:	f107 0c10 	add.w	ip, r7, #16
    62f8:	469e      	mov	lr, r3
    62fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6302:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6306:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    630a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    630e:	f8cc 0000 	str.w	r0, [ip]
    6312:	f10c 0c04 	add.w	ip, ip, #4
    6316:	f8ac 1000 	strh.w	r1, [ip]
    631a:	f10c 0c02 	add.w	ip, ip, #2
    631e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6322:	f88c 3000 	strb.w	r3, [ip]
    6326:	f107 0310 	add.w	r3, r7, #16
    632a:	4618      	mov	r0, r3
    632c:	f04f 017e 	mov.w	r1, #126	; 0x7e
    6330:	f7fb fdf6 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    6334:	687b      	ldr	r3, [r7, #4]
    6336:	2b00      	cmp	r3, #0
    6338:	d123      	bne.n	6382 <UART_send+0xf6>
    633a:	f242 5314 	movw	r3, #9492	; 0x2514
    633e:	f2c0 0301 	movt	r3, #1
    6342:	f107 0c10 	add.w	ip, r7, #16
    6346:	469e      	mov	lr, r3
    6348:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    634c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6350:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6354:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6358:	e89e 0003 	ldmia.w	lr, {r0, r1}
    635c:	f8cc 0000 	str.w	r0, [ip]
    6360:	f10c 0c04 	add.w	ip, ip, #4
    6364:	f8ac 1000 	strh.w	r1, [ip]
    6368:	f10c 0c02 	add.w	ip, ip, #2
    636c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6370:	f88c 3000 	strb.w	r3, [ip]
    6374:	f107 0310 	add.w	r3, r7, #16
    6378:	4618      	mov	r0, r3
    637a:	f04f 017f 	mov.w	r1, #127	; 0x7f
    637e:	f7fb fdcf 	bl	1f20 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    6382:	68fb      	ldr	r3, [r7, #12]
    6384:	2b00      	cmp	r3, #0
    6386:	d02b      	beq.n	63e0 <UART_send+0x154>
    6388:	68bb      	ldr	r3, [r7, #8]
    638a:	2b00      	cmp	r3, #0
    638c:	d028      	beq.n	63e0 <UART_send+0x154>
    638e:	687b      	ldr	r3, [r7, #4]
    6390:	2b00      	cmp	r3, #0
    6392:	d025      	beq.n	63e0 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6394:	f04f 0300 	mov.w	r3, #0
    6398:	63bb      	str	r3, [r7, #56]	; 0x38
    639a:	e01d      	b.n	63d8 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    639c:	68fb      	ldr	r3, [r7, #12]
    639e:	681b      	ldr	r3, [r3, #0]
    63a0:	f103 0310 	add.w	r3, r3, #16
    63a4:	4618      	mov	r0, r3
    63a6:	f7fb fe01 	bl	1fac <HW_get_8bit_reg>
    63aa:	4603      	mov	r3, r0
    63ac:	f003 0301 	and.w	r3, r3, #1
    63b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    63b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    63b8:	2b00      	cmp	r3, #0
    63ba:	d0ef      	beq.n	639c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    63bc:	68fb      	ldr	r3, [r7, #12]
    63be:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    63c0:	68b9      	ldr	r1, [r7, #8]
    63c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    63c4:	440b      	add	r3, r1
    63c6:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    63c8:	4610      	mov	r0, r2
    63ca:	4619      	mov	r1, r3
    63cc:	f7fb fdec 	bl	1fa8 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    63d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    63d2:	f103 0301 	add.w	r3, r3, #1
    63d6:	63bb      	str	r3, [r7, #56]	; 0x38
    63d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    63da:	687b      	ldr	r3, [r7, #4]
    63dc:	429a      	cmp	r2, r3
    63de:	d3dd      	bcc.n	639c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    63e0:	f107 0740 	add.w	r7, r7, #64	; 0x40
    63e4:	46bd      	mov	sp, r7
    63e6:	bd80      	pop	{r7, pc}

000063e8 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    63e8:	b580      	push	{r7, lr}
    63ea:	b090      	sub	sp, #64	; 0x40
    63ec:	af00      	add	r7, sp, #0
    63ee:	60f8      	str	r0, [r7, #12]
    63f0:	60b9      	str	r1, [r7, #8]
    63f2:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    63f4:	f04f 0300 	mov.w	r3, #0
    63f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    63fa:	68fb      	ldr	r3, [r7, #12]
    63fc:	2b00      	cmp	r3, #0
    63fe:	d123      	bne.n	6448 <UART_fill_tx_fifo+0x60>
    6400:	f242 5314 	movw	r3, #9492	; 0x2514
    6404:	f2c0 0301 	movt	r3, #1
    6408:	f107 0c14 	add.w	ip, r7, #20
    640c:	469e      	mov	lr, r3
    640e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6412:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6416:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    641a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    641e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6422:	f8cc 0000 	str.w	r0, [ip]
    6426:	f10c 0c04 	add.w	ip, ip, #4
    642a:	f8ac 1000 	strh.w	r1, [ip]
    642e:	f10c 0c02 	add.w	ip, ip, #2
    6432:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6436:	f88c 3000 	strb.w	r3, [ip]
    643a:	f107 0314 	add.w	r3, r7, #20
    643e:	4618      	mov	r0, r3
    6440:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    6444:	f7fb fd6c 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    6448:	68bb      	ldr	r3, [r7, #8]
    644a:	2b00      	cmp	r3, #0
    644c:	d123      	bne.n	6496 <UART_fill_tx_fifo+0xae>
    644e:	f242 5314 	movw	r3, #9492	; 0x2514
    6452:	f2c0 0301 	movt	r3, #1
    6456:	f107 0c14 	add.w	ip, r7, #20
    645a:	469e      	mov	lr, r3
    645c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6460:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6464:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6468:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    646c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6470:	f8cc 0000 	str.w	r0, [ip]
    6474:	f10c 0c04 	add.w	ip, ip, #4
    6478:	f8ac 1000 	strh.w	r1, [ip]
    647c:	f10c 0c02 	add.w	ip, ip, #2
    6480:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6484:	f88c 3000 	strb.w	r3, [ip]
    6488:	f107 0314 	add.w	r3, r7, #20
    648c:	4618      	mov	r0, r3
    648e:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    6492:	f7fb fd45 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    6496:	687b      	ldr	r3, [r7, #4]
    6498:	2b00      	cmp	r3, #0
    649a:	d123      	bne.n	64e4 <UART_fill_tx_fifo+0xfc>
    649c:	f242 5314 	movw	r3, #9492	; 0x2514
    64a0:	f2c0 0301 	movt	r3, #1
    64a4:	f107 0c14 	add.w	ip, r7, #20
    64a8:	469e      	mov	lr, r3
    64aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    64ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    64b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    64b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    64ba:	e89e 0003 	ldmia.w	lr, {r0, r1}
    64be:	f8cc 0000 	str.w	r0, [ip]
    64c2:	f10c 0c04 	add.w	ip, ip, #4
    64c6:	f8ac 1000 	strh.w	r1, [ip]
    64ca:	f10c 0c02 	add.w	ip, ip, #2
    64ce:	ea4f 4311 	mov.w	r3, r1, lsr #16
    64d2:	f88c 3000 	strb.w	r3, [ip]
    64d6:	f107 0314 	add.w	r3, r7, #20
    64da:	4618      	mov	r0, r3
    64dc:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    64e0:	f7fb fd1e 	bl	1f20 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    64e4:	68fb      	ldr	r3, [r7, #12]
    64e6:	2b00      	cmp	r3, #0
    64e8:	d037      	beq.n	655a <UART_fill_tx_fifo+0x172>
    64ea:	68bb      	ldr	r3, [r7, #8]
    64ec:	2b00      	cmp	r3, #0
    64ee:	d034      	beq.n	655a <UART_fill_tx_fifo+0x172>
    64f0:	687b      	ldr	r3, [r7, #4]
    64f2:	2b00      	cmp	r3, #0
    64f4:	d031      	beq.n	655a <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64f6:	68fb      	ldr	r3, [r7, #12]
    64f8:	681b      	ldr	r3, [r3, #0]
    64fa:	f103 0310 	add.w	r3, r3, #16
    64fe:	4618      	mov	r0, r3
    6500:	f7fb fd54 	bl	1fac <HW_get_8bit_reg>
    6504:	4603      	mov	r3, r0
    6506:	f003 0301 	and.w	r3, r3, #1
    650a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    650e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6512:	2b00      	cmp	r3, #0
    6514:	d021      	beq.n	655a <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6516:	68fb      	ldr	r3, [r7, #12]
    6518:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    651a:	68b9      	ldr	r1, [r7, #8]
    651c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    651e:	440b      	add	r3, r1
    6520:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6522:	4610      	mov	r0, r2
    6524:	4619      	mov	r1, r3
    6526:	f7fb fd3f 	bl	1fa8 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    652a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    652c:	f103 0301 	add.w	r3, r3, #1
    6530:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    6532:	68fb      	ldr	r3, [r7, #12]
    6534:	681b      	ldr	r3, [r3, #0]
    6536:	f103 0310 	add.w	r3, r3, #16
    653a:	4618      	mov	r0, r3
    653c:	f7fb fd36 	bl	1fac <HW_get_8bit_reg>
    6540:	4603      	mov	r3, r0
    6542:	f003 0301 	and.w	r3, r3, #1
    6546:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    654a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    654e:	2b00      	cmp	r3, #0
    6550:	d003      	beq.n	655a <UART_fill_tx_fifo+0x172>
    6552:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6554:	687b      	ldr	r3, [r7, #4]
    6556:	429a      	cmp	r2, r3
    6558:	d3dd      	bcc.n	6516 <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    655a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    655c:	4618      	mov	r0, r3
    655e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6562:	46bd      	mov	sp, r7
    6564:	bd80      	pop	{r7, pc}
    6566:	bf00      	nop

00006568 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    6568:	b590      	push	{r4, r7, lr}
    656a:	b091      	sub	sp, #68	; 0x44
    656c:	af00      	add	r7, sp, #0
    656e:	60f8      	str	r0, [r7, #12]
    6570:	60b9      	str	r1, [r7, #8]
    6572:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    6574:	f04f 0300 	mov.w	r3, #0
    6578:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    657a:	68fb      	ldr	r3, [r7, #12]
    657c:	2b00      	cmp	r3, #0
    657e:	d123      	bne.n	65c8 <UART_get_rx+0x60>
    6580:	f242 5314 	movw	r3, #9492	; 0x2514
    6584:	f2c0 0301 	movt	r3, #1
    6588:	f107 0c10 	add.w	ip, r7, #16
    658c:	469e      	mov	lr, r3
    658e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6592:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6596:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    659a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    659e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65a2:	f8cc 0000 	str.w	r0, [ip]
    65a6:	f10c 0c04 	add.w	ip, ip, #4
    65aa:	f8ac 1000 	strh.w	r1, [ip]
    65ae:	f10c 0c02 	add.w	ip, ip, #2
    65b2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    65b6:	f88c 3000 	strb.w	r3, [ip]
    65ba:	f107 0310 	add.w	r3, r7, #16
    65be:	4618      	mov	r0, r3
    65c0:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    65c4:	f7fb fcac 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    65c8:	68bb      	ldr	r3, [r7, #8]
    65ca:	2b00      	cmp	r3, #0
    65cc:	d123      	bne.n	6616 <UART_get_rx+0xae>
    65ce:	f242 5314 	movw	r3, #9492	; 0x2514
    65d2:	f2c0 0301 	movt	r3, #1
    65d6:	f107 0c10 	add.w	ip, r7, #16
    65da:	469e      	mov	lr, r3
    65dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65ec:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65f0:	f8cc 0000 	str.w	r0, [ip]
    65f4:	f10c 0c04 	add.w	ip, ip, #4
    65f8:	f8ac 1000 	strh.w	r1, [ip]
    65fc:	f10c 0c02 	add.w	ip, ip, #2
    6600:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6604:	f88c 3000 	strb.w	r3, [ip]
    6608:	f107 0310 	add.w	r3, r7, #16
    660c:	4618      	mov	r0, r3
    660e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    6612:	f7fb fc85 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    6616:	687b      	ldr	r3, [r7, #4]
    6618:	2b00      	cmp	r3, #0
    661a:	d123      	bne.n	6664 <UART_get_rx+0xfc>
    661c:	f242 5314 	movw	r3, #9492	; 0x2514
    6620:	f2c0 0301 	movt	r3, #1
    6624:	f107 0c10 	add.w	ip, r7, #16
    6628:	469e      	mov	lr, r3
    662a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    662e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6632:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6636:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    663a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    663e:	f8cc 0000 	str.w	r0, [ip]
    6642:	f10c 0c04 	add.w	ip, ip, #4
    6646:	f8ac 1000 	strh.w	r1, [ip]
    664a:	f10c 0c02 	add.w	ip, ip, #2
    664e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6652:	f88c 3000 	strb.w	r3, [ip]
    6656:	f107 0310 	add.w	r3, r7, #16
    665a:	4618      	mov	r0, r3
    665c:	f04f 01ce 	mov.w	r1, #206	; 0xce
    6660:	f7fb fc5e 	bl	1f20 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    6664:	68fb      	ldr	r3, [r7, #12]
    6666:	2b00      	cmp	r3, #0
    6668:	d054      	beq.n	6714 <UART_get_rx+0x1ac>
    666a:	68bb      	ldr	r3, [r7, #8]
    666c:	2b00      	cmp	r3, #0
    666e:	d051      	beq.n	6714 <UART_get_rx+0x1ac>
    6670:	687b      	ldr	r3, [r7, #4]
    6672:	2b00      	cmp	r3, #0
    6674:	d04e      	beq.n	6714 <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    6676:	f04f 0300 	mov.w	r3, #0
    667a:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    667c:	68fb      	ldr	r3, [r7, #12]
    667e:	681b      	ldr	r3, [r3, #0]
    6680:	f103 0310 	add.w	r3, r3, #16
    6684:	4618      	mov	r0, r3
    6686:	f7fb fc91 	bl	1fac <HW_get_8bit_reg>
    668a:	4603      	mov	r3, r0
    668c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    6690:	68fb      	ldr	r3, [r7, #12]
    6692:	791a      	ldrb	r2, [r3, #4]
    6694:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6698:	ea42 0303 	orr.w	r3, r2, r3
    669c:	b2da      	uxtb	r2, r3
    669e:	68fb      	ldr	r3, [r7, #12]
    66a0:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    66a2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    66a6:	f003 0302 	and.w	r3, r3, #2
    66aa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    66ae:	e029      	b.n	6704 <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    66b0:	68ba      	ldr	r2, [r7, #8]
    66b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    66b4:	eb02 0403 	add.w	r4, r2, r3
    66b8:	68fb      	ldr	r3, [r7, #12]
    66ba:	681b      	ldr	r3, [r3, #0]
    66bc:	f103 0304 	add.w	r3, r3, #4
    66c0:	4618      	mov	r0, r3
    66c2:	f7fb fc73 	bl	1fac <HW_get_8bit_reg>
    66c6:	4603      	mov	r3, r0
    66c8:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    66ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    66cc:	f103 0301 	add.w	r3, r3, #1
    66d0:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    66d2:	68fb      	ldr	r3, [r7, #12]
    66d4:	681b      	ldr	r3, [r3, #0]
    66d6:	f103 0310 	add.w	r3, r3, #16
    66da:	4618      	mov	r0, r3
    66dc:	f7fb fc66 	bl	1fac <HW_get_8bit_reg>
    66e0:	4603      	mov	r3, r0
    66e2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    66e6:	68fb      	ldr	r3, [r7, #12]
    66e8:	791a      	ldrb	r2, [r3, #4]
    66ea:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    66ee:	ea42 0303 	orr.w	r3, r2, r3
    66f2:	b2da      	uxtb	r2, r3
    66f4:	68fb      	ldr	r3, [r7, #12]
    66f6:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    66f8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    66fc:	f003 0302 	and.w	r3, r3, #2
    6700:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    6704:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6708:	2b00      	cmp	r3, #0
    670a:	d003      	beq.n	6714 <UART_get_rx+0x1ac>
    670c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    670e:	687b      	ldr	r3, [r7, #4]
    6710:	429a      	cmp	r2, r3
    6712:	d3cd      	bcc.n	66b0 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    6714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    6716:	4618      	mov	r0, r3
    6718:	f107 0744 	add.w	r7, r7, #68	; 0x44
    671c:	46bd      	mov	sp, r7
    671e:	bd90      	pop	{r4, r7, pc}

00006720 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    6720:	b580      	push	{r7, lr}
    6722:	b08e      	sub	sp, #56	; 0x38
    6724:	af00      	add	r7, sp, #0
    6726:	6078      	str	r0, [r7, #4]
    6728:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    672a:	687b      	ldr	r3, [r7, #4]
    672c:	2b00      	cmp	r3, #0
    672e:	d123      	bne.n	6778 <UART_polled_tx_string+0x58>
    6730:	f242 5314 	movw	r3, #9492	; 0x2514
    6734:	f2c0 0301 	movt	r3, #1
    6738:	f107 0c08 	add.w	ip, r7, #8
    673c:	469e      	mov	lr, r3
    673e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6742:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6746:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    674a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    674e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6752:	f8cc 0000 	str.w	r0, [ip]
    6756:	f10c 0c04 	add.w	ip, ip, #4
    675a:	f8ac 1000 	strh.w	r1, [ip]
    675e:	f10c 0c02 	add.w	ip, ip, #2
    6762:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6766:	f88c 3000 	strb.w	r3, [ip]
    676a:	f107 0308 	add.w	r3, r7, #8
    676e:	4618      	mov	r0, r3
    6770:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    6774:	f7fb fbd4 	bl	1f20 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    6778:	683b      	ldr	r3, [r7, #0]
    677a:	2b00      	cmp	r3, #0
    677c:	d123      	bne.n	67c6 <UART_polled_tx_string+0xa6>
    677e:	f242 5314 	movw	r3, #9492	; 0x2514
    6782:	f2c0 0301 	movt	r3, #1
    6786:	f107 0c08 	add.w	ip, r7, #8
    678a:	469e      	mov	lr, r3
    678c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6790:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6794:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6798:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    679c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    67a0:	f8cc 0000 	str.w	r0, [ip]
    67a4:	f10c 0c04 	add.w	ip, ip, #4
    67a8:	f8ac 1000 	strh.w	r1, [ip]
    67ac:	f10c 0c02 	add.w	ip, ip, #2
    67b0:	ea4f 4311 	mov.w	r3, r1, lsr #16
    67b4:	f88c 3000 	strb.w	r3, [ip]
    67b8:	f107 0308 	add.w	r3, r7, #8
    67bc:	4618      	mov	r0, r3
    67be:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    67c2:	f7fb fbad 	bl	1f20 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    67c6:	687b      	ldr	r3, [r7, #4]
    67c8:	2b00      	cmp	r3, #0
    67ca:	d02a      	beq.n	6822 <UART_polled_tx_string+0x102>
    67cc:	683b      	ldr	r3, [r7, #0]
    67ce:	2b00      	cmp	r3, #0
    67d0:	d027      	beq.n	6822 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    67d2:	f04f 0300 	mov.w	r3, #0
    67d6:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    67d8:	e01d      	b.n	6816 <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    67da:	687b      	ldr	r3, [r7, #4]
    67dc:	681b      	ldr	r3, [r3, #0]
    67de:	f103 0310 	add.w	r3, r3, #16
    67e2:	4618      	mov	r0, r3
    67e4:	f7fb fbe2 	bl	1fac <HW_get_8bit_reg>
    67e8:	4603      	mov	r3, r0
    67ea:	f003 0301 	and.w	r3, r3, #1
    67ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    67f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    67f6:	2b00      	cmp	r3, #0
    67f8:	d0ef      	beq.n	67da <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    67fa:	687b      	ldr	r3, [r7, #4]
    67fc:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    67fe:	6839      	ldr	r1, [r7, #0]
    6800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6802:	440b      	add	r3, r1
    6804:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6806:	4610      	mov	r0, r2
    6808:	4619      	mov	r1, r3
    680a:	f7fb fbcd 	bl	1fa8 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    680e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6810:	f103 0301 	add.w	r3, r3, #1
    6814:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    6816:	683a      	ldr	r2, [r7, #0]
    6818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    681a:	4413      	add	r3, r2
    681c:	781b      	ldrb	r3, [r3, #0]
    681e:	2b00      	cmp	r3, #0
    6820:	d1db      	bne.n	67da <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    6822:	f107 0738 	add.w	r7, r7, #56	; 0x38
    6826:	46bd      	mov	sp, r7
    6828:	bd80      	pop	{r7, pc}
    682a:	bf00      	nop

0000682c <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    682c:	b580      	push	{r7, lr}
    682e:	b08c      	sub	sp, #48	; 0x30
    6830:	af00      	add	r7, sp, #0
    6832:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    6834:	f04f 33ff 	mov.w	r3, #4294967295
    6838:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    683c:	687b      	ldr	r3, [r7, #4]
    683e:	2b00      	cmp	r3, #0
    6840:	d123      	bne.n	688a <UART_get_rx_status+0x5e>
    6842:	f242 5314 	movw	r3, #9492	; 0x2514
    6846:	f2c0 0301 	movt	r3, #1
    684a:	f107 0c08 	add.w	ip, r7, #8
    684e:	469e      	mov	lr, r3
    6850:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6854:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6858:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    685c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6860:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6864:	f8cc 0000 	str.w	r0, [ip]
    6868:	f10c 0c04 	add.w	ip, ip, #4
    686c:	f8ac 1000 	strh.w	r1, [ip]
    6870:	f10c 0c02 	add.w	ip, ip, #2
    6874:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6878:	f88c 3000 	strb.w	r3, [ip]
    687c:	f107 0308 	add.w	r3, r7, #8
    6880:	4618      	mov	r0, r3
    6882:	f44f 718a 	mov.w	r1, #276	; 0x114
    6886:	f7fb fb4b 	bl	1f20 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    688a:	687b      	ldr	r3, [r7, #4]
    688c:	2b00      	cmp	r3, #0
    688e:	d00b      	beq.n	68a8 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    6890:	687b      	ldr	r3, [r7, #4]
    6892:	791b      	ldrb	r3, [r3, #4]
    6894:	f003 031c 	and.w	r3, r3, #28
    6898:	ea4f 03a3 	mov.w	r3, r3, asr #2
    689c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    68a0:	687b      	ldr	r3, [r7, #4]
    68a2:	f04f 0200 	mov.w	r2, #0
    68a6:	711a      	strb	r2, [r3, #4]
    }
    return status;
    68a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    68ac:	4618      	mov	r0, r3
    68ae:	f107 0730 	add.w	r7, r7, #48	; 0x30
    68b2:	46bd      	mov	sp, r7
    68b4:	bd80      	pop	{r7, pc}
    68b6:	bf00      	nop

000068b8 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    68b8:	4668      	mov	r0, sp
    68ba:	f020 0107 	bic.w	r1, r0, #7
    68be:	468d      	mov	sp, r1
    68c0:	b481      	push	{r0, r7}
    68c2:	b082      	sub	sp, #8
    68c4:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    68c6:	f242 0300 	movw	r3, #8192	; 0x2000
    68ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    68ce:	f242 0200 	movw	r2, #8192	; 0x2000
    68d2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    68d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    68d8:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    68dc:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    68de:	f242 0300 	movw	r3, #8192	; 0x2000
    68e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    68e6:	f242 0200 	movw	r2, #8192	; 0x2000
    68ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
    68ee:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    68f0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    68f4:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    68f8:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    68fa:	f242 0300 	movw	r3, #8192	; 0x2000
    68fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6902:	f242 0200 	movw	r2, #8192	; 0x2000
    6906:	f2ce 0204 	movt	r2, #57348	; 0xe004
    690a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    690c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    6910:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    6914:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    6916:	f04f 0364 	mov.w	r3, #100	; 0x64
    691a:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    691c:	f242 0300 	movw	r3, #8192	; 0x2000
    6920:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    6926:	f003 0303 	and.w	r3, r3, #3
    692a:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    692c:	687b      	ldr	r3, [r7, #4]
    692e:	2b03      	cmp	r3, #3
    6930:	d104      	bne.n	693c <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    6932:	683b      	ldr	r3, [r7, #0]
    6934:	f103 33ff 	add.w	r3, r3, #4294967295
    6938:	603b      	str	r3, [r7, #0]
    693a:	e002      	b.n	6942 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    693c:	f04f 0364 	mov.w	r3, #100	; 0x64
    6940:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    6942:	683b      	ldr	r3, [r7, #0]
    6944:	2b00      	cmp	r3, #0
    6946:	d1e9      	bne.n	691c <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    6948:	f64e 5300 	movw	r3, #60672	; 0xed00
    694c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6950:	f240 0204 	movw	r2, #4
    6954:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    6958:	60da      	str	r2, [r3, #12]
}
    695a:	f107 0708 	add.w	r7, r7, #8
    695e:	46bd      	mov	sp, r7
    6960:	bc81      	pop	{r0, r7}
    6962:	4685      	mov	sp, r0
    6964:	4770      	bx	lr
    6966:	bf00      	nop

00006968 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    6968:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    696c:	f3ef 8409 	mrs	r4, PSP
    6970:	4620      	mov	r0, r4
    6972:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    6974:	4623      	mov	r3, r4
}
    6976:	4618      	mov	r0, r3

00006978 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    6978:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    697a:	f383 8809 	msr	PSP, r3
    697e:	4770      	bx	lr

00006980 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    6980:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    6984:	f3ef 8408 	mrs	r4, MSP
    6988:	4620      	mov	r0, r4
    698a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    698c:	4623      	mov	r3, r4
}
    698e:	4618      	mov	r0, r3

00006990 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    6990:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    6992:	f383 8808 	msr	MSP, r3
    6996:	4770      	bx	lr

00006998 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    6998:	b480      	push	{r7}
    699a:	b083      	sub	sp, #12
    699c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    699e:	f04f 0300 	mov.w	r3, #0
    69a2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    69a4:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    69a8:	607b      	str	r3, [r7, #4]
  return(result);
    69aa:	687b      	ldr	r3, [r7, #4]
}
    69ac:	4618      	mov	r0, r3
    69ae:	f107 070c 	add.w	r7, r7, #12
    69b2:	46bd      	mov	sp, r7
    69b4:	bc80      	pop	{r7}
    69b6:	4770      	bx	lr

000069b8 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    69b8:	b480      	push	{r7}
    69ba:	b083      	sub	sp, #12
    69bc:	af00      	add	r7, sp, #0
    69be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    69c0:	687b      	ldr	r3, [r7, #4]
    69c2:	f383 8811 	msr	BASEPRI, r3
}
    69c6:	f107 070c 	add.w	r7, r7, #12
    69ca:	46bd      	mov	sp, r7
    69cc:	bc80      	pop	{r7}
    69ce:	4770      	bx	lr

000069d0 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    69d0:	b480      	push	{r7}
    69d2:	b083      	sub	sp, #12
    69d4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    69d6:	f04f 0300 	mov.w	r3, #0
    69da:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    69dc:	f3ef 8310 	mrs	r3, PRIMASK
    69e0:	607b      	str	r3, [r7, #4]
  return(result);
    69e2:	687b      	ldr	r3, [r7, #4]
}
    69e4:	4618      	mov	r0, r3
    69e6:	f107 070c 	add.w	r7, r7, #12
    69ea:	46bd      	mov	sp, r7
    69ec:	bc80      	pop	{r7}
    69ee:	4770      	bx	lr

000069f0 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    69f0:	b480      	push	{r7}
    69f2:	b083      	sub	sp, #12
    69f4:	af00      	add	r7, sp, #0
    69f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    69f8:	687b      	ldr	r3, [r7, #4]
    69fa:	f383 8810 	msr	PRIMASK, r3
}
    69fe:	f107 070c 	add.w	r7, r7, #12
    6a02:	46bd      	mov	sp, r7
    6a04:	bc80      	pop	{r7}
    6a06:	4770      	bx	lr

00006a08 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    6a08:	b480      	push	{r7}
    6a0a:	b083      	sub	sp, #12
    6a0c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6a0e:	f04f 0300 	mov.w	r3, #0
    6a12:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    6a14:	f3ef 8313 	mrs	r3, FAULTMASK
    6a18:	607b      	str	r3, [r7, #4]
  return(result);
    6a1a:	687b      	ldr	r3, [r7, #4]
}
    6a1c:	4618      	mov	r0, r3
    6a1e:	f107 070c 	add.w	r7, r7, #12
    6a22:	46bd      	mov	sp, r7
    6a24:	bc80      	pop	{r7}
    6a26:	4770      	bx	lr

00006a28 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    6a28:	b480      	push	{r7}
    6a2a:	b083      	sub	sp, #12
    6a2c:	af00      	add	r7, sp, #0
    6a2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    6a30:	687b      	ldr	r3, [r7, #4]
    6a32:	f383 8813 	msr	FAULTMASK, r3
}
    6a36:	f107 070c 	add.w	r7, r7, #12
    6a3a:	46bd      	mov	sp, r7
    6a3c:	bc80      	pop	{r7}
    6a3e:	4770      	bx	lr

00006a40 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    6a40:	b480      	push	{r7}
    6a42:	b083      	sub	sp, #12
    6a44:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6a46:	f04f 0300 	mov.w	r3, #0
    6a4a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    6a4c:	f3ef 8314 	mrs	r3, CONTROL
    6a50:	607b      	str	r3, [r7, #4]
  return(result);
    6a52:	687b      	ldr	r3, [r7, #4]
}
    6a54:	4618      	mov	r0, r3
    6a56:	f107 070c 	add.w	r7, r7, #12
    6a5a:	46bd      	mov	sp, r7
    6a5c:	bc80      	pop	{r7}
    6a5e:	4770      	bx	lr

00006a60 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    6a60:	b480      	push	{r7}
    6a62:	b083      	sub	sp, #12
    6a64:	af00      	add	r7, sp, #0
    6a66:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    6a68:	687b      	ldr	r3, [r7, #4]
    6a6a:	f383 8814 	msr	CONTROL, r3
}
    6a6e:	f107 070c 	add.w	r7, r7, #12
    6a72:	46bd      	mov	sp, r7
    6a74:	bc80      	pop	{r7}
    6a76:	4770      	bx	lr

00006a78 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    6a78:	b480      	push	{r7}
    6a7a:	b085      	sub	sp, #20
    6a7c:	af00      	add	r7, sp, #0
    6a7e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6a80:	f04f 0300 	mov.w	r3, #0
    6a84:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    6a86:	687b      	ldr	r3, [r7, #4]
    6a88:	ba1b      	rev	r3, r3
    6a8a:	60fb      	str	r3, [r7, #12]
  return(result);
    6a8c:	68fb      	ldr	r3, [r7, #12]
}
    6a8e:	4618      	mov	r0, r3
    6a90:	f107 0714 	add.w	r7, r7, #20
    6a94:	46bd      	mov	sp, r7
    6a96:	bc80      	pop	{r7}
    6a98:	4770      	bx	lr
    6a9a:	bf00      	nop

00006a9c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    6a9c:	b480      	push	{r7}
    6a9e:	b085      	sub	sp, #20
    6aa0:	af00      	add	r7, sp, #0
    6aa2:	4603      	mov	r3, r0
    6aa4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6aa6:	f04f 0300 	mov.w	r3, #0
    6aaa:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    6aac:	88fb      	ldrh	r3, [r7, #6]
    6aae:	ba5b      	rev16	r3, r3
    6ab0:	60fb      	str	r3, [r7, #12]
  return(result);
    6ab2:	68fb      	ldr	r3, [r7, #12]
}
    6ab4:	4618      	mov	r0, r3
    6ab6:	f107 0714 	add.w	r7, r7, #20
    6aba:	46bd      	mov	sp, r7
    6abc:	bc80      	pop	{r7}
    6abe:	4770      	bx	lr

00006ac0 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    6ac0:	b480      	push	{r7}
    6ac2:	b085      	sub	sp, #20
    6ac4:	af00      	add	r7, sp, #0
    6ac6:	4603      	mov	r3, r0
    6ac8:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6aca:	f04f 0300 	mov.w	r3, #0
    6ace:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    6ad0:	88fb      	ldrh	r3, [r7, #6]
    6ad2:	badb      	revsh	r3, r3
    6ad4:	60fb      	str	r3, [r7, #12]
  return(result);
    6ad6:	68fb      	ldr	r3, [r7, #12]
}
    6ad8:	4618      	mov	r0, r3
    6ada:	f107 0714 	add.w	r7, r7, #20
    6ade:	46bd      	mov	sp, r7
    6ae0:	bc80      	pop	{r7}
    6ae2:	4770      	bx	lr

00006ae4 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    6ae4:	b480      	push	{r7}
    6ae6:	b085      	sub	sp, #20
    6ae8:	af00      	add	r7, sp, #0
    6aea:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6aec:	f04f 0300 	mov.w	r3, #0
    6af0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    6af2:	687b      	ldr	r3, [r7, #4]
    6af4:	fa93 f3a3 	rbit	r3, r3
    6af8:	60fb      	str	r3, [r7, #12]
   return(result);
    6afa:	68fb      	ldr	r3, [r7, #12]
}
    6afc:	4618      	mov	r0, r3
    6afe:	f107 0714 	add.w	r7, r7, #20
    6b02:	46bd      	mov	sp, r7
    6b04:	bc80      	pop	{r7}
    6b06:	4770      	bx	lr

00006b08 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    6b08:	b480      	push	{r7}
    6b0a:	b085      	sub	sp, #20
    6b0c:	af00      	add	r7, sp, #0
    6b0e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    6b10:	f04f 0300 	mov.w	r3, #0
    6b14:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    6b16:	687b      	ldr	r3, [r7, #4]
    6b18:	e8d3 3f4f 	ldrexb	r3, [r3]
    6b1c:	73fb      	strb	r3, [r7, #15]
   return(result);
    6b1e:	7bfb      	ldrb	r3, [r7, #15]
}
    6b20:	4618      	mov	r0, r3
    6b22:	f107 0714 	add.w	r7, r7, #20
    6b26:	46bd      	mov	sp, r7
    6b28:	bc80      	pop	{r7}
    6b2a:	4770      	bx	lr

00006b2c <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    6b2c:	b480      	push	{r7}
    6b2e:	b085      	sub	sp, #20
    6b30:	af00      	add	r7, sp, #0
    6b32:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    6b34:	f04f 0300 	mov.w	r3, #0
    6b38:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    6b3a:	687b      	ldr	r3, [r7, #4]
    6b3c:	e8d3 3f5f 	ldrexh	r3, [r3]
    6b40:	81fb      	strh	r3, [r7, #14]
   return(result);
    6b42:	89fb      	ldrh	r3, [r7, #14]
}
    6b44:	4618      	mov	r0, r3
    6b46:	f107 0714 	add.w	r7, r7, #20
    6b4a:	46bd      	mov	sp, r7
    6b4c:	bc80      	pop	{r7}
    6b4e:	4770      	bx	lr

00006b50 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    6b50:	b480      	push	{r7}
    6b52:	b085      	sub	sp, #20
    6b54:	af00      	add	r7, sp, #0
    6b56:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    6b58:	f04f 0300 	mov.w	r3, #0
    6b5c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    6b5e:	687b      	ldr	r3, [r7, #4]
    6b60:	e853 3f00 	ldrex	r3, [r3]
    6b64:	60fb      	str	r3, [r7, #12]
   return(result);
    6b66:	68fb      	ldr	r3, [r7, #12]
}
    6b68:	4618      	mov	r0, r3
    6b6a:	f107 0714 	add.w	r7, r7, #20
    6b6e:	46bd      	mov	sp, r7
    6b70:	bc80      	pop	{r7}
    6b72:	4770      	bx	lr

00006b74 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    6b74:	b480      	push	{r7}
    6b76:	b085      	sub	sp, #20
    6b78:	af00      	add	r7, sp, #0
    6b7a:	4603      	mov	r3, r0
    6b7c:	6039      	str	r1, [r7, #0]
    6b7e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    6b80:	f04f 0300 	mov.w	r3, #0
    6b84:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b86:	683b      	ldr	r3, [r7, #0]
    6b88:	79fa      	ldrb	r2, [r7, #7]
    6b8a:	e8c3 2f43 	strexb	r3, r2, [r3]
    6b8e:	60fb      	str	r3, [r7, #12]
   return(result);
    6b90:	68fb      	ldr	r3, [r7, #12]
}
    6b92:	4618      	mov	r0, r3
    6b94:	f107 0714 	add.w	r7, r7, #20
    6b98:	46bd      	mov	sp, r7
    6b9a:	bc80      	pop	{r7}
    6b9c:	4770      	bx	lr
    6b9e:	bf00      	nop

00006ba0 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    6ba0:	b480      	push	{r7}
    6ba2:	b085      	sub	sp, #20
    6ba4:	af00      	add	r7, sp, #0
    6ba6:	4603      	mov	r3, r0
    6ba8:	6039      	str	r1, [r7, #0]
    6baa:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    6bac:	f04f 0300 	mov.w	r3, #0
    6bb0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6bb2:	683b      	ldr	r3, [r7, #0]
    6bb4:	88fa      	ldrh	r2, [r7, #6]
    6bb6:	e8c3 2f53 	strexh	r3, r2, [r3]
    6bba:	60fb      	str	r3, [r7, #12]
   return(result);
    6bbc:	68fb      	ldr	r3, [r7, #12]
}
    6bbe:	4618      	mov	r0, r3
    6bc0:	f107 0714 	add.w	r7, r7, #20
    6bc4:	46bd      	mov	sp, r7
    6bc6:	bc80      	pop	{r7}
    6bc8:	4770      	bx	lr
    6bca:	bf00      	nop

00006bcc <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    6bcc:	b480      	push	{r7}
    6bce:	b085      	sub	sp, #20
    6bd0:	af00      	add	r7, sp, #0
    6bd2:	6078      	str	r0, [r7, #4]
    6bd4:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    6bd6:	f04f 0300 	mov.w	r3, #0
    6bda:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6bdc:	683b      	ldr	r3, [r7, #0]
    6bde:	687a      	ldr	r2, [r7, #4]
    6be0:	e843 2300 	strex	r3, r2, [r3]
    6be4:	60fb      	str	r3, [r7, #12]
   return(result);
    6be6:	68fb      	ldr	r3, [r7, #12]
}
    6be8:	4618      	mov	r0, r3
    6bea:	f107 0714 	add.w	r7, r7, #20
    6bee:	46bd      	mov	sp, r7
    6bf0:	bc80      	pop	{r7}
    6bf2:	4770      	bx	lr

00006bf4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    6bf4:	b480      	push	{r7}
    6bf6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    6bf8:	46bd      	mov	sp, r7
    6bfa:	bc80      	pop	{r7}
    6bfc:	4770      	bx	lr
    6bfe:	bf00      	nop

00006c00 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    6c00:	b580      	push	{r7, lr}
    6c02:	b08a      	sub	sp, #40	; 0x28
    6c04:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    6c06:	f242 533c 	movw	r3, #9532	; 0x253c
    6c0a:	f2c0 0301 	movt	r3, #1
    6c0e:	46bc      	mov	ip, r7
    6c10:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    6c12:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    6c16:	f242 0300 	movw	r3, #8192	; 0x2000
    6c1a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6c20:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6c24:	f003 0303 	and.w	r3, r3, #3
    6c28:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c2c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c30:	4413      	add	r3, r2
    6c32:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c36:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    6c38:	f242 0300 	movw	r3, #8192	; 0x2000
    6c3c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6c42:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6c46:	f003 0303 	and.w	r3, r3, #3
    6c4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c52:	4413      	add	r3, r2
    6c54:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c58:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    6c5a:	f242 0300 	movw	r3, #8192	; 0x2000
    6c5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6c64:	ea4f 1393 	mov.w	r3, r3, lsr #6
    6c68:	f003 0303 	and.w	r3, r3, #3
    6c6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c70:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c74:	4413      	add	r3, r2
    6c76:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c7a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    6c7c:	f242 0300 	movw	r3, #8192	; 0x2000
    6c80:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c86:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6c8a:	f003 031f 	and.w	r3, r3, #31
    6c8e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    6c90:	f242 0300 	movw	r3, #8192	; 0x2000
    6c94:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c9a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    6c9e:	f003 0301 	and.w	r3, r3, #1
    6ca2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    6ca4:	6a3b      	ldr	r3, [r7, #32]
    6ca6:	f103 0301 	add.w	r3, r3, #1
    6caa:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    6cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6cae:	2b00      	cmp	r3, #0
    6cb0:	d003      	beq.n	6cba <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    6cb2:	69fb      	ldr	r3, [r7, #28]
    6cb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6cb8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    6cba:	f000 f849 	bl	6d50 <GetSystemClock>
    6cbe:	4602      	mov	r2, r0
    6cc0:	f240 0354 	movw	r3, #84	; 0x54
    6cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cc8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    6cca:	f240 0354 	movw	r3, #84	; 0x54
    6cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cd2:	681a      	ldr	r2, [r3, #0]
    6cd4:	693b      	ldr	r3, [r7, #16]
    6cd6:	fbb2 f2f3 	udiv	r2, r2, r3
    6cda:	f240 0358 	movw	r3, #88	; 0x58
    6cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ce2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    6ce4:	f240 0354 	movw	r3, #84	; 0x54
    6ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cec:	681a      	ldr	r2, [r3, #0]
    6cee:	697b      	ldr	r3, [r7, #20]
    6cf0:	fbb2 f2f3 	udiv	r2, r2, r3
    6cf4:	f240 035c 	movw	r3, #92	; 0x5c
    6cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cfc:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    6cfe:	f240 0354 	movw	r3, #84	; 0x54
    6d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d06:	681a      	ldr	r2, [r3, #0]
    6d08:	69bb      	ldr	r3, [r7, #24]
    6d0a:	fbb2 f2f3 	udiv	r2, r2, r3
    6d0e:	f240 0360 	movw	r3, #96	; 0x60
    6d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d16:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    6d18:	f240 0354 	movw	r3, #84	; 0x54
    6d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d20:	681a      	ldr	r2, [r3, #0]
    6d22:	69fb      	ldr	r3, [r7, #28]
    6d24:	fbb2 f2f3 	udiv	r2, r2, r3
    6d28:	f240 0364 	movw	r3, #100	; 0x64
    6d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d30:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    6d32:	f240 0354 	movw	r3, #84	; 0x54
    6d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d3a:	681a      	ldr	r2, [r3, #0]
    6d3c:	f240 0350 	movw	r3, #80	; 0x50
    6d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d44:	601a      	str	r2, [r3, #0]
}
    6d46:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6d4a:	46bd      	mov	sp, r7
    6d4c:	bd80      	pop	{r7, pc}
    6d4e:	bf00      	nop

00006d50 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    6d50:	b480      	push	{r7}
    6d52:	b08b      	sub	sp, #44	; 0x2c
    6d54:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    6d56:	f04f 0300 	mov.w	r3, #0
    6d5a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    6d5c:	f640 031c 	movw	r3, #2076	; 0x81c
    6d60:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d64:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    6d66:	f240 2330 	movw	r3, #560	; 0x230
    6d6a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d6e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    6d70:	68fb      	ldr	r3, [r7, #12]
    6d72:	681b      	ldr	r3, [r3, #0]
    6d74:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    6d78:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    6d7a:	693a      	ldr	r2, [r7, #16]
    6d7c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    6d80:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    6d84:	429a      	cmp	r2, r3
    6d86:	d108      	bne.n	6d9a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    6d88:	f64e 732c 	movw	r3, #61228	; 0xef2c
    6d8c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    6d90:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    6d92:	697b      	ldr	r3, [r7, #20]
    6d94:	681b      	ldr	r3, [r3, #0]
    6d96:	607b      	str	r3, [r7, #4]
    6d98:	e03d      	b.n	6e16 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    6d9a:	68bb      	ldr	r3, [r7, #8]
    6d9c:	681a      	ldr	r2, [r3, #0]
    6d9e:	f244 3341 	movw	r3, #17217	; 0x4341
    6da2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    6da6:	429a      	cmp	r2, r3
    6da8:	d135      	bne.n	6e16 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    6daa:	f640 0340 	movw	r3, #2112	; 0x840
    6dae:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6db2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    6db4:	69bb      	ldr	r3, [r7, #24]
    6db6:	681b      	ldr	r3, [r3, #0]
    6db8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    6dba:	69fb      	ldr	r3, [r7, #28]
    6dbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6dc0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    6dc2:	69fa      	ldr	r2, [r7, #28]
    6dc4:	f240 3300 	movw	r3, #768	; 0x300
    6dc8:	f2c0 0301 	movt	r3, #1
    6dcc:	429a      	cmp	r2, r3
    6dce:	d922      	bls.n	6e16 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    6dd0:	69fa      	ldr	r2, [r7, #28]
    6dd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6dd6:	f2c0 0301 	movt	r3, #1
    6dda:	429a      	cmp	r2, r3
    6ddc:	d808      	bhi.n	6df0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    6dde:	f241 632c 	movw	r3, #5676	; 0x162c
    6de2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6de6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    6de8:	6a3b      	ldr	r3, [r7, #32]
    6dea:	681b      	ldr	r3, [r3, #0]
    6dec:	607b      	str	r3, [r7, #4]
    6dee:	e012      	b.n	6e16 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    6df0:	69fa      	ldr	r2, [r7, #28]
    6df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6df6:	f2c0 0302 	movt	r3, #2
    6dfa:	429a      	cmp	r2, r3
    6dfc:	d808      	bhi.n	6e10 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    6dfe:	f641 63ac 	movw	r3, #7852	; 0x1eac
    6e02:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6e06:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    6e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6e0a:	681b      	ldr	r3, [r3, #0]
    6e0c:	607b      	str	r3, [r7, #4]
    6e0e:	e002      	b.n	6e16 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    6e10:	f04f 0300 	mov.w	r3, #0
    6e14:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    6e16:	687b      	ldr	r3, [r7, #4]
    6e18:	2b00      	cmp	r3, #0
    6e1a:	d105      	bne.n	6e28 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    6e1c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    6e1e:	f647 0340 	movw	r3, #30784	; 0x7840
    6e22:	f2c0 137d 	movt	r3, #381	; 0x17d
    6e26:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    6e28:	687b      	ldr	r3, [r7, #4]
}
    6e2a:	4618      	mov	r0, r3
    6e2c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    6e30:	46bd      	mov	sp, r7
    6e32:	bc80      	pop	{r7}
    6e34:	4770      	bx	lr
    6e36:	bf00      	nop

00006e38 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    6e38:	b480      	push	{r7}
    6e3a:	b083      	sub	sp, #12
    6e3c:	af00      	add	r7, sp, #0
    6e3e:	6078      	str	r0, [r7, #4]
    return -1;
    6e40:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e44:	4618      	mov	r0, r3
    6e46:	f107 070c 	add.w	r7, r7, #12
    6e4a:	46bd      	mov	sp, r7
    6e4c:	bc80      	pop	{r7}
    6e4e:	4770      	bx	lr

00006e50 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    6e50:	b580      	push	{r7, lr}
    6e52:	b084      	sub	sp, #16
    6e54:	af00      	add	r7, sp, #0
    6e56:	60f8      	str	r0, [r7, #12]
    6e58:	60b9      	str	r1, [r7, #8]
    6e5a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    6e5c:	f000 fd3e 	bl	78dc <__errno>
    6e60:	4603      	mov	r3, r0
    6e62:	f04f 020c 	mov.w	r2, #12
    6e66:	601a      	str	r2, [r3, #0]
    return -1;
    6e68:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e6c:	4618      	mov	r0, r3
    6e6e:	f107 0710 	add.w	r7, r7, #16
    6e72:	46bd      	mov	sp, r7
    6e74:	bd80      	pop	{r7, pc}
    6e76:	bf00      	nop

00006e78 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    6e78:	b480      	push	{r7}
    6e7a:	b083      	sub	sp, #12
    6e7c:	af00      	add	r7, sp, #0
    6e7e:	6078      	str	r0, [r7, #4]
    6e80:	e7fe      	b.n	6e80 <_exit+0x8>
    6e82:	bf00      	nop

00006e84 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    6e84:	b580      	push	{r7, lr}
    6e86:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    6e88:	f000 fd28 	bl	78dc <__errno>
    6e8c:	4603      	mov	r3, r0
    6e8e:	f04f 020b 	mov.w	r2, #11
    6e92:	601a      	str	r2, [r3, #0]
    return -1;
    6e94:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e98:	4618      	mov	r0, r3
    6e9a:	bd80      	pop	{r7, pc}

00006e9c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    6e9c:	b480      	push	{r7}
    6e9e:	b083      	sub	sp, #12
    6ea0:	af00      	add	r7, sp, #0
    6ea2:	6078      	str	r0, [r7, #4]
    6ea4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    6ea6:	683b      	ldr	r3, [r7, #0]
    6ea8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    6eac:	605a      	str	r2, [r3, #4]
    return 0;
    6eae:	f04f 0300 	mov.w	r3, #0
}
    6eb2:	4618      	mov	r0, r3
    6eb4:	f107 070c 	add.w	r7, r7, #12
    6eb8:	46bd      	mov	sp, r7
    6eba:	bc80      	pop	{r7}
    6ebc:	4770      	bx	lr
    6ebe:	bf00      	nop

00006ec0 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    6ec0:	b480      	push	{r7}
    6ec2:	af00      	add	r7, sp, #0
    return 1;
    6ec4:	f04f 0301 	mov.w	r3, #1
}
    6ec8:	4618      	mov	r0, r3
    6eca:	46bd      	mov	sp, r7
    6ecc:	bc80      	pop	{r7}
    6ece:	4770      	bx	lr

00006ed0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    6ed0:	b480      	push	{r7}
    6ed2:	b083      	sub	sp, #12
    6ed4:	af00      	add	r7, sp, #0
    6ed6:	6078      	str	r0, [r7, #4]
    return 1;
    6ed8:	f04f 0301 	mov.w	r3, #1
}
    6edc:	4618      	mov	r0, r3
    6ede:	f107 070c 	add.w	r7, r7, #12
    6ee2:	46bd      	mov	sp, r7
    6ee4:	bc80      	pop	{r7}
    6ee6:	4770      	bx	lr

00006ee8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    6ee8:	b580      	push	{r7, lr}
    6eea:	b082      	sub	sp, #8
    6eec:	af00      	add	r7, sp, #0
    6eee:	6078      	str	r0, [r7, #4]
    6ef0:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    6ef2:	f000 fcf3 	bl	78dc <__errno>
    6ef6:	4603      	mov	r3, r0
    6ef8:	f04f 0216 	mov.w	r2, #22
    6efc:	601a      	str	r2, [r3, #0]
    return -1;
    6efe:	f04f 33ff 	mov.w	r3, #4294967295
}
    6f02:	4618      	mov	r0, r3
    6f04:	f107 0708 	add.w	r7, r7, #8
    6f08:	46bd      	mov	sp, r7
    6f0a:	bd80      	pop	{r7, pc}

00006f0c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    6f0c:	b580      	push	{r7, lr}
    6f0e:	b082      	sub	sp, #8
    6f10:	af00      	add	r7, sp, #0
    6f12:	6078      	str	r0, [r7, #4]
    6f14:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    6f16:	f000 fce1 	bl	78dc <__errno>
    6f1a:	4603      	mov	r3, r0
    6f1c:	f04f 021f 	mov.w	r2, #31
    6f20:	601a      	str	r2, [r3, #0]
    return -1;
    6f22:	f04f 33ff 	mov.w	r3, #4294967295
}
    6f26:	4618      	mov	r0, r3
    6f28:	f107 0708 	add.w	r7, r7, #8
    6f2c:	46bd      	mov	sp, r7
    6f2e:	bd80      	pop	{r7, pc}

00006f30 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    6f30:	b480      	push	{r7}
    6f32:	b085      	sub	sp, #20
    6f34:	af00      	add	r7, sp, #0
    6f36:	60f8      	str	r0, [r7, #12]
    6f38:	60b9      	str	r1, [r7, #8]
    6f3a:	607a      	str	r2, [r7, #4]
    return 0;
    6f3c:	f04f 0300 	mov.w	r3, #0
}
    6f40:	4618      	mov	r0, r3
    6f42:	f107 0714 	add.w	r7, r7, #20
    6f46:	46bd      	mov	sp, r7
    6f48:	bc80      	pop	{r7}
    6f4a:	4770      	bx	lr

00006f4c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    6f4c:	b480      	push	{r7}
    6f4e:	b085      	sub	sp, #20
    6f50:	af00      	add	r7, sp, #0
    6f52:	60f8      	str	r0, [r7, #12]
    6f54:	60b9      	str	r1, [r7, #8]
    6f56:	607a      	str	r2, [r7, #4]
    return -1;
    6f58:	f04f 33ff 	mov.w	r3, #4294967295
}
    6f5c:	4618      	mov	r0, r3
    6f5e:	f107 0714 	add.w	r7, r7, #20
    6f62:	46bd      	mov	sp, r7
    6f64:	bc80      	pop	{r7}
    6f66:	4770      	bx	lr

00006f68 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    6f68:	b480      	push	{r7}
    6f6a:	b085      	sub	sp, #20
    6f6c:	af00      	add	r7, sp, #0
    6f6e:	60f8      	str	r0, [r7, #12]
    6f70:	60b9      	str	r1, [r7, #8]
    6f72:	607a      	str	r2, [r7, #4]
    return 0;
    6f74:	f04f 0300 	mov.w	r3, #0
}
    6f78:	4618      	mov	r0, r3
    6f7a:	f107 0714 	add.w	r7, r7, #20
    6f7e:	46bd      	mov	sp, r7
    6f80:	bc80      	pop	{r7}
    6f82:	4770      	bx	lr

00006f84 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    6f84:	b580      	push	{r7, lr}
    6f86:	b084      	sub	sp, #16
    6f88:	af00      	add	r7, sp, #0
    6f8a:	60f8      	str	r0, [r7, #12]
    6f8c:	60b9      	str	r1, [r7, #8]
    6f8e:	607a      	str	r2, [r7, #4]
    6f90:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    6f92:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f9a:	681b      	ldr	r3, [r3, #0]
    6f9c:	2b00      	cmp	r3, #0
    6f9e:	d110      	bne.n	6fc2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    6fa0:	f240 604c 	movw	r0, #1612	; 0x64c
    6fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6fa8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    6fac:	f04f 0203 	mov.w	r2, #3
    6fb0:	f7fb f86a 	bl	2088 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    6fb4:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fbc:	f04f 0201 	mov.w	r2, #1
    6fc0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    6fc2:	683b      	ldr	r3, [r7, #0]
    6fc4:	f240 604c 	movw	r0, #1612	; 0x64c
    6fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6fcc:	6879      	ldr	r1, [r7, #4]
    6fce:	461a      	mov	r2, r3
    6fd0:	f7fb f95c 	bl	228c <MSS_UART_polled_tx>
    
    return len;
    6fd4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    6fd6:	4618      	mov	r0, r3
    6fd8:	f107 0710 	add.w	r7, r7, #16
    6fdc:	46bd      	mov	sp, r7
    6fde:	bd80      	pop	{r7, pc}

00006fe0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    6fe0:	b580      	push	{r7, lr}
    6fe2:	b084      	sub	sp, #16
    6fe4:	af00      	add	r7, sp, #0
    6fe6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    6fe8:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ff0:	681b      	ldr	r3, [r3, #0]
    6ff2:	2b00      	cmp	r3, #0
    6ff4:	d108      	bne.n	7008 <_sbrk+0x28>
    {
      heap_end = &_end;
    6ff6:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ffe:	f240 7278 	movw	r2, #1912	; 0x778
    7002:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7006:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    7008:	f240 53cc 	movw	r3, #1484	; 0x5cc
    700c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7010:	681b      	ldr	r3, [r3, #0]
    7012:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    7014:	f3ef 8308 	mrs	r3, MSP
    7018:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    701a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    701e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7022:	681a      	ldr	r2, [r3, #0]
    7024:	687b      	ldr	r3, [r7, #4]
    7026:	441a      	add	r2, r3
    7028:	68fb      	ldr	r3, [r7, #12]
    702a:	429a      	cmp	r2, r3
    702c:	d90f      	bls.n	704e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    702e:	f04f 0000 	mov.w	r0, #0
    7032:	f04f 0101 	mov.w	r1, #1
    7036:	f242 524c 	movw	r2, #9548	; 0x254c
    703a:	f2c0 0201 	movt	r2, #1
    703e:	f04f 0319 	mov.w	r3, #25
    7042:	f7ff ff9f 	bl	6f84 <_write_r>
      _exit (1);
    7046:	f04f 0001 	mov.w	r0, #1
    704a:	f7ff ff15 	bl	6e78 <_exit>
    }
  
    heap_end += incr;
    704e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7056:	681a      	ldr	r2, [r3, #0]
    7058:	687b      	ldr	r3, [r7, #4]
    705a:	441a      	add	r2, r3
    705c:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7064:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    7066:	68bb      	ldr	r3, [r7, #8]
}
    7068:	4618      	mov	r0, r3
    706a:	f107 0710 	add.w	r7, r7, #16
    706e:	46bd      	mov	sp, r7
    7070:	bd80      	pop	{r7, pc}
    7072:	bf00      	nop

00007074 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    7074:	b480      	push	{r7}
    7076:	b083      	sub	sp, #12
    7078:	af00      	add	r7, sp, #0
    707a:	6078      	str	r0, [r7, #4]
    707c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    707e:	683b      	ldr	r3, [r7, #0]
    7080:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7084:	605a      	str	r2, [r3, #4]
    return 0;
    7086:	f04f 0300 	mov.w	r3, #0
}
    708a:	4618      	mov	r0, r3
    708c:	f107 070c 	add.w	r7, r7, #12
    7090:	46bd      	mov	sp, r7
    7092:	bc80      	pop	{r7}
    7094:	4770      	bx	lr
    7096:	bf00      	nop

00007098 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    7098:	b480      	push	{r7}
    709a:	b083      	sub	sp, #12
    709c:	af00      	add	r7, sp, #0
    709e:	6078      	str	r0, [r7, #4]
    return -1;
    70a0:	f04f 33ff 	mov.w	r3, #4294967295
}
    70a4:	4618      	mov	r0, r3
    70a6:	f107 070c 	add.w	r7, r7, #12
    70aa:	46bd      	mov	sp, r7
    70ac:	bc80      	pop	{r7}
    70ae:	4770      	bx	lr

000070b0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    70b0:	b580      	push	{r7, lr}
    70b2:	b082      	sub	sp, #8
    70b4:	af00      	add	r7, sp, #0
    70b6:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    70b8:	f000 fc10 	bl	78dc <__errno>
    70bc:	4603      	mov	r3, r0
    70be:	f04f 0202 	mov.w	r2, #2
    70c2:	601a      	str	r2, [r3, #0]
    return -1;
    70c4:	f04f 33ff 	mov.w	r3, #4294967295
}
    70c8:	4618      	mov	r0, r3
    70ca:	f107 0708 	add.w	r7, r7, #8
    70ce:	46bd      	mov	sp, r7
    70d0:	bd80      	pop	{r7, pc}
    70d2:	bf00      	nop

000070d4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    70d4:	b580      	push	{r7, lr}
    70d6:	b082      	sub	sp, #8
    70d8:	af00      	add	r7, sp, #0
    70da:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    70dc:	f000 fbfe 	bl	78dc <__errno>
    70e0:	4603      	mov	r3, r0
    70e2:	f04f 020a 	mov.w	r2, #10
    70e6:	601a      	str	r2, [r3, #0]
    return -1;
    70e8:	f04f 33ff 	mov.w	r3, #4294967295
}
    70ec:	4618      	mov	r0, r3
    70ee:	f107 0708 	add.w	r7, r7, #8
    70f2:	46bd      	mov	sp, r7
    70f4:	bd80      	pop	{r7, pc}
    70f6:	bf00      	nop

000070f8 <__aeabi_drsub>:
    70f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    70fc:	e002      	b.n	7104 <__adddf3>
    70fe:	bf00      	nop

00007100 <__aeabi_dsub>:
    7100:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007104 <__adddf3>:
    7104:	b530      	push	{r4, r5, lr}
    7106:	ea4f 0441 	mov.w	r4, r1, lsl #1
    710a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    710e:	ea94 0f05 	teq	r4, r5
    7112:	bf08      	it	eq
    7114:	ea90 0f02 	teqeq	r0, r2
    7118:	bf1f      	itttt	ne
    711a:	ea54 0c00 	orrsne.w	ip, r4, r0
    711e:	ea55 0c02 	orrsne.w	ip, r5, r2
    7122:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    7126:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    712a:	f000 80e2 	beq.w	72f2 <__adddf3+0x1ee>
    712e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    7132:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    7136:	bfb8      	it	lt
    7138:	426d      	neglt	r5, r5
    713a:	dd0c      	ble.n	7156 <__adddf3+0x52>
    713c:	442c      	add	r4, r5
    713e:	ea80 0202 	eor.w	r2, r0, r2
    7142:	ea81 0303 	eor.w	r3, r1, r3
    7146:	ea82 0000 	eor.w	r0, r2, r0
    714a:	ea83 0101 	eor.w	r1, r3, r1
    714e:	ea80 0202 	eor.w	r2, r0, r2
    7152:	ea81 0303 	eor.w	r3, r1, r3
    7156:	2d36      	cmp	r5, #54	; 0x36
    7158:	bf88      	it	hi
    715a:	bd30      	pophi	{r4, r5, pc}
    715c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7160:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7164:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    7168:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    716c:	d002      	beq.n	7174 <__adddf3+0x70>
    716e:	4240      	negs	r0, r0
    7170:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7174:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7178:	ea4f 3303 	mov.w	r3, r3, lsl #12
    717c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7180:	d002      	beq.n	7188 <__adddf3+0x84>
    7182:	4252      	negs	r2, r2
    7184:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7188:	ea94 0f05 	teq	r4, r5
    718c:	f000 80a7 	beq.w	72de <__adddf3+0x1da>
    7190:	f1a4 0401 	sub.w	r4, r4, #1
    7194:	f1d5 0e20 	rsbs	lr, r5, #32
    7198:	db0d      	blt.n	71b6 <__adddf3+0xb2>
    719a:	fa02 fc0e 	lsl.w	ip, r2, lr
    719e:	fa22 f205 	lsr.w	r2, r2, r5
    71a2:	1880      	adds	r0, r0, r2
    71a4:	f141 0100 	adc.w	r1, r1, #0
    71a8:	fa03 f20e 	lsl.w	r2, r3, lr
    71ac:	1880      	adds	r0, r0, r2
    71ae:	fa43 f305 	asr.w	r3, r3, r5
    71b2:	4159      	adcs	r1, r3
    71b4:	e00e      	b.n	71d4 <__adddf3+0xd0>
    71b6:	f1a5 0520 	sub.w	r5, r5, #32
    71ba:	f10e 0e20 	add.w	lr, lr, #32
    71be:	2a01      	cmp	r2, #1
    71c0:	fa03 fc0e 	lsl.w	ip, r3, lr
    71c4:	bf28      	it	cs
    71c6:	f04c 0c02 	orrcs.w	ip, ip, #2
    71ca:	fa43 f305 	asr.w	r3, r3, r5
    71ce:	18c0      	adds	r0, r0, r3
    71d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    71d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    71d8:	d507      	bpl.n	71ea <__adddf3+0xe6>
    71da:	f04f 0e00 	mov.w	lr, #0
    71de:	f1dc 0c00 	rsbs	ip, ip, #0
    71e2:	eb7e 0000 	sbcs.w	r0, lr, r0
    71e6:	eb6e 0101 	sbc.w	r1, lr, r1
    71ea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    71ee:	d31b      	bcc.n	7228 <__adddf3+0x124>
    71f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    71f4:	d30c      	bcc.n	7210 <__adddf3+0x10c>
    71f6:	0849      	lsrs	r1, r1, #1
    71f8:	ea5f 0030 	movs.w	r0, r0, rrx
    71fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7200:	f104 0401 	add.w	r4, r4, #1
    7204:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7208:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    720c:	f080 809a 	bcs.w	7344 <__adddf3+0x240>
    7210:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    7214:	bf08      	it	eq
    7216:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    721a:	f150 0000 	adcs.w	r0, r0, #0
    721e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7222:	ea41 0105 	orr.w	r1, r1, r5
    7226:	bd30      	pop	{r4, r5, pc}
    7228:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    722c:	4140      	adcs	r0, r0
    722e:	eb41 0101 	adc.w	r1, r1, r1
    7232:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7236:	f1a4 0401 	sub.w	r4, r4, #1
    723a:	d1e9      	bne.n	7210 <__adddf3+0x10c>
    723c:	f091 0f00 	teq	r1, #0
    7240:	bf04      	itt	eq
    7242:	4601      	moveq	r1, r0
    7244:	2000      	moveq	r0, #0
    7246:	fab1 f381 	clz	r3, r1
    724a:	bf08      	it	eq
    724c:	3320      	addeq	r3, #32
    724e:	f1a3 030b 	sub.w	r3, r3, #11
    7252:	f1b3 0220 	subs.w	r2, r3, #32
    7256:	da0c      	bge.n	7272 <__adddf3+0x16e>
    7258:	320c      	adds	r2, #12
    725a:	dd08      	ble.n	726e <__adddf3+0x16a>
    725c:	f102 0c14 	add.w	ip, r2, #20
    7260:	f1c2 020c 	rsb	r2, r2, #12
    7264:	fa01 f00c 	lsl.w	r0, r1, ip
    7268:	fa21 f102 	lsr.w	r1, r1, r2
    726c:	e00c      	b.n	7288 <__adddf3+0x184>
    726e:	f102 0214 	add.w	r2, r2, #20
    7272:	bfd8      	it	le
    7274:	f1c2 0c20 	rsble	ip, r2, #32
    7278:	fa01 f102 	lsl.w	r1, r1, r2
    727c:	fa20 fc0c 	lsr.w	ip, r0, ip
    7280:	bfdc      	itt	le
    7282:	ea41 010c 	orrle.w	r1, r1, ip
    7286:	4090      	lslle	r0, r2
    7288:	1ae4      	subs	r4, r4, r3
    728a:	bfa2      	ittt	ge
    728c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7290:	4329      	orrge	r1, r5
    7292:	bd30      	popge	{r4, r5, pc}
    7294:	ea6f 0404 	mvn.w	r4, r4
    7298:	3c1f      	subs	r4, #31
    729a:	da1c      	bge.n	72d6 <__adddf3+0x1d2>
    729c:	340c      	adds	r4, #12
    729e:	dc0e      	bgt.n	72be <__adddf3+0x1ba>
    72a0:	f104 0414 	add.w	r4, r4, #20
    72a4:	f1c4 0220 	rsb	r2, r4, #32
    72a8:	fa20 f004 	lsr.w	r0, r0, r4
    72ac:	fa01 f302 	lsl.w	r3, r1, r2
    72b0:	ea40 0003 	orr.w	r0, r0, r3
    72b4:	fa21 f304 	lsr.w	r3, r1, r4
    72b8:	ea45 0103 	orr.w	r1, r5, r3
    72bc:	bd30      	pop	{r4, r5, pc}
    72be:	f1c4 040c 	rsb	r4, r4, #12
    72c2:	f1c4 0220 	rsb	r2, r4, #32
    72c6:	fa20 f002 	lsr.w	r0, r0, r2
    72ca:	fa01 f304 	lsl.w	r3, r1, r4
    72ce:	ea40 0003 	orr.w	r0, r0, r3
    72d2:	4629      	mov	r1, r5
    72d4:	bd30      	pop	{r4, r5, pc}
    72d6:	fa21 f004 	lsr.w	r0, r1, r4
    72da:	4629      	mov	r1, r5
    72dc:	bd30      	pop	{r4, r5, pc}
    72de:	f094 0f00 	teq	r4, #0
    72e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    72e6:	bf06      	itte	eq
    72e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    72ec:	3401      	addeq	r4, #1
    72ee:	3d01      	subne	r5, #1
    72f0:	e74e      	b.n	7190 <__adddf3+0x8c>
    72f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    72f6:	bf18      	it	ne
    72f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    72fc:	d029      	beq.n	7352 <__adddf3+0x24e>
    72fe:	ea94 0f05 	teq	r4, r5
    7302:	bf08      	it	eq
    7304:	ea90 0f02 	teqeq	r0, r2
    7308:	d005      	beq.n	7316 <__adddf3+0x212>
    730a:	ea54 0c00 	orrs.w	ip, r4, r0
    730e:	bf04      	itt	eq
    7310:	4619      	moveq	r1, r3
    7312:	4610      	moveq	r0, r2
    7314:	bd30      	pop	{r4, r5, pc}
    7316:	ea91 0f03 	teq	r1, r3
    731a:	bf1e      	ittt	ne
    731c:	2100      	movne	r1, #0
    731e:	2000      	movne	r0, #0
    7320:	bd30      	popne	{r4, r5, pc}
    7322:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    7326:	d105      	bne.n	7334 <__adddf3+0x230>
    7328:	0040      	lsls	r0, r0, #1
    732a:	4149      	adcs	r1, r1
    732c:	bf28      	it	cs
    732e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    7332:	bd30      	pop	{r4, r5, pc}
    7334:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    7338:	bf3c      	itt	cc
    733a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    733e:	bd30      	popcc	{r4, r5, pc}
    7340:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7344:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    7348:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    734c:	f04f 0000 	mov.w	r0, #0
    7350:	bd30      	pop	{r4, r5, pc}
    7352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7356:	bf1a      	itte	ne
    7358:	4619      	movne	r1, r3
    735a:	4610      	movne	r0, r2
    735c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7360:	bf1c      	itt	ne
    7362:	460b      	movne	r3, r1
    7364:	4602      	movne	r2, r0
    7366:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    736a:	bf06      	itte	eq
    736c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7370:	ea91 0f03 	teqeq	r1, r3
    7374:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7378:	bd30      	pop	{r4, r5, pc}
    737a:	bf00      	nop

0000737c <__aeabi_ui2d>:
    737c:	f090 0f00 	teq	r0, #0
    7380:	bf04      	itt	eq
    7382:	2100      	moveq	r1, #0
    7384:	4770      	bxeq	lr
    7386:	b530      	push	{r4, r5, lr}
    7388:	f44f 6480 	mov.w	r4, #1024	; 0x400
    738c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7390:	f04f 0500 	mov.w	r5, #0
    7394:	f04f 0100 	mov.w	r1, #0
    7398:	e750      	b.n	723c <__adddf3+0x138>
    739a:	bf00      	nop

0000739c <__aeabi_i2d>:
    739c:	f090 0f00 	teq	r0, #0
    73a0:	bf04      	itt	eq
    73a2:	2100      	moveq	r1, #0
    73a4:	4770      	bxeq	lr
    73a6:	b530      	push	{r4, r5, lr}
    73a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    73ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
    73b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    73b4:	bf48      	it	mi
    73b6:	4240      	negmi	r0, r0
    73b8:	f04f 0100 	mov.w	r1, #0
    73bc:	e73e      	b.n	723c <__adddf3+0x138>
    73be:	bf00      	nop

000073c0 <__aeabi_f2d>:
    73c0:	0042      	lsls	r2, r0, #1
    73c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
    73c6:	ea4f 0131 	mov.w	r1, r1, rrx
    73ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
    73ce:	bf1f      	itttt	ne
    73d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    73d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    73d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    73dc:	4770      	bxne	lr
    73de:	f092 0f00 	teq	r2, #0
    73e2:	bf14      	ite	ne
    73e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    73e8:	4770      	bxeq	lr
    73ea:	b530      	push	{r4, r5, lr}
    73ec:	f44f 7460 	mov.w	r4, #896	; 0x380
    73f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    73f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    73f8:	e720      	b.n	723c <__adddf3+0x138>
    73fa:	bf00      	nop

000073fc <__aeabi_ul2d>:
    73fc:	ea50 0201 	orrs.w	r2, r0, r1
    7400:	bf08      	it	eq
    7402:	4770      	bxeq	lr
    7404:	b530      	push	{r4, r5, lr}
    7406:	f04f 0500 	mov.w	r5, #0
    740a:	e00a      	b.n	7422 <__aeabi_l2d+0x16>

0000740c <__aeabi_l2d>:
    740c:	ea50 0201 	orrs.w	r2, r0, r1
    7410:	bf08      	it	eq
    7412:	4770      	bxeq	lr
    7414:	b530      	push	{r4, r5, lr}
    7416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    741a:	d502      	bpl.n	7422 <__aeabi_l2d+0x16>
    741c:	4240      	negs	r0, r0
    741e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7422:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7426:	f104 0432 	add.w	r4, r4, #50	; 0x32
    742a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    742e:	f43f aedc 	beq.w	71ea <__adddf3+0xe6>
    7432:	f04f 0203 	mov.w	r2, #3
    7436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    743a:	bf18      	it	ne
    743c:	3203      	addne	r2, #3
    743e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7442:	bf18      	it	ne
    7444:	3203      	addne	r2, #3
    7446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    744a:	f1c2 0320 	rsb	r3, r2, #32
    744e:	fa00 fc03 	lsl.w	ip, r0, r3
    7452:	fa20 f002 	lsr.w	r0, r0, r2
    7456:	fa01 fe03 	lsl.w	lr, r1, r3
    745a:	ea40 000e 	orr.w	r0, r0, lr
    745e:	fa21 f102 	lsr.w	r1, r1, r2
    7462:	4414      	add	r4, r2
    7464:	e6c1      	b.n	71ea <__adddf3+0xe6>
    7466:	bf00      	nop

00007468 <__aeabi_dmul>:
    7468:	b570      	push	{r4, r5, r6, lr}
    746a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    746e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7476:	bf1d      	ittte	ne
    7478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    747c:	ea94 0f0c 	teqne	r4, ip
    7480:	ea95 0f0c 	teqne	r5, ip
    7484:	f000 f8de 	bleq	7644 <__aeabi_dmul+0x1dc>
    7488:	442c      	add	r4, r5
    748a:	ea81 0603 	eor.w	r6, r1, r3
    748e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    749a:	bf18      	it	ne
    749c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    74a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    74a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    74a8:	d038      	beq.n	751c <__aeabi_dmul+0xb4>
    74aa:	fba0 ce02 	umull	ip, lr, r0, r2
    74ae:	f04f 0500 	mov.w	r5, #0
    74b2:	fbe1 e502 	umlal	lr, r5, r1, r2
    74b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    74ba:	fbe0 e503 	umlal	lr, r5, r0, r3
    74be:	f04f 0600 	mov.w	r6, #0
    74c2:	fbe1 5603 	umlal	r5, r6, r1, r3
    74c6:	f09c 0f00 	teq	ip, #0
    74ca:	bf18      	it	ne
    74cc:	f04e 0e01 	orrne.w	lr, lr, #1
    74d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    74d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    74d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    74dc:	d204      	bcs.n	74e8 <__aeabi_dmul+0x80>
    74de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    74e2:	416d      	adcs	r5, r5
    74e4:	eb46 0606 	adc.w	r6, r6, r6
    74e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    74ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    74f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    74f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    74f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    74fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7500:	bf88      	it	hi
    7502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7506:	d81e      	bhi.n	7546 <__aeabi_dmul+0xde>
    7508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    750c:	bf08      	it	eq
    750e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    7512:	f150 0000 	adcs.w	r0, r0, #0
    7516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    751a:	bd70      	pop	{r4, r5, r6, pc}
    751c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    7520:	ea46 0101 	orr.w	r1, r6, r1
    7524:	ea40 0002 	orr.w	r0, r0, r2
    7528:	ea81 0103 	eor.w	r1, r1, r3
    752c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    7530:	bfc2      	ittt	gt
    7532:	ebd4 050c 	rsbsgt	r5, r4, ip
    7536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    753a:	bd70      	popgt	{r4, r5, r6, pc}
    753c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7540:	f04f 0e00 	mov.w	lr, #0
    7544:	3c01      	subs	r4, #1
    7546:	f300 80ab 	bgt.w	76a0 <__aeabi_dmul+0x238>
    754a:	f114 0f36 	cmn.w	r4, #54	; 0x36
    754e:	bfde      	ittt	le
    7550:	2000      	movle	r0, #0
    7552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    7556:	bd70      	pople	{r4, r5, r6, pc}
    7558:	f1c4 0400 	rsb	r4, r4, #0
    755c:	3c20      	subs	r4, #32
    755e:	da35      	bge.n	75cc <__aeabi_dmul+0x164>
    7560:	340c      	adds	r4, #12
    7562:	dc1b      	bgt.n	759c <__aeabi_dmul+0x134>
    7564:	f104 0414 	add.w	r4, r4, #20
    7568:	f1c4 0520 	rsb	r5, r4, #32
    756c:	fa00 f305 	lsl.w	r3, r0, r5
    7570:	fa20 f004 	lsr.w	r0, r0, r4
    7574:	fa01 f205 	lsl.w	r2, r1, r5
    7578:	ea40 0002 	orr.w	r0, r0, r2
    757c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7588:	fa21 f604 	lsr.w	r6, r1, r4
    758c:	eb42 0106 	adc.w	r1, r2, r6
    7590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7594:	bf08      	it	eq
    7596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    759a:	bd70      	pop	{r4, r5, r6, pc}
    759c:	f1c4 040c 	rsb	r4, r4, #12
    75a0:	f1c4 0520 	rsb	r5, r4, #32
    75a4:	fa00 f304 	lsl.w	r3, r0, r4
    75a8:	fa20 f005 	lsr.w	r0, r0, r5
    75ac:	fa01 f204 	lsl.w	r2, r1, r4
    75b0:	ea40 0002 	orr.w	r0, r0, r2
    75b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    75b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    75bc:	f141 0100 	adc.w	r1, r1, #0
    75c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    75c4:	bf08      	it	eq
    75c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    75ca:	bd70      	pop	{r4, r5, r6, pc}
    75cc:	f1c4 0520 	rsb	r5, r4, #32
    75d0:	fa00 f205 	lsl.w	r2, r0, r5
    75d4:	ea4e 0e02 	orr.w	lr, lr, r2
    75d8:	fa20 f304 	lsr.w	r3, r0, r4
    75dc:	fa01 f205 	lsl.w	r2, r1, r5
    75e0:	ea43 0302 	orr.w	r3, r3, r2
    75e4:	fa21 f004 	lsr.w	r0, r1, r4
    75e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    75ec:	fa21 f204 	lsr.w	r2, r1, r4
    75f0:	ea20 0002 	bic.w	r0, r0, r2
    75f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    75f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    75fc:	bf08      	it	eq
    75fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7602:	bd70      	pop	{r4, r5, r6, pc}
    7604:	f094 0f00 	teq	r4, #0
    7608:	d10f      	bne.n	762a <__aeabi_dmul+0x1c2>
    760a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    760e:	0040      	lsls	r0, r0, #1
    7610:	eb41 0101 	adc.w	r1, r1, r1
    7614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7618:	bf08      	it	eq
    761a:	3c01      	subeq	r4, #1
    761c:	d0f7      	beq.n	760e <__aeabi_dmul+0x1a6>
    761e:	ea41 0106 	orr.w	r1, r1, r6
    7622:	f095 0f00 	teq	r5, #0
    7626:	bf18      	it	ne
    7628:	4770      	bxne	lr
    762a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    762e:	0052      	lsls	r2, r2, #1
    7630:	eb43 0303 	adc.w	r3, r3, r3
    7634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    7638:	bf08      	it	eq
    763a:	3d01      	subeq	r5, #1
    763c:	d0f7      	beq.n	762e <__aeabi_dmul+0x1c6>
    763e:	ea43 0306 	orr.w	r3, r3, r6
    7642:	4770      	bx	lr
    7644:	ea94 0f0c 	teq	r4, ip
    7648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    764c:	bf18      	it	ne
    764e:	ea95 0f0c 	teqne	r5, ip
    7652:	d00c      	beq.n	766e <__aeabi_dmul+0x206>
    7654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7658:	bf18      	it	ne
    765a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    765e:	d1d1      	bne.n	7604 <__aeabi_dmul+0x19c>
    7660:	ea81 0103 	eor.w	r1, r1, r3
    7664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7668:	f04f 0000 	mov.w	r0, #0
    766c:	bd70      	pop	{r4, r5, r6, pc}
    766e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7672:	bf06      	itte	eq
    7674:	4610      	moveq	r0, r2
    7676:	4619      	moveq	r1, r3
    7678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    767c:	d019      	beq.n	76b2 <__aeabi_dmul+0x24a>
    767e:	ea94 0f0c 	teq	r4, ip
    7682:	d102      	bne.n	768a <__aeabi_dmul+0x222>
    7684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7688:	d113      	bne.n	76b2 <__aeabi_dmul+0x24a>
    768a:	ea95 0f0c 	teq	r5, ip
    768e:	d105      	bne.n	769c <__aeabi_dmul+0x234>
    7690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    7694:	bf1c      	itt	ne
    7696:	4610      	movne	r0, r2
    7698:	4619      	movne	r1, r3
    769a:	d10a      	bne.n	76b2 <__aeabi_dmul+0x24a>
    769c:	ea81 0103 	eor.w	r1, r1, r3
    76a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    76a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    76a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    76ac:	f04f 0000 	mov.w	r0, #0
    76b0:	bd70      	pop	{r4, r5, r6, pc}
    76b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    76b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    76ba:	bd70      	pop	{r4, r5, r6, pc}

000076bc <__aeabi_ddiv>:
    76bc:	b570      	push	{r4, r5, r6, lr}
    76be:	f04f 0cff 	mov.w	ip, #255	; 0xff
    76c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    76c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    76ca:	bf1d      	ittte	ne
    76cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    76d0:	ea94 0f0c 	teqne	r4, ip
    76d4:	ea95 0f0c 	teqne	r5, ip
    76d8:	f000 f8a7 	bleq	782a <__aeabi_ddiv+0x16e>
    76dc:	eba4 0405 	sub.w	r4, r4, r5
    76e0:	ea81 0e03 	eor.w	lr, r1, r3
    76e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    76e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    76ec:	f000 8088 	beq.w	7800 <__aeabi_ddiv+0x144>
    76f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    76f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    76f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    76fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    7700:	ea4f 2202 	mov.w	r2, r2, lsl #8
    7704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    7708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    770c:	ea4f 2600 	mov.w	r6, r0, lsl #8
    7710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    7714:	429d      	cmp	r5, r3
    7716:	bf08      	it	eq
    7718:	4296      	cmpeq	r6, r2
    771a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    771e:	f504 7440 	add.w	r4, r4, #768	; 0x300
    7722:	d202      	bcs.n	772a <__aeabi_ddiv+0x6e>
    7724:	085b      	lsrs	r3, r3, #1
    7726:	ea4f 0232 	mov.w	r2, r2, rrx
    772a:	1ab6      	subs	r6, r6, r2
    772c:	eb65 0503 	sbc.w	r5, r5, r3
    7730:	085b      	lsrs	r3, r3, #1
    7732:	ea4f 0232 	mov.w	r2, r2, rrx
    7736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    773a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    773e:	ebb6 0e02 	subs.w	lr, r6, r2
    7742:	eb75 0e03 	sbcs.w	lr, r5, r3
    7746:	bf22      	ittt	cs
    7748:	1ab6      	subcs	r6, r6, r2
    774a:	4675      	movcs	r5, lr
    774c:	ea40 000c 	orrcs.w	r0, r0, ip
    7750:	085b      	lsrs	r3, r3, #1
    7752:	ea4f 0232 	mov.w	r2, r2, rrx
    7756:	ebb6 0e02 	subs.w	lr, r6, r2
    775a:	eb75 0e03 	sbcs.w	lr, r5, r3
    775e:	bf22      	ittt	cs
    7760:	1ab6      	subcs	r6, r6, r2
    7762:	4675      	movcs	r5, lr
    7764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    7768:	085b      	lsrs	r3, r3, #1
    776a:	ea4f 0232 	mov.w	r2, r2, rrx
    776e:	ebb6 0e02 	subs.w	lr, r6, r2
    7772:	eb75 0e03 	sbcs.w	lr, r5, r3
    7776:	bf22      	ittt	cs
    7778:	1ab6      	subcs	r6, r6, r2
    777a:	4675      	movcs	r5, lr
    777c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    7780:	085b      	lsrs	r3, r3, #1
    7782:	ea4f 0232 	mov.w	r2, r2, rrx
    7786:	ebb6 0e02 	subs.w	lr, r6, r2
    778a:	eb75 0e03 	sbcs.w	lr, r5, r3
    778e:	bf22      	ittt	cs
    7790:	1ab6      	subcs	r6, r6, r2
    7792:	4675      	movcs	r5, lr
    7794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    7798:	ea55 0e06 	orrs.w	lr, r5, r6
    779c:	d018      	beq.n	77d0 <__aeabi_ddiv+0x114>
    779e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    77a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    77a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
    77aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    77ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    77b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    77b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    77ba:	d1c0      	bne.n	773e <__aeabi_ddiv+0x82>
    77bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    77c0:	d10b      	bne.n	77da <__aeabi_ddiv+0x11e>
    77c2:	ea41 0100 	orr.w	r1, r1, r0
    77c6:	f04f 0000 	mov.w	r0, #0
    77ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    77ce:	e7b6      	b.n	773e <__aeabi_ddiv+0x82>
    77d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    77d4:	bf04      	itt	eq
    77d6:	4301      	orreq	r1, r0
    77d8:	2000      	moveq	r0, #0
    77da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    77de:	bf88      	it	hi
    77e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    77e4:	f63f aeaf 	bhi.w	7546 <__aeabi_dmul+0xde>
    77e8:	ebb5 0c03 	subs.w	ip, r5, r3
    77ec:	bf04      	itt	eq
    77ee:	ebb6 0c02 	subseq.w	ip, r6, r2
    77f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    77f6:	f150 0000 	adcs.w	r0, r0, #0
    77fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    77fe:	bd70      	pop	{r4, r5, r6, pc}
    7800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    7804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    7808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    780c:	bfc2      	ittt	gt
    780e:	ebd4 050c 	rsbsgt	r5, r4, ip
    7812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    7816:	bd70      	popgt	{r4, r5, r6, pc}
    7818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    781c:	f04f 0e00 	mov.w	lr, #0
    7820:	3c01      	subs	r4, #1
    7822:	e690      	b.n	7546 <__aeabi_dmul+0xde>
    7824:	ea45 0e06 	orr.w	lr, r5, r6
    7828:	e68d      	b.n	7546 <__aeabi_dmul+0xde>
    782a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    782e:	ea94 0f0c 	teq	r4, ip
    7832:	bf08      	it	eq
    7834:	ea95 0f0c 	teqeq	r5, ip
    7838:	f43f af3b 	beq.w	76b2 <__aeabi_dmul+0x24a>
    783c:	ea94 0f0c 	teq	r4, ip
    7840:	d10a      	bne.n	7858 <__aeabi_ddiv+0x19c>
    7842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7846:	f47f af34 	bne.w	76b2 <__aeabi_dmul+0x24a>
    784a:	ea95 0f0c 	teq	r5, ip
    784e:	f47f af25 	bne.w	769c <__aeabi_dmul+0x234>
    7852:	4610      	mov	r0, r2
    7854:	4619      	mov	r1, r3
    7856:	e72c      	b.n	76b2 <__aeabi_dmul+0x24a>
    7858:	ea95 0f0c 	teq	r5, ip
    785c:	d106      	bne.n	786c <__aeabi_ddiv+0x1b0>
    785e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7862:	f43f aefd 	beq.w	7660 <__aeabi_dmul+0x1f8>
    7866:	4610      	mov	r0, r2
    7868:	4619      	mov	r1, r3
    786a:	e722      	b.n	76b2 <__aeabi_dmul+0x24a>
    786c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7870:	bf18      	it	ne
    7872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7876:	f47f aec5 	bne.w	7604 <__aeabi_dmul+0x19c>
    787a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    787e:	f47f af0d 	bne.w	769c <__aeabi_dmul+0x234>
    7882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    7886:	f47f aeeb 	bne.w	7660 <__aeabi_dmul+0x1f8>
    788a:	e712      	b.n	76b2 <__aeabi_dmul+0x24a>

0000788c <__aeabi_d2iz>:
    788c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    7890:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    7894:	d215      	bcs.n	78c2 <__aeabi_d2iz+0x36>
    7896:	d511      	bpl.n	78bc <__aeabi_d2iz+0x30>
    7898:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    789c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    78a0:	d912      	bls.n	78c8 <__aeabi_d2iz+0x3c>
    78a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    78a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    78aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    78ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    78b2:	fa23 f002 	lsr.w	r0, r3, r2
    78b6:	bf18      	it	ne
    78b8:	4240      	negne	r0, r0
    78ba:	4770      	bx	lr
    78bc:	f04f 0000 	mov.w	r0, #0
    78c0:	4770      	bx	lr
    78c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    78c6:	d105      	bne.n	78d4 <__aeabi_d2iz+0x48>
    78c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    78cc:	bf08      	it	eq
    78ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    78d2:	4770      	bx	lr
    78d4:	f04f 0000 	mov.w	r0, #0
    78d8:	4770      	bx	lr
    78da:	bf00      	nop

000078dc <__errno>:
    78dc:	f240 036c 	movw	r3, #108	; 0x6c
    78e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78e4:	6818      	ldr	r0, [r3, #0]
    78e6:	4770      	bx	lr

000078e8 <__libc_init_array>:
    78e8:	b570      	push	{r4, r5, r6, lr}
    78ea:	f642 166c 	movw	r6, #10604	; 0x296c
    78ee:	f642 156c 	movw	r5, #10604	; 0x296c
    78f2:	f2c0 0601 	movt	r6, #1
    78f6:	f2c0 0501 	movt	r5, #1
    78fa:	1b76      	subs	r6, r6, r5
    78fc:	10b6      	asrs	r6, r6, #2
    78fe:	d006      	beq.n	790e <__libc_init_array+0x26>
    7900:	2400      	movs	r4, #0
    7902:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7906:	3401      	adds	r4, #1
    7908:	4798      	blx	r3
    790a:	42a6      	cmp	r6, r4
    790c:	d8f9      	bhi.n	7902 <__libc_init_array+0x1a>
    790e:	f642 156c 	movw	r5, #10604	; 0x296c
    7912:	f642 1670 	movw	r6, #10608	; 0x2970
    7916:	f2c0 0501 	movt	r5, #1
    791a:	f2c0 0601 	movt	r6, #1
    791e:	1b76      	subs	r6, r6, r5
    7920:	f00b f818 	bl	12954 <_init>
    7924:	10b6      	asrs	r6, r6, #2
    7926:	d006      	beq.n	7936 <__libc_init_array+0x4e>
    7928:	2400      	movs	r4, #0
    792a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    792e:	3401      	adds	r4, #1
    7930:	4798      	blx	r3
    7932:	42a6      	cmp	r6, r4
    7934:	d8f9      	bhi.n	792a <__libc_init_array+0x42>
    7936:	bd70      	pop	{r4, r5, r6, pc}

00007938 <printf>:
    7938:	b40f      	push	{r0, r1, r2, r3}
    793a:	f240 036c 	movw	r3, #108	; 0x6c
    793e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7942:	b510      	push	{r4, lr}
    7944:	681c      	ldr	r4, [r3, #0]
    7946:	b082      	sub	sp, #8
    7948:	b124      	cbz	r4, 7954 <printf+0x1c>
    794a:	69a3      	ldr	r3, [r4, #24]
    794c:	b913      	cbnz	r3, 7954 <printf+0x1c>
    794e:	4620      	mov	r0, r4
    7950:	f005 fbea 	bl	d128 <__sinit>
    7954:	4620      	mov	r0, r4
    7956:	ac05      	add	r4, sp, #20
    7958:	9a04      	ldr	r2, [sp, #16]
    795a:	4623      	mov	r3, r4
    795c:	6881      	ldr	r1, [r0, #8]
    795e:	9401      	str	r4, [sp, #4]
    7960:	f002 fd82 	bl	a468 <_vfprintf_r>
    7964:	b002      	add	sp, #8
    7966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    796a:	b004      	add	sp, #16
    796c:	4770      	bx	lr
    796e:	bf00      	nop

00007970 <_printf_r>:
    7970:	b40e      	push	{r1, r2, r3}
    7972:	b510      	push	{r4, lr}
    7974:	4604      	mov	r4, r0
    7976:	b083      	sub	sp, #12
    7978:	b118      	cbz	r0, 7982 <_printf_r+0x12>
    797a:	6983      	ldr	r3, [r0, #24]
    797c:	b90b      	cbnz	r3, 7982 <_printf_r+0x12>
    797e:	f005 fbd3 	bl	d128 <__sinit>
    7982:	4620      	mov	r0, r4
    7984:	ac06      	add	r4, sp, #24
    7986:	9a05      	ldr	r2, [sp, #20]
    7988:	4623      	mov	r3, r4
    798a:	6881      	ldr	r1, [r0, #8]
    798c:	9401      	str	r4, [sp, #4]
    798e:	f002 fd6b 	bl	a468 <_vfprintf_r>
    7992:	b003      	add	sp, #12
    7994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7998:	b003      	add	sp, #12
    799a:	4770      	bx	lr

0000799c <sprintf>:
    799c:	b40e      	push	{r1, r2, r3}
    799e:	f240 036c 	movw	r3, #108	; 0x6c
    79a2:	b530      	push	{r4, r5, lr}
    79a4:	b09c      	sub	sp, #112	; 0x70
    79a6:	ac1f      	add	r4, sp, #124	; 0x7c
    79a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79ac:	4605      	mov	r5, r0
    79ae:	a901      	add	r1, sp, #4
    79b0:	f854 2b04 	ldr.w	r2, [r4], #4
    79b4:	f04f 3cff 	mov.w	ip, #4294967295
    79b8:	6818      	ldr	r0, [r3, #0]
    79ba:	f44f 7302 	mov.w	r3, #520	; 0x208
    79be:	f8ad 3010 	strh.w	r3, [sp, #16]
    79c2:	4623      	mov	r3, r4
    79c4:	9505      	str	r5, [sp, #20]
    79c6:	9501      	str	r5, [sp, #4]
    79c8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    79cc:	f8ad c012 	strh.w	ip, [sp, #18]
    79d0:	9506      	str	r5, [sp, #24]
    79d2:	9503      	str	r5, [sp, #12]
    79d4:	941b      	str	r4, [sp, #108]	; 0x6c
    79d6:	f000 f999 	bl	7d0c <_svfprintf_r>
    79da:	9b01      	ldr	r3, [sp, #4]
    79dc:	2200      	movs	r2, #0
    79de:	701a      	strb	r2, [r3, #0]
    79e0:	b01c      	add	sp, #112	; 0x70
    79e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    79e6:	b003      	add	sp, #12
    79e8:	4770      	bx	lr
    79ea:	bf00      	nop

000079ec <_sprintf_r>:
    79ec:	b40c      	push	{r2, r3}
    79ee:	460b      	mov	r3, r1
    79f0:	b510      	push	{r4, lr}
    79f2:	b09c      	sub	sp, #112	; 0x70
    79f4:	ac1e      	add	r4, sp, #120	; 0x78
    79f6:	a901      	add	r1, sp, #4
    79f8:	9305      	str	r3, [sp, #20]
    79fa:	f44f 7c02 	mov.w	ip, #520	; 0x208
    79fe:	f854 2b04 	ldr.w	r2, [r4], #4
    7a02:	9301      	str	r3, [sp, #4]
    7a04:	f04f 33ff 	mov.w	r3, #4294967295
    7a08:	f8ad 3012 	strh.w	r3, [sp, #18]
    7a0c:	4623      	mov	r3, r4
    7a0e:	941b      	str	r4, [sp, #108]	; 0x6c
    7a10:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    7a14:	f8ad c010 	strh.w	ip, [sp, #16]
    7a18:	9406      	str	r4, [sp, #24]
    7a1a:	9403      	str	r4, [sp, #12]
    7a1c:	f000 f976 	bl	7d0c <_svfprintf_r>
    7a20:	9b01      	ldr	r3, [sp, #4]
    7a22:	2200      	movs	r2, #0
    7a24:	701a      	strb	r2, [r3, #0]
    7a26:	b01c      	add	sp, #112	; 0x70
    7a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7a2c:	b002      	add	sp, #8
    7a2e:	4770      	bx	lr

00007a30 <eofread>:
    7a30:	2000      	movs	r0, #0
    7a32:	4770      	bx	lr

00007a34 <_sscanf_r>:
    7a34:	b40c      	push	{r2, r3}
    7a36:	f44f 7301 	mov.w	r3, #516	; 0x204
    7a3a:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a3c:	b09d      	sub	sp, #116	; 0x74
    7a3e:	ac22      	add	r4, sp, #136	; 0x88
    7a40:	4605      	mov	r5, r0
    7a42:	4608      	mov	r0, r1
    7a44:	f8ad 3010 	strh.w	r3, [sp, #16]
    7a48:	f854 7b04 	ldr.w	r7, [r4], #4
    7a4c:	9101      	str	r1, [sp, #4]
    7a4e:	9105      	str	r1, [sp, #20]
    7a50:	f000 f84a 	bl	7ae8 <strlen>
    7a54:	463a      	mov	r2, r7
    7a56:	4623      	mov	r3, r4
    7a58:	a901      	add	r1, sp, #4
    7a5a:	f04f 3cff 	mov.w	ip, #4294967295
    7a5e:	941b      	str	r4, [sp, #108]	; 0x6c
    7a60:	f8ad c012 	strh.w	ip, [sp, #18]
    7a64:	4606      	mov	r6, r0
    7a66:	4628      	mov	r0, r5
    7a68:	f647 2531 	movw	r5, #31281	; 0x7a31
    7a6c:	9606      	str	r6, [sp, #24]
    7a6e:	f2c0 0500 	movt	r5, #0
    7a72:	9602      	str	r6, [sp, #8]
    7a74:	950a      	str	r5, [sp, #40]	; 0x28
    7a76:	2500      	movs	r5, #0
    7a78:	9513      	str	r5, [sp, #76]	; 0x4c
    7a7a:	950e      	str	r5, [sp, #56]	; 0x38
    7a7c:	f001 fbf2 	bl	9264 <__ssvfscanf_r>
    7a80:	b01d      	add	sp, #116	; 0x74
    7a82:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    7a86:	b002      	add	sp, #8
    7a88:	4770      	bx	lr
    7a8a:	bf00      	nop

00007a8c <sscanf>:
    7a8c:	b40e      	push	{r1, r2, r3}
    7a8e:	f44f 7301 	mov.w	r3, #516	; 0x204
    7a92:	b570      	push	{r4, r5, r6, lr}
    7a94:	b09d      	sub	sp, #116	; 0x74
    7a96:	ac21      	add	r4, sp, #132	; 0x84
    7a98:	f8ad 3010 	strh.w	r3, [sp, #16]
    7a9c:	f854 5b04 	ldr.w	r5, [r4], #4
    7aa0:	9005      	str	r0, [sp, #20]
    7aa2:	9001      	str	r0, [sp, #4]
    7aa4:	f000 f820 	bl	7ae8 <strlen>
    7aa8:	f240 016c 	movw	r1, #108	; 0x6c
    7aac:	462a      	mov	r2, r5
    7aae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7ab2:	4623      	mov	r3, r4
    7ab4:	f647 2531 	movw	r5, #31281	; 0x7a31
    7ab8:	f04f 3cff 	mov.w	ip, #4294967295
    7abc:	f2c0 0500 	movt	r5, #0
    7ac0:	f8ad c012 	strh.w	ip, [sp, #18]
    7ac4:	950a      	str	r5, [sp, #40]	; 0x28
    7ac6:	2500      	movs	r5, #0
    7ac8:	941b      	str	r4, [sp, #108]	; 0x6c
    7aca:	9513      	str	r5, [sp, #76]	; 0x4c
    7acc:	950e      	str	r5, [sp, #56]	; 0x38
    7ace:	4606      	mov	r6, r0
    7ad0:	6808      	ldr	r0, [r1, #0]
    7ad2:	a901      	add	r1, sp, #4
    7ad4:	9606      	str	r6, [sp, #24]
    7ad6:	9602      	str	r6, [sp, #8]
    7ad8:	f001 fbc4 	bl	9264 <__ssvfscanf_r>
    7adc:	b01d      	add	sp, #116	; 0x74
    7ade:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7ae2:	b003      	add	sp, #12
    7ae4:	4770      	bx	lr
    7ae6:	bf00      	nop

00007ae8 <strlen>:
    7ae8:	f020 0103 	bic.w	r1, r0, #3
    7aec:	f010 0003 	ands.w	r0, r0, #3
    7af0:	f1c0 0000 	rsb	r0, r0, #0
    7af4:	f851 3b04 	ldr.w	r3, [r1], #4
    7af8:	f100 0c04 	add.w	ip, r0, #4
    7afc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    7b00:	f06f 0200 	mvn.w	r2, #0
    7b04:	bf1c      	itt	ne
    7b06:	fa22 f20c 	lsrne.w	r2, r2, ip
    7b0a:	4313      	orrne	r3, r2
    7b0c:	f04f 0c01 	mov.w	ip, #1
    7b10:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    7b14:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    7b18:	eba3 020c 	sub.w	r2, r3, ip
    7b1c:	ea22 0203 	bic.w	r2, r2, r3
    7b20:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    7b24:	bf04      	itt	eq
    7b26:	f851 3b04 	ldreq.w	r3, [r1], #4
    7b2a:	3004      	addeq	r0, #4
    7b2c:	d0f4      	beq.n	7b18 <strlen+0x30>
    7b2e:	f013 0fff 	tst.w	r3, #255	; 0xff
    7b32:	bf1f      	itttt	ne
    7b34:	3001      	addne	r0, #1
    7b36:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    7b3a:	3001      	addne	r0, #1
    7b3c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    7b40:	bf18      	it	ne
    7b42:	3001      	addne	r0, #1
    7b44:	4770      	bx	lr
    7b46:	bf00      	nop

00007b48 <strncmp>:
    7b48:	b430      	push	{r4, r5}
    7b4a:	4613      	mov	r3, r2
    7b4c:	2a00      	cmp	r2, #0
    7b4e:	d043      	beq.n	7bd8 <strncmp+0x90>
    7b50:	ea41 0200 	orr.w	r2, r1, r0
    7b54:	f012 0f03 	tst.w	r2, #3
    7b58:	d125      	bne.n	7ba6 <strncmp+0x5e>
    7b5a:	2b03      	cmp	r3, #3
    7b5c:	4604      	mov	r4, r0
    7b5e:	460d      	mov	r5, r1
    7b60:	d93d      	bls.n	7bde <strncmp+0x96>
    7b62:	6802      	ldr	r2, [r0, #0]
    7b64:	6809      	ldr	r1, [r1, #0]
    7b66:	428a      	cmp	r2, r1
    7b68:	d139      	bne.n	7bde <strncmp+0x96>
    7b6a:	3b04      	subs	r3, #4
    7b6c:	d034      	beq.n	7bd8 <strncmp+0x90>
    7b6e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    7b72:	ea21 0202 	bic.w	r2, r1, r2
    7b76:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    7b7a:	d00d      	beq.n	7b98 <strncmp+0x50>
    7b7c:	e02c      	b.n	7bd8 <strncmp+0x90>
    7b7e:	6822      	ldr	r2, [r4, #0]
    7b80:	6829      	ldr	r1, [r5, #0]
    7b82:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    7b86:	428a      	cmp	r2, r1
    7b88:	ea20 0002 	bic.w	r0, r0, r2
    7b8c:	d127      	bne.n	7bde <strncmp+0x96>
    7b8e:	3b04      	subs	r3, #4
    7b90:	d022      	beq.n	7bd8 <strncmp+0x90>
    7b92:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    7b96:	d11f      	bne.n	7bd8 <strncmp+0x90>
    7b98:	3404      	adds	r4, #4
    7b9a:	3504      	adds	r5, #4
    7b9c:	2b03      	cmp	r3, #3
    7b9e:	d8ee      	bhi.n	7b7e <strncmp+0x36>
    7ba0:	4620      	mov	r0, r4
    7ba2:	4629      	mov	r1, r5
    7ba4:	b1f3      	cbz	r3, 7be4 <strncmp+0x9c>
    7ba6:	7804      	ldrb	r4, [r0, #0]
    7ba8:	3b01      	subs	r3, #1
    7baa:	f891 c000 	ldrb.w	ip, [r1]
    7bae:	4564      	cmp	r4, ip
    7bb0:	d10f      	bne.n	7bd2 <strncmp+0x8a>
    7bb2:	b18b      	cbz	r3, 7bd8 <strncmp+0x90>
    7bb4:	b184      	cbz	r4, 7bd8 <strncmp+0x90>
    7bb6:	3b01      	subs	r3, #1
    7bb8:	2200      	movs	r2, #0
    7bba:	e002      	b.n	7bc2 <strncmp+0x7a>
    7bbc:	b163      	cbz	r3, 7bd8 <strncmp+0x90>
    7bbe:	b15c      	cbz	r4, 7bd8 <strncmp+0x90>
    7bc0:	3b01      	subs	r3, #1
    7bc2:	1884      	adds	r4, r0, r2
    7bc4:	188d      	adds	r5, r1, r2
    7bc6:	3201      	adds	r2, #1
    7bc8:	7864      	ldrb	r4, [r4, #1]
    7bca:	f895 c001 	ldrb.w	ip, [r5, #1]
    7bce:	4564      	cmp	r4, ip
    7bd0:	d0f4      	beq.n	7bbc <strncmp+0x74>
    7bd2:	ebcc 0004 	rsb	r0, ip, r4
    7bd6:	e000      	b.n	7bda <strncmp+0x92>
    7bd8:	2000      	movs	r0, #0
    7bda:	bc30      	pop	{r4, r5}
    7bdc:	4770      	bx	lr
    7bde:	4620      	mov	r0, r4
    7be0:	4629      	mov	r1, r5
    7be2:	e7e0      	b.n	7ba6 <strncmp+0x5e>
    7be4:	7824      	ldrb	r4, [r4, #0]
    7be6:	f895 c000 	ldrb.w	ip, [r5]
    7bea:	ebcc 0004 	rsb	r0, ip, r4
    7bee:	e7f4      	b.n	7bda <strncmp+0x92>

00007bf0 <__sprint_r>:
    7bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7bf4:	b085      	sub	sp, #20
    7bf6:	4692      	mov	sl, r2
    7bf8:	460c      	mov	r4, r1
    7bfa:	9003      	str	r0, [sp, #12]
    7bfc:	6890      	ldr	r0, [r2, #8]
    7bfe:	6817      	ldr	r7, [r2, #0]
    7c00:	2800      	cmp	r0, #0
    7c02:	f000 8081 	beq.w	7d08 <__sprint_r+0x118>
    7c06:	f04f 0900 	mov.w	r9, #0
    7c0a:	680b      	ldr	r3, [r1, #0]
    7c0c:	464d      	mov	r5, r9
    7c0e:	2d00      	cmp	r5, #0
    7c10:	d054      	beq.n	7cbc <__sprint_r+0xcc>
    7c12:	68a6      	ldr	r6, [r4, #8]
    7c14:	42b5      	cmp	r5, r6
    7c16:	46b0      	mov	r8, r6
    7c18:	bf3e      	ittt	cc
    7c1a:	4618      	movcc	r0, r3
    7c1c:	462e      	movcc	r6, r5
    7c1e:	46a8      	movcc	r8, r5
    7c20:	d33c      	bcc.n	7c9c <__sprint_r+0xac>
    7c22:	89a0      	ldrh	r0, [r4, #12]
    7c24:	f410 6f90 	tst.w	r0, #1152	; 0x480
    7c28:	bf08      	it	eq
    7c2a:	4618      	moveq	r0, r3
    7c2c:	d036      	beq.n	7c9c <__sprint_r+0xac>
    7c2e:	6962      	ldr	r2, [r4, #20]
    7c30:	6921      	ldr	r1, [r4, #16]
    7c32:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    7c36:	1a5b      	subs	r3, r3, r1
    7c38:	f103 0c01 	add.w	ip, r3, #1
    7c3c:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    7c40:	44ac      	add	ip, r5
    7c42:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    7c46:	45e3      	cmp	fp, ip
    7c48:	465a      	mov	r2, fp
    7c4a:	bf3c      	itt	cc
    7c4c:	46e3      	movcc	fp, ip
    7c4e:	465a      	movcc	r2, fp
    7c50:	f410 6f80 	tst.w	r0, #1024	; 0x400
    7c54:	d037      	beq.n	7cc6 <__sprint_r+0xd6>
    7c56:	4611      	mov	r1, r2
    7c58:	9803      	ldr	r0, [sp, #12]
    7c5a:	9301      	str	r3, [sp, #4]
    7c5c:	f005 fe78 	bl	d950 <_malloc_r>
    7c60:	9b01      	ldr	r3, [sp, #4]
    7c62:	2800      	cmp	r0, #0
    7c64:	d03b      	beq.n	7cde <__sprint_r+0xee>
    7c66:	461a      	mov	r2, r3
    7c68:	6921      	ldr	r1, [r4, #16]
    7c6a:	9301      	str	r3, [sp, #4]
    7c6c:	9002      	str	r0, [sp, #8]
    7c6e:	f006 f9c5 	bl	dffc <memcpy>
    7c72:	89a2      	ldrh	r2, [r4, #12]
    7c74:	9b01      	ldr	r3, [sp, #4]
    7c76:	f8dd c008 	ldr.w	ip, [sp, #8]
    7c7a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7c7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7c82:	81a2      	strh	r2, [r4, #12]
    7c84:	462e      	mov	r6, r5
    7c86:	46a8      	mov	r8, r5
    7c88:	ebc3 020b 	rsb	r2, r3, fp
    7c8c:	eb0c 0003 	add.w	r0, ip, r3
    7c90:	60a2      	str	r2, [r4, #8]
    7c92:	f8c4 c010 	str.w	ip, [r4, #16]
    7c96:	6020      	str	r0, [r4, #0]
    7c98:	f8c4 b014 	str.w	fp, [r4, #20]
    7c9c:	4642      	mov	r2, r8
    7c9e:	4649      	mov	r1, r9
    7ca0:	f006 fa74 	bl	e18c <memmove>
    7ca4:	68a2      	ldr	r2, [r4, #8]
    7ca6:	6823      	ldr	r3, [r4, #0]
    7ca8:	1b96      	subs	r6, r2, r6
    7caa:	60a6      	str	r6, [r4, #8]
    7cac:	f8da 2008 	ldr.w	r2, [sl, #8]
    7cb0:	4443      	add	r3, r8
    7cb2:	6023      	str	r3, [r4, #0]
    7cb4:	1b55      	subs	r5, r2, r5
    7cb6:	f8ca 5008 	str.w	r5, [sl, #8]
    7cba:	b1fd      	cbz	r5, 7cfc <__sprint_r+0x10c>
    7cbc:	f8d7 9000 	ldr.w	r9, [r7]
    7cc0:	687d      	ldr	r5, [r7, #4]
    7cc2:	3708      	adds	r7, #8
    7cc4:	e7a3      	b.n	7c0e <__sprint_r+0x1e>
    7cc6:	9803      	ldr	r0, [sp, #12]
    7cc8:	9301      	str	r3, [sp, #4]
    7cca:	f006 ffd5 	bl	ec78 <_realloc_r>
    7cce:	9b01      	ldr	r3, [sp, #4]
    7cd0:	4684      	mov	ip, r0
    7cd2:	2800      	cmp	r0, #0
    7cd4:	d1d6      	bne.n	7c84 <__sprint_r+0x94>
    7cd6:	9803      	ldr	r0, [sp, #12]
    7cd8:	6921      	ldr	r1, [r4, #16]
    7cda:	f005 faa9 	bl	d230 <_free_r>
    7cde:	9a03      	ldr	r2, [sp, #12]
    7ce0:	230c      	movs	r3, #12
    7ce2:	f04f 30ff 	mov.w	r0, #4294967295
    7ce6:	6013      	str	r3, [r2, #0]
    7ce8:	2300      	movs	r3, #0
    7cea:	89a2      	ldrh	r2, [r4, #12]
    7cec:	f8ca 3004 	str.w	r3, [sl, #4]
    7cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    7cf4:	f8ca 3008 	str.w	r3, [sl, #8]
    7cf8:	81a2      	strh	r2, [r4, #12]
    7cfa:	e002      	b.n	7d02 <__sprint_r+0x112>
    7cfc:	4628      	mov	r0, r5
    7cfe:	f8ca 5004 	str.w	r5, [sl, #4]
    7d02:	b005      	add	sp, #20
    7d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7d08:	6050      	str	r0, [r2, #4]
    7d0a:	e7fa      	b.n	7d02 <__sprint_r+0x112>

00007d0c <_svfprintf_r>:
    7d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d10:	b0c5      	sub	sp, #276	; 0x114
    7d12:	460e      	mov	r6, r1
    7d14:	469a      	mov	sl, r3
    7d16:	4615      	mov	r5, r2
    7d18:	9009      	str	r0, [sp, #36]	; 0x24
    7d1a:	f005 fd67 	bl	d7ec <_localeconv_r>
    7d1e:	89b3      	ldrh	r3, [r6, #12]
    7d20:	f013 0f80 	tst.w	r3, #128	; 0x80
    7d24:	6800      	ldr	r0, [r0, #0]
    7d26:	901b      	str	r0, [sp, #108]	; 0x6c
    7d28:	d003      	beq.n	7d32 <_svfprintf_r+0x26>
    7d2a:	6933      	ldr	r3, [r6, #16]
    7d2c:	2b00      	cmp	r3, #0
    7d2e:	f001 808c 	beq.w	8e4a <_svfprintf_r+0x113e>
    7d32:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    7d36:	46b3      	mov	fp, r6
    7d38:	464c      	mov	r4, r9
    7d3a:	2200      	movs	r2, #0
    7d3c:	9210      	str	r2, [sp, #64]	; 0x40
    7d3e:	2300      	movs	r3, #0
    7d40:	9218      	str	r2, [sp, #96]	; 0x60
    7d42:	9217      	str	r2, [sp, #92]	; 0x5c
    7d44:	921a      	str	r2, [sp, #104]	; 0x68
    7d46:	920d      	str	r2, [sp, #52]	; 0x34
    7d48:	aa2d      	add	r2, sp, #180	; 0xb4
    7d4a:	9319      	str	r3, [sp, #100]	; 0x64
    7d4c:	3228      	adds	r2, #40	; 0x28
    7d4e:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    7d52:	9216      	str	r2, [sp, #88]	; 0x58
    7d54:	9307      	str	r3, [sp, #28]
    7d56:	2300      	movs	r3, #0
    7d58:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    7d5c:	9338      	str	r3, [sp, #224]	; 0xe0
    7d5e:	9339      	str	r3, [sp, #228]	; 0xe4
    7d60:	782b      	ldrb	r3, [r5, #0]
    7d62:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    7d66:	bf18      	it	ne
    7d68:	2201      	movne	r2, #1
    7d6a:	2b00      	cmp	r3, #0
    7d6c:	bf0c      	ite	eq
    7d6e:	2200      	moveq	r2, #0
    7d70:	f002 0201 	andne.w	r2, r2, #1
    7d74:	b302      	cbz	r2, 7db8 <_svfprintf_r+0xac>
    7d76:	462e      	mov	r6, r5
    7d78:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    7d7c:	1e1a      	subs	r2, r3, #0
    7d7e:	bf18      	it	ne
    7d80:	2201      	movne	r2, #1
    7d82:	2b25      	cmp	r3, #37	; 0x25
    7d84:	bf0c      	ite	eq
    7d86:	2200      	moveq	r2, #0
    7d88:	f002 0201 	andne.w	r2, r2, #1
    7d8c:	2a00      	cmp	r2, #0
    7d8e:	d1f3      	bne.n	7d78 <_svfprintf_r+0x6c>
    7d90:	1b77      	subs	r7, r6, r5
    7d92:	bf08      	it	eq
    7d94:	4635      	moveq	r5, r6
    7d96:	d00f      	beq.n	7db8 <_svfprintf_r+0xac>
    7d98:	6067      	str	r7, [r4, #4]
    7d9a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7d9c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7d9e:	3301      	adds	r3, #1
    7da0:	6025      	str	r5, [r4, #0]
    7da2:	19d2      	adds	r2, r2, r7
    7da4:	2b07      	cmp	r3, #7
    7da6:	9239      	str	r2, [sp, #228]	; 0xe4
    7da8:	9338      	str	r3, [sp, #224]	; 0xe0
    7daa:	dc79      	bgt.n	7ea0 <_svfprintf_r+0x194>
    7dac:	3408      	adds	r4, #8
    7dae:	980d      	ldr	r0, [sp, #52]	; 0x34
    7db0:	4635      	mov	r5, r6
    7db2:	19c0      	adds	r0, r0, r7
    7db4:	900d      	str	r0, [sp, #52]	; 0x34
    7db6:	7833      	ldrb	r3, [r6, #0]
    7db8:	2b00      	cmp	r3, #0
    7dba:	f000 8737 	beq.w	8c2c <_svfprintf_r+0xf20>
    7dbe:	2100      	movs	r1, #0
    7dc0:	f04f 0200 	mov.w	r2, #0
    7dc4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    7dc8:	1c6b      	adds	r3, r5, #1
    7dca:	910c      	str	r1, [sp, #48]	; 0x30
    7dcc:	f04f 38ff 	mov.w	r8, #4294967295
    7dd0:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    7dd4:	468a      	mov	sl, r1
    7dd6:	786a      	ldrb	r2, [r5, #1]
    7dd8:	202b      	movs	r0, #43	; 0x2b
    7dda:	f04f 0c20 	mov.w	ip, #32
    7dde:	1c5d      	adds	r5, r3, #1
    7de0:	f1a2 0320 	sub.w	r3, r2, #32
    7de4:	2b58      	cmp	r3, #88	; 0x58
    7de6:	f200 8219 	bhi.w	821c <_svfprintf_r+0x510>
    7dea:	e8df f013 	tbh	[pc, r3, lsl #1]
    7dee:	0229      	.short	0x0229
    7df0:	02170217 	.word	0x02170217
    7df4:	02170235 	.word	0x02170235
    7df8:	02170217 	.word	0x02170217
    7dfc:	02170217 	.word	0x02170217
    7e00:	023c0217 	.word	0x023c0217
    7e04:	02170248 	.word	0x02170248
    7e08:	02cf02c8 	.word	0x02cf02c8
    7e0c:	02ef0217 	.word	0x02ef0217
    7e10:	02f602f6 	.word	0x02f602f6
    7e14:	02f602f6 	.word	0x02f602f6
    7e18:	02f602f6 	.word	0x02f602f6
    7e1c:	02f602f6 	.word	0x02f602f6
    7e20:	021702f6 	.word	0x021702f6
    7e24:	02170217 	.word	0x02170217
    7e28:	02170217 	.word	0x02170217
    7e2c:	02170217 	.word	0x02170217
    7e30:	02170217 	.word	0x02170217
    7e34:	024f0217 	.word	0x024f0217
    7e38:	02170288 	.word	0x02170288
    7e3c:	02170288 	.word	0x02170288
    7e40:	02170217 	.word	0x02170217
    7e44:	02c10217 	.word	0x02c10217
    7e48:	02170217 	.word	0x02170217
    7e4c:	021703ee 	.word	0x021703ee
    7e50:	02170217 	.word	0x02170217
    7e54:	02170217 	.word	0x02170217
    7e58:	02170393 	.word	0x02170393
    7e5c:	03ad0217 	.word	0x03ad0217
    7e60:	02170217 	.word	0x02170217
    7e64:	02170217 	.word	0x02170217
    7e68:	02170217 	.word	0x02170217
    7e6c:	02170217 	.word	0x02170217
    7e70:	02170217 	.word	0x02170217
    7e74:	03d803c7 	.word	0x03d803c7
    7e78:	02880288 	.word	0x02880288
    7e7c:	030b0288 	.word	0x030b0288
    7e80:	021703d8 	.word	0x021703d8
    7e84:	030f0217 	.word	0x030f0217
    7e88:	03190217 	.word	0x03190217
    7e8c:	033e0329 	.word	0x033e0329
    7e90:	0217038c 	.word	0x0217038c
    7e94:	02170359 	.word	0x02170359
    7e98:	02170384 	.word	0x02170384
    7e9c:	00ea0217 	.word	0x00ea0217
    7ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ea2:	4659      	mov	r1, fp
    7ea4:	aa37      	add	r2, sp, #220	; 0xdc
    7ea6:	f7ff fea3 	bl	7bf0 <__sprint_r>
    7eaa:	2800      	cmp	r0, #0
    7eac:	d17c      	bne.n	7fa8 <_svfprintf_r+0x29c>
    7eae:	464c      	mov	r4, r9
    7eb0:	e77d      	b.n	7dae <_svfprintf_r+0xa2>
    7eb2:	9918      	ldr	r1, [sp, #96]	; 0x60
    7eb4:	2901      	cmp	r1, #1
    7eb6:	f340 8452 	ble.w	875e <_svfprintf_r+0xa52>
    7eba:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7ebc:	2301      	movs	r3, #1
    7ebe:	6063      	str	r3, [r4, #4]
    7ec0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7ec2:	6022      	str	r2, [r4, #0]
    7ec4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7ec6:	3301      	adds	r3, #1
    7ec8:	9338      	str	r3, [sp, #224]	; 0xe0
    7eca:	3201      	adds	r2, #1
    7ecc:	2b07      	cmp	r3, #7
    7ece:	9239      	str	r2, [sp, #228]	; 0xe4
    7ed0:	f300 8596 	bgt.w	8a00 <_svfprintf_r+0xcf4>
    7ed4:	3408      	adds	r4, #8
    7ed6:	2301      	movs	r3, #1
    7ed8:	6063      	str	r3, [r4, #4]
    7eda:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7edc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7ede:	3301      	adds	r3, #1
    7ee0:	981b      	ldr	r0, [sp, #108]	; 0x6c
    7ee2:	3201      	adds	r2, #1
    7ee4:	2b07      	cmp	r3, #7
    7ee6:	9239      	str	r2, [sp, #228]	; 0xe4
    7ee8:	6020      	str	r0, [r4, #0]
    7eea:	9338      	str	r3, [sp, #224]	; 0xe0
    7eec:	f300 857d 	bgt.w	89ea <_svfprintf_r+0xcde>
    7ef0:	3408      	adds	r4, #8
    7ef2:	9810      	ldr	r0, [sp, #64]	; 0x40
    7ef4:	2200      	movs	r2, #0
    7ef6:	2300      	movs	r3, #0
    7ef8:	9919      	ldr	r1, [sp, #100]	; 0x64
    7efa:	f009 fc59 	bl	117b0 <__aeabi_dcmpeq>
    7efe:	2800      	cmp	r0, #0
    7f00:	f040 8503 	bne.w	890a <_svfprintf_r+0xbfe>
    7f04:	9918      	ldr	r1, [sp, #96]	; 0x60
    7f06:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7f08:	1e4a      	subs	r2, r1, #1
    7f0a:	6062      	str	r2, [r4, #4]
    7f0c:	1c59      	adds	r1, r3, #1
    7f0e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7f10:	6021      	str	r1, [r4, #0]
    7f12:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7f14:	3301      	adds	r3, #1
    7f16:	9338      	str	r3, [sp, #224]	; 0xe0
    7f18:	188a      	adds	r2, r1, r2
    7f1a:	2b07      	cmp	r3, #7
    7f1c:	9239      	str	r2, [sp, #228]	; 0xe4
    7f1e:	f300 842f 	bgt.w	8780 <_svfprintf_r+0xa74>
    7f22:	3408      	adds	r4, #8
    7f24:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    7f26:	981a      	ldr	r0, [sp, #104]	; 0x68
    7f28:	6062      	str	r2, [r4, #4]
    7f2a:	aa3e      	add	r2, sp, #248	; 0xf8
    7f2c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7f2e:	6022      	str	r2, [r4, #0]
    7f30:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7f32:	3301      	adds	r3, #1
    7f34:	9338      	str	r3, [sp, #224]	; 0xe0
    7f36:	1812      	adds	r2, r2, r0
    7f38:	2b07      	cmp	r3, #7
    7f3a:	9239      	str	r2, [sp, #228]	; 0xe4
    7f3c:	f300 814f 	bgt.w	81de <_svfprintf_r+0x4d2>
    7f40:	f104 0308 	add.w	r3, r4, #8
    7f44:	f01a 0f04 	tst.w	sl, #4
    7f48:	f000 8156 	beq.w	81f8 <_svfprintf_r+0x4ec>
    7f4c:	990c      	ldr	r1, [sp, #48]	; 0x30
    7f4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7f50:	1a8e      	subs	r6, r1, r2
    7f52:	2e00      	cmp	r6, #0
    7f54:	f340 8150 	ble.w	81f8 <_svfprintf_r+0x4ec>
    7f58:	2e10      	cmp	r6, #16
    7f5a:	f242 5770 	movw	r7, #9584	; 0x2570
    7f5e:	bfd8      	it	le
    7f60:	f2c0 0701 	movtle	r7, #1
    7f64:	f340 83de 	ble.w	8724 <_svfprintf_r+0xa18>
    7f68:	2410      	movs	r4, #16
    7f6a:	f2c0 0701 	movt	r7, #1
    7f6e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    7f72:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    7f76:	e003      	b.n	7f80 <_svfprintf_r+0x274>
    7f78:	3e10      	subs	r6, #16
    7f7a:	2e10      	cmp	r6, #16
    7f7c:	f340 83d2 	ble.w	8724 <_svfprintf_r+0xa18>
    7f80:	605c      	str	r4, [r3, #4]
    7f82:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7f84:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7f86:	3201      	adds	r2, #1
    7f88:	601f      	str	r7, [r3, #0]
    7f8a:	3110      	adds	r1, #16
    7f8c:	2a07      	cmp	r2, #7
    7f8e:	9139      	str	r1, [sp, #228]	; 0xe4
    7f90:	f103 0308 	add.w	r3, r3, #8
    7f94:	9238      	str	r2, [sp, #224]	; 0xe0
    7f96:	ddef      	ble.n	7f78 <_svfprintf_r+0x26c>
    7f98:	4650      	mov	r0, sl
    7f9a:	4659      	mov	r1, fp
    7f9c:	4642      	mov	r2, r8
    7f9e:	f7ff fe27 	bl	7bf0 <__sprint_r>
    7fa2:	464b      	mov	r3, r9
    7fa4:	2800      	cmp	r0, #0
    7fa6:	d0e7      	beq.n	7f78 <_svfprintf_r+0x26c>
    7fa8:	465e      	mov	r6, fp
    7faa:	89b3      	ldrh	r3, [r6, #12]
    7fac:	980d      	ldr	r0, [sp, #52]	; 0x34
    7fae:	f013 0f40 	tst.w	r3, #64	; 0x40
    7fb2:	bf18      	it	ne
    7fb4:	f04f 30ff 	movne.w	r0, #4294967295
    7fb8:	900d      	str	r0, [sp, #52]	; 0x34
    7fba:	980d      	ldr	r0, [sp, #52]	; 0x34
    7fbc:	b045      	add	sp, #276	; 0x114
    7fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7fc2:	f01a 0f20 	tst.w	sl, #32
    7fc6:	f242 50b4 	movw	r0, #9652	; 0x25b4
    7fca:	f2c0 0001 	movt	r0, #1
    7fce:	9214      	str	r2, [sp, #80]	; 0x50
    7fd0:	9017      	str	r0, [sp, #92]	; 0x5c
    7fd2:	f000 82c3 	beq.w	855c <_svfprintf_r+0x850>
    7fd6:	990a      	ldr	r1, [sp, #40]	; 0x28
    7fd8:	1dcb      	adds	r3, r1, #7
    7fda:	f023 0307 	bic.w	r3, r3, #7
    7fde:	f103 0208 	add.w	r2, r3, #8
    7fe2:	920a      	str	r2, [sp, #40]	; 0x28
    7fe4:	e9d3 6700 	ldrd	r6, r7, [r3]
    7fe8:	ea56 0107 	orrs.w	r1, r6, r7
    7fec:	bf0c      	ite	eq
    7fee:	2200      	moveq	r2, #0
    7ff0:	2201      	movne	r2, #1
    7ff2:	ea1a 0f02 	tst.w	sl, r2
    7ff6:	f040 84bc 	bne.w	8972 <_svfprintf_r+0xc66>
    7ffa:	2302      	movs	r3, #2
    7ffc:	f04f 0100 	mov.w	r1, #0
    8000:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8004:	f1b8 0f00 	cmp.w	r8, #0
    8008:	bfa8      	it	ge
    800a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    800e:	f1b8 0f00 	cmp.w	r8, #0
    8012:	bf18      	it	ne
    8014:	f042 0201 	orrne.w	r2, r2, #1
    8018:	2a00      	cmp	r2, #0
    801a:	f000 8160 	beq.w	82de <_svfprintf_r+0x5d2>
    801e:	2b01      	cmp	r3, #1
    8020:	f000 8434 	beq.w	888c <_svfprintf_r+0xb80>
    8024:	2b02      	cmp	r3, #2
    8026:	f000 8417 	beq.w	8858 <_svfprintf_r+0xb4c>
    802a:	9916      	ldr	r1, [sp, #88]	; 0x58
    802c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8030:	9111      	str	r1, [sp, #68]	; 0x44
    8032:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    8036:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    803a:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    803e:	f006 0007 	and.w	r0, r6, #7
    8042:	4667      	mov	r7, ip
    8044:	4646      	mov	r6, r8
    8046:	3030      	adds	r0, #48	; 0x30
    8048:	ea56 0207 	orrs.w	r2, r6, r7
    804c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    8050:	d1ef      	bne.n	8032 <_svfprintf_r+0x326>
    8052:	f01a 0f01 	tst.w	sl, #1
    8056:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    805a:	9111      	str	r1, [sp, #68]	; 0x44
    805c:	f040 84db 	bne.w	8a16 <_svfprintf_r+0xd0a>
    8060:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8062:	1a5b      	subs	r3, r3, r1
    8064:	930e      	str	r3, [sp, #56]	; 0x38
    8066:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8068:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    806c:	4543      	cmp	r3, r8
    806e:	bfb8      	it	lt
    8070:	4643      	movlt	r3, r8
    8072:	930b      	str	r3, [sp, #44]	; 0x2c
    8074:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8078:	b113      	cbz	r3, 8080 <_svfprintf_r+0x374>
    807a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    807c:	3101      	adds	r1, #1
    807e:	910b      	str	r1, [sp, #44]	; 0x2c
    8080:	f01a 0202 	ands.w	r2, sl, #2
    8084:	9213      	str	r2, [sp, #76]	; 0x4c
    8086:	d002      	beq.n	808e <_svfprintf_r+0x382>
    8088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    808a:	3302      	adds	r3, #2
    808c:	930b      	str	r3, [sp, #44]	; 0x2c
    808e:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    8092:	9012      	str	r0, [sp, #72]	; 0x48
    8094:	d138      	bne.n	8108 <_svfprintf_r+0x3fc>
    8096:	990c      	ldr	r1, [sp, #48]	; 0x30
    8098:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    809a:	1a8e      	subs	r6, r1, r2
    809c:	2e00      	cmp	r6, #0
    809e:	dd33      	ble.n	8108 <_svfprintf_r+0x3fc>
    80a0:	2e10      	cmp	r6, #16
    80a2:	f242 5770 	movw	r7, #9584	; 0x2570
    80a6:	bfd8      	it	le
    80a8:	f2c0 0701 	movtle	r7, #1
    80ac:	dd20      	ble.n	80f0 <_svfprintf_r+0x3e4>
    80ae:	f04f 0810 	mov.w	r8, #16
    80b2:	f2c0 0701 	movt	r7, #1
    80b6:	e002      	b.n	80be <_svfprintf_r+0x3b2>
    80b8:	3e10      	subs	r6, #16
    80ba:	2e10      	cmp	r6, #16
    80bc:	dd18      	ble.n	80f0 <_svfprintf_r+0x3e4>
    80be:	f8c4 8004 	str.w	r8, [r4, #4]
    80c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    80c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    80c6:	3301      	adds	r3, #1
    80c8:	6027      	str	r7, [r4, #0]
    80ca:	3210      	adds	r2, #16
    80cc:	2b07      	cmp	r3, #7
    80ce:	9239      	str	r2, [sp, #228]	; 0xe4
    80d0:	f104 0408 	add.w	r4, r4, #8
    80d4:	9338      	str	r3, [sp, #224]	; 0xe0
    80d6:	ddef      	ble.n	80b8 <_svfprintf_r+0x3ac>
    80d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    80da:	4659      	mov	r1, fp
    80dc:	aa37      	add	r2, sp, #220	; 0xdc
    80de:	464c      	mov	r4, r9
    80e0:	f7ff fd86 	bl	7bf0 <__sprint_r>
    80e4:	2800      	cmp	r0, #0
    80e6:	f47f af5f 	bne.w	7fa8 <_svfprintf_r+0x29c>
    80ea:	3e10      	subs	r6, #16
    80ec:	2e10      	cmp	r6, #16
    80ee:	dce6      	bgt.n	80be <_svfprintf_r+0x3b2>
    80f0:	6066      	str	r6, [r4, #4]
    80f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    80f4:	6027      	str	r7, [r4, #0]
    80f6:	1c5a      	adds	r2, r3, #1
    80f8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    80fa:	9238      	str	r2, [sp, #224]	; 0xe0
    80fc:	199b      	adds	r3, r3, r6
    80fe:	2a07      	cmp	r2, #7
    8100:	9339      	str	r3, [sp, #228]	; 0xe4
    8102:	f300 83f7 	bgt.w	88f4 <_svfprintf_r+0xbe8>
    8106:	3408      	adds	r4, #8
    8108:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    810c:	b173      	cbz	r3, 812c <_svfprintf_r+0x420>
    810e:	2301      	movs	r3, #1
    8110:	6063      	str	r3, [r4, #4]
    8112:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8114:	aa43      	add	r2, sp, #268	; 0x10c
    8116:	3203      	adds	r2, #3
    8118:	6022      	str	r2, [r4, #0]
    811a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    811c:	3301      	adds	r3, #1
    811e:	9338      	str	r3, [sp, #224]	; 0xe0
    8120:	3201      	adds	r2, #1
    8122:	2b07      	cmp	r3, #7
    8124:	9239      	str	r2, [sp, #228]	; 0xe4
    8126:	f300 8340 	bgt.w	87aa <_svfprintf_r+0xa9e>
    812a:	3408      	adds	r4, #8
    812c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    812e:	b16b      	cbz	r3, 814c <_svfprintf_r+0x440>
    8130:	2302      	movs	r3, #2
    8132:	6063      	str	r3, [r4, #4]
    8134:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8136:	aa43      	add	r2, sp, #268	; 0x10c
    8138:	6022      	str	r2, [r4, #0]
    813a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    813c:	3301      	adds	r3, #1
    813e:	9338      	str	r3, [sp, #224]	; 0xe0
    8140:	3202      	adds	r2, #2
    8142:	2b07      	cmp	r3, #7
    8144:	9239      	str	r2, [sp, #228]	; 0xe4
    8146:	f300 833a 	bgt.w	87be <_svfprintf_r+0xab2>
    814a:	3408      	adds	r4, #8
    814c:	9812      	ldr	r0, [sp, #72]	; 0x48
    814e:	2880      	cmp	r0, #128	; 0x80
    8150:	f000 82b2 	beq.w	86b8 <_svfprintf_r+0x9ac>
    8154:	9815      	ldr	r0, [sp, #84]	; 0x54
    8156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8158:	1ac6      	subs	r6, r0, r3
    815a:	2e00      	cmp	r6, #0
    815c:	dd2e      	ble.n	81bc <_svfprintf_r+0x4b0>
    815e:	2e10      	cmp	r6, #16
    8160:	4fa7      	ldr	r7, [pc, #668]	; (8400 <_svfprintf_r+0x6f4>)
    8162:	bfc8      	it	gt
    8164:	f04f 0810 	movgt.w	r8, #16
    8168:	dc03      	bgt.n	8172 <_svfprintf_r+0x466>
    816a:	e01b      	b.n	81a4 <_svfprintf_r+0x498>
    816c:	3e10      	subs	r6, #16
    816e:	2e10      	cmp	r6, #16
    8170:	dd18      	ble.n	81a4 <_svfprintf_r+0x498>
    8172:	f8c4 8004 	str.w	r8, [r4, #4]
    8176:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8178:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    817a:	3301      	adds	r3, #1
    817c:	6027      	str	r7, [r4, #0]
    817e:	3210      	adds	r2, #16
    8180:	2b07      	cmp	r3, #7
    8182:	9239      	str	r2, [sp, #228]	; 0xe4
    8184:	f104 0408 	add.w	r4, r4, #8
    8188:	9338      	str	r3, [sp, #224]	; 0xe0
    818a:	ddef      	ble.n	816c <_svfprintf_r+0x460>
    818c:	9809      	ldr	r0, [sp, #36]	; 0x24
    818e:	4659      	mov	r1, fp
    8190:	aa37      	add	r2, sp, #220	; 0xdc
    8192:	464c      	mov	r4, r9
    8194:	f7ff fd2c 	bl	7bf0 <__sprint_r>
    8198:	2800      	cmp	r0, #0
    819a:	f47f af05 	bne.w	7fa8 <_svfprintf_r+0x29c>
    819e:	3e10      	subs	r6, #16
    81a0:	2e10      	cmp	r6, #16
    81a2:	dce6      	bgt.n	8172 <_svfprintf_r+0x466>
    81a4:	6066      	str	r6, [r4, #4]
    81a6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    81a8:	6027      	str	r7, [r4, #0]
    81aa:	1c5a      	adds	r2, r3, #1
    81ac:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    81ae:	9238      	str	r2, [sp, #224]	; 0xe0
    81b0:	199b      	adds	r3, r3, r6
    81b2:	2a07      	cmp	r2, #7
    81b4:	9339      	str	r3, [sp, #228]	; 0xe4
    81b6:	f300 82ee 	bgt.w	8796 <_svfprintf_r+0xa8a>
    81ba:	3408      	adds	r4, #8
    81bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
    81c0:	f040 8219 	bne.w	85f6 <_svfprintf_r+0x8ea>
    81c4:	990e      	ldr	r1, [sp, #56]	; 0x38
    81c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    81c8:	6061      	str	r1, [r4, #4]
    81ca:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    81cc:	6022      	str	r2, [r4, #0]
    81ce:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    81d0:	3301      	adds	r3, #1
    81d2:	9338      	str	r3, [sp, #224]	; 0xe0
    81d4:	1852      	adds	r2, r2, r1
    81d6:	2b07      	cmp	r3, #7
    81d8:	9239      	str	r2, [sp, #228]	; 0xe4
    81da:	f77f aeb1 	ble.w	7f40 <_svfprintf_r+0x234>
    81de:	9809      	ldr	r0, [sp, #36]	; 0x24
    81e0:	4659      	mov	r1, fp
    81e2:	aa37      	add	r2, sp, #220	; 0xdc
    81e4:	f7ff fd04 	bl	7bf0 <__sprint_r>
    81e8:	2800      	cmp	r0, #0
    81ea:	f47f aedd 	bne.w	7fa8 <_svfprintf_r+0x29c>
    81ee:	f01a 0f04 	tst.w	sl, #4
    81f2:	464b      	mov	r3, r9
    81f4:	f47f aeaa 	bne.w	7f4c <_svfprintf_r+0x240>
    81f8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    81fa:	980d      	ldr	r0, [sp, #52]	; 0x34
    81fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    81fe:	990c      	ldr	r1, [sp, #48]	; 0x30
    8200:	428a      	cmp	r2, r1
    8202:	bfac      	ite	ge
    8204:	1880      	addge	r0, r0, r2
    8206:	1840      	addlt	r0, r0, r1
    8208:	900d      	str	r0, [sp, #52]	; 0x34
    820a:	2b00      	cmp	r3, #0
    820c:	f040 829e 	bne.w	874c <_svfprintf_r+0xa40>
    8210:	2300      	movs	r3, #0
    8212:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    8216:	9338      	str	r3, [sp, #224]	; 0xe0
    8218:	464c      	mov	r4, r9
    821a:	e5a1      	b.n	7d60 <_svfprintf_r+0x54>
    821c:	9214      	str	r2, [sp, #80]	; 0x50
    821e:	2a00      	cmp	r2, #0
    8220:	f000 8504 	beq.w	8c2c <_svfprintf_r+0xf20>
    8224:	2001      	movs	r0, #1
    8226:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    822a:	f04f 0100 	mov.w	r1, #0
    822e:	aa2d      	add	r2, sp, #180	; 0xb4
    8230:	900b      	str	r0, [sp, #44]	; 0x2c
    8232:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8236:	9211      	str	r2, [sp, #68]	; 0x44
    8238:	900e      	str	r0, [sp, #56]	; 0x38
    823a:	2100      	movs	r1, #0
    823c:	9115      	str	r1, [sp, #84]	; 0x54
    823e:	e71f      	b.n	8080 <_svfprintf_r+0x374>
    8240:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8244:	2b00      	cmp	r3, #0
    8246:	f040 840c 	bne.w	8a62 <_svfprintf_r+0xd56>
    824a:	990a      	ldr	r1, [sp, #40]	; 0x28
    824c:	462b      	mov	r3, r5
    824e:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    8252:	782a      	ldrb	r2, [r5, #0]
    8254:	910a      	str	r1, [sp, #40]	; 0x28
    8256:	e5c2      	b.n	7dde <_svfprintf_r+0xd2>
    8258:	990a      	ldr	r1, [sp, #40]	; 0x28
    825a:	f04a 0a01 	orr.w	sl, sl, #1
    825e:	782a      	ldrb	r2, [r5, #0]
    8260:	462b      	mov	r3, r5
    8262:	910a      	str	r1, [sp, #40]	; 0x28
    8264:	e5bb      	b.n	7dde <_svfprintf_r+0xd2>
    8266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    826a:	681b      	ldr	r3, [r3, #0]
    826c:	1d11      	adds	r1, r2, #4
    826e:	2b00      	cmp	r3, #0
    8270:	930c      	str	r3, [sp, #48]	; 0x30
    8272:	f2c0 85b2 	blt.w	8dda <_svfprintf_r+0x10ce>
    8276:	782a      	ldrb	r2, [r5, #0]
    8278:	462b      	mov	r3, r5
    827a:	910a      	str	r1, [sp, #40]	; 0x28
    827c:	e5af      	b.n	7dde <_svfprintf_r+0xd2>
    827e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8280:	462b      	mov	r3, r5
    8282:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    8286:	782a      	ldrb	r2, [r5, #0]
    8288:	910a      	str	r1, [sp, #40]	; 0x28
    828a:	e5a8      	b.n	7dde <_svfprintf_r+0xd2>
    828c:	f04a 0a10 	orr.w	sl, sl, #16
    8290:	9214      	str	r2, [sp, #80]	; 0x50
    8292:	f01a 0f20 	tst.w	sl, #32
    8296:	f000 8187 	beq.w	85a8 <_svfprintf_r+0x89c>
    829a:	980a      	ldr	r0, [sp, #40]	; 0x28
    829c:	1dc3      	adds	r3, r0, #7
    829e:	f023 0307 	bic.w	r3, r3, #7
    82a2:	f103 0108 	add.w	r1, r3, #8
    82a6:	910a      	str	r1, [sp, #40]	; 0x28
    82a8:	e9d3 6700 	ldrd	r6, r7, [r3]
    82ac:	2e00      	cmp	r6, #0
    82ae:	f177 0000 	sbcs.w	r0, r7, #0
    82b2:	f2c0 8376 	blt.w	89a2 <_svfprintf_r+0xc96>
    82b6:	ea56 0107 	orrs.w	r1, r6, r7
    82ba:	f04f 0301 	mov.w	r3, #1
    82be:	bf0c      	ite	eq
    82c0:	2200      	moveq	r2, #0
    82c2:	2201      	movne	r2, #1
    82c4:	f1b8 0f00 	cmp.w	r8, #0
    82c8:	bfa8      	it	ge
    82ca:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    82ce:	f1b8 0f00 	cmp.w	r8, #0
    82d2:	bf18      	it	ne
    82d4:	f042 0201 	orrne.w	r2, r2, #1
    82d8:	2a00      	cmp	r2, #0
    82da:	f47f aea0 	bne.w	801e <_svfprintf_r+0x312>
    82de:	2b00      	cmp	r3, #0
    82e0:	f040 81e5 	bne.w	86ae <_svfprintf_r+0x9a2>
    82e4:	f01a 0f01 	tst.w	sl, #1
    82e8:	f000 81e1 	beq.w	86ae <_svfprintf_r+0x9a2>
    82ec:	2330      	movs	r3, #48	; 0x30
    82ee:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    82f2:	ab2d      	add	r3, sp, #180	; 0xb4
    82f4:	2001      	movs	r0, #1
    82f6:	3327      	adds	r3, #39	; 0x27
    82f8:	900e      	str	r0, [sp, #56]	; 0x38
    82fa:	9311      	str	r3, [sp, #68]	; 0x44
    82fc:	e6b3      	b.n	8066 <_svfprintf_r+0x35a>
    82fe:	f01a 0f08 	tst.w	sl, #8
    8302:	9214      	str	r2, [sp, #80]	; 0x50
    8304:	f000 83bf 	beq.w	8a86 <_svfprintf_r+0xd7a>
    8308:	980a      	ldr	r0, [sp, #40]	; 0x28
    830a:	1dc3      	adds	r3, r0, #7
    830c:	f023 0307 	bic.w	r3, r3, #7
    8310:	f103 0108 	add.w	r1, r3, #8
    8314:	910a      	str	r1, [sp, #40]	; 0x28
    8316:	685e      	ldr	r6, [r3, #4]
    8318:	681f      	ldr	r7, [r3, #0]
    831a:	9619      	str	r6, [sp, #100]	; 0x64
    831c:	9710      	str	r7, [sp, #64]	; 0x40
    831e:	4638      	mov	r0, r7
    8320:	4631      	mov	r1, r6
    8322:	f006 fe83 	bl	f02c <__isinfd>
    8326:	4603      	mov	r3, r0
    8328:	2800      	cmp	r0, #0
    832a:	f000 8493 	beq.w	8c54 <_svfprintf_r+0xf48>
    832e:	4638      	mov	r0, r7
    8330:	2200      	movs	r2, #0
    8332:	2300      	movs	r3, #0
    8334:	4631      	mov	r1, r6
    8336:	f009 fa45 	bl	117c4 <__aeabi_dcmplt>
    833a:	2800      	cmp	r0, #0
    833c:	f040 8415 	bne.w	8b6a <_svfprintf_r+0xe5e>
    8340:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8344:	2003      	movs	r0, #3
    8346:	f242 52a8 	movw	r2, #9640	; 0x25a8
    834a:	f242 51a4 	movw	r1, #9636	; 0x25a4
    834e:	900b      	str	r0, [sp, #44]	; 0x2c
    8350:	9814      	ldr	r0, [sp, #80]	; 0x50
    8352:	f2c0 0101 	movt	r1, #1
    8356:	f2c0 0201 	movt	r2, #1
    835a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    835e:	2847      	cmp	r0, #71	; 0x47
    8360:	bfd8      	it	le
    8362:	460a      	movle	r2, r1
    8364:	2103      	movs	r1, #3
    8366:	9211      	str	r2, [sp, #68]	; 0x44
    8368:	2200      	movs	r2, #0
    836a:	910e      	str	r1, [sp, #56]	; 0x38
    836c:	9215      	str	r2, [sp, #84]	; 0x54
    836e:	e683      	b.n	8078 <_svfprintf_r+0x36c>
    8370:	990a      	ldr	r1, [sp, #40]	; 0x28
    8372:	f04a 0a08 	orr.w	sl, sl, #8
    8376:	782a      	ldrb	r2, [r5, #0]
    8378:	462b      	mov	r3, r5
    837a:	910a      	str	r1, [sp, #40]	; 0x28
    837c:	e52f      	b.n	7dde <_svfprintf_r+0xd2>
    837e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8380:	782a      	ldrb	r2, [r5, #0]
    8382:	f04a 0a04 	orr.w	sl, sl, #4
    8386:	462b      	mov	r3, r5
    8388:	910a      	str	r1, [sp, #40]	; 0x28
    838a:	e528      	b.n	7dde <_svfprintf_r+0xd2>
    838c:	462b      	mov	r3, r5
    838e:	f813 2b01 	ldrb.w	r2, [r3], #1
    8392:	2a2a      	cmp	r2, #42	; 0x2a
    8394:	f000 86cf 	beq.w	9136 <_svfprintf_r+0x142a>
    8398:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    839c:	2909      	cmp	r1, #9
    839e:	bf88      	it	hi
    83a0:	f04f 0800 	movhi.w	r8, #0
    83a4:	d810      	bhi.n	83c8 <_svfprintf_r+0x6bc>
    83a6:	3502      	adds	r5, #2
    83a8:	f04f 0800 	mov.w	r8, #0
    83ac:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    83b0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    83b4:	462b      	mov	r3, r5
    83b6:	3501      	adds	r5, #1
    83b8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    83bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    83c0:	2909      	cmp	r1, #9
    83c2:	d9f3      	bls.n	83ac <_svfprintf_r+0x6a0>
    83c4:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    83c8:	461d      	mov	r5, r3
    83ca:	e509      	b.n	7de0 <_svfprintf_r+0xd4>
    83cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    83ce:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    83d2:	782a      	ldrb	r2, [r5, #0]
    83d4:	462b      	mov	r3, r5
    83d6:	910a      	str	r1, [sp, #40]	; 0x28
    83d8:	e501      	b.n	7dde <_svfprintf_r+0xd2>
    83da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    83de:	2600      	movs	r6, #0
    83e0:	462b      	mov	r3, r5
    83e2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    83e6:	f813 2b01 	ldrb.w	r2, [r3], #1
    83ea:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    83ee:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    83f2:	461d      	mov	r5, r3
    83f4:	2909      	cmp	r1, #9
    83f6:	d9f3      	bls.n	83e0 <_svfprintf_r+0x6d4>
    83f8:	960c      	str	r6, [sp, #48]	; 0x30
    83fa:	461d      	mov	r5, r3
    83fc:	e4f0      	b.n	7de0 <_svfprintf_r+0xd4>
    83fe:	bf00      	nop
    8400:	00012580 	.word	0x00012580
    8404:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    8408:	990a      	ldr	r1, [sp, #40]	; 0x28
    840a:	e734      	b.n	8276 <_svfprintf_r+0x56a>
    840c:	782a      	ldrb	r2, [r5, #0]
    840e:	2a6c      	cmp	r2, #108	; 0x6c
    8410:	f000 8418 	beq.w	8c44 <_svfprintf_r+0xf38>
    8414:	990a      	ldr	r1, [sp, #40]	; 0x28
    8416:	f04a 0a10 	orr.w	sl, sl, #16
    841a:	462b      	mov	r3, r5
    841c:	910a      	str	r1, [sp, #40]	; 0x28
    841e:	e4de      	b.n	7dde <_svfprintf_r+0xd2>
    8420:	f01a 0f20 	tst.w	sl, #32
    8424:	f000 8323 	beq.w	8a6e <_svfprintf_r+0xd62>
    8428:	990a      	ldr	r1, [sp, #40]	; 0x28
    842a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    842c:	680b      	ldr	r3, [r1, #0]
    842e:	4610      	mov	r0, r2
    8430:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8436:	e9c3 0100 	strd	r0, r1, [r3]
    843a:	f102 0a04 	add.w	sl, r2, #4
    843e:	e48f      	b.n	7d60 <_svfprintf_r+0x54>
    8440:	f01a 0320 	ands.w	r3, sl, #32
    8444:	9214      	str	r2, [sp, #80]	; 0x50
    8446:	f000 80c7 	beq.w	85d8 <_svfprintf_r+0x8cc>
    844a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    844c:	1dda      	adds	r2, r3, #7
    844e:	2300      	movs	r3, #0
    8450:	f022 0207 	bic.w	r2, r2, #7
    8454:	f102 0008 	add.w	r0, r2, #8
    8458:	900a      	str	r0, [sp, #40]	; 0x28
    845a:	e9d2 6700 	ldrd	r6, r7, [r2]
    845e:	ea56 0107 	orrs.w	r1, r6, r7
    8462:	bf0c      	ite	eq
    8464:	2200      	moveq	r2, #0
    8466:	2201      	movne	r2, #1
    8468:	e5c8      	b.n	7ffc <_svfprintf_r+0x2f0>
    846a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    846c:	f242 50b4 	movw	r0, #9652	; 0x25b4
    8470:	990a      	ldr	r1, [sp, #40]	; 0x28
    8472:	2378      	movs	r3, #120	; 0x78
    8474:	f2c0 0001 	movt	r0, #1
    8478:	9314      	str	r3, [sp, #80]	; 0x50
    847a:	6816      	ldr	r6, [r2, #0]
    847c:	3104      	adds	r1, #4
    847e:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    8482:	f04a 0a02 	orr.w	sl, sl, #2
    8486:	2330      	movs	r3, #48	; 0x30
    8488:	1e32      	subs	r2, r6, #0
    848a:	bf18      	it	ne
    848c:	2201      	movne	r2, #1
    848e:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    8492:	4636      	mov	r6, r6
    8494:	f04f 0700 	mov.w	r7, #0
    8498:	9017      	str	r0, [sp, #92]	; 0x5c
    849a:	2302      	movs	r3, #2
    849c:	910a      	str	r1, [sp, #40]	; 0x28
    849e:	e5ad      	b.n	7ffc <_svfprintf_r+0x2f0>
    84a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    84a2:	9214      	str	r2, [sp, #80]	; 0x50
    84a4:	f04f 0200 	mov.w	r2, #0
    84a8:	1d18      	adds	r0, r3, #4
    84aa:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    84ae:	681b      	ldr	r3, [r3, #0]
    84b0:	900a      	str	r0, [sp, #40]	; 0x28
    84b2:	9311      	str	r3, [sp, #68]	; 0x44
    84b4:	2b00      	cmp	r3, #0
    84b6:	f000 854d 	beq.w	8f54 <_svfprintf_r+0x1248>
    84ba:	f1b8 0f00 	cmp.w	r8, #0
    84be:	9811      	ldr	r0, [sp, #68]	; 0x44
    84c0:	f2c0 852a 	blt.w	8f18 <_svfprintf_r+0x120c>
    84c4:	2100      	movs	r1, #0
    84c6:	4642      	mov	r2, r8
    84c8:	f005 fd5e 	bl	df88 <memchr>
    84cc:	4603      	mov	r3, r0
    84ce:	2800      	cmp	r0, #0
    84d0:	f000 856e 	beq.w	8fb0 <_svfprintf_r+0x12a4>
    84d4:	9811      	ldr	r0, [sp, #68]	; 0x44
    84d6:	1a1b      	subs	r3, r3, r0
    84d8:	930e      	str	r3, [sp, #56]	; 0x38
    84da:	4543      	cmp	r3, r8
    84dc:	f340 8482 	ble.w	8de4 <_svfprintf_r+0x10d8>
    84e0:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    84e4:	2100      	movs	r1, #0
    84e6:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    84ea:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    84ee:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    84f2:	9115      	str	r1, [sp, #84]	; 0x54
    84f4:	e5c0      	b.n	8078 <_svfprintf_r+0x36c>
    84f6:	f01a 0f20 	tst.w	sl, #32
    84fa:	9214      	str	r2, [sp, #80]	; 0x50
    84fc:	d010      	beq.n	8520 <_svfprintf_r+0x814>
    84fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8500:	1dda      	adds	r2, r3, #7
    8502:	2301      	movs	r3, #1
    8504:	e7a4      	b.n	8450 <_svfprintf_r+0x744>
    8506:	990a      	ldr	r1, [sp, #40]	; 0x28
    8508:	f04a 0a20 	orr.w	sl, sl, #32
    850c:	782a      	ldrb	r2, [r5, #0]
    850e:	462b      	mov	r3, r5
    8510:	910a      	str	r1, [sp, #40]	; 0x28
    8512:	e464      	b.n	7dde <_svfprintf_r+0xd2>
    8514:	f04a 0a10 	orr.w	sl, sl, #16
    8518:	9214      	str	r2, [sp, #80]	; 0x50
    851a:	f01a 0f20 	tst.w	sl, #32
    851e:	d1ee      	bne.n	84fe <_svfprintf_r+0x7f2>
    8520:	f01a 0f10 	tst.w	sl, #16
    8524:	f040 8254 	bne.w	89d0 <_svfprintf_r+0xcc4>
    8528:	f01a 0f40 	tst.w	sl, #64	; 0x40
    852c:	f000 8250 	beq.w	89d0 <_svfprintf_r+0xcc4>
    8530:	980a      	ldr	r0, [sp, #40]	; 0x28
    8532:	2301      	movs	r3, #1
    8534:	1d01      	adds	r1, r0, #4
    8536:	910a      	str	r1, [sp, #40]	; 0x28
    8538:	8806      	ldrh	r6, [r0, #0]
    853a:	1e32      	subs	r2, r6, #0
    853c:	bf18      	it	ne
    853e:	2201      	movne	r2, #1
    8540:	4636      	mov	r6, r6
    8542:	f04f 0700 	mov.w	r7, #0
    8546:	e559      	b.n	7ffc <_svfprintf_r+0x2f0>
    8548:	f01a 0f20 	tst.w	sl, #32
    854c:	9214      	str	r2, [sp, #80]	; 0x50
    854e:	f242 5290 	movw	r2, #9616	; 0x2590
    8552:	f2c0 0201 	movt	r2, #1
    8556:	9217      	str	r2, [sp, #92]	; 0x5c
    8558:	f47f ad3d 	bne.w	7fd6 <_svfprintf_r+0x2ca>
    855c:	f01a 0f10 	tst.w	sl, #16
    8560:	f040 822d 	bne.w	89be <_svfprintf_r+0xcb2>
    8564:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8568:	f000 8229 	beq.w	89be <_svfprintf_r+0xcb2>
    856c:	990a      	ldr	r1, [sp, #40]	; 0x28
    856e:	1d0a      	adds	r2, r1, #4
    8570:	920a      	str	r2, [sp, #40]	; 0x28
    8572:	880e      	ldrh	r6, [r1, #0]
    8574:	4636      	mov	r6, r6
    8576:	f04f 0700 	mov.w	r7, #0
    857a:	e535      	b.n	7fe8 <_svfprintf_r+0x2dc>
    857c:	9214      	str	r2, [sp, #80]	; 0x50
    857e:	2001      	movs	r0, #1
    8580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8582:	f04f 0100 	mov.w	r1, #0
    8586:	900b      	str	r0, [sp, #44]	; 0x2c
    8588:	900e      	str	r0, [sp, #56]	; 0x38
    858a:	6813      	ldr	r3, [r2, #0]
    858c:	3204      	adds	r2, #4
    858e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8592:	920a      	str	r2, [sp, #40]	; 0x28
    8594:	aa2d      	add	r2, sp, #180	; 0xb4
    8596:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    859a:	9211      	str	r2, [sp, #68]	; 0x44
    859c:	e64d      	b.n	823a <_svfprintf_r+0x52e>
    859e:	f01a 0f20 	tst.w	sl, #32
    85a2:	9214      	str	r2, [sp, #80]	; 0x50
    85a4:	f47f ae79 	bne.w	829a <_svfprintf_r+0x58e>
    85a8:	f01a 0f10 	tst.w	sl, #16
    85ac:	f040 81ed 	bne.w	898a <_svfprintf_r+0xc7e>
    85b0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    85b4:	f000 81e9 	beq.w	898a <_svfprintf_r+0xc7e>
    85b8:	980a      	ldr	r0, [sp, #40]	; 0x28
    85ba:	1d01      	adds	r1, r0, #4
    85bc:	910a      	str	r1, [sp, #40]	; 0x28
    85be:	f9b0 6000 	ldrsh.w	r6, [r0]
    85c2:	4636      	mov	r6, r6
    85c4:	ea4f 77e6 	mov.w	r7, r6, asr #31
    85c8:	e670      	b.n	82ac <_svfprintf_r+0x5a0>
    85ca:	f04a 0a10 	orr.w	sl, sl, #16
    85ce:	9214      	str	r2, [sp, #80]	; 0x50
    85d0:	f01a 0320 	ands.w	r3, sl, #32
    85d4:	f47f af39 	bne.w	844a <_svfprintf_r+0x73e>
    85d8:	f01a 0210 	ands.w	r2, sl, #16
    85dc:	f000 825f 	beq.w	8a9e <_svfprintf_r+0xd92>
    85e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    85e2:	1d10      	adds	r0, r2, #4
    85e4:	900a      	str	r0, [sp, #40]	; 0x28
    85e6:	6816      	ldr	r6, [r2, #0]
    85e8:	1e32      	subs	r2, r6, #0
    85ea:	bf18      	it	ne
    85ec:	2201      	movne	r2, #1
    85ee:	4636      	mov	r6, r6
    85f0:	f04f 0700 	mov.w	r7, #0
    85f4:	e502      	b.n	7ffc <_svfprintf_r+0x2f0>
    85f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    85f8:	2b65      	cmp	r3, #101	; 0x65
    85fa:	f77f ac5a 	ble.w	7eb2 <_svfprintf_r+0x1a6>
    85fe:	9810      	ldr	r0, [sp, #64]	; 0x40
    8600:	2200      	movs	r2, #0
    8602:	2300      	movs	r3, #0
    8604:	9919      	ldr	r1, [sp, #100]	; 0x64
    8606:	f009 f8d3 	bl	117b0 <__aeabi_dcmpeq>
    860a:	2800      	cmp	r0, #0
    860c:	f000 80e1 	beq.w	87d2 <_svfprintf_r+0xac6>
    8610:	2301      	movs	r3, #1
    8612:	6063      	str	r3, [r4, #4]
    8614:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8616:	f242 53d0 	movw	r3, #9680	; 0x25d0
    861a:	f2c0 0301 	movt	r3, #1
    861e:	6023      	str	r3, [r4, #0]
    8620:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8622:	3201      	adds	r2, #1
    8624:	9238      	str	r2, [sp, #224]	; 0xe0
    8626:	3301      	adds	r3, #1
    8628:	2a07      	cmp	r2, #7
    862a:	9339      	str	r3, [sp, #228]	; 0xe4
    862c:	bfd8      	it	le
    862e:	f104 0308 	addle.w	r3, r4, #8
    8632:	f300 829f 	bgt.w	8b74 <_svfprintf_r+0xe68>
    8636:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8638:	9818      	ldr	r0, [sp, #96]	; 0x60
    863a:	4282      	cmp	r2, r0
    863c:	db03      	blt.n	8646 <_svfprintf_r+0x93a>
    863e:	f01a 0f01 	tst.w	sl, #1
    8642:	f43f ac7f 	beq.w	7f44 <_svfprintf_r+0x238>
    8646:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8648:	2201      	movs	r2, #1
    864a:	605a      	str	r2, [r3, #4]
    864c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    864e:	6019      	str	r1, [r3, #0]
    8650:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8652:	3201      	adds	r2, #1
    8654:	9238      	str	r2, [sp, #224]	; 0xe0
    8656:	3101      	adds	r1, #1
    8658:	2a07      	cmp	r2, #7
    865a:	9139      	str	r1, [sp, #228]	; 0xe4
    865c:	f300 83eb 	bgt.w	8e36 <_svfprintf_r+0x112a>
    8660:	3308      	adds	r3, #8
    8662:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8664:	1e56      	subs	r6, r2, #1
    8666:	2e00      	cmp	r6, #0
    8668:	f77f ac6c 	ble.w	7f44 <_svfprintf_r+0x238>
    866c:	2e10      	cmp	r6, #16
    866e:	4fa0      	ldr	r7, [pc, #640]	; (88f0 <_svfprintf_r+0xbe4>)
    8670:	f340 81e9 	ble.w	8a46 <_svfprintf_r+0xd3a>
    8674:	2410      	movs	r4, #16
    8676:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    867a:	e003      	b.n	8684 <_svfprintf_r+0x978>
    867c:	3e10      	subs	r6, #16
    867e:	2e10      	cmp	r6, #16
    8680:	f340 81e1 	ble.w	8a46 <_svfprintf_r+0xd3a>
    8684:	605c      	str	r4, [r3, #4]
    8686:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8688:	9939      	ldr	r1, [sp, #228]	; 0xe4
    868a:	3201      	adds	r2, #1
    868c:	601f      	str	r7, [r3, #0]
    868e:	3110      	adds	r1, #16
    8690:	2a07      	cmp	r2, #7
    8692:	9139      	str	r1, [sp, #228]	; 0xe4
    8694:	f103 0308 	add.w	r3, r3, #8
    8698:	9238      	str	r2, [sp, #224]	; 0xe0
    869a:	ddef      	ble.n	867c <_svfprintf_r+0x970>
    869c:	9809      	ldr	r0, [sp, #36]	; 0x24
    869e:	4659      	mov	r1, fp
    86a0:	4642      	mov	r2, r8
    86a2:	f7ff faa5 	bl	7bf0 <__sprint_r>
    86a6:	464b      	mov	r3, r9
    86a8:	2800      	cmp	r0, #0
    86aa:	d0e7      	beq.n	867c <_svfprintf_r+0x970>
    86ac:	e47c      	b.n	7fa8 <_svfprintf_r+0x29c>
    86ae:	9916      	ldr	r1, [sp, #88]	; 0x58
    86b0:	2200      	movs	r2, #0
    86b2:	920e      	str	r2, [sp, #56]	; 0x38
    86b4:	9111      	str	r1, [sp, #68]	; 0x44
    86b6:	e4d6      	b.n	8066 <_svfprintf_r+0x35a>
    86b8:	990c      	ldr	r1, [sp, #48]	; 0x30
    86ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    86bc:	1a8e      	subs	r6, r1, r2
    86be:	2e00      	cmp	r6, #0
    86c0:	f77f ad48 	ble.w	8154 <_svfprintf_r+0x448>
    86c4:	2e10      	cmp	r6, #16
    86c6:	4f8a      	ldr	r7, [pc, #552]	; (88f0 <_svfprintf_r+0xbe4>)
    86c8:	bfc8      	it	gt
    86ca:	f04f 0810 	movgt.w	r8, #16
    86ce:	dc03      	bgt.n	86d8 <_svfprintf_r+0x9cc>
    86d0:	e01b      	b.n	870a <_svfprintf_r+0x9fe>
    86d2:	3e10      	subs	r6, #16
    86d4:	2e10      	cmp	r6, #16
    86d6:	dd18      	ble.n	870a <_svfprintf_r+0x9fe>
    86d8:	f8c4 8004 	str.w	r8, [r4, #4]
    86dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    86de:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    86e0:	3301      	adds	r3, #1
    86e2:	6027      	str	r7, [r4, #0]
    86e4:	3210      	adds	r2, #16
    86e6:	2b07      	cmp	r3, #7
    86e8:	9239      	str	r2, [sp, #228]	; 0xe4
    86ea:	f104 0408 	add.w	r4, r4, #8
    86ee:	9338      	str	r3, [sp, #224]	; 0xe0
    86f0:	ddef      	ble.n	86d2 <_svfprintf_r+0x9c6>
    86f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    86f4:	4659      	mov	r1, fp
    86f6:	aa37      	add	r2, sp, #220	; 0xdc
    86f8:	464c      	mov	r4, r9
    86fa:	f7ff fa79 	bl	7bf0 <__sprint_r>
    86fe:	2800      	cmp	r0, #0
    8700:	f47f ac52 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8704:	3e10      	subs	r6, #16
    8706:	2e10      	cmp	r6, #16
    8708:	dce6      	bgt.n	86d8 <_svfprintf_r+0x9cc>
    870a:	6066      	str	r6, [r4, #4]
    870c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    870e:	6027      	str	r7, [r4, #0]
    8710:	1c5a      	adds	r2, r3, #1
    8712:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8714:	9238      	str	r2, [sp, #224]	; 0xe0
    8716:	199b      	adds	r3, r3, r6
    8718:	2a07      	cmp	r2, #7
    871a:	9339      	str	r3, [sp, #228]	; 0xe4
    871c:	f300 8188 	bgt.w	8a30 <_svfprintf_r+0xd24>
    8720:	3408      	adds	r4, #8
    8722:	e517      	b.n	8154 <_svfprintf_r+0x448>
    8724:	605e      	str	r6, [r3, #4]
    8726:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8728:	601f      	str	r7, [r3, #0]
    872a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    872c:	3201      	adds	r2, #1
    872e:	9238      	str	r2, [sp, #224]	; 0xe0
    8730:	18f3      	adds	r3, r6, r3
    8732:	2a07      	cmp	r2, #7
    8734:	9339      	str	r3, [sp, #228]	; 0xe4
    8736:	f77f ad60 	ble.w	81fa <_svfprintf_r+0x4ee>
    873a:	9809      	ldr	r0, [sp, #36]	; 0x24
    873c:	4659      	mov	r1, fp
    873e:	aa37      	add	r2, sp, #220	; 0xdc
    8740:	f7ff fa56 	bl	7bf0 <__sprint_r>
    8744:	2800      	cmp	r0, #0
    8746:	f43f ad57 	beq.w	81f8 <_svfprintf_r+0x4ec>
    874a:	e42d      	b.n	7fa8 <_svfprintf_r+0x29c>
    874c:	9809      	ldr	r0, [sp, #36]	; 0x24
    874e:	4659      	mov	r1, fp
    8750:	aa37      	add	r2, sp, #220	; 0xdc
    8752:	f7ff fa4d 	bl	7bf0 <__sprint_r>
    8756:	2800      	cmp	r0, #0
    8758:	f43f ad5a 	beq.w	8210 <_svfprintf_r+0x504>
    875c:	e424      	b.n	7fa8 <_svfprintf_r+0x29c>
    875e:	f01a 0f01 	tst.w	sl, #1
    8762:	f47f abaa 	bne.w	7eba <_svfprintf_r+0x1ae>
    8766:	2301      	movs	r3, #1
    8768:	6063      	str	r3, [r4, #4]
    876a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    876c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    876e:	3301      	adds	r3, #1
    8770:	9911      	ldr	r1, [sp, #68]	; 0x44
    8772:	3201      	adds	r2, #1
    8774:	2b07      	cmp	r3, #7
    8776:	9239      	str	r2, [sp, #228]	; 0xe4
    8778:	6021      	str	r1, [r4, #0]
    877a:	9338      	str	r3, [sp, #224]	; 0xe0
    877c:	f77f abd1 	ble.w	7f22 <_svfprintf_r+0x216>
    8780:	9809      	ldr	r0, [sp, #36]	; 0x24
    8782:	4659      	mov	r1, fp
    8784:	aa37      	add	r2, sp, #220	; 0xdc
    8786:	f7ff fa33 	bl	7bf0 <__sprint_r>
    878a:	2800      	cmp	r0, #0
    878c:	f47f ac0c 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8790:	464c      	mov	r4, r9
    8792:	f7ff bbc7 	b.w	7f24 <_svfprintf_r+0x218>
    8796:	9809      	ldr	r0, [sp, #36]	; 0x24
    8798:	4659      	mov	r1, fp
    879a:	aa37      	add	r2, sp, #220	; 0xdc
    879c:	f7ff fa28 	bl	7bf0 <__sprint_r>
    87a0:	2800      	cmp	r0, #0
    87a2:	f47f ac01 	bne.w	7fa8 <_svfprintf_r+0x29c>
    87a6:	464c      	mov	r4, r9
    87a8:	e508      	b.n	81bc <_svfprintf_r+0x4b0>
    87aa:	9809      	ldr	r0, [sp, #36]	; 0x24
    87ac:	4659      	mov	r1, fp
    87ae:	aa37      	add	r2, sp, #220	; 0xdc
    87b0:	f7ff fa1e 	bl	7bf0 <__sprint_r>
    87b4:	2800      	cmp	r0, #0
    87b6:	f47f abf7 	bne.w	7fa8 <_svfprintf_r+0x29c>
    87ba:	464c      	mov	r4, r9
    87bc:	e4b6      	b.n	812c <_svfprintf_r+0x420>
    87be:	9809      	ldr	r0, [sp, #36]	; 0x24
    87c0:	4659      	mov	r1, fp
    87c2:	aa37      	add	r2, sp, #220	; 0xdc
    87c4:	f7ff fa14 	bl	7bf0 <__sprint_r>
    87c8:	2800      	cmp	r0, #0
    87ca:	f47f abed 	bne.w	7fa8 <_svfprintf_r+0x29c>
    87ce:	464c      	mov	r4, r9
    87d0:	e4bc      	b.n	814c <_svfprintf_r+0x440>
    87d2:	9b42      	ldr	r3, [sp, #264]	; 0x108
    87d4:	2b00      	cmp	r3, #0
    87d6:	f340 81d9 	ble.w	8b8c <_svfprintf_r+0xe80>
    87da:	9918      	ldr	r1, [sp, #96]	; 0x60
    87dc:	428b      	cmp	r3, r1
    87de:	f2c0 816f 	blt.w	8ac0 <_svfprintf_r+0xdb4>
    87e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    87e4:	6061      	str	r1, [r4, #4]
    87e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    87e8:	6022      	str	r2, [r4, #0]
    87ea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    87ec:	3301      	adds	r3, #1
    87ee:	9338      	str	r3, [sp, #224]	; 0xe0
    87f0:	1852      	adds	r2, r2, r1
    87f2:	2b07      	cmp	r3, #7
    87f4:	9239      	str	r2, [sp, #228]	; 0xe4
    87f6:	bfd8      	it	le
    87f8:	f104 0308 	addle.w	r3, r4, #8
    87fc:	f300 83ba 	bgt.w	8f74 <_svfprintf_r+0x1268>
    8800:	9c42      	ldr	r4, [sp, #264]	; 0x108
    8802:	9818      	ldr	r0, [sp, #96]	; 0x60
    8804:	1a24      	subs	r4, r4, r0
    8806:	2c00      	cmp	r4, #0
    8808:	f340 819b 	ble.w	8b42 <_svfprintf_r+0xe36>
    880c:	2c10      	cmp	r4, #16
    880e:	4f38      	ldr	r7, [pc, #224]	; (88f0 <_svfprintf_r+0xbe4>)
    8810:	f340 818b 	ble.w	8b2a <_svfprintf_r+0xe1e>
    8814:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    8818:	2610      	movs	r6, #16
    881a:	46aa      	mov	sl, r5
    881c:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8820:	9d09      	ldr	r5, [sp, #36]	; 0x24
    8822:	e003      	b.n	882c <_svfprintf_r+0xb20>
    8824:	3c10      	subs	r4, #16
    8826:	2c10      	cmp	r4, #16
    8828:	f340 817c 	ble.w	8b24 <_svfprintf_r+0xe18>
    882c:	605e      	str	r6, [r3, #4]
    882e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8830:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8832:	3201      	adds	r2, #1
    8834:	601f      	str	r7, [r3, #0]
    8836:	3110      	adds	r1, #16
    8838:	2a07      	cmp	r2, #7
    883a:	9139      	str	r1, [sp, #228]	; 0xe4
    883c:	f103 0308 	add.w	r3, r3, #8
    8840:	9238      	str	r2, [sp, #224]	; 0xe0
    8842:	ddef      	ble.n	8824 <_svfprintf_r+0xb18>
    8844:	4628      	mov	r0, r5
    8846:	4659      	mov	r1, fp
    8848:	4642      	mov	r2, r8
    884a:	f7ff f9d1 	bl	7bf0 <__sprint_r>
    884e:	464b      	mov	r3, r9
    8850:	2800      	cmp	r0, #0
    8852:	d0e7      	beq.n	8824 <_svfprintf_r+0xb18>
    8854:	f7ff bba8 	b.w	7fa8 <_svfprintf_r+0x29c>
    8858:	9816      	ldr	r0, [sp, #88]	; 0x58
    885a:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    885e:	4603      	mov	r3, r0
    8860:	9011      	str	r0, [sp, #68]	; 0x44
    8862:	0931      	lsrs	r1, r6, #4
    8864:	f006 020f 	and.w	r2, r6, #15
    8868:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    886c:	0938      	lsrs	r0, r7, #4
    886e:	f81c 2002 	ldrb.w	r2, [ip, r2]
    8872:	460e      	mov	r6, r1
    8874:	4607      	mov	r7, r0
    8876:	ea56 0107 	orrs.w	r1, r6, r7
    887a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    887e:	d1f0      	bne.n	8862 <_svfprintf_r+0xb56>
    8880:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8882:	9311      	str	r3, [sp, #68]	; 0x44
    8884:	1ad2      	subs	r2, r2, r3
    8886:	920e      	str	r2, [sp, #56]	; 0x38
    8888:	f7ff bbed 	b.w	8066 <_svfprintf_r+0x35a>
    888c:	2300      	movs	r3, #0
    888e:	2209      	movs	r2, #9
    8890:	42b2      	cmp	r2, r6
    8892:	eb73 0007 	sbcs.w	r0, r3, r7
    8896:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8898:	bf3e      	ittt	cc
    889a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    889e:	46a0      	movcc	r8, r4
    88a0:	461c      	movcc	r4, r3
    88a2:	d21a      	bcs.n	88da <_svfprintf_r+0xbce>
    88a4:	4630      	mov	r0, r6
    88a6:	4639      	mov	r1, r7
    88a8:	220a      	movs	r2, #10
    88aa:	2300      	movs	r3, #0
    88ac:	f009 f898 	bl	119e0 <__aeabi_uldivmod>
    88b0:	4630      	mov	r0, r6
    88b2:	4639      	mov	r1, r7
    88b4:	2300      	movs	r3, #0
    88b6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    88ba:	220a      	movs	r2, #10
    88bc:	f804 cd01 	strb.w	ip, [r4, #-1]!
    88c0:	f009 f88e 	bl	119e0 <__aeabi_uldivmod>
    88c4:	4606      	mov	r6, r0
    88c6:	460f      	mov	r7, r1
    88c8:	2009      	movs	r0, #9
    88ca:	2100      	movs	r1, #0
    88cc:	42b0      	cmp	r0, r6
    88ce:	41b9      	sbcs	r1, r7
    88d0:	d3e8      	bcc.n	88a4 <_svfprintf_r+0xb98>
    88d2:	4623      	mov	r3, r4
    88d4:	4644      	mov	r4, r8
    88d6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    88da:	1e5a      	subs	r2, r3, #1
    88dc:	3630      	adds	r6, #48	; 0x30
    88de:	9211      	str	r2, [sp, #68]	; 0x44
    88e0:	f803 6c01 	strb.w	r6, [r3, #-1]
    88e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    88e6:	1a9b      	subs	r3, r3, r2
    88e8:	930e      	str	r3, [sp, #56]	; 0x38
    88ea:	f7ff bbbc 	b.w	8066 <_svfprintf_r+0x35a>
    88ee:	bf00      	nop
    88f0:	00012580 	.word	0x00012580
    88f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    88f6:	4659      	mov	r1, fp
    88f8:	aa37      	add	r2, sp, #220	; 0xdc
    88fa:	f7ff f979 	bl	7bf0 <__sprint_r>
    88fe:	2800      	cmp	r0, #0
    8900:	f47f ab52 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8904:	464c      	mov	r4, r9
    8906:	f7ff bbff 	b.w	8108 <_svfprintf_r+0x3fc>
    890a:	9818      	ldr	r0, [sp, #96]	; 0x60
    890c:	1e46      	subs	r6, r0, #1
    890e:	2e00      	cmp	r6, #0
    8910:	f77f ab08 	ble.w	7f24 <_svfprintf_r+0x218>
    8914:	2e10      	cmp	r6, #16
    8916:	4f9c      	ldr	r7, [pc, #624]	; (8b88 <_svfprintf_r+0xe7c>)
    8918:	bfc8      	it	gt
    891a:	f04f 0810 	movgt.w	r8, #16
    891e:	dc03      	bgt.n	8928 <_svfprintf_r+0xc1c>
    8920:	e01b      	b.n	895a <_svfprintf_r+0xc4e>
    8922:	3e10      	subs	r6, #16
    8924:	2e10      	cmp	r6, #16
    8926:	dd18      	ble.n	895a <_svfprintf_r+0xc4e>
    8928:	f8c4 8004 	str.w	r8, [r4, #4]
    892c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    892e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8930:	3301      	adds	r3, #1
    8932:	6027      	str	r7, [r4, #0]
    8934:	3210      	adds	r2, #16
    8936:	2b07      	cmp	r3, #7
    8938:	9239      	str	r2, [sp, #228]	; 0xe4
    893a:	f104 0408 	add.w	r4, r4, #8
    893e:	9338      	str	r3, [sp, #224]	; 0xe0
    8940:	ddef      	ble.n	8922 <_svfprintf_r+0xc16>
    8942:	9809      	ldr	r0, [sp, #36]	; 0x24
    8944:	4659      	mov	r1, fp
    8946:	aa37      	add	r2, sp, #220	; 0xdc
    8948:	464c      	mov	r4, r9
    894a:	f7ff f951 	bl	7bf0 <__sprint_r>
    894e:	2800      	cmp	r0, #0
    8950:	f47f ab2a 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8954:	3e10      	subs	r6, #16
    8956:	2e10      	cmp	r6, #16
    8958:	dce6      	bgt.n	8928 <_svfprintf_r+0xc1c>
    895a:	6066      	str	r6, [r4, #4]
    895c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    895e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8960:	3301      	adds	r3, #1
    8962:	6027      	str	r7, [r4, #0]
    8964:	1992      	adds	r2, r2, r6
    8966:	2b07      	cmp	r3, #7
    8968:	9239      	str	r2, [sp, #228]	; 0xe4
    896a:	9338      	str	r3, [sp, #224]	; 0xe0
    896c:	f77f aad9 	ble.w	7f22 <_svfprintf_r+0x216>
    8970:	e706      	b.n	8780 <_svfprintf_r+0xa74>
    8972:	9814      	ldr	r0, [sp, #80]	; 0x50
    8974:	2130      	movs	r1, #48	; 0x30
    8976:	f04a 0a02 	orr.w	sl, sl, #2
    897a:	2201      	movs	r2, #1
    897c:	2302      	movs	r3, #2
    897e:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    8982:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    8986:	f7ff bb39 	b.w	7ffc <_svfprintf_r+0x2f0>
    898a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    898c:	1d13      	adds	r3, r2, #4
    898e:	6816      	ldr	r6, [r2, #0]
    8990:	930a      	str	r3, [sp, #40]	; 0x28
    8992:	4636      	mov	r6, r6
    8994:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8998:	2e00      	cmp	r6, #0
    899a:	f177 0000 	sbcs.w	r0, r7, #0
    899e:	f6bf ac8a 	bge.w	82b6 <_svfprintf_r+0x5aa>
    89a2:	4276      	negs	r6, r6
    89a4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    89a8:	232d      	movs	r3, #45	; 0x2d
    89aa:	ea56 0207 	orrs.w	r2, r6, r7
    89ae:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    89b2:	bf0c      	ite	eq
    89b4:	2200      	moveq	r2, #0
    89b6:	2201      	movne	r2, #1
    89b8:	2301      	movs	r3, #1
    89ba:	f7ff bb23 	b.w	8004 <_svfprintf_r+0x2f8>
    89be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    89c0:	1d18      	adds	r0, r3, #4
    89c2:	681e      	ldr	r6, [r3, #0]
    89c4:	900a      	str	r0, [sp, #40]	; 0x28
    89c6:	4636      	mov	r6, r6
    89c8:	f04f 0700 	mov.w	r7, #0
    89cc:	f7ff bb0c 	b.w	7fe8 <_svfprintf_r+0x2dc>
    89d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    89d2:	1d13      	adds	r3, r2, #4
    89d4:	6816      	ldr	r6, [r2, #0]
    89d6:	930a      	str	r3, [sp, #40]	; 0x28
    89d8:	2301      	movs	r3, #1
    89da:	1e32      	subs	r2, r6, #0
    89dc:	bf18      	it	ne
    89de:	2201      	movne	r2, #1
    89e0:	4636      	mov	r6, r6
    89e2:	f04f 0700 	mov.w	r7, #0
    89e6:	f7ff bb09 	b.w	7ffc <_svfprintf_r+0x2f0>
    89ea:	9809      	ldr	r0, [sp, #36]	; 0x24
    89ec:	4659      	mov	r1, fp
    89ee:	aa37      	add	r2, sp, #220	; 0xdc
    89f0:	f7ff f8fe 	bl	7bf0 <__sprint_r>
    89f4:	2800      	cmp	r0, #0
    89f6:	f47f aad7 	bne.w	7fa8 <_svfprintf_r+0x29c>
    89fa:	464c      	mov	r4, r9
    89fc:	f7ff ba79 	b.w	7ef2 <_svfprintf_r+0x1e6>
    8a00:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a02:	4659      	mov	r1, fp
    8a04:	aa37      	add	r2, sp, #220	; 0xdc
    8a06:	f7ff f8f3 	bl	7bf0 <__sprint_r>
    8a0a:	2800      	cmp	r0, #0
    8a0c:	f47f aacc 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8a10:	464c      	mov	r4, r9
    8a12:	f7ff ba60 	b.w	7ed6 <_svfprintf_r+0x1ca>
    8a16:	2830      	cmp	r0, #48	; 0x30
    8a18:	f000 8296 	beq.w	8f48 <_svfprintf_r+0x123c>
    8a1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8a1e:	2330      	movs	r3, #48	; 0x30
    8a20:	f802 3d01 	strb.w	r3, [r2, #-1]!
    8a24:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8a26:	9211      	str	r2, [sp, #68]	; 0x44
    8a28:	1a9b      	subs	r3, r3, r2
    8a2a:	930e      	str	r3, [sp, #56]	; 0x38
    8a2c:	f7ff bb1b 	b.w	8066 <_svfprintf_r+0x35a>
    8a30:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a32:	4659      	mov	r1, fp
    8a34:	aa37      	add	r2, sp, #220	; 0xdc
    8a36:	f7ff f8db 	bl	7bf0 <__sprint_r>
    8a3a:	2800      	cmp	r0, #0
    8a3c:	f47f aab4 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8a40:	464c      	mov	r4, r9
    8a42:	f7ff bb87 	b.w	8154 <_svfprintf_r+0x448>
    8a46:	605e      	str	r6, [r3, #4]
    8a48:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8a4a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8a4c:	3201      	adds	r2, #1
    8a4e:	601f      	str	r7, [r3, #0]
    8a50:	1989      	adds	r1, r1, r6
    8a52:	2a07      	cmp	r2, #7
    8a54:	9139      	str	r1, [sp, #228]	; 0xe4
    8a56:	9238      	str	r2, [sp, #224]	; 0xe0
    8a58:	f73f abc1 	bgt.w	81de <_svfprintf_r+0x4d2>
    8a5c:	3308      	adds	r3, #8
    8a5e:	f7ff ba71 	b.w	7f44 <_svfprintf_r+0x238>
    8a62:	990a      	ldr	r1, [sp, #40]	; 0x28
    8a64:	462b      	mov	r3, r5
    8a66:	782a      	ldrb	r2, [r5, #0]
    8a68:	910a      	str	r1, [sp, #40]	; 0x28
    8a6a:	f7ff b9b8 	b.w	7dde <_svfprintf_r+0xd2>
    8a6e:	f01a 0f10 	tst.w	sl, #16
    8a72:	f000 81cd 	beq.w	8e10 <_svfprintf_r+0x1104>
    8a76:	980a      	ldr	r0, [sp, #40]	; 0x28
    8a78:	990d      	ldr	r1, [sp, #52]	; 0x34
    8a7a:	f100 0a04 	add.w	sl, r0, #4
    8a7e:	6803      	ldr	r3, [r0, #0]
    8a80:	6019      	str	r1, [r3, #0]
    8a82:	f7ff b96d 	b.w	7d60 <_svfprintf_r+0x54>
    8a86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8a88:	1dd3      	adds	r3, r2, #7
    8a8a:	f023 0307 	bic.w	r3, r3, #7
    8a8e:	f103 0008 	add.w	r0, r3, #8
    8a92:	900a      	str	r0, [sp, #40]	; 0x28
    8a94:	685e      	ldr	r6, [r3, #4]
    8a96:	681f      	ldr	r7, [r3, #0]
    8a98:	9619      	str	r6, [sp, #100]	; 0x64
    8a9a:	9710      	str	r7, [sp, #64]	; 0x40
    8a9c:	e43f      	b.n	831e <_svfprintf_r+0x612>
    8a9e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    8aa2:	f000 81a9 	beq.w	8df8 <_svfprintf_r+0x10ec>
    8aa6:	990a      	ldr	r1, [sp, #40]	; 0x28
    8aa8:	4613      	mov	r3, r2
    8aaa:	1d0a      	adds	r2, r1, #4
    8aac:	920a      	str	r2, [sp, #40]	; 0x28
    8aae:	880e      	ldrh	r6, [r1, #0]
    8ab0:	1e32      	subs	r2, r6, #0
    8ab2:	bf18      	it	ne
    8ab4:	2201      	movne	r2, #1
    8ab6:	4636      	mov	r6, r6
    8ab8:	f04f 0700 	mov.w	r7, #0
    8abc:	f7ff ba9e 	b.w	7ffc <_svfprintf_r+0x2f0>
    8ac0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8ac2:	6063      	str	r3, [r4, #4]
    8ac4:	9938      	ldr	r1, [sp, #224]	; 0xe0
    8ac6:	6022      	str	r2, [r4, #0]
    8ac8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8aca:	3101      	adds	r1, #1
    8acc:	9138      	str	r1, [sp, #224]	; 0xe0
    8ace:	18d3      	adds	r3, r2, r3
    8ad0:	2907      	cmp	r1, #7
    8ad2:	9339      	str	r3, [sp, #228]	; 0xe4
    8ad4:	f300 8262 	bgt.w	8f9c <_svfprintf_r+0x1290>
    8ad8:	3408      	adds	r4, #8
    8ada:	2301      	movs	r3, #1
    8adc:	9e42      	ldr	r6, [sp, #264]	; 0x108
    8ade:	6063      	str	r3, [r4, #4]
    8ae0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ae2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8ae4:	3301      	adds	r3, #1
    8ae6:	981b      	ldr	r0, [sp, #108]	; 0x6c
    8ae8:	3201      	adds	r2, #1
    8aea:	2b07      	cmp	r3, #7
    8aec:	9338      	str	r3, [sp, #224]	; 0xe0
    8aee:	bfd8      	it	le
    8af0:	f104 0308 	addle.w	r3, r4, #8
    8af4:	6020      	str	r0, [r4, #0]
    8af6:	9239      	str	r2, [sp, #228]	; 0xe4
    8af8:	f300 8246 	bgt.w	8f88 <_svfprintf_r+0x127c>
    8afc:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8afe:	9911      	ldr	r1, [sp, #68]	; 0x44
    8b00:	9818      	ldr	r0, [sp, #96]	; 0x60
    8b02:	198e      	adds	r6, r1, r6
    8b04:	601e      	str	r6, [r3, #0]
    8b06:	1a81      	subs	r1, r0, r2
    8b08:	6059      	str	r1, [r3, #4]
    8b0a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8b0c:	1a8a      	subs	r2, r1, r2
    8b0e:	9938      	ldr	r1, [sp, #224]	; 0xe0
    8b10:	1812      	adds	r2, r2, r0
    8b12:	9239      	str	r2, [sp, #228]	; 0xe4
    8b14:	3101      	adds	r1, #1
    8b16:	9138      	str	r1, [sp, #224]	; 0xe0
    8b18:	2907      	cmp	r1, #7
    8b1a:	f73f ab60 	bgt.w	81de <_svfprintf_r+0x4d2>
    8b1e:	3308      	adds	r3, #8
    8b20:	f7ff ba10 	b.w	7f44 <_svfprintf_r+0x238>
    8b24:	4655      	mov	r5, sl
    8b26:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    8b2a:	605c      	str	r4, [r3, #4]
    8b2c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8b2e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8b30:	3201      	adds	r2, #1
    8b32:	601f      	str	r7, [r3, #0]
    8b34:	1909      	adds	r1, r1, r4
    8b36:	2a07      	cmp	r2, #7
    8b38:	9139      	str	r1, [sp, #228]	; 0xe4
    8b3a:	9238      	str	r2, [sp, #224]	; 0xe0
    8b3c:	f300 827f 	bgt.w	903e <_svfprintf_r+0x1332>
    8b40:	3308      	adds	r3, #8
    8b42:	f01a 0f01 	tst.w	sl, #1
    8b46:	f43f a9fd 	beq.w	7f44 <_svfprintf_r+0x238>
    8b4a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8b4c:	2201      	movs	r2, #1
    8b4e:	605a      	str	r2, [r3, #4]
    8b50:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8b52:	6019      	str	r1, [r3, #0]
    8b54:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8b56:	3201      	adds	r2, #1
    8b58:	9238      	str	r2, [sp, #224]	; 0xe0
    8b5a:	3101      	adds	r1, #1
    8b5c:	2a07      	cmp	r2, #7
    8b5e:	9139      	str	r1, [sp, #228]	; 0xe4
    8b60:	f73f ab3d 	bgt.w	81de <_svfprintf_r+0x4d2>
    8b64:	3308      	adds	r3, #8
    8b66:	f7ff b9ed 	b.w	7f44 <_svfprintf_r+0x238>
    8b6a:	232d      	movs	r3, #45	; 0x2d
    8b6c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8b70:	f7ff bbe8 	b.w	8344 <_svfprintf_r+0x638>
    8b74:	9809      	ldr	r0, [sp, #36]	; 0x24
    8b76:	4659      	mov	r1, fp
    8b78:	aa37      	add	r2, sp, #220	; 0xdc
    8b7a:	f7ff f839 	bl	7bf0 <__sprint_r>
    8b7e:	2800      	cmp	r0, #0
    8b80:	f47f aa12 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8b84:	464b      	mov	r3, r9
    8b86:	e556      	b.n	8636 <_svfprintf_r+0x92a>
    8b88:	00012580 	.word	0x00012580
    8b8c:	2301      	movs	r3, #1
    8b8e:	6063      	str	r3, [r4, #4]
    8b90:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8b92:	f242 53d0 	movw	r3, #9680	; 0x25d0
    8b96:	f2c0 0301 	movt	r3, #1
    8b9a:	6023      	str	r3, [r4, #0]
    8b9c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8b9e:	3201      	adds	r2, #1
    8ba0:	9238      	str	r2, [sp, #224]	; 0xe0
    8ba2:	3301      	adds	r3, #1
    8ba4:	2a07      	cmp	r2, #7
    8ba6:	9339      	str	r3, [sp, #228]	; 0xe4
    8ba8:	bfd8      	it	le
    8baa:	f104 0308 	addle.w	r3, r4, #8
    8bae:	f300 8173 	bgt.w	8e98 <_svfprintf_r+0x118c>
    8bb2:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8bb4:	b92a      	cbnz	r2, 8bc2 <_svfprintf_r+0xeb6>
    8bb6:	9818      	ldr	r0, [sp, #96]	; 0x60
    8bb8:	b918      	cbnz	r0, 8bc2 <_svfprintf_r+0xeb6>
    8bba:	f01a 0f01 	tst.w	sl, #1
    8bbe:	f43f a9c1 	beq.w	7f44 <_svfprintf_r+0x238>
    8bc2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8bc4:	2201      	movs	r2, #1
    8bc6:	605a      	str	r2, [r3, #4]
    8bc8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8bca:	6019      	str	r1, [r3, #0]
    8bcc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8bce:	3201      	adds	r2, #1
    8bd0:	9238      	str	r2, [sp, #224]	; 0xe0
    8bd2:	3101      	adds	r1, #1
    8bd4:	2a07      	cmp	r2, #7
    8bd6:	9139      	str	r1, [sp, #228]	; 0xe4
    8bd8:	f300 8168 	bgt.w	8eac <_svfprintf_r+0x11a0>
    8bdc:	3308      	adds	r3, #8
    8bde:	9c42      	ldr	r4, [sp, #264]	; 0x108
    8be0:	4264      	negs	r4, r4
    8be2:	2c00      	cmp	r4, #0
    8be4:	f340 8187 	ble.w	8ef6 <_svfprintf_r+0x11ea>
    8be8:	2c10      	cmp	r4, #16
    8bea:	4f9e      	ldr	r7, [pc, #632]	; (8e64 <_svfprintf_r+0x1158>)
    8bec:	f340 81a0 	ble.w	8f30 <_svfprintf_r+0x1224>
    8bf0:	2610      	movs	r6, #16
    8bf2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8bf6:	e003      	b.n	8c00 <_svfprintf_r+0xef4>
    8bf8:	3c10      	subs	r4, #16
    8bfa:	2c10      	cmp	r4, #16
    8bfc:	f340 8198 	ble.w	8f30 <_svfprintf_r+0x1224>
    8c00:	605e      	str	r6, [r3, #4]
    8c02:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8c04:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8c06:	3201      	adds	r2, #1
    8c08:	601f      	str	r7, [r3, #0]
    8c0a:	3110      	adds	r1, #16
    8c0c:	2a07      	cmp	r2, #7
    8c0e:	9139      	str	r1, [sp, #228]	; 0xe4
    8c10:	f103 0308 	add.w	r3, r3, #8
    8c14:	9238      	str	r2, [sp, #224]	; 0xe0
    8c16:	ddef      	ble.n	8bf8 <_svfprintf_r+0xeec>
    8c18:	9809      	ldr	r0, [sp, #36]	; 0x24
    8c1a:	4659      	mov	r1, fp
    8c1c:	4642      	mov	r2, r8
    8c1e:	f7fe ffe7 	bl	7bf0 <__sprint_r>
    8c22:	464b      	mov	r3, r9
    8c24:	2800      	cmp	r0, #0
    8c26:	d0e7      	beq.n	8bf8 <_svfprintf_r+0xeec>
    8c28:	f7ff b9be 	b.w	7fa8 <_svfprintf_r+0x29c>
    8c2c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8c2e:	465e      	mov	r6, fp
    8c30:	2b00      	cmp	r3, #0
    8c32:	f43f a9ba 	beq.w	7faa <_svfprintf_r+0x29e>
    8c36:	9809      	ldr	r0, [sp, #36]	; 0x24
    8c38:	4659      	mov	r1, fp
    8c3a:	aa37      	add	r2, sp, #220	; 0xdc
    8c3c:	f7fe ffd8 	bl	7bf0 <__sprint_r>
    8c40:	f7ff b9b3 	b.w	7faa <_svfprintf_r+0x29e>
    8c44:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c46:	f04a 0a20 	orr.w	sl, sl, #32
    8c4a:	786a      	ldrb	r2, [r5, #1]
    8c4c:	1c6b      	adds	r3, r5, #1
    8c4e:	910a      	str	r1, [sp, #40]	; 0x28
    8c50:	f7ff b8c5 	b.w	7dde <_svfprintf_r+0xd2>
    8c54:	4638      	mov	r0, r7
    8c56:	4631      	mov	r1, r6
    8c58:	9308      	str	r3, [sp, #32]
    8c5a:	f006 f9f9 	bl	f050 <__isnand>
    8c5e:	9b08      	ldr	r3, [sp, #32]
    8c60:	2800      	cmp	r0, #0
    8c62:	f040 8101 	bne.w	8e68 <_svfprintf_r+0x115c>
    8c66:	f1b8 3fff 	cmp.w	r8, #4294967295
    8c6a:	bf08      	it	eq
    8c6c:	f108 0807 	addeq.w	r8, r8, #7
    8c70:	d00e      	beq.n	8c90 <_svfprintf_r+0xf84>
    8c72:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8c74:	2a67      	cmp	r2, #103	; 0x67
    8c76:	bf14      	ite	ne
    8c78:	2300      	movne	r3, #0
    8c7a:	2301      	moveq	r3, #1
    8c7c:	2a47      	cmp	r2, #71	; 0x47
    8c7e:	bf08      	it	eq
    8c80:	f043 0301 	orreq.w	r3, r3, #1
    8c84:	b123      	cbz	r3, 8c90 <_svfprintf_r+0xf84>
    8c86:	f1b8 0f00 	cmp.w	r8, #0
    8c8a:	bf08      	it	eq
    8c8c:	f04f 0801 	moveq.w	r8, #1
    8c90:	4633      	mov	r3, r6
    8c92:	463a      	mov	r2, r7
    8c94:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    8c98:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    8c9c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	f2c0 820a 	blt.w	90b8 <_svfprintf_r+0x13ac>
    8ca4:	2300      	movs	r3, #0
    8ca6:	9315      	str	r3, [sp, #84]	; 0x54
    8ca8:	9914      	ldr	r1, [sp, #80]	; 0x50
    8caa:	2966      	cmp	r1, #102	; 0x66
    8cac:	bf14      	ite	ne
    8cae:	2300      	movne	r3, #0
    8cb0:	2301      	moveq	r3, #1
    8cb2:	2946      	cmp	r1, #70	; 0x46
    8cb4:	bf08      	it	eq
    8cb6:	f043 0301 	orreq.w	r3, r3, #1
    8cba:	9312      	str	r3, [sp, #72]	; 0x48
    8cbc:	2b00      	cmp	r3, #0
    8cbe:	f000 818a 	beq.w	8fd6 <_svfprintf_r+0x12ca>
    8cc2:	2303      	movs	r3, #3
    8cc4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8cc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8cca:	970e      	str	r7, [sp, #56]	; 0x38
    8ccc:	960f      	str	r6, [sp, #60]	; 0x3c
    8cce:	9300      	str	r3, [sp, #0]
    8cd0:	9809      	ldr	r0, [sp, #36]	; 0x24
    8cd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    8cd6:	9101      	str	r1, [sp, #4]
    8cd8:	a942      	add	r1, sp, #264	; 0x108
    8cda:	9102      	str	r1, [sp, #8]
    8cdc:	a941      	add	r1, sp, #260	; 0x104
    8cde:	9103      	str	r1, [sp, #12]
    8ce0:	a940      	add	r1, sp, #256	; 0x100
    8ce2:	9104      	str	r1, [sp, #16]
    8ce4:	f003 f964 	bl	bfb0 <_dtoa_r>
    8ce8:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8cea:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    8cee:	bf18      	it	ne
    8cf0:	2301      	movne	r3, #1
    8cf2:	2a47      	cmp	r2, #71	; 0x47
    8cf4:	bf0c      	ite	eq
    8cf6:	2300      	moveq	r3, #0
    8cf8:	f003 0301 	andne.w	r3, r3, #1
    8cfc:	9011      	str	r0, [sp, #68]	; 0x44
    8cfe:	b92b      	cbnz	r3, 8d0c <_svfprintf_r+0x1000>
    8d00:	f01a 0f01 	tst.w	sl, #1
    8d04:	bf08      	it	eq
    8d06:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    8d0a:	d01a      	beq.n	8d42 <_svfprintf_r+0x1036>
    8d0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8d0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8d10:	9912      	ldr	r1, [sp, #72]	; 0x48
    8d12:	eb03 0c00 	add.w	ip, r3, r0
    8d16:	b129      	cbz	r1, 8d24 <_svfprintf_r+0x1018>
    8d18:	781b      	ldrb	r3, [r3, #0]
    8d1a:	2b30      	cmp	r3, #48	; 0x30
    8d1c:	f000 80d0 	beq.w	8ec0 <_svfprintf_r+0x11b4>
    8d20:	9b42      	ldr	r3, [sp, #264]	; 0x108
    8d22:	449c      	add	ip, r3
    8d24:	4638      	mov	r0, r7
    8d26:	2200      	movs	r2, #0
    8d28:	2300      	movs	r3, #0
    8d2a:	4631      	mov	r1, r6
    8d2c:	f8cd c020 	str.w	ip, [sp, #32]
    8d30:	f008 fd3e 	bl	117b0 <__aeabi_dcmpeq>
    8d34:	f8dd c020 	ldr.w	ip, [sp, #32]
    8d38:	2800      	cmp	r0, #0
    8d3a:	f000 8173 	beq.w	9024 <_svfprintf_r+0x1318>
    8d3e:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    8d42:	9814      	ldr	r0, [sp, #80]	; 0x50
    8d44:	9911      	ldr	r1, [sp, #68]	; 0x44
    8d46:	2867      	cmp	r0, #103	; 0x67
    8d48:	bf14      	ite	ne
    8d4a:	2300      	movne	r3, #0
    8d4c:	2301      	moveq	r3, #1
    8d4e:	2847      	cmp	r0, #71	; 0x47
    8d50:	bf08      	it	eq
    8d52:	f043 0301 	orreq.w	r3, r3, #1
    8d56:	ebc1 010c 	rsb	r1, r1, ip
    8d5a:	9118      	str	r1, [sp, #96]	; 0x60
    8d5c:	2b00      	cmp	r3, #0
    8d5e:	f000 814a 	beq.w	8ff6 <_svfprintf_r+0x12ea>
    8d62:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8d64:	f112 0f03 	cmn.w	r2, #3
    8d68:	920e      	str	r2, [sp, #56]	; 0x38
    8d6a:	db02      	blt.n	8d72 <_svfprintf_r+0x1066>
    8d6c:	4590      	cmp	r8, r2
    8d6e:	f280 814b 	bge.w	9008 <_svfprintf_r+0x12fc>
    8d72:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8d74:	3b02      	subs	r3, #2
    8d76:	9314      	str	r3, [sp, #80]	; 0x50
    8d78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8d7a:	9814      	ldr	r0, [sp, #80]	; 0x50
    8d7c:	1e53      	subs	r3, r2, #1
    8d7e:	9342      	str	r3, [sp, #264]	; 0x108
    8d80:	2b00      	cmp	r3, #0
    8d82:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    8d86:	f2c0 81d1 	blt.w	912c <_svfprintf_r+0x1420>
    8d8a:	222b      	movs	r2, #43	; 0x2b
    8d8c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    8d90:	2b09      	cmp	r3, #9
    8d92:	f300 8162 	bgt.w	905a <_svfprintf_r+0x134e>
    8d96:	a93f      	add	r1, sp, #252	; 0xfc
    8d98:	3330      	adds	r3, #48	; 0x30
    8d9a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    8d9e:	2330      	movs	r3, #48	; 0x30
    8da0:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    8da4:	ab3e      	add	r3, sp, #248	; 0xf8
    8da6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8da8:	1acb      	subs	r3, r1, r3
    8daa:	9918      	ldr	r1, [sp, #96]	; 0x60
    8dac:	931a      	str	r3, [sp, #104]	; 0x68
    8dae:	1859      	adds	r1, r3, r1
    8db0:	2a01      	cmp	r2, #1
    8db2:	910e      	str	r1, [sp, #56]	; 0x38
    8db4:	f340 81cc 	ble.w	9150 <_svfprintf_r+0x1444>
    8db8:	980e      	ldr	r0, [sp, #56]	; 0x38
    8dba:	3001      	adds	r0, #1
    8dbc:	900e      	str	r0, [sp, #56]	; 0x38
    8dbe:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    8dc2:	910b      	str	r1, [sp, #44]	; 0x2c
    8dc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8dc6:	2b00      	cmp	r3, #0
    8dc8:	f000 80fd 	beq.w	8fc6 <_svfprintf_r+0x12ba>
    8dcc:	232d      	movs	r3, #45	; 0x2d
    8dce:	2000      	movs	r0, #0
    8dd0:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8dd4:	9015      	str	r0, [sp, #84]	; 0x54
    8dd6:	f7ff b950 	b.w	807a <_svfprintf_r+0x36e>
    8dda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8ddc:	425b      	negs	r3, r3
    8dde:	930c      	str	r3, [sp, #48]	; 0x30
    8de0:	f7ff bace 	b.w	8380 <_svfprintf_r+0x674>
    8de4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8de6:	2000      	movs	r0, #0
    8de8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8dec:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    8df0:	9015      	str	r0, [sp, #84]	; 0x54
    8df2:	920b      	str	r2, [sp, #44]	; 0x2c
    8df4:	f7ff b940 	b.w	8078 <_svfprintf_r+0x36c>
    8df8:	980a      	ldr	r0, [sp, #40]	; 0x28
    8dfa:	1d01      	adds	r1, r0, #4
    8dfc:	910a      	str	r1, [sp, #40]	; 0x28
    8dfe:	6806      	ldr	r6, [r0, #0]
    8e00:	1e32      	subs	r2, r6, #0
    8e02:	bf18      	it	ne
    8e04:	2201      	movne	r2, #1
    8e06:	4636      	mov	r6, r6
    8e08:	f04f 0700 	mov.w	r7, #0
    8e0c:	f7ff b8f6 	b.w	7ffc <_svfprintf_r+0x2f0>
    8e10:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8e14:	bf17      	itett	ne
    8e16:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    8e18:	990a      	ldreq	r1, [sp, #40]	; 0x28
    8e1a:	980d      	ldrne	r0, [sp, #52]	; 0x34
    8e1c:	f102 0a04 	addne.w	sl, r2, #4
    8e20:	bf11      	iteee	ne
    8e22:	6813      	ldrne	r3, [r2, #0]
    8e24:	f101 0a04 	addeq.w	sl, r1, #4
    8e28:	680b      	ldreq	r3, [r1, #0]
    8e2a:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    8e2c:	bf14      	ite	ne
    8e2e:	8018      	strhne	r0, [r3, #0]
    8e30:	601a      	streq	r2, [r3, #0]
    8e32:	f7fe bf95 	b.w	7d60 <_svfprintf_r+0x54>
    8e36:	9809      	ldr	r0, [sp, #36]	; 0x24
    8e38:	4659      	mov	r1, fp
    8e3a:	aa37      	add	r2, sp, #220	; 0xdc
    8e3c:	f7fe fed8 	bl	7bf0 <__sprint_r>
    8e40:	2800      	cmp	r0, #0
    8e42:	f47f a8b1 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8e46:	464b      	mov	r3, r9
    8e48:	e40b      	b.n	8662 <_svfprintf_r+0x956>
    8e4a:	9809      	ldr	r0, [sp, #36]	; 0x24
    8e4c:	2140      	movs	r1, #64	; 0x40
    8e4e:	f004 fd7f 	bl	d950 <_malloc_r>
    8e52:	6030      	str	r0, [r6, #0]
    8e54:	6130      	str	r0, [r6, #16]
    8e56:	2800      	cmp	r0, #0
    8e58:	f000 818d 	beq.w	9176 <_svfprintf_r+0x146a>
    8e5c:	2340      	movs	r3, #64	; 0x40
    8e5e:	6173      	str	r3, [r6, #20]
    8e60:	f7fe bf67 	b.w	7d32 <_svfprintf_r+0x26>
    8e64:	00012580 	.word	0x00012580
    8e68:	2003      	movs	r0, #3
    8e6a:	f242 52b0 	movw	r2, #9648	; 0x25b0
    8e6e:	f242 51ac 	movw	r1, #9644	; 0x25ac
    8e72:	900b      	str	r0, [sp, #44]	; 0x2c
    8e74:	9814      	ldr	r0, [sp, #80]	; 0x50
    8e76:	f2c0 0101 	movt	r1, #1
    8e7a:	f2c0 0201 	movt	r2, #1
    8e7e:	9315      	str	r3, [sp, #84]	; 0x54
    8e80:	2847      	cmp	r0, #71	; 0x47
    8e82:	bfd8      	it	le
    8e84:	460a      	movle	r2, r1
    8e86:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    8e8a:	2103      	movs	r1, #3
    8e8c:	9211      	str	r2, [sp, #68]	; 0x44
    8e8e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8e92:	910e      	str	r1, [sp, #56]	; 0x38
    8e94:	f7ff b8f0 	b.w	8078 <_svfprintf_r+0x36c>
    8e98:	9809      	ldr	r0, [sp, #36]	; 0x24
    8e9a:	4659      	mov	r1, fp
    8e9c:	aa37      	add	r2, sp, #220	; 0xdc
    8e9e:	f7fe fea7 	bl	7bf0 <__sprint_r>
    8ea2:	2800      	cmp	r0, #0
    8ea4:	f47f a880 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8ea8:	464b      	mov	r3, r9
    8eaa:	e682      	b.n	8bb2 <_svfprintf_r+0xea6>
    8eac:	9809      	ldr	r0, [sp, #36]	; 0x24
    8eae:	4659      	mov	r1, fp
    8eb0:	aa37      	add	r2, sp, #220	; 0xdc
    8eb2:	f7fe fe9d 	bl	7bf0 <__sprint_r>
    8eb6:	2800      	cmp	r0, #0
    8eb8:	f47f a876 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8ebc:	464b      	mov	r3, r9
    8ebe:	e68e      	b.n	8bde <_svfprintf_r+0xed2>
    8ec0:	4638      	mov	r0, r7
    8ec2:	2200      	movs	r2, #0
    8ec4:	2300      	movs	r3, #0
    8ec6:	4631      	mov	r1, r6
    8ec8:	f8cd c020 	str.w	ip, [sp, #32]
    8ecc:	f008 fc70 	bl	117b0 <__aeabi_dcmpeq>
    8ed0:	f8dd c020 	ldr.w	ip, [sp, #32]
    8ed4:	2800      	cmp	r0, #0
    8ed6:	f47f af23 	bne.w	8d20 <_svfprintf_r+0x1014>
    8eda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8edc:	f1c2 0301 	rsb	r3, r2, #1
    8ee0:	9342      	str	r3, [sp, #264]	; 0x108
    8ee2:	e71e      	b.n	8d22 <_svfprintf_r+0x1016>
    8ee4:	9809      	ldr	r0, [sp, #36]	; 0x24
    8ee6:	4659      	mov	r1, fp
    8ee8:	aa37      	add	r2, sp, #220	; 0xdc
    8eea:	f7fe fe81 	bl	7bf0 <__sprint_r>
    8eee:	2800      	cmp	r0, #0
    8ef0:	f47f a85a 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8ef4:	464b      	mov	r3, r9
    8ef6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8ef8:	9811      	ldr	r0, [sp, #68]	; 0x44
    8efa:	605a      	str	r2, [r3, #4]
    8efc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8efe:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8f00:	6018      	str	r0, [r3, #0]
    8f02:	3201      	adds	r2, #1
    8f04:	9818      	ldr	r0, [sp, #96]	; 0x60
    8f06:	9238      	str	r2, [sp, #224]	; 0xe0
    8f08:	1809      	adds	r1, r1, r0
    8f0a:	2a07      	cmp	r2, #7
    8f0c:	9139      	str	r1, [sp, #228]	; 0xe4
    8f0e:	f73f a966 	bgt.w	81de <_svfprintf_r+0x4d2>
    8f12:	3308      	adds	r3, #8
    8f14:	f7ff b816 	b.w	7f44 <_svfprintf_r+0x238>
    8f18:	2100      	movs	r1, #0
    8f1a:	9115      	str	r1, [sp, #84]	; 0x54
    8f1c:	f7fe fde4 	bl	7ae8 <strlen>
    8f20:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8f24:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    8f28:	900e      	str	r0, [sp, #56]	; 0x38
    8f2a:	920b      	str	r2, [sp, #44]	; 0x2c
    8f2c:	f7ff b8a4 	b.w	8078 <_svfprintf_r+0x36c>
    8f30:	605c      	str	r4, [r3, #4]
    8f32:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8f34:	601f      	str	r7, [r3, #0]
    8f36:	1c51      	adds	r1, r2, #1
    8f38:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8f3a:	9138      	str	r1, [sp, #224]	; 0xe0
    8f3c:	1912      	adds	r2, r2, r4
    8f3e:	2907      	cmp	r1, #7
    8f40:	9239      	str	r2, [sp, #228]	; 0xe4
    8f42:	dccf      	bgt.n	8ee4 <_svfprintf_r+0x11d8>
    8f44:	3308      	adds	r3, #8
    8f46:	e7d6      	b.n	8ef6 <_svfprintf_r+0x11ea>
    8f48:	9916      	ldr	r1, [sp, #88]	; 0x58
    8f4a:	9811      	ldr	r0, [sp, #68]	; 0x44
    8f4c:	1a08      	subs	r0, r1, r0
    8f4e:	900e      	str	r0, [sp, #56]	; 0x38
    8f50:	f7ff b889 	b.w	8066 <_svfprintf_r+0x35a>
    8f54:	f1b8 0f06 	cmp.w	r8, #6
    8f58:	bf34      	ite	cc
    8f5a:	4641      	movcc	r1, r8
    8f5c:	2106      	movcs	r1, #6
    8f5e:	f242 52c8 	movw	r2, #9672	; 0x25c8
    8f62:	f2c0 0201 	movt	r2, #1
    8f66:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    8f6a:	910e      	str	r1, [sp, #56]	; 0x38
    8f6c:	9211      	str	r2, [sp, #68]	; 0x44
    8f6e:	930b      	str	r3, [sp, #44]	; 0x2c
    8f70:	f7ff b963 	b.w	823a <_svfprintf_r+0x52e>
    8f74:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f76:	4659      	mov	r1, fp
    8f78:	aa37      	add	r2, sp, #220	; 0xdc
    8f7a:	f7fe fe39 	bl	7bf0 <__sprint_r>
    8f7e:	2800      	cmp	r0, #0
    8f80:	f47f a812 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8f84:	464b      	mov	r3, r9
    8f86:	e43b      	b.n	8800 <_svfprintf_r+0xaf4>
    8f88:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f8a:	4659      	mov	r1, fp
    8f8c:	aa37      	add	r2, sp, #220	; 0xdc
    8f8e:	f7fe fe2f 	bl	7bf0 <__sprint_r>
    8f92:	2800      	cmp	r0, #0
    8f94:	f47f a808 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8f98:	464b      	mov	r3, r9
    8f9a:	e5af      	b.n	8afc <_svfprintf_r+0xdf0>
    8f9c:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f9e:	4659      	mov	r1, fp
    8fa0:	aa37      	add	r2, sp, #220	; 0xdc
    8fa2:	f7fe fe25 	bl	7bf0 <__sprint_r>
    8fa6:	2800      	cmp	r0, #0
    8fa8:	f47e affe 	bne.w	7fa8 <_svfprintf_r+0x29c>
    8fac:	464c      	mov	r4, r9
    8fae:	e594      	b.n	8ada <_svfprintf_r+0xdce>
    8fb0:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8fb4:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8fb8:	9015      	str	r0, [sp, #84]	; 0x54
    8fba:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8fbe:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8fc2:	f7ff b859 	b.w	8078 <_svfprintf_r+0x36c>
    8fc6:	980e      	ldr	r0, [sp, #56]	; 0x38
    8fc8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8fcc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    8fd0:	900b      	str	r0, [sp, #44]	; 0x2c
    8fd2:	f7ff b851 	b.w	8078 <_svfprintf_r+0x36c>
    8fd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8fd8:	2a65      	cmp	r2, #101	; 0x65
    8fda:	bf14      	ite	ne
    8fdc:	2300      	movne	r3, #0
    8fde:	2301      	moveq	r3, #1
    8fe0:	2a45      	cmp	r2, #69	; 0x45
    8fe2:	bf08      	it	eq
    8fe4:	f043 0301 	orreq.w	r3, r3, #1
    8fe8:	2b00      	cmp	r3, #0
    8fea:	d032      	beq.n	9052 <_svfprintf_r+0x1346>
    8fec:	f108 0301 	add.w	r3, r8, #1
    8ff0:	930b      	str	r3, [sp, #44]	; 0x2c
    8ff2:	2302      	movs	r3, #2
    8ff4:	e668      	b.n	8cc8 <_svfprintf_r+0xfbc>
    8ff6:	9814      	ldr	r0, [sp, #80]	; 0x50
    8ff8:	2865      	cmp	r0, #101	; 0x65
    8ffa:	dd62      	ble.n	90c2 <_svfprintf_r+0x13b6>
    8ffc:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8ffe:	2a66      	cmp	r2, #102	; 0x66
    9000:	bf1c      	itt	ne
    9002:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    9004:	930e      	strne	r3, [sp, #56]	; 0x38
    9006:	d06f      	beq.n	90e8 <_svfprintf_r+0x13dc>
    9008:	9a18      	ldr	r2, [sp, #96]	; 0x60
    900a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    900c:	429a      	cmp	r2, r3
    900e:	dc5b      	bgt.n	90c8 <_svfprintf_r+0x13bc>
    9010:	f01a 0f01 	tst.w	sl, #1
    9014:	f040 8081 	bne.w	911a <_svfprintf_r+0x140e>
    9018:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    901c:	2167      	movs	r1, #103	; 0x67
    901e:	900b      	str	r0, [sp, #44]	; 0x2c
    9020:	9114      	str	r1, [sp, #80]	; 0x50
    9022:	e6cf      	b.n	8dc4 <_svfprintf_r+0x10b8>
    9024:	9b40      	ldr	r3, [sp, #256]	; 0x100
    9026:	459c      	cmp	ip, r3
    9028:	bf98      	it	ls
    902a:	469c      	movls	ip, r3
    902c:	f67f ae89 	bls.w	8d42 <_svfprintf_r+0x1036>
    9030:	2230      	movs	r2, #48	; 0x30
    9032:	f803 2b01 	strb.w	r2, [r3], #1
    9036:	459c      	cmp	ip, r3
    9038:	9340      	str	r3, [sp, #256]	; 0x100
    903a:	d8fa      	bhi.n	9032 <_svfprintf_r+0x1326>
    903c:	e681      	b.n	8d42 <_svfprintf_r+0x1036>
    903e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9040:	4659      	mov	r1, fp
    9042:	aa37      	add	r2, sp, #220	; 0xdc
    9044:	f7fe fdd4 	bl	7bf0 <__sprint_r>
    9048:	2800      	cmp	r0, #0
    904a:	f47e afad 	bne.w	7fa8 <_svfprintf_r+0x29c>
    904e:	464b      	mov	r3, r9
    9050:	e577      	b.n	8b42 <_svfprintf_r+0xe36>
    9052:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    9056:	3302      	adds	r3, #2
    9058:	e636      	b.n	8cc8 <_svfprintf_r+0xfbc>
    905a:	f246 6c67 	movw	ip, #26215	; 0x6667
    905e:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    9062:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    9066:	fb8c 2103 	smull	r2, r1, ip, r3
    906a:	17da      	asrs	r2, r3, #31
    906c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    9070:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    9074:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    9078:	4613      	mov	r3, r2
    907a:	3130      	adds	r1, #48	; 0x30
    907c:	2a09      	cmp	r2, #9
    907e:	f800 1d01 	strb.w	r1, [r0, #-1]!
    9082:	dcf0      	bgt.n	9066 <_svfprintf_r+0x135a>
    9084:	3330      	adds	r3, #48	; 0x30
    9086:	1e42      	subs	r2, r0, #1
    9088:	b2d9      	uxtb	r1, r3
    908a:	f800 1c01 	strb.w	r1, [r0, #-1]
    908e:	9b07      	ldr	r3, [sp, #28]
    9090:	4293      	cmp	r3, r2
    9092:	bf98      	it	ls
    9094:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    9098:	f67f ae84 	bls.w	8da4 <_svfprintf_r+0x1098>
    909c:	4602      	mov	r2, r0
    909e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    90a2:	e001      	b.n	90a8 <_svfprintf_r+0x139c>
    90a4:	f812 1b01 	ldrb.w	r1, [r2], #1
    90a8:	f803 1c01 	strb.w	r1, [r3, #-1]
    90ac:	4619      	mov	r1, r3
    90ae:	9807      	ldr	r0, [sp, #28]
    90b0:	3301      	adds	r3, #1
    90b2:	4290      	cmp	r0, r2
    90b4:	d8f6      	bhi.n	90a4 <_svfprintf_r+0x1398>
    90b6:	e675      	b.n	8da4 <_svfprintf_r+0x1098>
    90b8:	202d      	movs	r0, #45	; 0x2d
    90ba:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    90be:	9015      	str	r0, [sp, #84]	; 0x54
    90c0:	e5f2      	b.n	8ca8 <_svfprintf_r+0xf9c>
    90c2:	9942      	ldr	r1, [sp, #264]	; 0x108
    90c4:	910e      	str	r1, [sp, #56]	; 0x38
    90c6:	e657      	b.n	8d78 <_svfprintf_r+0x106c>
    90c8:	990e      	ldr	r1, [sp, #56]	; 0x38
    90ca:	9818      	ldr	r0, [sp, #96]	; 0x60
    90cc:	2900      	cmp	r1, #0
    90ce:	bfda      	itte	le
    90d0:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    90d2:	f1c2 0302 	rsble	r3, r2, #2
    90d6:	2301      	movgt	r3, #1
    90d8:	181b      	adds	r3, r3, r0
    90da:	2167      	movs	r1, #103	; 0x67
    90dc:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    90e0:	930e      	str	r3, [sp, #56]	; 0x38
    90e2:	9114      	str	r1, [sp, #80]	; 0x50
    90e4:	920b      	str	r2, [sp, #44]	; 0x2c
    90e6:	e66d      	b.n	8dc4 <_svfprintf_r+0x10b8>
    90e8:	9842      	ldr	r0, [sp, #264]	; 0x108
    90ea:	2800      	cmp	r0, #0
    90ec:	900e      	str	r0, [sp, #56]	; 0x38
    90ee:	dd38      	ble.n	9162 <_svfprintf_r+0x1456>
    90f0:	f1b8 0f00 	cmp.w	r8, #0
    90f4:	d107      	bne.n	9106 <_svfprintf_r+0x13fa>
    90f6:	f01a 0f01 	tst.w	sl, #1
    90fa:	bf04      	itt	eq
    90fc:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    9100:	910b      	streq	r1, [sp, #44]	; 0x2c
    9102:	f43f ae5f 	beq.w	8dc4 <_svfprintf_r+0x10b8>
    9106:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9108:	2066      	movs	r0, #102	; 0x66
    910a:	9014      	str	r0, [sp, #80]	; 0x50
    910c:	1c53      	adds	r3, r2, #1
    910e:	4443      	add	r3, r8
    9110:	930e      	str	r3, [sp, #56]	; 0x38
    9112:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9116:	910b      	str	r1, [sp, #44]	; 0x2c
    9118:	e654      	b.n	8dc4 <_svfprintf_r+0x10b8>
    911a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    911c:	2367      	movs	r3, #103	; 0x67
    911e:	9314      	str	r3, [sp, #80]	; 0x50
    9120:	3201      	adds	r2, #1
    9122:	920e      	str	r2, [sp, #56]	; 0x38
    9124:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    9128:	900b      	str	r0, [sp, #44]	; 0x2c
    912a:	e64b      	b.n	8dc4 <_svfprintf_r+0x10b8>
    912c:	222d      	movs	r2, #45	; 0x2d
    912e:	425b      	negs	r3, r3
    9130:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    9134:	e62c      	b.n	8d90 <_svfprintf_r+0x1084>
    9136:	990a      	ldr	r1, [sp, #40]	; 0x28
    9138:	781a      	ldrb	r2, [r3, #0]
    913a:	f8d1 8000 	ldr.w	r8, [r1]
    913e:	3104      	adds	r1, #4
    9140:	910a      	str	r1, [sp, #40]	; 0x28
    9142:	f1b8 0f00 	cmp.w	r8, #0
    9146:	bfb8      	it	lt
    9148:	f04f 38ff 	movlt.w	r8, #4294967295
    914c:	f7fe be47 	b.w	7dde <_svfprintf_r+0xd2>
    9150:	f01a 0f01 	tst.w	sl, #1
    9154:	bf04      	itt	eq
    9156:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    915a:	930b      	streq	r3, [sp, #44]	; 0x2c
    915c:	f43f ae32 	beq.w	8dc4 <_svfprintf_r+0x10b8>
    9160:	e62a      	b.n	8db8 <_svfprintf_r+0x10ac>
    9162:	f1b8 0f00 	cmp.w	r8, #0
    9166:	d10e      	bne.n	9186 <_svfprintf_r+0x147a>
    9168:	f01a 0f01 	tst.w	sl, #1
    916c:	d10b      	bne.n	9186 <_svfprintf_r+0x147a>
    916e:	2201      	movs	r2, #1
    9170:	920b      	str	r2, [sp, #44]	; 0x2c
    9172:	920e      	str	r2, [sp, #56]	; 0x38
    9174:	e626      	b.n	8dc4 <_svfprintf_r+0x10b8>
    9176:	9809      	ldr	r0, [sp, #36]	; 0x24
    9178:	230c      	movs	r3, #12
    917a:	f04f 31ff 	mov.w	r1, #4294967295
    917e:	910d      	str	r1, [sp, #52]	; 0x34
    9180:	6003      	str	r3, [r0, #0]
    9182:	f7fe bf1a 	b.w	7fba <_svfprintf_r+0x2ae>
    9186:	f108 0302 	add.w	r3, r8, #2
    918a:	2066      	movs	r0, #102	; 0x66
    918c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9190:	930e      	str	r3, [sp, #56]	; 0x38
    9192:	9014      	str	r0, [sp, #80]	; 0x50
    9194:	910b      	str	r1, [sp, #44]	; 0x2c
    9196:	e615      	b.n	8dc4 <_svfprintf_r+0x10b8>

00009198 <__ssrefill_r>:
    9198:	b510      	push	{r4, lr}
    919a:	460c      	mov	r4, r1
    919c:	6b49      	ldr	r1, [r1, #52]	; 0x34
    919e:	b169      	cbz	r1, 91bc <__ssrefill_r+0x24>
    91a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    91a4:	4299      	cmp	r1, r3
    91a6:	d001      	beq.n	91ac <__ssrefill_r+0x14>
    91a8:	f004 f842 	bl	d230 <_free_r>
    91ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
    91ae:	2000      	movs	r0, #0
    91b0:	6360      	str	r0, [r4, #52]	; 0x34
    91b2:	6063      	str	r3, [r4, #4]
    91b4:	b113      	cbz	r3, 91bc <__ssrefill_r+0x24>
    91b6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    91b8:	6023      	str	r3, [r4, #0]
    91ba:	bd10      	pop	{r4, pc}
    91bc:	6922      	ldr	r2, [r4, #16]
    91be:	2100      	movs	r1, #0
    91c0:	89a3      	ldrh	r3, [r4, #12]
    91c2:	f04f 30ff 	mov.w	r0, #4294967295
    91c6:	6061      	str	r1, [r4, #4]
    91c8:	f043 0320 	orr.w	r3, r3, #32
    91cc:	6022      	str	r2, [r4, #0]
    91ce:	81a3      	strh	r3, [r4, #12]
    91d0:	bd10      	pop	{r4, pc}
    91d2:	bf00      	nop

000091d4 <_sungetc_r>:
    91d4:	f1b1 3fff 	cmp.w	r1, #4294967295
    91d8:	b530      	push	{r4, r5, lr}
    91da:	b083      	sub	sp, #12
    91dc:	d014      	beq.n	9208 <_sungetc_r+0x34>
    91de:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    91e2:	b2cc      	uxtb	r4, r1
    91e4:	6b53      	ldr	r3, [r2, #52]	; 0x34
    91e6:	f02c 0120 	bic.w	r1, ip, #32
    91ea:	8191      	strh	r1, [r2, #12]
    91ec:	b17b      	cbz	r3, 920e <_sungetc_r+0x3a>
    91ee:	6851      	ldr	r1, [r2, #4]
    91f0:	6b93      	ldr	r3, [r2, #56]	; 0x38
    91f2:	4299      	cmp	r1, r3
    91f4:	da2c      	bge.n	9250 <_sungetc_r+0x7c>
    91f6:	6813      	ldr	r3, [r2, #0]
    91f8:	4621      	mov	r1, r4
    91fa:	1e58      	subs	r0, r3, #1
    91fc:	6010      	str	r0, [r2, #0]
    91fe:	f803 4c01 	strb.w	r4, [r3, #-1]
    9202:	6853      	ldr	r3, [r2, #4]
    9204:	3301      	adds	r3, #1
    9206:	6053      	str	r3, [r2, #4]
    9208:	4608      	mov	r0, r1
    920a:	b003      	add	sp, #12
    920c:	bd30      	pop	{r4, r5, pc}
    920e:	6913      	ldr	r3, [r2, #16]
    9210:	b1e3      	cbz	r3, 924c <_sungetc_r+0x78>
    9212:	6810      	ldr	r0, [r2, #0]
    9214:	4283      	cmp	r3, r0
    9216:	d204      	bcs.n	9222 <_sungetc_r+0x4e>
    9218:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    921c:	1e43      	subs	r3, r0, #1
    921e:	42a1      	cmp	r1, r4
    9220:	d00f      	beq.n	9242 <_sungetc_r+0x6e>
    9222:	6855      	ldr	r5, [r2, #4]
    9224:	4613      	mov	r3, r2
    9226:	63d0      	str	r0, [r2, #60]	; 0x3c
    9228:	4621      	mov	r1, r4
    922a:	f102 0044 	add.w	r0, r2, #68	; 0x44
    922e:	f803 4f46 	strb.w	r4, [r3, #70]!
    9232:	6350      	str	r0, [r2, #52]	; 0x34
    9234:	2003      	movs	r0, #3
    9236:	6415      	str	r5, [r2, #64]	; 0x40
    9238:	6390      	str	r0, [r2, #56]	; 0x38
    923a:	2001      	movs	r0, #1
    923c:	6013      	str	r3, [r2, #0]
    923e:	6050      	str	r0, [r2, #4]
    9240:	e7e2      	b.n	9208 <_sungetc_r+0x34>
    9242:	6850      	ldr	r0, [r2, #4]
    9244:	6013      	str	r3, [r2, #0]
    9246:	1c43      	adds	r3, r0, #1
    9248:	6053      	str	r3, [r2, #4]
    924a:	e7dd      	b.n	9208 <_sungetc_r+0x34>
    924c:	6810      	ldr	r0, [r2, #0]
    924e:	e7e8      	b.n	9222 <_sungetc_r+0x4e>
    9250:	4611      	mov	r1, r2
    9252:	9201      	str	r2, [sp, #4]
    9254:	f001 f81c 	bl	a290 <__submore>
    9258:	9a01      	ldr	r2, [sp, #4]
    925a:	2800      	cmp	r0, #0
    925c:	d0cb      	beq.n	91f6 <_sungetc_r+0x22>
    925e:	f04f 31ff 	mov.w	r1, #4294967295
    9262:	e7d1      	b.n	9208 <_sungetc_r+0x34>

00009264 <__ssvfscanf_r>:
    9264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9268:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    926c:	460c      	mov	r4, r1
    926e:	4617      	mov	r7, r2
    9270:	4680      	mov	r8, r0
    9272:	9309      	str	r3, [sp, #36]	; 0x24
    9274:	f003 fea4 	bl	cfc0 <__sfp_lock_acquire>
    9278:	89a3      	ldrh	r3, [r4, #12]
    927a:	f240 1168 	movw	r1, #360	; 0x168
    927e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    9282:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9286:	bf02      	ittt	eq
    9288:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    928c:	81a3      	strheq	r3, [r4, #12]
    928e:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    9290:	910d      	str	r1, [sp, #52]	; 0x34
    9292:	bf04      	itt	eq
    9294:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    9298:	6663      	streq	r3, [r4, #100]	; 0x64
    929a:	2000      	movs	r0, #0
    929c:	aa67      	add	r2, sp, #412	; 0x19c
    929e:	4605      	mov	r5, r0
    92a0:	3203      	adds	r2, #3
    92a2:	900a      	str	r0, [sp, #40]	; 0x28
    92a4:	900c      	str	r0, [sp, #48]	; 0x30
    92a6:	900b      	str	r0, [sp, #44]	; 0x2c
    92a8:	9203      	str	r2, [sp, #12]
    92aa:	783a      	ldrb	r2, [r7, #0]
    92ac:	92ad      	str	r2, [sp, #692]	; 0x2b4
    92ae:	b33a      	cbz	r2, 9300 <__ssvfscanf_r+0x9c>
    92b0:	f240 1664 	movw	r6, #356	; 0x164
    92b4:	3701      	adds	r7, #1
    92b6:	f2c2 0600 	movt	r6, #8192	; 0x2000
    92ba:	6833      	ldr	r3, [r6, #0]
    92bc:	1899      	adds	r1, r3, r2
    92be:	f891 9001 	ldrb.w	r9, [r1, #1]
    92c2:	f019 0908 	ands.w	r9, r9, #8
    92c6:	d023      	beq.n	9310 <__ssvfscanf_r+0xac>
    92c8:	6863      	ldr	r3, [r4, #4]
    92ca:	e00d      	b.n	92e8 <__ssvfscanf_r+0x84>
    92cc:	6823      	ldr	r3, [r4, #0]
    92ce:	6831      	ldr	r1, [r6, #0]
    92d0:	1c5a      	adds	r2, r3, #1
    92d2:	781b      	ldrb	r3, [r3, #0]
    92d4:	185b      	adds	r3, r3, r1
    92d6:	785b      	ldrb	r3, [r3, #1]
    92d8:	f013 0f08 	tst.w	r3, #8
    92dc:	d0e5      	beq.n	92aa <__ssvfscanf_r+0x46>
    92de:	6863      	ldr	r3, [r4, #4]
    92e0:	3501      	adds	r5, #1
    92e2:	6022      	str	r2, [r4, #0]
    92e4:	3b01      	subs	r3, #1
    92e6:	6063      	str	r3, [r4, #4]
    92e8:	2b00      	cmp	r3, #0
    92ea:	dcef      	bgt.n	92cc <__ssvfscanf_r+0x68>
    92ec:	4640      	mov	r0, r8
    92ee:	4621      	mov	r1, r4
    92f0:	f7ff ff52 	bl	9198 <__ssrefill_r>
    92f4:	2800      	cmp	r0, #0
    92f6:	d0e9      	beq.n	92cc <__ssvfscanf_r+0x68>
    92f8:	783a      	ldrb	r2, [r7, #0]
    92fa:	92ad      	str	r2, [sp, #692]	; 0x2b4
    92fc:	2a00      	cmp	r2, #0
    92fe:	d1d7      	bne.n	92b0 <__ssvfscanf_r+0x4c>
    9300:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9302:	f003 fe5f 	bl	cfc4 <__sfp_lock_release>
    9306:	4628      	mov	r0, r5
    9308:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    930c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9310:	2a25      	cmp	r2, #37	; 0x25
    9312:	d010      	beq.n	9336 <__ssvfscanf_r+0xd2>
    9314:	6863      	ldr	r3, [r4, #4]
    9316:	2b00      	cmp	r3, #0
    9318:	f340 810a 	ble.w	9530 <__ssvfscanf_r+0x2cc>
    931c:	6823      	ldr	r3, [r4, #0]
    931e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    9322:	7819      	ldrb	r1, [r3, #0]
    9324:	4291      	cmp	r1, r2
    9326:	d1eb      	bne.n	9300 <__ssvfscanf_r+0x9c>
    9328:	6862      	ldr	r2, [r4, #4]
    932a:	3301      	adds	r3, #1
    932c:	3501      	adds	r5, #1
    932e:	6023      	str	r3, [r4, #0]
    9330:	1e53      	subs	r3, r2, #1
    9332:	6063      	str	r3, [r4, #4]
    9334:	e7b9      	b.n	92aa <__ssvfscanf_r+0x46>
    9336:	783a      	ldrb	r2, [r7, #0]
    9338:	46cb      	mov	fp, r9
    933a:	210a      	movs	r1, #10
    933c:	3701      	adds	r7, #1
    933e:	2a78      	cmp	r2, #120	; 0x78
    9340:	f200 83c4 	bhi.w	9acc <__ssvfscanf_r+0x868>
    9344:	f20f 0c04 	addw	ip, pc, #4
    9348:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    934c:	00009af1 	.word	0x00009af1
    9350:	00009acd 	.word	0x00009acd
    9354:	00009acd 	.word	0x00009acd
    9358:	00009acd 	.word	0x00009acd
    935c:	00009acd 	.word	0x00009acd
    9360:	00009acd 	.word	0x00009acd
    9364:	00009acd 	.word	0x00009acd
    9368:	00009acd 	.word	0x00009acd
    936c:	00009acd 	.word	0x00009acd
    9370:	00009acd 	.word	0x00009acd
    9374:	00009acd 	.word	0x00009acd
    9378:	00009acd 	.word	0x00009acd
    937c:	00009acd 	.word	0x00009acd
    9380:	00009acd 	.word	0x00009acd
    9384:	00009acd 	.word	0x00009acd
    9388:	00009acd 	.word	0x00009acd
    938c:	00009acd 	.word	0x00009acd
    9390:	00009acd 	.word	0x00009acd
    9394:	00009acd 	.word	0x00009acd
    9398:	00009acd 	.word	0x00009acd
    939c:	00009acd 	.word	0x00009acd
    93a0:	00009acd 	.word	0x00009acd
    93a4:	00009acd 	.word	0x00009acd
    93a8:	00009acd 	.word	0x00009acd
    93ac:	00009acd 	.word	0x00009acd
    93b0:	00009acd 	.word	0x00009acd
    93b4:	00009acd 	.word	0x00009acd
    93b8:	00009acd 	.word	0x00009acd
    93bc:	00009acd 	.word	0x00009acd
    93c0:	00009acd 	.word	0x00009acd
    93c4:	00009acd 	.word	0x00009acd
    93c8:	00009acd 	.word	0x00009acd
    93cc:	00009acd 	.word	0x00009acd
    93d0:	00009acd 	.word	0x00009acd
    93d4:	00009acd 	.word	0x00009acd
    93d8:	00009acd 	.word	0x00009acd
    93dc:	00009acd 	.word	0x00009acd
    93e0:	00009315 	.word	0x00009315
    93e4:	00009acd 	.word	0x00009acd
    93e8:	00009acd 	.word	0x00009acd
    93ec:	00009acd 	.word	0x00009acd
    93f0:	00009acd 	.word	0x00009acd
    93f4:	00009afb 	.word	0x00009afb
    93f8:	00009acd 	.word	0x00009acd
    93fc:	00009acd 	.word	0x00009acd
    9400:	00009acd 	.word	0x00009acd
    9404:	00009acd 	.word	0x00009acd
    9408:	00009acd 	.word	0x00009acd
    940c:	00009b03 	.word	0x00009b03
    9410:	00009b03 	.word	0x00009b03
    9414:	00009b03 	.word	0x00009b03
    9418:	00009b03 	.word	0x00009b03
    941c:	00009b03 	.word	0x00009b03
    9420:	00009b03 	.word	0x00009b03
    9424:	00009b03 	.word	0x00009b03
    9428:	00009b03 	.word	0x00009b03
    942c:	00009b03 	.word	0x00009b03
    9430:	00009b03 	.word	0x00009b03
    9434:	00009acd 	.word	0x00009acd
    9438:	00009acd 	.word	0x00009acd
    943c:	00009acd 	.word	0x00009acd
    9440:	00009acd 	.word	0x00009acd
    9444:	00009acd 	.word	0x00009acd
    9448:	00009acd 	.word	0x00009acd
    944c:	00009acd 	.word	0x00009acd
    9450:	00009acd 	.word	0x00009acd
    9454:	00009acd 	.word	0x00009acd
    9458:	00009acd 	.word	0x00009acd
    945c:	00009557 	.word	0x00009557
    9460:	00009b11 	.word	0x00009b11
    9464:	00009acd 	.word	0x00009acd
    9468:	00009b11 	.word	0x00009b11
    946c:	00009acd 	.word	0x00009acd
    9470:	00009acd 	.word	0x00009acd
    9474:	00009acd 	.word	0x00009acd
    9478:	00009acd 	.word	0x00009acd
    947c:	00009b19 	.word	0x00009b19
    9480:	00009acd 	.word	0x00009acd
    9484:	00009acd 	.word	0x00009acd
    9488:	00009b21 	.word	0x00009b21
    948c:	00009acd 	.word	0x00009acd
    9490:	00009acd 	.word	0x00009acd
    9494:	00009acd 	.word	0x00009acd
    9498:	00009acd 	.word	0x00009acd
    949c:	00009acd 	.word	0x00009acd
    94a0:	00009acd 	.word	0x00009acd
    94a4:	00009acd 	.word	0x00009acd
    94a8:	00009acd 	.word	0x00009acd
    94ac:	00009b3b 	.word	0x00009b3b
    94b0:	00009acd 	.word	0x00009acd
    94b4:	00009acd 	.word	0x00009acd
    94b8:	00009b59 	.word	0x00009b59
    94bc:	00009acd 	.word	0x00009acd
    94c0:	00009acd 	.word	0x00009acd
    94c4:	00009acd 	.word	0x00009acd
    94c8:	00009acd 	.word	0x00009acd
    94cc:	00009acd 	.word	0x00009acd
    94d0:	00009acd 	.word	0x00009acd
    94d4:	00009acd 	.word	0x00009acd
    94d8:	00009b6f 	.word	0x00009b6f
    94dc:	0000955b 	.word	0x0000955b
    94e0:	00009b11 	.word	0x00009b11
    94e4:	00009b11 	.word	0x00009b11
    94e8:	00009b11 	.word	0x00009b11
    94ec:	00009a31 	.word	0x00009a31
    94f0:	00009a39 	.word	0x00009a39
    94f4:	00009acd 	.word	0x00009acd
    94f8:	00009acd 	.word	0x00009acd
    94fc:	00009a4f 	.word	0x00009a4f
    9500:	00009acd 	.word	0x00009acd
    9504:	00009a63 	.word	0x00009a63
    9508:	00009a7f 	.word	0x00009a7f
    950c:	00009a95 	.word	0x00009a95
    9510:	00009acd 	.word	0x00009acd
    9514:	00009acd 	.word	0x00009acd
    9518:	00009aaf 	.word	0x00009aaf
    951c:	00009acd 	.word	0x00009acd
    9520:	00009ab7 	.word	0x00009ab7
    9524:	00009acd 	.word	0x00009acd
    9528:	00009acd 	.word	0x00009acd
    952c:	00009b3b 	.word	0x00009b3b
    9530:	4640      	mov	r0, r8
    9532:	4621      	mov	r1, r4
    9534:	f7ff fe30 	bl	9198 <__ssrefill_r>
    9538:	2800      	cmp	r0, #0
    953a:	f43f aeef 	beq.w	931c <__ssvfscanf_r+0xb8>
    953e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9540:	f003 fd40 	bl	cfc4 <__sfp_lock_release>
    9544:	b125      	cbz	r5, 9550 <__ssvfscanf_r+0x2ec>
    9546:	89a3      	ldrh	r3, [r4, #12]
    9548:	f013 0f40 	tst.w	r3, #64	; 0x40
    954c:	f43f aedb 	beq.w	9306 <__ssvfscanf_r+0xa2>
    9550:	f04f 35ff 	mov.w	r5, #4294967295
    9554:	e6d7      	b.n	9306 <__ssvfscanf_r+0xa2>
    9556:	f049 0901 	orr.w	r9, r9, #1
    955a:	46da      	mov	sl, fp
    955c:	f240 3291 	movw	r2, #913	; 0x391
    9560:	f2c0 0201 	movt	r2, #1
    9564:	230a      	movs	r3, #10
    9566:	f04f 0c03 	mov.w	ip, #3
    956a:	920b      	str	r2, [sp, #44]	; 0x2c
    956c:	930a      	str	r3, [sp, #40]	; 0x28
    956e:	f8cd c020 	str.w	ip, [sp, #32]
    9572:	6863      	ldr	r3, [r4, #4]
    9574:	2b00      	cmp	r3, #0
    9576:	f340 824a 	ble.w	9a0e <__ssvfscanf_r+0x7aa>
    957a:	f019 0f40 	tst.w	r9, #64	; 0x40
    957e:	bf08      	it	eq
    9580:	6823      	ldreq	r3, [r4, #0]
    9582:	d012      	beq.n	95aa <__ssvfscanf_r+0x346>
    9584:	9a08      	ldr	r2, [sp, #32]
    9586:	1e53      	subs	r3, r2, #1
    9588:	2b03      	cmp	r3, #3
    958a:	f200 80d7 	bhi.w	973c <__ssvfscanf_r+0x4d8>
    958e:	e8df f013 	tbh	[pc, r3, lsl #1]
    9592:	01aa      	.short	0x01aa
    9594:	001d0094 	.word	0x001d0094
    9598:	0136      	.short	0x0136
    959a:	4640      	mov	r0, r8
    959c:	4621      	mov	r1, r4
    959e:	f7ff fdfb 	bl	9198 <__ssrefill_r>
    95a2:	2800      	cmp	r0, #0
    95a4:	d1cb      	bne.n	953e <__ssvfscanf_r+0x2da>
    95a6:	6823      	ldr	r3, [r4, #0]
    95a8:	3501      	adds	r5, #1
    95aa:	7819      	ldrb	r1, [r3, #0]
    95ac:	3301      	adds	r3, #1
    95ae:	6832      	ldr	r2, [r6, #0]
    95b0:	188a      	adds	r2, r1, r2
    95b2:	7852      	ldrb	r2, [r2, #1]
    95b4:	f012 0f08 	tst.w	r2, #8
    95b8:	d0e4      	beq.n	9584 <__ssvfscanf_r+0x320>
    95ba:	6862      	ldr	r2, [r4, #4]
    95bc:	3a01      	subs	r2, #1
    95be:	6062      	str	r2, [r4, #4]
    95c0:	2a00      	cmp	r2, #0
    95c2:	bfc8      	it	gt
    95c4:	6023      	strgt	r3, [r4, #0]
    95c6:	dde8      	ble.n	959a <__ssvfscanf_r+0x336>
    95c8:	3501      	adds	r5, #1
    95ca:	e7ee      	b.n	95aa <__ssvfscanf_r+0x346>
    95cc:	f10b 33ff 	add.w	r3, fp, #4294967295
    95d0:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    95d4:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    95d8:	f242 53d4 	movw	r3, #9684	; 0x25d4
    95dc:	bf88      	it	hi
    95de:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    95e2:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    95e6:	f2c0 0301 	movt	r3, #1
    95ea:	970e      	str	r7, [sp, #56]	; 0x38
    95ec:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    95ee:	bf92      	itee	ls
    95f0:	f04f 0b00 	movls.w	fp, #0
    95f4:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    95f8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    95fc:	462a      	mov	r2, r5
    95fe:	2600      	movs	r6, #0
    9600:	464d      	mov	r5, r9
    9602:	9608      	str	r6, [sp, #32]
    9604:	4699      	mov	r9, r3
    9606:	4666      	mov	r6, ip
    9608:	f8d4 c000 	ldr.w	ip, [r4]
    960c:	f89c 0000 	ldrb.w	r0, [ip]
    9610:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    9614:	294d      	cmp	r1, #77	; 0x4d
    9616:	f200 81a7 	bhi.w	9968 <__ssvfscanf_r+0x704>
    961a:	e8df f011 	tbh	[pc, r1, lsl #1]
    961e:	01c7      	.short	0x01c7
    9620:	01c701a5 	.word	0x01c701a5
    9624:	01a501a5 	.word	0x01a501a5
    9628:	01cd01d2 	.word	0x01cd01d2
    962c:	01cd01cd 	.word	0x01cd01cd
    9630:	01cd01cd 	.word	0x01cd01cd
    9634:	01cd01cd 	.word	0x01cd01cd
    9638:	01f101f1 	.word	0x01f101f1
    963c:	01a501a5 	.word	0x01a501a5
    9640:	01a501a5 	.word	0x01a501a5
    9644:	01a501a5 	.word	0x01a501a5
    9648:	01ec01a5 	.word	0x01ec01a5
    964c:	01ec01ec 	.word	0x01ec01ec
    9650:	01ec01ec 	.word	0x01ec01ec
    9654:	01a501ec 	.word	0x01a501ec
    9658:	01a501a5 	.word	0x01a501a5
    965c:	01a501a5 	.word	0x01a501a5
    9660:	01a501a5 	.word	0x01a501a5
    9664:	01a501a5 	.word	0x01a501a5
    9668:	01a501a5 	.word	0x01a501a5
    966c:	01a501a5 	.word	0x01a501a5
    9670:	01a501a5 	.word	0x01a501a5
    9674:	01a501a5 	.word	0x01a501a5
    9678:	01a5018c 	.word	0x01a5018c
    967c:	01a501a5 	.word	0x01a501a5
    9680:	01a501a5 	.word	0x01a501a5
    9684:	01a501a5 	.word	0x01a501a5
    9688:	01ec01a5 	.word	0x01ec01a5
    968c:	01ec01ec 	.word	0x01ec01ec
    9690:	01ec01ec 	.word	0x01ec01ec
    9694:	01a501ec 	.word	0x01a501ec
    9698:	01a501a5 	.word	0x01a501a5
    969c:	01a501a5 	.word	0x01a501a5
    96a0:	01a501a5 	.word	0x01a501a5
    96a4:	01a501a5 	.word	0x01a501a5
    96a8:	01a501a5 	.word	0x01a501a5
    96ac:	01a501a5 	.word	0x01a501a5
    96b0:	01a501a5 	.word	0x01a501a5
    96b4:	01a501a5 	.word	0x01a501a5
    96b8:	018c      	.short	0x018c
    96ba:	f1bb 0f00 	cmp.w	fp, #0
    96be:	bf14      	ite	ne
    96c0:	46da      	movne	sl, fp
    96c2:	f04f 3aff 	moveq.w	sl, #4294967295
    96c6:	f019 0301 	ands.w	r3, r9, #1
    96ca:	f000 83ed 	beq.w	9ea8 <__ssvfscanf_r+0xc44>
    96ce:	f019 0010 	ands.w	r0, r9, #16
    96d2:	9008      	str	r0, [sp, #32]
    96d4:	bf18      	it	ne
    96d6:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    96da:	d104      	bne.n	96e6 <__ssvfscanf_r+0x482>
    96dc:	9909      	ldr	r1, [sp, #36]	; 0x24
    96de:	f8d1 b000 	ldr.w	fp, [r1]
    96e2:	3104      	adds	r1, #4
    96e4:	9109      	str	r1, [sp, #36]	; 0x24
    96e6:	463b      	mov	r3, r7
    96e8:	f04f 0900 	mov.w	r9, #0
    96ec:	462f      	mov	r7, r5
    96ee:	465d      	mov	r5, fp
    96f0:	469b      	mov	fp, r3
    96f2:	960e      	str	r6, [sp, #56]	; 0x38
    96f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    96f6:	6822      	ldr	r2, [r4, #0]
    96f8:	6819      	ldr	r1, [r3, #0]
    96fa:	7813      	ldrb	r3, [r2, #0]
    96fc:	1859      	adds	r1, r3, r1
    96fe:	7849      	ldrb	r1, [r1, #1]
    9700:	f081 0108 	eor.w	r1, r1, #8
    9704:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    9708:	f1ba 0f00 	cmp.w	sl, #0
    970c:	bf0c      	ite	eq
    970e:	2100      	moveq	r1, #0
    9710:	f001 0101 	andne.w	r1, r1, #1
    9714:	2900      	cmp	r1, #0
    9716:	f040 8446 	bne.w	9fa6 <__ssvfscanf_r+0xd42>
    971a:	465b      	mov	r3, fp
    971c:	46ab      	mov	fp, r5
    971e:	463d      	mov	r5, r7
    9720:	461f      	mov	r7, r3
    9722:	9e08      	ldr	r6, [sp, #32]
    9724:	2e00      	cmp	r6, #0
    9726:	f47f adc0 	bne.w	92aa <__ssvfscanf_r+0x46>
    972a:	f8cb 6000 	str.w	r6, [fp]
    972e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9732:	f10c 0c01 	add.w	ip, ip, #1
    9736:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    973a:	e5b6      	b.n	92aa <__ssvfscanf_r+0x46>
    973c:	f1bb 0f00 	cmp.w	fp, #0
    9740:	bf14      	ite	ne
    9742:	46da      	movne	sl, fp
    9744:	f04f 0a01 	moveq.w	sl, #1
    9748:	f019 0601 	ands.w	r6, r9, #1
    974c:	f000 835a 	beq.w	9e04 <__ssvfscanf_r+0xba0>
    9750:	f019 0010 	ands.w	r0, r9, #16
    9754:	9008      	str	r0, [sp, #32]
    9756:	bf18      	it	ne
    9758:	f04f 0900 	movne.w	r9, #0
    975c:	d104      	bne.n	9768 <__ssvfscanf_r+0x504>
    975e:	9909      	ldr	r1, [sp, #36]	; 0x24
    9760:	f8d1 9000 	ldr.w	r9, [r1]
    9764:	3104      	adds	r1, #4
    9766:	9109      	str	r1, [sp, #36]	; 0x24
    9768:	462b      	mov	r3, r5
    976a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    976e:	46c1      	mov	r9, r8
    9770:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    9774:	4655      	mov	r5, sl
    9776:	2600      	movs	r6, #0
    9778:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    977c:	469a      	mov	sl, r3
    977e:	970e      	str	r7, [sp, #56]	; 0x38
    9780:	f8d8 3000 	ldr.w	r3, [r8]
    9784:	429e      	cmp	r6, r3
    9786:	f43f aeda 	beq.w	953e <__ssvfscanf_r+0x2da>
    978a:	6823      	ldr	r3, [r4, #0]
    978c:	2100      	movs	r1, #0
    978e:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9792:	2208      	movs	r2, #8
    9794:	a8ab      	add	r0, sp, #684	; 0x2ac
    9796:	afab      	add	r7, sp, #684	; 0x2ac
    9798:	f813 cb01 	ldrb.w	ip, [r3], #1
    979c:	f10e 3eff 	add.w	lr, lr, #4294967295
    97a0:	f8c4 e004 	str.w	lr, [r4, #4]
    97a4:	f80b c006 	strb.w	ip, [fp, r6]
    97a8:	3601      	adds	r6, #1
    97aa:	6023      	str	r3, [r4, #0]
    97ac:	f004 fd4a 	bl	e244 <memset>
    97b0:	4648      	mov	r0, r9
    97b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    97b4:	465a      	mov	r2, fp
    97b6:	4633      	mov	r3, r6
    97b8:	9700      	str	r7, [sp, #0]
    97ba:	f004 fb9b 	bl	def4 <_mbrtowc_r>
    97be:	f1b0 3fff 	cmp.w	r0, #4294967295
    97c2:	f43f aebc 	beq.w	953e <__ssvfscanf_r+0x2da>
    97c6:	2800      	cmp	r0, #0
    97c8:	f040 83b9 	bne.w	9f3e <__ssvfscanf_r+0xcda>
    97cc:	9808      	ldr	r0, [sp, #32]
    97ce:	b908      	cbnz	r0, 97d4 <__ssvfscanf_r+0x570>
    97d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    97d2:	6008      	str	r0, [r1, #0]
    97d4:	9a08      	ldr	r2, [sp, #32]
    97d6:	44b2      	add	sl, r6
    97d8:	3d01      	subs	r5, #1
    97da:	2a00      	cmp	r2, #0
    97dc:	f000 83b9 	beq.w	9f52 <__ssvfscanf_r+0xcee>
    97e0:	2600      	movs	r6, #0
    97e2:	6863      	ldr	r3, [r4, #4]
    97e4:	2b00      	cmp	r3, #0
    97e6:	f340 8350 	ble.w	9e8a <__ssvfscanf_r+0xc26>
    97ea:	2d00      	cmp	r5, #0
    97ec:	d1c8      	bne.n	9780 <__ssvfscanf_r+0x51c>
    97ee:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    97f0:	4655      	mov	r5, sl
    97f2:	46c8      	mov	r8, r9
    97f4:	9e08      	ldr	r6, [sp, #32]
    97f6:	2e00      	cmp	r6, #0
    97f8:	f47f ad57 	bne.w	92aa <__ssvfscanf_r+0x46>
    97fc:	e797      	b.n	972e <__ssvfscanf_r+0x4ca>
    97fe:	f10b 33ff 	add.w	r3, fp, #4294967295
    9802:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9806:	f200 82f7 	bhi.w	9df8 <__ssvfscanf_r+0xb94>
    980a:	2200      	movs	r2, #0
    980c:	f04f 0b00 	mov.w	fp, #0
    9810:	4641      	mov	r1, r8
    9812:	9711      	str	r7, [sp, #68]	; 0x44
    9814:	4690      	mov	r8, r2
    9816:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    981a:	ae13      	add	r6, sp, #76	; 0x4c
    981c:	465b      	mov	r3, fp
    981e:	465f      	mov	r7, fp
    9820:	460a      	mov	r2, r1
    9822:	f8cd b020 	str.w	fp, [sp, #32]
    9826:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    982a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    982e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    9832:	f8d4 e000 	ldr.w	lr, [r4]
    9836:	f89e 0000 	ldrb.w	r0, [lr]
    983a:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    983e:	294e      	cmp	r1, #78	; 0x4e
    9840:	f200 81d6 	bhi.w	9bf0 <__ssvfscanf_r+0x98c>
    9844:	e8df f011 	tbh	[pc, r1, lsl #1]
    9848:	01d4025d 	.word	0x01d4025d
    984c:	0255025d 	.word	0x0255025d
    9850:	024501d4 	.word	0x024501d4
    9854:	01be01be 	.word	0x01be01be
    9858:	01be01be 	.word	0x01be01be
    985c:	01be01be 	.word	0x01be01be
    9860:	01be01be 	.word	0x01be01be
    9864:	01d401be 	.word	0x01d401be
    9868:	01d401d4 	.word	0x01d401d4
    986c:	01d401d4 	.word	0x01d401d4
    9870:	01d401d4 	.word	0x01d401d4
    9874:	01d402d3 	.word	0x01d402d3
    9878:	01d401d4 	.word	0x01d401d4
    987c:	02b302ba 	.word	0x02b302ba
    9880:	01d401d4 	.word	0x01d401d4
    9884:	01d40296 	.word	0x01d40296
    9888:	01d401d4 	.word	0x01d401d4
    988c:	026b01d4 	.word	0x026b01d4
    9890:	01d401d4 	.word	0x01d401d4
    9894:	01d401d4 	.word	0x01d401d4
    9898:	026401d4 	.word	0x026401d4
    989c:	01d401d4 	.word	0x01d401d4
    98a0:	01d401d4 	.word	0x01d401d4
    98a4:	01d4028f 	.word	0x01d4028f
    98a8:	01d401d4 	.word	0x01d401d4
    98ac:	01d401d4 	.word	0x01d401d4
    98b0:	01d401d4 	.word	0x01d401d4
    98b4:	01d402d3 	.word	0x01d402d3
    98b8:	01d401d4 	.word	0x01d401d4
    98bc:	02b302ba 	.word	0x02b302ba
    98c0:	01d401d4 	.word	0x01d401d4
    98c4:	01d40296 	.word	0x01d40296
    98c8:	01d401d4 	.word	0x01d401d4
    98cc:	026b01d4 	.word	0x026b01d4
    98d0:	01d401d4 	.word	0x01d401d4
    98d4:	01d401d4 	.word	0x01d401d4
    98d8:	026401d4 	.word	0x026401d4
    98dc:	01d401d4 	.word	0x01d401d4
    98e0:	01d401d4 	.word	0x01d401d4
    98e4:	028f      	.short	0x028f
    98e6:	f1bb 0f00 	cmp.w	fp, #0
    98ea:	bf14      	ite	ne
    98ec:	46da      	movne	sl, fp
    98ee:	f04f 3aff 	moveq.w	sl, #4294967295
    98f2:	f019 0f10 	tst.w	r9, #16
    98f6:	f000 8140 	beq.w	9b7a <__ssvfscanf_r+0x916>
    98fa:	6823      	ldr	r3, [r4, #0]
    98fc:	2600      	movs	r6, #0
    98fe:	781a      	ldrb	r2, [r3, #0]
    9900:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    9904:	3301      	adds	r3, #1
    9906:	f81c 2002 	ldrb.w	r2, [ip, r2]
    990a:	2a00      	cmp	r2, #0
    990c:	f000 83b8 	beq.w	a080 <__ssvfscanf_r+0xe1c>
    9910:	6862      	ldr	r2, [r4, #4]
    9912:	3601      	adds	r6, #1
    9914:	6023      	str	r3, [r4, #0]
    9916:	3a01      	subs	r2, #1
    9918:	45b2      	cmp	sl, r6
    991a:	6062      	str	r2, [r4, #4]
    991c:	f000 82b2 	beq.w	9e84 <__ssvfscanf_r+0xc20>
    9920:	2a00      	cmp	r2, #0
    9922:	dcec      	bgt.n	98fe <__ssvfscanf_r+0x69a>
    9924:	4640      	mov	r0, r8
    9926:	4621      	mov	r1, r4
    9928:	f7ff fc36 	bl	9198 <__ssrefill_r>
    992c:	2800      	cmp	r0, #0
    992e:	f040 82a9 	bne.w	9e84 <__ssvfscanf_r+0xc20>
    9932:	6823      	ldr	r3, [r4, #0]
    9934:	e7e3      	b.n	98fe <__ssvfscanf_r+0x69a>
    9936:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    993a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    993e:	d113      	bne.n	9968 <__ssvfscanf_r+0x704>
    9940:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    9944:	2710      	movs	r7, #16
    9946:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    994a:	f805 0b01 	strb.w	r0, [r5], #1
    994e:	6861      	ldr	r1, [r4, #4]
    9950:	3901      	subs	r1, #1
    9952:	6061      	str	r1, [r4, #4]
    9954:	2900      	cmp	r1, #0
    9956:	bfc4      	itt	gt
    9958:	f10c 0101 	addgt.w	r1, ip, #1
    995c:	6021      	strgt	r1, [r4, #0]
    995e:	dd5e      	ble.n	9a1e <__ssvfscanf_r+0x7ba>
    9960:	f1ba 0a01 	subs.w	sl, sl, #1
    9964:	f47f ae50 	bne.w	9608 <__ssvfscanf_r+0x3a4>
    9968:	f416 7f80 	tst.w	r6, #256	; 0x100
    996c:	46a9      	mov	r9, r5
    996e:	970a      	str	r7, [sp, #40]	; 0x28
    9970:	46b4      	mov	ip, r6
    9972:	4615      	mov	r5, r2
    9974:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9976:	d00f      	beq.n	9998 <__ssvfscanf_r+0x734>
    9978:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    997c:	45ca      	cmp	sl, r9
    997e:	d208      	bcs.n	9992 <__ssvfscanf_r+0x72e>
    9980:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    9984:	4640      	mov	r0, r8
    9986:	4622      	mov	r2, r4
    9988:	9607      	str	r6, [sp, #28]
    998a:	f7ff fc23 	bl	91d4 <_sungetc_r>
    998e:	f8dd c01c 	ldr.w	ip, [sp, #28]
    9992:	45ca      	cmp	sl, r9
    9994:	f43f acb4 	beq.w	9300 <__ssvfscanf_r+0x9c>
    9998:	f01c 0210 	ands.w	r2, ip, #16
    999c:	f000 8354 	beq.w	a048 <__ssvfscanf_r+0xde4>
    99a0:	ab13      	add	r3, sp, #76	; 0x4c
    99a2:	9808      	ldr	r0, [sp, #32]
    99a4:	1aed      	subs	r5, r5, r3
    99a6:	182d      	adds	r5, r5, r0
    99a8:	444d      	add	r5, r9
    99aa:	e47e      	b.n	92aa <__ssvfscanf_r+0x46>
    99ac:	f016 0f80 	tst.w	r6, #128	; 0x80
    99b0:	d0da      	beq.n	9968 <__ssvfscanf_r+0x704>
    99b2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    99b6:	e7c8      	b.n	994a <__ssvfscanf_r+0x6e6>
    99b8:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    99bc:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    99c0:	e7c3      	b.n	994a <__ssvfscanf_r+0x6e6>
    99c2:	f416 6f00 	tst.w	r6, #2048	; 0x800
    99c6:	d0c0      	beq.n	994a <__ssvfscanf_r+0x6e6>
    99c8:	b917      	cbnz	r7, 99d0 <__ssvfscanf_r+0x76c>
    99ca:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    99ce:	3708      	adds	r7, #8
    99d0:	f416 6f80 	tst.w	r6, #1024	; 0x400
    99d4:	bf18      	it	ne
    99d6:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    99da:	d1b6      	bne.n	994a <__ssvfscanf_r+0x6e6>
    99dc:	f1bb 0f00 	cmp.w	fp, #0
    99e0:	d003      	beq.n	99ea <__ssvfscanf_r+0x786>
    99e2:	f10b 3bff 	add.w	fp, fp, #4294967295
    99e6:	f10a 0a01 	add.w	sl, sl, #1
    99ea:	9808      	ldr	r0, [sp, #32]
    99ec:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    99f0:	3001      	adds	r0, #1
    99f2:	9008      	str	r0, [sp, #32]
    99f4:	e7ab      	b.n	994e <__ssvfscanf_r+0x6ea>
    99f6:	2f0a      	cmp	r7, #10
    99f8:	ddb6      	ble.n	9968 <__ssvfscanf_r+0x704>
    99fa:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    99fe:	e7a4      	b.n	994a <__ssvfscanf_r+0x6e6>
    9a00:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    9a04:	2f08      	cmp	r7, #8
    9a06:	ddaf      	ble.n	9968 <__ssvfscanf_r+0x704>
    9a08:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    9a0c:	e79d      	b.n	994a <__ssvfscanf_r+0x6e6>
    9a0e:	4640      	mov	r0, r8
    9a10:	4621      	mov	r1, r4
    9a12:	f7ff fbc1 	bl	9198 <__ssrefill_r>
    9a16:	2800      	cmp	r0, #0
    9a18:	f43f adaf 	beq.w	957a <__ssvfscanf_r+0x316>
    9a1c:	e58f      	b.n	953e <__ssvfscanf_r+0x2da>
    9a1e:	4640      	mov	r0, r8
    9a20:	4621      	mov	r1, r4
    9a22:	9207      	str	r2, [sp, #28]
    9a24:	f7ff fbb8 	bl	9198 <__ssrefill_r>
    9a28:	9a07      	ldr	r2, [sp, #28]
    9a2a:	2800      	cmp	r0, #0
    9a2c:	d098      	beq.n	9960 <__ssvfscanf_r+0x6fc>
    9a2e:	e79b      	b.n	9968 <__ssvfscanf_r+0x704>
    9a30:	f049 0904 	orr.w	r9, r9, #4
    9a34:	783a      	ldrb	r2, [r7, #0]
    9a36:	e481      	b.n	933c <__ssvfscanf_r+0xd8>
    9a38:	f240 3091 	movw	r0, #913	; 0x391
    9a3c:	2100      	movs	r1, #0
    9a3e:	f2c0 0001 	movt	r0, #1
    9a42:	2203      	movs	r2, #3
    9a44:	46da      	mov	sl, fp
    9a46:	900b      	str	r0, [sp, #44]	; 0x2c
    9a48:	910a      	str	r1, [sp, #40]	; 0x28
    9a4a:	9208      	str	r2, [sp, #32]
    9a4c:	e591      	b.n	9572 <__ssvfscanf_r+0x30e>
    9a4e:	783a      	ldrb	r2, [r7, #0]
    9a50:	2a6c      	cmp	r2, #108	; 0x6c
    9a52:	bf0a      	itet	eq
    9a54:	f049 0902 	orreq.w	r9, r9, #2
    9a58:	f049 0901 	orrne.w	r9, r9, #1
    9a5c:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    9a60:	e46c      	b.n	933c <__ssvfscanf_r+0xd8>
    9a62:	f019 0f10 	tst.w	r9, #16
    9a66:	f47f ac20 	bne.w	92aa <__ssvfscanf_r+0x46>
    9a6a:	f019 0f04 	tst.w	r9, #4
    9a6e:	f000 8377 	beq.w	a160 <__ssvfscanf_r+0xefc>
    9a72:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9a74:	6833      	ldr	r3, [r6, #0]
    9a76:	3604      	adds	r6, #4
    9a78:	9609      	str	r6, [sp, #36]	; 0x24
    9a7a:	801d      	strh	r5, [r3, #0]
    9a7c:	e415      	b.n	92aa <__ssvfscanf_r+0x46>
    9a7e:	f240 63d9 	movw	r3, #1753	; 0x6d9
    9a82:	2008      	movs	r0, #8
    9a84:	f2c0 0301 	movt	r3, #1
    9a88:	2103      	movs	r1, #3
    9a8a:	46da      	mov	sl, fp
    9a8c:	930b      	str	r3, [sp, #44]	; 0x2c
    9a8e:	900a      	str	r0, [sp, #40]	; 0x28
    9a90:	9108      	str	r1, [sp, #32]
    9a92:	e56e      	b.n	9572 <__ssvfscanf_r+0x30e>
    9a94:	f240 60d9 	movw	r0, #1753	; 0x6d9
    9a98:	2110      	movs	r1, #16
    9a9a:	f2c0 0001 	movt	r0, #1
    9a9e:	2203      	movs	r2, #3
    9aa0:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    9aa4:	900b      	str	r0, [sp, #44]	; 0x2c
    9aa6:	46da      	mov	sl, fp
    9aa8:	910a      	str	r1, [sp, #40]	; 0x28
    9aaa:	9208      	str	r2, [sp, #32]
    9aac:	e561      	b.n	9572 <__ssvfscanf_r+0x30e>
    9aae:	2102      	movs	r1, #2
    9ab0:	46da      	mov	sl, fp
    9ab2:	9108      	str	r1, [sp, #32]
    9ab4:	e55d      	b.n	9572 <__ssvfscanf_r+0x30e>
    9ab6:	f240 60d9 	movw	r0, #1753	; 0x6d9
    9aba:	210a      	movs	r1, #10
    9abc:	f2c0 0001 	movt	r0, #1
    9ac0:	2203      	movs	r2, #3
    9ac2:	46da      	mov	sl, fp
    9ac4:	900b      	str	r0, [sp, #44]	; 0x2c
    9ac6:	910a      	str	r1, [sp, #40]	; 0x28
    9ac8:	9208      	str	r2, [sp, #32]
    9aca:	e552      	b.n	9572 <__ssvfscanf_r+0x30e>
    9acc:	18d3      	adds	r3, r2, r3
    9ace:	46da      	mov	sl, fp
    9ad0:	785b      	ldrb	r3, [r3, #1]
    9ad2:	f013 0f01 	tst.w	r3, #1
    9ad6:	f240 3391 	movw	r3, #913	; 0x391
    9ada:	bf18      	it	ne
    9adc:	f049 0901 	orrne.w	r9, r9, #1
    9ae0:	f2c0 0301 	movt	r3, #1
    9ae4:	200a      	movs	r0, #10
    9ae6:	2103      	movs	r1, #3
    9ae8:	930b      	str	r3, [sp, #44]	; 0x2c
    9aea:	900a      	str	r0, [sp, #40]	; 0x28
    9aec:	9108      	str	r1, [sp, #32]
    9aee:	e540      	b.n	9572 <__ssvfscanf_r+0x30e>
    9af0:	f003 fa68 	bl	cfc4 <__sfp_lock_release>
    9af4:	f04f 35ff 	mov.w	r5, #4294967295
    9af8:	e405      	b.n	9306 <__ssvfscanf_r+0xa2>
    9afa:	f049 0910 	orr.w	r9, r9, #16
    9afe:	783a      	ldrb	r2, [r7, #0]
    9b00:	e41c      	b.n	933c <__ssvfscanf_r+0xd8>
    9b02:	fb01 fb0b 	mul.w	fp, r1, fp
    9b06:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    9b0a:	4493      	add	fp, r2
    9b0c:	783a      	ldrb	r2, [r7, #0]
    9b0e:	e415      	b.n	933c <__ssvfscanf_r+0xd8>
    9b10:	2004      	movs	r0, #4
    9b12:	46da      	mov	sl, fp
    9b14:	9008      	str	r0, [sp, #32]
    9b16:	e52c      	b.n	9572 <__ssvfscanf_r+0x30e>
    9b18:	f049 0902 	orr.w	r9, r9, #2
    9b1c:	783a      	ldrb	r2, [r7, #0]
    9b1e:	e40d      	b.n	933c <__ssvfscanf_r+0xd8>
    9b20:	f240 63d9 	movw	r3, #1753	; 0x6d9
    9b24:	2008      	movs	r0, #8
    9b26:	f2c0 0301 	movt	r3, #1
    9b2a:	2103      	movs	r1, #3
    9b2c:	f049 0901 	orr.w	r9, r9, #1
    9b30:	930b      	str	r3, [sp, #44]	; 0x2c
    9b32:	46da      	mov	sl, fp
    9b34:	900a      	str	r0, [sp, #40]	; 0x28
    9b36:	9108      	str	r1, [sp, #32]
    9b38:	e51b      	b.n	9572 <__ssvfscanf_r+0x30e>
    9b3a:	f240 62d9 	movw	r2, #1753	; 0x6d9
    9b3e:	2310      	movs	r3, #16
    9b40:	f2c0 0201 	movt	r2, #1
    9b44:	f04f 0c03 	mov.w	ip, #3
    9b48:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    9b4c:	920b      	str	r2, [sp, #44]	; 0x2c
    9b4e:	46da      	mov	sl, fp
    9b50:	930a      	str	r3, [sp, #40]	; 0x28
    9b52:	f8cd c020 	str.w	ip, [sp, #32]
    9b56:	e50c      	b.n	9572 <__ssvfscanf_r+0x30e>
    9b58:	4639      	mov	r1, r7
    9b5a:	a86b      	add	r0, sp, #428	; 0x1ac
    9b5c:	f005 fa9a 	bl	f094 <__sccl>
    9b60:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9b64:	2201      	movs	r2, #1
    9b66:	46da      	mov	sl, fp
    9b68:	9208      	str	r2, [sp, #32]
    9b6a:	4607      	mov	r7, r0
    9b6c:	e501      	b.n	9572 <__ssvfscanf_r+0x30e>
    9b6e:	2300      	movs	r3, #0
    9b70:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9b74:	46da      	mov	sl, fp
    9b76:	9308      	str	r3, [sp, #32]
    9b78:	e4fb      	b.n	9572 <__ssvfscanf_r+0x30e>
    9b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
    9b7c:	6822      	ldr	r2, [r4, #0]
    9b7e:	6806      	ldr	r6, [r0, #0]
    9b80:	4633      	mov	r3, r6
    9b82:	7812      	ldrb	r2, [r2, #0]
    9b84:	a96b      	add	r1, sp, #428	; 0x1ac
    9b86:	5c8a      	ldrb	r2, [r1, r2]
    9b88:	2a00      	cmp	r2, #0
    9b8a:	f000 81f6 	beq.w	9f7a <__ssvfscanf_r+0xd16>
    9b8e:	6822      	ldr	r2, [r4, #0]
    9b90:	6861      	ldr	r1, [r4, #4]
    9b92:	3901      	subs	r1, #1
    9b94:	6061      	str	r1, [r4, #4]
    9b96:	f812 1b01 	ldrb.w	r1, [r2], #1
    9b9a:	f1ba 0a01 	subs.w	sl, sl, #1
    9b9e:	f803 1b01 	strb.w	r1, [r3], #1
    9ba2:	6022      	str	r2, [r4, #0]
    9ba4:	f000 81e9 	beq.w	9f7a <__ssvfscanf_r+0xd16>
    9ba8:	6861      	ldr	r1, [r4, #4]
    9baa:	2900      	cmp	r1, #0
    9bac:	dce9      	bgt.n	9b82 <__ssvfscanf_r+0x91e>
    9bae:	4640      	mov	r0, r8
    9bb0:	4621      	mov	r1, r4
    9bb2:	9306      	str	r3, [sp, #24]
    9bb4:	f7ff faf0 	bl	9198 <__ssrefill_r>
    9bb8:	9b06      	ldr	r3, [sp, #24]
    9bba:	2800      	cmp	r0, #0
    9bbc:	f040 81da 	bne.w	9f74 <__ssvfscanf_r+0xd10>
    9bc0:	6822      	ldr	r2, [r4, #0]
    9bc2:	e7de      	b.n	9b82 <__ssvfscanf_r+0x91e>
    9bc4:	eb0b 0107 	add.w	r1, fp, r7
    9bc8:	b991      	cbnz	r1, 9bf0 <__ssvfscanf_r+0x98c>
    9bca:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    9bce:	f806 0b01 	strb.w	r0, [r6], #1
    9bd2:	6861      	ldr	r1, [r4, #4]
    9bd4:	3501      	adds	r5, #1
    9bd6:	3901      	subs	r1, #1
    9bd8:	6061      	str	r1, [r4, #4]
    9bda:	2900      	cmp	r1, #0
    9bdc:	bfc4      	itt	gt
    9bde:	f10e 0101 	addgt.w	r1, lr, #1
    9be2:	6021      	strgt	r1, [r4, #0]
    9be4:	f340 81ba 	ble.w	9f5c <__ssvfscanf_r+0xcf8>
    9be8:	f1ba 0a01 	subs.w	sl, sl, #1
    9bec:	f47f ae21 	bne.w	9832 <__ssvfscanf_r+0x5ce>
    9bf0:	930e      	str	r3, [sp, #56]	; 0x38
    9bf2:	4690      	mov	r8, r2
    9bf4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9bf6:	463b      	mov	r3, r7
    9bf8:	9f11      	ldr	r7, [sp, #68]	; 0x44
    9bfa:	b10a      	cbz	r2, 9c00 <__ssvfscanf_r+0x99c>
    9bfc:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    9c00:	3b01      	subs	r3, #1
    9c02:	2b01      	cmp	r3, #1
    9c04:	f240 8323 	bls.w	a24e <__ssvfscanf_r+0xfea>
    9c08:	f10b 33ff 	add.w	r3, fp, #4294967295
    9c0c:	2b06      	cmp	r3, #6
    9c0e:	d821      	bhi.n	9c54 <__ssvfscanf_r+0x9f0>
    9c10:	f1bb 0f02 	cmp.w	fp, #2
    9c14:	f240 830f 	bls.w	a236 <__ssvfscanf_r+0xfd2>
    9c18:	f1bb 0f03 	cmp.w	fp, #3
    9c1c:	d01a      	beq.n	9c54 <__ssvfscanf_r+0x9f0>
    9c1e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    9c22:	46da      	mov	sl, fp
    9c24:	46b1      	mov	r9, r6
    9c26:	f10a 3aff 	add.w	sl, sl, #4294967295
    9c2a:	4640      	mov	r0, r8
    9c2c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9c30:	4622      	mov	r2, r4
    9c32:	fa5f fa8a 	uxtb.w	sl, sl
    9c36:	f7ff facd 	bl	91d4 <_sungetc_r>
    9c3a:	f1ba 0f03 	cmp.w	sl, #3
    9c3e:	d8f2      	bhi.n	9c26 <__ssvfscanf_r+0x9c2>
    9c40:	f1ab 0304 	sub.w	r3, fp, #4
    9c44:	3d01      	subs	r5, #1
    9c46:	464e      	mov	r6, r9
    9c48:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    9c4c:	b2db      	uxtb	r3, r3
    9c4e:	1aed      	subs	r5, r5, r3
    9c50:	43db      	mvns	r3, r3
    9c52:	18f6      	adds	r6, r6, r3
    9c54:	f419 7f80 	tst.w	r9, #256	; 0x100
    9c58:	d016      	beq.n	9c88 <__ssvfscanf_r+0xa24>
    9c5a:	f419 6f80 	tst.w	r9, #1024	; 0x400
    9c5e:	f040 830b 	bne.w	a278 <__ssvfscanf_r+0x1014>
    9c62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9c66:	3d01      	subs	r5, #1
    9c68:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    9c6c:	bf18      	it	ne
    9c6e:	2301      	movne	r3, #1
    9c70:	2945      	cmp	r1, #69	; 0x45
    9c72:	bf0c      	ite	eq
    9c74:	2300      	moveq	r3, #0
    9c76:	f003 0301 	andne.w	r3, r3, #1
    9c7a:	2b00      	cmp	r3, #0
    9c7c:	f040 8259 	bne.w	a132 <__ssvfscanf_r+0xece>
    9c80:	4640      	mov	r0, r8
    9c82:	4622      	mov	r2, r4
    9c84:	f7ff faa6 	bl	91d4 <_sungetc_r>
    9c88:	f019 0210 	ands.w	r2, r9, #16
    9c8c:	f47f ab0d 	bne.w	92aa <__ssvfscanf_r+0x46>
    9c90:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    9c94:	7032      	strb	r2, [r6, #0]
    9c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    9c9a:	f000 8240 	beq.w	a11e <__ssvfscanf_r+0xeba>
    9c9e:	9810      	ldr	r0, [sp, #64]	; 0x40
    9ca0:	2800      	cmp	r0, #0
    9ca2:	f040 8224 	bne.w	a0ee <__ssvfscanf_r+0xe8a>
    9ca6:	2200      	movs	r2, #0
    9ca8:	4640      	mov	r0, r8
    9caa:	a913      	add	r1, sp, #76	; 0x4c
    9cac:	f005 fb68 	bl	f380 <_strtod_r>
    9cb0:	f019 0f01 	tst.w	r9, #1
    9cb4:	4682      	mov	sl, r0
    9cb6:	468b      	mov	fp, r1
    9cb8:	f000 81e8 	beq.w	a08c <__ssvfscanf_r+0xe28>
    9cbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9cbe:	1d16      	adds	r6, r2, #4
    9cc0:	6813      	ldr	r3, [r2, #0]
    9cc2:	e9c3 ab00 	strd	sl, fp, [r3]
    9cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9cc8:	9609      	str	r6, [sp, #36]	; 0x24
    9cca:	3301      	adds	r3, #1
    9ccc:	930c      	str	r3, [sp, #48]	; 0x30
    9cce:	f7ff baec 	b.w	92aa <__ssvfscanf_r+0x46>
    9cd2:	f419 7f80 	tst.w	r9, #256	; 0x100
    9cd6:	f43f af75 	beq.w	9bc4 <__ssvfscanf_r+0x960>
    9cda:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    9cde:	3301      	adds	r3, #1
    9ce0:	f1b8 0f00 	cmp.w	r8, #0
    9ce4:	f43f af75 	beq.w	9bd2 <__ssvfscanf_r+0x96e>
    9ce8:	f108 38ff 	add.w	r8, r8, #4294967295
    9cec:	f10a 0a01 	add.w	sl, sl, #1
    9cf0:	e76f      	b.n	9bd2 <__ssvfscanf_r+0x96e>
    9cf2:	f419 7f00 	tst.w	r9, #512	; 0x200
    9cf6:	f43f af7b 	beq.w	9bf0 <__ssvfscanf_r+0x98c>
    9cfa:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    9cfe:	930f      	str	r3, [sp, #60]	; 0x3c
    9d00:	e765      	b.n	9bce <__ssvfscanf_r+0x96a>
    9d02:	f019 0f80 	tst.w	r9, #128	; 0x80
    9d06:	f43f af73 	beq.w	9bf0 <__ssvfscanf_r+0x98c>
    9d0a:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    9d0e:	e75e      	b.n	9bce <__ssvfscanf_r+0x96a>
    9d10:	f1bb 0f06 	cmp.w	fp, #6
    9d14:	f47f af6c 	bne.w	9bf0 <__ssvfscanf_r+0x98c>
    9d18:	f04f 0b07 	mov.w	fp, #7
    9d1c:	e757      	b.n	9bce <__ssvfscanf_r+0x96a>
    9d1e:	f1d7 0101 	rsbs	r1, r7, #1
    9d22:	bf38      	it	cc
    9d24:	2100      	movcc	r1, #0
    9d26:	2b00      	cmp	r3, #0
    9d28:	bf14      	ite	ne
    9d2a:	2100      	movne	r1, #0
    9d2c:	f001 0101 	andeq.w	r1, r1, #1
    9d30:	2900      	cmp	r1, #0
    9d32:	f000 8133 	beq.w	9f9c <__ssvfscanf_r+0xd38>
    9d36:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    9d3a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    9d3e:	f000 81d1 	beq.w	a0e4 <__ssvfscanf_r+0xe80>
    9d42:	f1bb 0f01 	cmp.w	fp, #1
    9d46:	bf14      	ite	ne
    9d48:	2100      	movne	r1, #0
    9d4a:	2101      	moveq	r1, #1
    9d4c:	f1bb 0f04 	cmp.w	fp, #4
    9d50:	bf08      	it	eq
    9d52:	f041 0101 	orreq.w	r1, r1, #1
    9d56:	2900      	cmp	r1, #0
    9d58:	f43f af4a 	beq.w	9bf0 <__ssvfscanf_r+0x98c>
    9d5c:	f10b 0b01 	add.w	fp, fp, #1
    9d60:	fa5f fb8b 	uxtb.w	fp, fp
    9d64:	e733      	b.n	9bce <__ssvfscanf_r+0x96a>
    9d66:	f1bb 0f07 	cmp.w	fp, #7
    9d6a:	f47f af41 	bne.w	9bf0 <__ssvfscanf_r+0x98c>
    9d6e:	f04f 0b08 	mov.w	fp, #8
    9d72:	e72c      	b.n	9bce <__ssvfscanf_r+0x96a>
    9d74:	f1db 0101 	rsbs	r1, fp, #1
    9d78:	bf38      	it	cc
    9d7a:	2100      	movcc	r1, #0
    9d7c:	2b00      	cmp	r3, #0
    9d7e:	bf14      	ite	ne
    9d80:	2100      	movne	r1, #0
    9d82:	f001 0101 	andeq.w	r1, r1, #1
    9d86:	b129      	cbz	r1, 9d94 <__ssvfscanf_r+0xb30>
    9d88:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    9d8c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    9d90:	f000 81e0 	beq.w	a154 <__ssvfscanf_r+0xef0>
    9d94:	f1bb 0f03 	cmp.w	fp, #3
    9d98:	bf14      	ite	ne
    9d9a:	2100      	movne	r1, #0
    9d9c:	2101      	moveq	r1, #1
    9d9e:	f1bb 0f05 	cmp.w	fp, #5
    9da2:	bf08      	it	eq
    9da4:	f041 0101 	orreq.w	r1, r1, #1
    9da8:	2900      	cmp	r1, #0
    9daa:	d1d7      	bne.n	9d5c <__ssvfscanf_r+0xaf8>
    9dac:	e720      	b.n	9bf0 <__ssvfscanf_r+0x98c>
    9dae:	f1bb 0f02 	cmp.w	fp, #2
    9db2:	f47f af1d 	bne.w	9bf0 <__ssvfscanf_r+0x98c>
    9db6:	f04f 0b03 	mov.w	fp, #3
    9dba:	e708      	b.n	9bce <__ssvfscanf_r+0x96a>
    9dbc:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    9dc0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    9dc4:	d006      	beq.n	9dd4 <__ssvfscanf_r+0xb70>
    9dc6:	1e19      	subs	r1, r3, #0
    9dc8:	bf18      	it	ne
    9dca:	2101      	movne	r1, #1
    9dcc:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    9dd0:	f43f af0e 	beq.w	9bf0 <__ssvfscanf_r+0x98c>
    9dd4:	f419 7f00 	tst.w	r9, #512	; 0x200
    9dd8:	d103      	bne.n	9de2 <__ssvfscanf_r+0xb7e>
    9dda:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9ddc:	9608      	str	r6, [sp, #32]
    9dde:	1a5b      	subs	r3, r3, r1
    9de0:	9310      	str	r3, [sp, #64]	; 0x40
    9de2:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    9de6:	2300      	movs	r3, #0
    9de8:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    9dec:	e6ef      	b.n	9bce <__ssvfscanf_r+0x96a>
    9dee:	2f01      	cmp	r7, #1
    9df0:	f47f aefe 	bne.w	9bf0 <__ssvfscanf_r+0x98c>
    9df4:	2702      	movs	r7, #2
    9df6:	e6ea      	b.n	9bce <__ssvfscanf_r+0x96a>
    9df8:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    9dfc:	f240 1a5d 	movw	sl, #349	; 0x15d
    9e00:	3a01      	subs	r2, #1
    9e02:	e503      	b.n	980c <__ssvfscanf_r+0x5a8>
    9e04:	f019 0910 	ands.w	r9, r9, #16
    9e08:	d129      	bne.n	9e5e <__ssvfscanf_r+0xbfa>
    9e0a:	9809      	ldr	r0, [sp, #36]	; 0x24
    9e0c:	4656      	mov	r6, sl
    9e0e:	46d1      	mov	r9, sl
    9e10:	46aa      	mov	sl, r5
    9e12:	f8d0 b000 	ldr.w	fp, [r0]
    9e16:	6865      	ldr	r5, [r4, #4]
    9e18:	4658      	mov	r0, fp
    9e1a:	42ae      	cmp	r6, r5
    9e1c:	462a      	mov	r2, r5
    9e1e:	f240 81f7 	bls.w	a210 <__ssvfscanf_r+0xfac>
    9e22:	6821      	ldr	r1, [r4, #0]
    9e24:	1b76      	subs	r6, r6, r5
    9e26:	f004 f8e9 	bl	dffc <memcpy>
    9e2a:	6823      	ldr	r3, [r4, #0]
    9e2c:	2100      	movs	r1, #0
    9e2e:	4640      	mov	r0, r8
    9e30:	6061      	str	r1, [r4, #4]
    9e32:	195b      	adds	r3, r3, r5
    9e34:	4621      	mov	r1, r4
    9e36:	6023      	str	r3, [r4, #0]
    9e38:	44ab      	add	fp, r5
    9e3a:	f7ff f9ad 	bl	9198 <__ssrefill_r>
    9e3e:	2800      	cmp	r0, #0
    9e40:	d0e9      	beq.n	9e16 <__ssvfscanf_r+0xbb2>
    9e42:	4655      	mov	r5, sl
    9e44:	ebb9 0a06 	subs.w	sl, r9, r6
    9e48:	f43f ab79 	beq.w	953e <__ssvfscanf_r+0x2da>
    9e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9e4e:	4455      	add	r5, sl
    9e50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9e52:	3204      	adds	r2, #4
    9e54:	9209      	str	r2, [sp, #36]	; 0x24
    9e56:	3301      	adds	r3, #1
    9e58:	930c      	str	r3, [sp, #48]	; 0x30
    9e5a:	f7ff ba26 	b.w	92aa <__ssvfscanf_r+0x46>
    9e5e:	6863      	ldr	r3, [r4, #4]
    9e60:	4640      	mov	r0, r8
    9e62:	4621      	mov	r1, r4
    9e64:	4553      	cmp	r3, sl
    9e66:	f280 81af 	bge.w	a1c8 <__ssvfscanf_r+0xf64>
    9e6a:	6822      	ldr	r2, [r4, #0]
    9e6c:	18f6      	adds	r6, r6, r3
    9e6e:	ebc3 0a0a 	rsb	sl, r3, sl
    9e72:	18d3      	adds	r3, r2, r3
    9e74:	6023      	str	r3, [r4, #0]
    9e76:	f7ff f98f 	bl	9198 <__ssrefill_r>
    9e7a:	2800      	cmp	r0, #0
    9e7c:	d0ef      	beq.n	9e5e <__ssvfscanf_r+0xbfa>
    9e7e:	2e00      	cmp	r6, #0
    9e80:	f43f ab5d 	beq.w	953e <__ssvfscanf_r+0x2da>
    9e84:	19ad      	adds	r5, r5, r6
    9e86:	f7ff ba10 	b.w	92aa <__ssvfscanf_r+0x46>
    9e8a:	4648      	mov	r0, r9
    9e8c:	4621      	mov	r1, r4
    9e8e:	f7ff f983 	bl	9198 <__ssrefill_r>
    9e92:	2800      	cmp	r0, #0
    9e94:	f43f aca9 	beq.w	97ea <__ssvfscanf_r+0x586>
    9e98:	4655      	mov	r5, sl
    9e9a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9e9c:	46c8      	mov	r8, r9
    9e9e:	2e00      	cmp	r6, #0
    9ea0:	f43f aca8 	beq.w	97f4 <__ssvfscanf_r+0x590>
    9ea4:	f7ff bb4b 	b.w	953e <__ssvfscanf_r+0x2da>
    9ea8:	f019 0f10 	tst.w	r9, #16
    9eac:	bf1c      	itt	ne
    9eae:	4699      	movne	r9, r3
    9eb0:	6823      	ldrne	r3, [r4, #0]
    9eb2:	d12f      	bne.n	9f14 <__ssvfscanf_r+0xcb0>
    9eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
    9eb6:	6822      	ldr	r2, [r4, #0]
    9eb8:	f8d0 9000 	ldr.w	r9, [r0]
    9ebc:	464b      	mov	r3, r9
    9ebe:	7811      	ldrb	r1, [r2, #0]
    9ec0:	6832      	ldr	r2, [r6, #0]
    9ec2:	188a      	adds	r2, r1, r2
    9ec4:	7852      	ldrb	r2, [r2, #1]
    9ec6:	f012 0f08 	tst.w	r2, #8
    9eca:	f040 80b0 	bne.w	a02e <__ssvfscanf_r+0xdca>
    9ece:	6822      	ldr	r2, [r4, #0]
    9ed0:	6861      	ldr	r1, [r4, #4]
    9ed2:	3901      	subs	r1, #1
    9ed4:	6061      	str	r1, [r4, #4]
    9ed6:	f812 1b01 	ldrb.w	r1, [r2], #1
    9eda:	f1ba 0a01 	subs.w	sl, sl, #1
    9ede:	f803 1b01 	strb.w	r1, [r3], #1
    9ee2:	6022      	str	r2, [r4, #0]
    9ee4:	f000 80a3 	beq.w	a02e <__ssvfscanf_r+0xdca>
    9ee8:	6861      	ldr	r1, [r4, #4]
    9eea:	2900      	cmp	r1, #0
    9eec:	dce7      	bgt.n	9ebe <__ssvfscanf_r+0xc5a>
    9eee:	4640      	mov	r0, r8
    9ef0:	4621      	mov	r1, r4
    9ef2:	9306      	str	r3, [sp, #24]
    9ef4:	f7ff f950 	bl	9198 <__ssrefill_r>
    9ef8:	9b06      	ldr	r3, [sp, #24]
    9efa:	2800      	cmp	r0, #0
    9efc:	f040 8097 	bne.w	a02e <__ssvfscanf_r+0xdca>
    9f00:	6822      	ldr	r2, [r4, #0]
    9f02:	e7dc      	b.n	9ebe <__ssvfscanf_r+0xc5a>
    9f04:	4640      	mov	r0, r8
    9f06:	4621      	mov	r1, r4
    9f08:	f7ff f946 	bl	9198 <__ssrefill_r>
    9f0c:	2800      	cmp	r0, #0
    9f0e:	f47f ad4b 	bne.w	99a8 <__ssvfscanf_r+0x744>
    9f12:	6823      	ldr	r3, [r4, #0]
    9f14:	7819      	ldrb	r1, [r3, #0]
    9f16:	3301      	adds	r3, #1
    9f18:	6832      	ldr	r2, [r6, #0]
    9f1a:	188a      	adds	r2, r1, r2
    9f1c:	7852      	ldrb	r2, [r2, #1]
    9f1e:	f012 0f08 	tst.w	r2, #8
    9f22:	f47f ad41 	bne.w	99a8 <__ssvfscanf_r+0x744>
    9f26:	6862      	ldr	r2, [r4, #4]
    9f28:	f109 0901 	add.w	r9, r9, #1
    9f2c:	6023      	str	r3, [r4, #0]
    9f2e:	3a01      	subs	r2, #1
    9f30:	45d1      	cmp	r9, sl
    9f32:	6062      	str	r2, [r4, #4]
    9f34:	f43f ad38 	beq.w	99a8 <__ssvfscanf_r+0x744>
    9f38:	2a00      	cmp	r2, #0
    9f3a:	dceb      	bgt.n	9f14 <__ssvfscanf_r+0xcb0>
    9f3c:	e7e2      	b.n	9f04 <__ssvfscanf_r+0xca0>
    9f3e:	f110 0f02 	cmn.w	r0, #2
    9f42:	f43f ac4e 	beq.w	97e2 <__ssvfscanf_r+0x57e>
    9f46:	9a08      	ldr	r2, [sp, #32]
    9f48:	44b2      	add	sl, r6
    9f4a:	3d01      	subs	r5, #1
    9f4c:	2a00      	cmp	r2, #0
    9f4e:	f47f ac47 	bne.w	97e0 <__ssvfscanf_r+0x57c>
    9f52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9f54:	9e08      	ldr	r6, [sp, #32]
    9f56:	3304      	adds	r3, #4
    9f58:	930f      	str	r3, [sp, #60]	; 0x3c
    9f5a:	e442      	b.n	97e2 <__ssvfscanf_r+0x57e>
    9f5c:	4610      	mov	r0, r2
    9f5e:	4621      	mov	r1, r4
    9f60:	9207      	str	r2, [sp, #28]
    9f62:	9306      	str	r3, [sp, #24]
    9f64:	f7ff f918 	bl	9198 <__ssrefill_r>
    9f68:	9a07      	ldr	r2, [sp, #28]
    9f6a:	9b06      	ldr	r3, [sp, #24]
    9f6c:	2800      	cmp	r0, #0
    9f6e:	f43f ae3b 	beq.w	9be8 <__ssvfscanf_r+0x984>
    9f72:	e63d      	b.n	9bf0 <__ssvfscanf_r+0x98c>
    9f74:	429e      	cmp	r6, r3
    9f76:	f43f aae2 	beq.w	953e <__ssvfscanf_r+0x2da>
    9f7a:	1b9e      	subs	r6, r3, r6
    9f7c:	f43f a9c0 	beq.w	9300 <__ssvfscanf_r+0x9c>
    9f80:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9f82:	19ad      	adds	r5, r5, r6
    9f84:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9f88:	3204      	adds	r2, #4
    9f8a:	9209      	str	r2, [sp, #36]	; 0x24
    9f8c:	f10c 0c01 	add.w	ip, ip, #1
    9f90:	2200      	movs	r2, #0
    9f92:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    9f96:	701a      	strb	r2, [r3, #0]
    9f98:	f7ff b987 	b.w	92aa <__ssvfscanf_r+0x46>
    9f9c:	2f02      	cmp	r7, #2
    9f9e:	f47f aed0 	bne.w	9d42 <__ssvfscanf_r+0xade>
    9fa2:	3701      	adds	r7, #1
    9fa4:	e613      	b.n	9bce <__ssvfscanf_r+0x96a>
    9fa6:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    9fa8:	6831      	ldr	r1, [r6, #0]
    9faa:	4589      	cmp	r9, r1
    9fac:	f43f aac7 	beq.w	953e <__ssvfscanf_r+0x2da>
    9fb0:	6861      	ldr	r1, [r4, #4]
    9fb2:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    9fb6:	3201      	adds	r2, #1
    9fb8:	a8ab      	add	r0, sp, #684	; 0x2ac
    9fba:	f80c 3009 	strb.w	r3, [ip, r9]
    9fbe:	3901      	subs	r1, #1
    9fc0:	6022      	str	r2, [r4, #0]
    9fc2:	f109 0901 	add.w	r9, r9, #1
    9fc6:	2208      	movs	r2, #8
    9fc8:	6061      	str	r1, [r4, #4]
    9fca:	2100      	movs	r1, #0
    9fcc:	aeab      	add	r6, sp, #684	; 0x2ac
    9fce:	f004 f939 	bl	e244 <memset>
    9fd2:	4640      	mov	r0, r8
    9fd4:	4629      	mov	r1, r5
    9fd6:	aa13      	add	r2, sp, #76	; 0x4c
    9fd8:	464b      	mov	r3, r9
    9fda:	9600      	str	r6, [sp, #0]
    9fdc:	f003 ff8a 	bl	def4 <_mbrtowc_r>
    9fe0:	f1b0 3fff 	cmp.w	r0, #4294967295
    9fe4:	f43f aaab 	beq.w	953e <__ssvfscanf_r+0x2da>
    9fe8:	2800      	cmp	r0, #0
    9fea:	d159      	bne.n	a0a0 <__ssvfscanf_r+0xe3c>
    9fec:	6028      	str	r0, [r5, #0]
    9fee:	f003 fbe9 	bl	d7c4 <iswspace>
    9ff2:	4603      	mov	r3, r0
    9ff4:	2800      	cmp	r0, #0
    9ff6:	f000 80a4 	beq.w	a142 <__ssvfscanf_r+0xede>
    9ffa:	465b      	mov	r3, fp
    9ffc:	46ab      	mov	fp, r5
    9ffe:	463d      	mov	r5, r7
    a000:	461f      	mov	r7, r3
    a002:	f1b9 0f00 	cmp.w	r9, #0
    a006:	f43f ab8c 	beq.w	9722 <__ssvfscanf_r+0x4be>
    a00a:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a00e:	46a2      	mov	sl, r4
    a010:	eb0c 0609 	add.w	r6, ip, r9
    a014:	464c      	mov	r4, r9
    a016:	3c01      	subs	r4, #1
    a018:	4640      	mov	r0, r8
    a01a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a01e:	4652      	mov	r2, sl
    a020:	f7ff f8d8 	bl	91d4 <_sungetc_r>
    a024:	2c00      	cmp	r4, #0
    a026:	d1f6      	bne.n	a016 <__ssvfscanf_r+0xdb2>
    a028:	4654      	mov	r4, sl
    a02a:	f7ff bb7a 	b.w	9722 <__ssvfscanf_r+0x4be>
    a02e:	9909      	ldr	r1, [sp, #36]	; 0x24
    a030:	ebc9 0505 	rsb	r5, r9, r5
    a034:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a036:	18ed      	adds	r5, r5, r3
    a038:	3104      	adds	r1, #4
    a03a:	9109      	str	r1, [sp, #36]	; 0x24
    a03c:	3201      	adds	r2, #1
    a03e:	920c      	str	r2, [sp, #48]	; 0x30
    a040:	2200      	movs	r2, #0
    a042:	701a      	strb	r2, [r3, #0]
    a044:	f7ff b931 	b.w	92aa <__ssvfscanf_r+0x46>
    a048:	f889 2000 	strb.w	r2, [r9]
    a04c:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a050:	f8cd c01c 	str.w	ip, [sp, #28]
    a054:	4640      	mov	r0, r8
    a056:	4651      	mov	r1, sl
    a058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a05a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a05c:	47b0      	blx	r6
    a05e:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a062:	f01c 0f20 	tst.w	ip, #32
    a066:	d033      	beq.n	a0d0 <__ssvfscanf_r+0xe6c>
    a068:	9909      	ldr	r1, [sp, #36]	; 0x24
    a06a:	680b      	ldr	r3, [r1, #0]
    a06c:	3104      	adds	r1, #4
    a06e:	9109      	str	r1, [sp, #36]	; 0x24
    a070:	6018      	str	r0, [r3, #0]
    a072:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a076:	f10c 0c01 	add.w	ip, ip, #1
    a07a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a07e:	e48f      	b.n	99a0 <__ssvfscanf_r+0x73c>
    a080:	2e00      	cmp	r6, #0
    a082:	f43f a93d 	beq.w	9300 <__ssvfscanf_r+0x9c>
    a086:	19ad      	adds	r5, r5, r6
    a088:	f7ff b90f 	b.w	92aa <__ssvfscanf_r+0x46>
    a08c:	f019 0302 	ands.w	r3, r9, #2
    a090:	f000 8089 	beq.w	a1a6 <__ssvfscanf_r+0xf42>
    a094:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a096:	6833      	ldr	r3, [r6, #0]
    a098:	3604      	adds	r6, #4
    a09a:	e9c3 ab00 	strd	sl, fp, [r3]
    a09e:	e612      	b.n	9cc6 <__ssvfscanf_r+0xa62>
    a0a0:	f110 0f02 	cmn.w	r0, #2
    a0a4:	d17d      	bne.n	a1a2 <__ssvfscanf_r+0xf3e>
    a0a6:	6863      	ldr	r3, [r4, #4]
    a0a8:	2b00      	cmp	r3, #0
    a0aa:	f73f ab23 	bgt.w	96f4 <__ssvfscanf_r+0x490>
    a0ae:	4640      	mov	r0, r8
    a0b0:	4621      	mov	r1, r4
    a0b2:	f7ff f871 	bl	9198 <__ssrefill_r>
    a0b6:	2800      	cmp	r0, #0
    a0b8:	f43f ab1c 	beq.w	96f4 <__ssvfscanf_r+0x490>
    a0bc:	465b      	mov	r3, fp
    a0be:	46ab      	mov	fp, r5
    a0c0:	463d      	mov	r5, r7
    a0c2:	461f      	mov	r7, r3
    a0c4:	f1b9 0f00 	cmp.w	r9, #0
    a0c8:	f47f aa39 	bne.w	953e <__ssvfscanf_r+0x2da>
    a0cc:	f7ff bb29 	b.w	9722 <__ssvfscanf_r+0x4be>
    a0d0:	f01c 0f04 	tst.w	ip, #4
    a0d4:	f000 8083 	beq.w	a1de <__ssvfscanf_r+0xf7a>
    a0d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a0da:	6813      	ldr	r3, [r2, #0]
    a0dc:	3204      	adds	r2, #4
    a0de:	9209      	str	r2, [sp, #36]	; 0x24
    a0e0:	8018      	strh	r0, [r3, #0]
    a0e2:	e7c6      	b.n	a072 <__ssvfscanf_r+0xe0e>
    a0e4:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a0e8:	2701      	movs	r7, #1
    a0ea:	2300      	movs	r3, #0
    a0ec:	e56f      	b.n	9bce <__ssvfscanf_r+0x96a>
    a0ee:	9b08      	ldr	r3, [sp, #32]
    a0f0:	4640      	mov	r0, r8
    a0f2:	1c59      	adds	r1, r3, #1
    a0f4:	230a      	movs	r3, #10
    a0f6:	f006 f94b 	bl	10390 <_strtol_r>
    a0fa:	9e10      	ldr	r6, [sp, #64]	; 0x40
    a0fc:	1b82      	subs	r2, r0, r6
    a0fe:	9808      	ldr	r0, [sp, #32]
    a100:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a104:	4584      	cmp	ip, r0
    a106:	bf9c      	itt	ls
    a108:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    a10c:	9108      	strls	r1, [sp, #32]
    a10e:	f242 51f8 	movw	r1, #9720	; 0x25f8
    a112:	9808      	ldr	r0, [sp, #32]
    a114:	f2c0 0101 	movt	r1, #1
    a118:	f7fd fc40 	bl	799c <sprintf>
    a11c:	e5c3      	b.n	9ca6 <__ssvfscanf_r+0xa42>
    a11e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a120:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    a124:	ebb3 020c 	subs.w	r2, r3, ip
    a128:	f43f adbd 	beq.w	9ca6 <__ssvfscanf_r+0xa42>
    a12c:	4252      	negs	r2, r2
    a12e:	9608      	str	r6, [sp, #32]
    a130:	e7e5      	b.n	a0fe <__ssvfscanf_r+0xe9a>
    a132:	4640      	mov	r0, r8
    a134:	4622      	mov	r2, r4
    a136:	f7ff f84d 	bl	91d4 <_sungetc_r>
    a13a:	3d01      	subs	r5, #1
    a13c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a140:	e59e      	b.n	9c80 <__ssvfscanf_r+0xa1c>
    a142:	9808      	ldr	r0, [sp, #32]
    a144:	444f      	add	r7, r9
    a146:	f10a 3aff 	add.w	sl, sl, #4294967295
    a14a:	bb08      	cbnz	r0, a190 <__ssvfscanf_r+0xf2c>
    a14c:	3504      	adds	r5, #4
    a14e:	f8dd 9020 	ldr.w	r9, [sp, #32]
    a152:	e7a8      	b.n	a0a6 <__ssvfscanf_r+0xe42>
    a154:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a158:	f04f 0b01 	mov.w	fp, #1
    a15c:	2300      	movs	r3, #0
    a15e:	e536      	b.n	9bce <__ssvfscanf_r+0x96a>
    a160:	f019 0f01 	tst.w	r9, #1
    a164:	d10d      	bne.n	a182 <__ssvfscanf_r+0xf1e>
    a166:	f019 0f02 	tst.w	r9, #2
    a16a:	d013      	beq.n	a194 <__ssvfscanf_r+0xf30>
    a16c:	9909      	ldr	r1, [sp, #36]	; 0x24
    a16e:	680b      	ldr	r3, [r1, #0]
    a170:	3104      	adds	r1, #4
    a172:	9109      	str	r1, [sp, #36]	; 0x24
    a174:	4628      	mov	r0, r5
    a176:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a17a:	e9c3 0100 	strd	r0, r1, [r3]
    a17e:	f7ff b894 	b.w	92aa <__ssvfscanf_r+0x46>
    a182:	9809      	ldr	r0, [sp, #36]	; 0x24
    a184:	6803      	ldr	r3, [r0, #0]
    a186:	3004      	adds	r0, #4
    a188:	9009      	str	r0, [sp, #36]	; 0x24
    a18a:	601d      	str	r5, [r3, #0]
    a18c:	f7ff b88d 	b.w	92aa <__ssvfscanf_r+0x46>
    a190:	4699      	mov	r9, r3
    a192:	e788      	b.n	a0a6 <__ssvfscanf_r+0xe42>
    a194:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a196:	6813      	ldr	r3, [r2, #0]
    a198:	3204      	adds	r2, #4
    a19a:	9209      	str	r2, [sp, #36]	; 0x24
    a19c:	601d      	str	r5, [r3, #0]
    a19e:	f7ff b884 	b.w	92aa <__ssvfscanf_r+0x46>
    a1a2:	6828      	ldr	r0, [r5, #0]
    a1a4:	e723      	b.n	9fee <__ssvfscanf_r+0xd8a>
    a1a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a1a8:	9306      	str	r3, [sp, #24]
    a1aa:	1d16      	adds	r6, r2, #4
    a1ac:	f8d2 9000 	ldr.w	r9, [r2]
    a1b0:	f004 ff4e 	bl	f050 <__isnand>
    a1b4:	9b06      	ldr	r3, [sp, #24]
    a1b6:	2800      	cmp	r0, #0
    a1b8:	d155      	bne.n	a266 <__ssvfscanf_r+0x1002>
    a1ba:	4650      	mov	r0, sl
    a1bc:	4659      	mov	r1, fp
    a1be:	f007 fb49 	bl	11854 <__aeabi_d2f>
    a1c2:	f8c9 0000 	str.w	r0, [r9]
    a1c6:	e57e      	b.n	9cc6 <__ssvfscanf_r+0xa62>
    a1c8:	6822      	ldr	r2, [r4, #0]
    a1ca:	4456      	add	r6, sl
    a1cc:	ebca 0303 	rsb	r3, sl, r3
    a1d0:	19ad      	adds	r5, r5, r6
    a1d2:	6063      	str	r3, [r4, #4]
    a1d4:	eb02 030a 	add.w	r3, r2, sl
    a1d8:	6023      	str	r3, [r4, #0]
    a1da:	f7ff b866 	b.w	92aa <__ssvfscanf_r+0x46>
    a1de:	f01c 0201 	ands.w	r2, ip, #1
    a1e2:	d122      	bne.n	a22a <__ssvfscanf_r+0xfc6>
    a1e4:	f01c 0f02 	tst.w	ip, #2
    a1e8:	d01f      	beq.n	a22a <__ssvfscanf_r+0xfc6>
    a1ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a1ec:	f240 63d9 	movw	r3, #1753	; 0x6d9
    a1f0:	f2c0 0301 	movt	r3, #1
    a1f4:	4651      	mov	r1, sl
    a1f6:	4298      	cmp	r0, r3
    a1f8:	4640      	mov	r0, r8
    a1fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a1fc:	d039      	beq.n	a272 <__ssvfscanf_r+0x100e>
    a1fe:	f006 f973 	bl	104e8 <_strtoll_r>
    a202:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a204:	6813      	ldr	r3, [r2, #0]
    a206:	3204      	adds	r2, #4
    a208:	9209      	str	r2, [sp, #36]	; 0x24
    a20a:	6059      	str	r1, [r3, #4]
    a20c:	6018      	str	r0, [r3, #0]
    a20e:	e730      	b.n	a072 <__ssvfscanf_r+0xe0e>
    a210:	4632      	mov	r2, r6
    a212:	6821      	ldr	r1, [r4, #0]
    a214:	f003 fef2 	bl	dffc <memcpy>
    a218:	6862      	ldr	r2, [r4, #4]
    a21a:	6823      	ldr	r3, [r4, #0]
    a21c:	4655      	mov	r5, sl
    a21e:	1b92      	subs	r2, r2, r6
    a220:	46ca      	mov	sl, r9
    a222:	199e      	adds	r6, r3, r6
    a224:	6062      	str	r2, [r4, #4]
    a226:	6026      	str	r6, [r4, #0]
    a228:	e610      	b.n	9e4c <__ssvfscanf_r+0xbe8>
    a22a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a22c:	6833      	ldr	r3, [r6, #0]
    a22e:	3604      	adds	r6, #4
    a230:	9609      	str	r6, [sp, #36]	; 0x24
    a232:	6018      	str	r0, [r3, #0]
    a234:	e71d      	b.n	a072 <__ssvfscanf_r+0xe0e>
    a236:	ad13      	add	r5, sp, #76	; 0x4c
    a238:	e003      	b.n	a242 <__ssvfscanf_r+0xfde>
    a23a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a23e:	f7fe ffc9 	bl	91d4 <_sungetc_r>
    a242:	42b5      	cmp	r5, r6
    a244:	4640      	mov	r0, r8
    a246:	4622      	mov	r2, r4
    a248:	d3f7      	bcc.n	a23a <__ssvfscanf_r+0xfd6>
    a24a:	f7ff b859 	b.w	9300 <__ssvfscanf_r+0x9c>
    a24e:	ad13      	add	r5, sp, #76	; 0x4c
    a250:	e003      	b.n	a25a <__ssvfscanf_r+0xff6>
    a252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a256:	f7fe ffbd 	bl	91d4 <_sungetc_r>
    a25a:	42b5      	cmp	r5, r6
    a25c:	4640      	mov	r0, r8
    a25e:	4622      	mov	r2, r4
    a260:	d3f7      	bcc.n	a252 <__ssvfscanf_r+0xfee>
    a262:	f7ff b84d 	b.w	9300 <__ssvfscanf_r+0x9c>
    a266:	4618      	mov	r0, r3
    a268:	f004 ff4e 	bl	f108 <nanf>
    a26c:	f8c9 0000 	str.w	r0, [r9]
    a270:	e529      	b.n	9cc6 <__ssvfscanf_r+0xa62>
    a272:	f006 fadb 	bl	1082c <_strtoull_r>
    a276:	e7c4      	b.n	a202 <__ssvfscanf_r+0xf9e>
    a278:	ad13      	add	r5, sp, #76	; 0x4c
    a27a:	e003      	b.n	a284 <__ssvfscanf_r+0x1020>
    a27c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a280:	f7fe ffa8 	bl	91d4 <_sungetc_r>
    a284:	42b5      	cmp	r5, r6
    a286:	4640      	mov	r0, r8
    a288:	4622      	mov	r2, r4
    a28a:	d3f7      	bcc.n	a27c <__ssvfscanf_r+0x1018>
    a28c:	f7ff b838 	b.w	9300 <__ssvfscanf_r+0x9c>

0000a290 <__submore>:
    a290:	f101 0344 	add.w	r3, r1, #68	; 0x44
    a294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a298:	460c      	mov	r4, r1
    a29a:	6b49      	ldr	r1, [r1, #52]	; 0x34
    a29c:	4299      	cmp	r1, r3
    a29e:	d018      	beq.n	a2d2 <__submore+0x42>
    a2a0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    a2a2:	006f      	lsls	r7, r5, #1
    a2a4:	463a      	mov	r2, r7
    a2a6:	f004 fce7 	bl	ec78 <_realloc_r>
    a2aa:	4606      	mov	r6, r0
    a2ac:	b168      	cbz	r0, a2ca <__submore+0x3a>
    a2ae:	eb00 0805 	add.w	r8, r0, r5
    a2b2:	462a      	mov	r2, r5
    a2b4:	4640      	mov	r0, r8
    a2b6:	4631      	mov	r1, r6
    a2b8:	f003 fea0 	bl	dffc <memcpy>
    a2bc:	63a7      	str	r7, [r4, #56]	; 0x38
    a2be:	f8c4 8000 	str.w	r8, [r4]
    a2c2:	2000      	movs	r0, #0
    a2c4:	6366      	str	r6, [r4, #52]	; 0x34
    a2c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a2ca:	f04f 30ff 	mov.w	r0, #4294967295
    a2ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a2d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    a2d6:	f003 fb3b 	bl	d950 <_malloc_r>
    a2da:	4603      	mov	r3, r0
    a2dc:	2800      	cmp	r0, #0
    a2de:	d0f4      	beq.n	a2ca <__submore+0x3a>
    a2e0:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    a2e4:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    a2e8:	3205      	adds	r2, #5
    a2ea:	6360      	str	r0, [r4, #52]	; 0x34
    a2ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
    a2f0:	63a0      	str	r0, [r4, #56]	; 0x38
    a2f2:	7091      	strb	r1, [r2, #2]
    a2f4:	2000      	movs	r0, #0
    a2f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    a2fa:	7051      	strb	r1, [r2, #1]
    a2fc:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    a300:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    a304:	6022      	str	r2, [r4, #0]
    a306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a30a:	bf00      	nop

0000a30c <_ungetc_r>:
    a30c:	f1b1 3fff 	cmp.w	r1, #4294967295
    a310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a312:	460c      	mov	r4, r1
    a314:	4615      	mov	r5, r2
    a316:	4606      	mov	r6, r0
    a318:	d03a      	beq.n	a390 <_ungetc_r+0x84>
    a31a:	b110      	cbz	r0, a322 <_ungetc_r+0x16>
    a31c:	6983      	ldr	r3, [r0, #24]
    a31e:	2b00      	cmp	r3, #0
    a320:	d041      	beq.n	a3a6 <_ungetc_r+0x9a>
    a322:	f242 7334 	movw	r3, #10036	; 0x2734
    a326:	f2c0 0301 	movt	r3, #1
    a32a:	429d      	cmp	r5, r3
    a32c:	bf08      	it	eq
    a32e:	6875      	ldreq	r5, [r6, #4]
    a330:	d00e      	beq.n	a350 <_ungetc_r+0x44>
    a332:	f242 7354 	movw	r3, #10068	; 0x2754
    a336:	f2c0 0301 	movt	r3, #1
    a33a:	429d      	cmp	r5, r3
    a33c:	bf08      	it	eq
    a33e:	68b5      	ldreq	r5, [r6, #8]
    a340:	d006      	beq.n	a350 <_ungetc_r+0x44>
    a342:	f242 7374 	movw	r3, #10100	; 0x2774
    a346:	f2c0 0301 	movt	r3, #1
    a34a:	429d      	cmp	r5, r3
    a34c:	bf08      	it	eq
    a34e:	68f5      	ldreq	r5, [r6, #12]
    a350:	89ab      	ldrh	r3, [r5, #12]
    a352:	b299      	uxth	r1, r3
    a354:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    a358:	d01c      	beq.n	a394 <_ungetc_r+0x88>
    a35a:	f64f 72df 	movw	r2, #65503	; 0xffdf
    a35e:	f2c0 0200 	movt	r2, #0
    a362:	ea01 0202 	and.w	r2, r1, r2
    a366:	81aa      	strh	r2, [r5, #12]
    a368:	b293      	uxth	r3, r2
    a36a:	f013 0f04 	tst.w	r3, #4
    a36e:	d03e      	beq.n	a3ee <_ungetc_r+0xe2>
    a370:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    a372:	b2e7      	uxtb	r7, r4
    a374:	b1d3      	cbz	r3, a3ac <_ungetc_r+0xa0>
    a376:	686a      	ldr	r2, [r5, #4]
    a378:	6bab      	ldr	r3, [r5, #56]	; 0x38
    a37a:	429a      	cmp	r2, r3
    a37c:	da41      	bge.n	a402 <_ungetc_r+0xf6>
    a37e:	682b      	ldr	r3, [r5, #0]
    a380:	463c      	mov	r4, r7
    a382:	1e5a      	subs	r2, r3, #1
    a384:	602a      	str	r2, [r5, #0]
    a386:	f803 7c01 	strb.w	r7, [r3, #-1]
    a38a:	686b      	ldr	r3, [r5, #4]
    a38c:	3301      	adds	r3, #1
    a38e:	606b      	str	r3, [r5, #4]
    a390:	4620      	mov	r0, r4
    a392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a394:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    a398:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    a39a:	81ab      	strh	r3, [r5, #12]
    a39c:	b299      	uxth	r1, r3
    a39e:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    a3a2:	666b      	str	r3, [r5, #100]	; 0x64
    a3a4:	e7d9      	b.n	a35a <_ungetc_r+0x4e>
    a3a6:	f002 febf 	bl	d128 <__sinit>
    a3aa:	e7ba      	b.n	a322 <_ungetc_r+0x16>
    a3ac:	692b      	ldr	r3, [r5, #16]
    a3ae:	2b00      	cmp	r3, #0
    a3b0:	d030      	beq.n	a414 <_ungetc_r+0x108>
    a3b2:	682a      	ldr	r2, [r5, #0]
    a3b4:	4293      	cmp	r3, r2
    a3b6:	d204      	bcs.n	a3c2 <_ungetc_r+0xb6>
    a3b8:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    a3bc:	1e53      	subs	r3, r2, #1
    a3be:	42bc      	cmp	r4, r7
    a3c0:	d010      	beq.n	a3e4 <_ungetc_r+0xd8>
    a3c2:	6869      	ldr	r1, [r5, #4]
    a3c4:	462b      	mov	r3, r5
    a3c6:	463c      	mov	r4, r7
    a3c8:	63ea      	str	r2, [r5, #60]	; 0x3c
    a3ca:	f803 7f46 	strb.w	r7, [r3, #70]!
    a3ce:	f105 0244 	add.w	r2, r5, #68	; 0x44
    a3d2:	6429      	str	r1, [r5, #64]	; 0x40
    a3d4:	4620      	mov	r0, r4
    a3d6:	636a      	str	r2, [r5, #52]	; 0x34
    a3d8:	2201      	movs	r2, #1
    a3da:	602b      	str	r3, [r5, #0]
    a3dc:	606a      	str	r2, [r5, #4]
    a3de:	2203      	movs	r2, #3
    a3e0:	63aa      	str	r2, [r5, #56]	; 0x38
    a3e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a3e4:	686a      	ldr	r2, [r5, #4]
    a3e6:	602b      	str	r3, [r5, #0]
    a3e8:	1c53      	adds	r3, r2, #1
    a3ea:	606b      	str	r3, [r5, #4]
    a3ec:	e7d0      	b.n	a390 <_ungetc_r+0x84>
    a3ee:	f013 0f10 	tst.w	r3, #16
    a3f2:	d00c      	beq.n	a40e <_ungetc_r+0x102>
    a3f4:	f013 0f08 	tst.w	r3, #8
    a3f8:	d10e      	bne.n	a418 <_ungetc_r+0x10c>
    a3fa:	f042 0204 	orr.w	r2, r2, #4
    a3fe:	81aa      	strh	r2, [r5, #12]
    a400:	e7b6      	b.n	a370 <_ungetc_r+0x64>
    a402:	4630      	mov	r0, r6
    a404:	4629      	mov	r1, r5
    a406:	f7ff ff43 	bl	a290 <__submore>
    a40a:	2800      	cmp	r0, #0
    a40c:	d0b7      	beq.n	a37e <_ungetc_r+0x72>
    a40e:	f04f 34ff 	mov.w	r4, #4294967295
    a412:	e7bd      	b.n	a390 <_ungetc_r+0x84>
    a414:	682a      	ldr	r2, [r5, #0]
    a416:	e7d4      	b.n	a3c2 <_ungetc_r+0xb6>
    a418:	4630      	mov	r0, r6
    a41a:	4629      	mov	r1, r5
    a41c:	f002 fd14 	bl	ce48 <_fflush_r>
    a420:	2800      	cmp	r0, #0
    a422:	d1f4      	bne.n	a40e <_ungetc_r+0x102>
    a424:	89a9      	ldrh	r1, [r5, #12]
    a426:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    a42a:	f2c0 0200 	movt	r2, #0
    a42e:	61a8      	str	r0, [r5, #24]
    a430:	ea01 0202 	and.w	r2, r1, r2
    a434:	60a8      	str	r0, [r5, #8]
    a436:	81aa      	strh	r2, [r5, #12]
    a438:	e7df      	b.n	a3fa <_ungetc_r+0xee>
    a43a:	bf00      	nop

0000a43c <ungetc>:
    a43c:	f240 036c 	movw	r3, #108	; 0x6c
    a440:	460a      	mov	r2, r1
    a442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a446:	4601      	mov	r1, r0
    a448:	6818      	ldr	r0, [r3, #0]
    a44a:	e75f      	b.n	a30c <_ungetc_r>

0000a44c <__sprint_r>:
    a44c:	6893      	ldr	r3, [r2, #8]
    a44e:	b510      	push	{r4, lr}
    a450:	4614      	mov	r4, r2
    a452:	b913      	cbnz	r3, a45a <__sprint_r+0xe>
    a454:	6053      	str	r3, [r2, #4]
    a456:	4618      	mov	r0, r3
    a458:	bd10      	pop	{r4, pc}
    a45a:	f002 ffc9 	bl	d3f0 <__sfvwrite_r>
    a45e:	2300      	movs	r3, #0
    a460:	6063      	str	r3, [r4, #4]
    a462:	60a3      	str	r3, [r4, #8]
    a464:	bd10      	pop	{r4, pc}
    a466:	bf00      	nop

0000a468 <_vfprintf_r>:
    a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a46c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    a470:	b083      	sub	sp, #12
    a472:	460e      	mov	r6, r1
    a474:	4615      	mov	r5, r2
    a476:	469a      	mov	sl, r3
    a478:	4681      	mov	r9, r0
    a47a:	f003 f9b7 	bl	d7ec <_localeconv_r>
    a47e:	6800      	ldr	r0, [r0, #0]
    a480:	901d      	str	r0, [sp, #116]	; 0x74
    a482:	f1b9 0f00 	cmp.w	r9, #0
    a486:	d004      	beq.n	a492 <_vfprintf_r+0x2a>
    a488:	f8d9 3018 	ldr.w	r3, [r9, #24]
    a48c:	2b00      	cmp	r3, #0
    a48e:	f000 815a 	beq.w	a746 <_vfprintf_r+0x2de>
    a492:	f242 7334 	movw	r3, #10036	; 0x2734
    a496:	f2c0 0301 	movt	r3, #1
    a49a:	429e      	cmp	r6, r3
    a49c:	bf08      	it	eq
    a49e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    a4a2:	d010      	beq.n	a4c6 <_vfprintf_r+0x5e>
    a4a4:	f242 7354 	movw	r3, #10068	; 0x2754
    a4a8:	f2c0 0301 	movt	r3, #1
    a4ac:	429e      	cmp	r6, r3
    a4ae:	bf08      	it	eq
    a4b0:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    a4b4:	d007      	beq.n	a4c6 <_vfprintf_r+0x5e>
    a4b6:	f242 7374 	movw	r3, #10100	; 0x2774
    a4ba:	f2c0 0301 	movt	r3, #1
    a4be:	429e      	cmp	r6, r3
    a4c0:	bf08      	it	eq
    a4c2:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    a4c6:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    a4ca:	fa1f f38c 	uxth.w	r3, ip
    a4ce:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    a4d2:	d109      	bne.n	a4e8 <_vfprintf_r+0x80>
    a4d4:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    a4d8:	6e72      	ldr	r2, [r6, #100]	; 0x64
    a4da:	f8a6 c00c 	strh.w	ip, [r6, #12]
    a4de:	fa1f f38c 	uxth.w	r3, ip
    a4e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    a4e6:	6672      	str	r2, [r6, #100]	; 0x64
    a4e8:	f013 0f08 	tst.w	r3, #8
    a4ec:	f001 8301 	beq.w	baf2 <_vfprintf_r+0x168a>
    a4f0:	6932      	ldr	r2, [r6, #16]
    a4f2:	2a00      	cmp	r2, #0
    a4f4:	f001 82fd 	beq.w	baf2 <_vfprintf_r+0x168a>
    a4f8:	f003 031a 	and.w	r3, r3, #26
    a4fc:	2b0a      	cmp	r3, #10
    a4fe:	f000 80e0 	beq.w	a6c2 <_vfprintf_r+0x25a>
    a502:	2200      	movs	r2, #0
    a504:	9212      	str	r2, [sp, #72]	; 0x48
    a506:	921a      	str	r2, [sp, #104]	; 0x68
    a508:	2300      	movs	r3, #0
    a50a:	921c      	str	r2, [sp, #112]	; 0x70
    a50c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a510:	9211      	str	r2, [sp, #68]	; 0x44
    a512:	3404      	adds	r4, #4
    a514:	9219      	str	r2, [sp, #100]	; 0x64
    a516:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    a51a:	931b      	str	r3, [sp, #108]	; 0x6c
    a51c:	3204      	adds	r2, #4
    a51e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    a522:	3228      	adds	r2, #40	; 0x28
    a524:	3303      	adds	r3, #3
    a526:	9218      	str	r2, [sp, #96]	; 0x60
    a528:	9307      	str	r3, [sp, #28]
    a52a:	2300      	movs	r3, #0
    a52c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    a530:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a534:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a538:	782b      	ldrb	r3, [r5, #0]
    a53a:	1e1a      	subs	r2, r3, #0
    a53c:	bf18      	it	ne
    a53e:	2201      	movne	r2, #1
    a540:	2b25      	cmp	r3, #37	; 0x25
    a542:	bf0c      	ite	eq
    a544:	2200      	moveq	r2, #0
    a546:	f002 0201 	andne.w	r2, r2, #1
    a54a:	b332      	cbz	r2, a59a <_vfprintf_r+0x132>
    a54c:	462f      	mov	r7, r5
    a54e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    a552:	1e1a      	subs	r2, r3, #0
    a554:	bf18      	it	ne
    a556:	2201      	movne	r2, #1
    a558:	2b25      	cmp	r3, #37	; 0x25
    a55a:	bf0c      	ite	eq
    a55c:	2200      	moveq	r2, #0
    a55e:	f002 0201 	andne.w	r2, r2, #1
    a562:	2a00      	cmp	r2, #0
    a564:	d1f3      	bne.n	a54e <_vfprintf_r+0xe6>
    a566:	ebb7 0805 	subs.w	r8, r7, r5
    a56a:	bf08      	it	eq
    a56c:	463d      	moveq	r5, r7
    a56e:	d014      	beq.n	a59a <_vfprintf_r+0x132>
    a570:	f8c4 8004 	str.w	r8, [r4, #4]
    a574:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a578:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a57c:	3301      	adds	r3, #1
    a57e:	6025      	str	r5, [r4, #0]
    a580:	2b07      	cmp	r3, #7
    a582:	4442      	add	r2, r8
    a584:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a588:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a58c:	dc78      	bgt.n	a680 <_vfprintf_r+0x218>
    a58e:	3408      	adds	r4, #8
    a590:	9811      	ldr	r0, [sp, #68]	; 0x44
    a592:	463d      	mov	r5, r7
    a594:	4440      	add	r0, r8
    a596:	9011      	str	r0, [sp, #68]	; 0x44
    a598:	783b      	ldrb	r3, [r7, #0]
    a59a:	2b00      	cmp	r3, #0
    a59c:	d07c      	beq.n	a698 <_vfprintf_r+0x230>
    a59e:	1c6b      	adds	r3, r5, #1
    a5a0:	f04f 37ff 	mov.w	r7, #4294967295
    a5a4:	202b      	movs	r0, #43	; 0x2b
    a5a6:	f04f 0c20 	mov.w	ip, #32
    a5aa:	2100      	movs	r1, #0
    a5ac:	f04f 0200 	mov.w	r2, #0
    a5b0:	910f      	str	r1, [sp, #60]	; 0x3c
    a5b2:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    a5b6:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    a5ba:	786a      	ldrb	r2, [r5, #1]
    a5bc:	910a      	str	r1, [sp, #40]	; 0x28
    a5be:	1c5d      	adds	r5, r3, #1
    a5c0:	f1a2 0320 	sub.w	r3, r2, #32
    a5c4:	2b58      	cmp	r3, #88	; 0x58
    a5c6:	f200 8286 	bhi.w	aad6 <_vfprintf_r+0x66e>
    a5ca:	e8df f013 	tbh	[pc, r3, lsl #1]
    a5ce:	0298      	.short	0x0298
    a5d0:	02840284 	.word	0x02840284
    a5d4:	028402a4 	.word	0x028402a4
    a5d8:	02840284 	.word	0x02840284
    a5dc:	02840284 	.word	0x02840284
    a5e0:	02ad0284 	.word	0x02ad0284
    a5e4:	028402ba 	.word	0x028402ba
    a5e8:	02ca02c1 	.word	0x02ca02c1
    a5ec:	02e70284 	.word	0x02e70284
    a5f0:	02f002f0 	.word	0x02f002f0
    a5f4:	02f002f0 	.word	0x02f002f0
    a5f8:	02f002f0 	.word	0x02f002f0
    a5fc:	02f002f0 	.word	0x02f002f0
    a600:	028402f0 	.word	0x028402f0
    a604:	02840284 	.word	0x02840284
    a608:	02840284 	.word	0x02840284
    a60c:	02840284 	.word	0x02840284
    a610:	02840284 	.word	0x02840284
    a614:	03040284 	.word	0x03040284
    a618:	02840326 	.word	0x02840326
    a61c:	02840326 	.word	0x02840326
    a620:	02840284 	.word	0x02840284
    a624:	036a0284 	.word	0x036a0284
    a628:	02840284 	.word	0x02840284
    a62c:	02840481 	.word	0x02840481
    a630:	02840284 	.word	0x02840284
    a634:	02840284 	.word	0x02840284
    a638:	02840414 	.word	0x02840414
    a63c:	042f0284 	.word	0x042f0284
    a640:	02840284 	.word	0x02840284
    a644:	02840284 	.word	0x02840284
    a648:	02840284 	.word	0x02840284
    a64c:	02840284 	.word	0x02840284
    a650:	02840284 	.word	0x02840284
    a654:	0465044f 	.word	0x0465044f
    a658:	03260326 	.word	0x03260326
    a65c:	03730326 	.word	0x03730326
    a660:	02840465 	.word	0x02840465
    a664:	03790284 	.word	0x03790284
    a668:	03850284 	.word	0x03850284
    a66c:	03ad0396 	.word	0x03ad0396
    a670:	0284040a 	.word	0x0284040a
    a674:	028403cc 	.word	0x028403cc
    a678:	028403f4 	.word	0x028403f4
    a67c:	00c00284 	.word	0x00c00284
    a680:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a684:	4648      	mov	r0, r9
    a686:	4631      	mov	r1, r6
    a688:	320c      	adds	r2, #12
    a68a:	f7ff fedf 	bl	a44c <__sprint_r>
    a68e:	b958      	cbnz	r0, a6a8 <_vfprintf_r+0x240>
    a690:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a694:	3404      	adds	r4, #4
    a696:	e77b      	b.n	a590 <_vfprintf_r+0x128>
    a698:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a69c:	2b00      	cmp	r3, #0
    a69e:	f041 8192 	bne.w	b9c6 <_vfprintf_r+0x155e>
    a6a2:	2300      	movs	r3, #0
    a6a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a6a8:	89b3      	ldrh	r3, [r6, #12]
    a6aa:	f013 0f40 	tst.w	r3, #64	; 0x40
    a6ae:	d002      	beq.n	a6b6 <_vfprintf_r+0x24e>
    a6b0:	f04f 30ff 	mov.w	r0, #4294967295
    a6b4:	9011      	str	r0, [sp, #68]	; 0x44
    a6b6:	9811      	ldr	r0, [sp, #68]	; 0x44
    a6b8:	b05f      	add	sp, #380	; 0x17c
    a6ba:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    a6be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a6c2:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    a6c6:	2b00      	cmp	r3, #0
    a6c8:	f6ff af1b 	blt.w	a502 <_vfprintf_r+0x9a>
    a6cc:	6a37      	ldr	r7, [r6, #32]
    a6ce:	f02c 0c02 	bic.w	ip, ip, #2
    a6d2:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    a6d6:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    a6da:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    a6de:	340c      	adds	r4, #12
    a6e0:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    a6e4:	462a      	mov	r2, r5
    a6e6:	4653      	mov	r3, sl
    a6e8:	4648      	mov	r0, r9
    a6ea:	4621      	mov	r1, r4
    a6ec:	ad1f      	add	r5, sp, #124	; 0x7c
    a6ee:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    a6f2:	2700      	movs	r7, #0
    a6f4:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    a6f8:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    a6fc:	f44f 6580 	mov.w	r5, #1024	; 0x400
    a700:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    a704:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    a708:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    a70c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    a710:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    a714:	f7ff fea8 	bl	a468 <_vfprintf_r>
    a718:	2800      	cmp	r0, #0
    a71a:	9011      	str	r0, [sp, #68]	; 0x44
    a71c:	db09      	blt.n	a732 <_vfprintf_r+0x2ca>
    a71e:	4621      	mov	r1, r4
    a720:	4648      	mov	r0, r9
    a722:	f002 fb91 	bl	ce48 <_fflush_r>
    a726:	9911      	ldr	r1, [sp, #68]	; 0x44
    a728:	42b8      	cmp	r0, r7
    a72a:	bf18      	it	ne
    a72c:	f04f 31ff 	movne.w	r1, #4294967295
    a730:	9111      	str	r1, [sp, #68]	; 0x44
    a732:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    a736:	f013 0f40 	tst.w	r3, #64	; 0x40
    a73a:	d0bc      	beq.n	a6b6 <_vfprintf_r+0x24e>
    a73c:	89b3      	ldrh	r3, [r6, #12]
    a73e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a742:	81b3      	strh	r3, [r6, #12]
    a744:	e7b7      	b.n	a6b6 <_vfprintf_r+0x24e>
    a746:	4648      	mov	r0, r9
    a748:	f002 fcee 	bl	d128 <__sinit>
    a74c:	e6a1      	b.n	a492 <_vfprintf_r+0x2a>
    a74e:	980a      	ldr	r0, [sp, #40]	; 0x28
    a750:	f242 5cb4 	movw	ip, #9652	; 0x25b4
    a754:	f2c0 0c01 	movt	ip, #1
    a758:	9216      	str	r2, [sp, #88]	; 0x58
    a75a:	f010 0f20 	tst.w	r0, #32
    a75e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    a762:	f000 836e 	beq.w	ae42 <_vfprintf_r+0x9da>
    a766:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a768:	1dcb      	adds	r3, r1, #7
    a76a:	f023 0307 	bic.w	r3, r3, #7
    a76e:	f103 0208 	add.w	r2, r3, #8
    a772:	920b      	str	r2, [sp, #44]	; 0x2c
    a774:	e9d3 ab00 	ldrd	sl, fp, [r3]
    a778:	ea5a 020b 	orrs.w	r2, sl, fp
    a77c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a77e:	bf0c      	ite	eq
    a780:	2200      	moveq	r2, #0
    a782:	2201      	movne	r2, #1
    a784:	4213      	tst	r3, r2
    a786:	f040 866b 	bne.w	b460 <_vfprintf_r+0xff8>
    a78a:	2302      	movs	r3, #2
    a78c:	f04f 0100 	mov.w	r1, #0
    a790:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    a794:	2f00      	cmp	r7, #0
    a796:	bfa2      	ittt	ge
    a798:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    a79c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    a7a0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    a7a4:	2f00      	cmp	r7, #0
    a7a6:	bf18      	it	ne
    a7a8:	f042 0201 	orrne.w	r2, r2, #1
    a7ac:	2a00      	cmp	r2, #0
    a7ae:	f000 841e 	beq.w	afee <_vfprintf_r+0xb86>
    a7b2:	2b01      	cmp	r3, #1
    a7b4:	f000 85de 	beq.w	b374 <_vfprintf_r+0xf0c>
    a7b8:	2b02      	cmp	r3, #2
    a7ba:	f000 85c1 	beq.w	b340 <_vfprintf_r+0xed8>
    a7be:	9918      	ldr	r1, [sp, #96]	; 0x60
    a7c0:	9113      	str	r1, [sp, #76]	; 0x4c
    a7c2:	ea4f 08da 	mov.w	r8, sl, lsr #3
    a7c6:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    a7ca:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    a7ce:	f00a 0007 	and.w	r0, sl, #7
    a7d2:	46e3      	mov	fp, ip
    a7d4:	46c2      	mov	sl, r8
    a7d6:	3030      	adds	r0, #48	; 0x30
    a7d8:	ea5a 020b 	orrs.w	r2, sl, fp
    a7dc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    a7e0:	d1ef      	bne.n	a7c2 <_vfprintf_r+0x35a>
    a7e2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a7e6:	9113      	str	r1, [sp, #76]	; 0x4c
    a7e8:	f01c 0f01 	tst.w	ip, #1
    a7ec:	f040 868c 	bne.w	b508 <_vfprintf_r+0x10a0>
    a7f0:	9818      	ldr	r0, [sp, #96]	; 0x60
    a7f2:	1a40      	subs	r0, r0, r1
    a7f4:	9010      	str	r0, [sp, #64]	; 0x40
    a7f6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a7fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    a7fc:	9717      	str	r7, [sp, #92]	; 0x5c
    a7fe:	42ba      	cmp	r2, r7
    a800:	bfb8      	it	lt
    a802:	463a      	movlt	r2, r7
    a804:	920c      	str	r2, [sp, #48]	; 0x30
    a806:	b113      	cbz	r3, a80e <_vfprintf_r+0x3a6>
    a808:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a80a:	3201      	adds	r2, #1
    a80c:	920c      	str	r2, [sp, #48]	; 0x30
    a80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a810:	980a      	ldr	r0, [sp, #40]	; 0x28
    a812:	f013 0302 	ands.w	r3, r3, #2
    a816:	9315      	str	r3, [sp, #84]	; 0x54
    a818:	bf1e      	ittt	ne
    a81a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    a81e:	f10c 0c02 	addne.w	ip, ip, #2
    a822:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    a826:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    a82a:	9014      	str	r0, [sp, #80]	; 0x50
    a82c:	d14d      	bne.n	a8ca <_vfprintf_r+0x462>
    a82e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a830:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a832:	1a8f      	subs	r7, r1, r2
    a834:	2f00      	cmp	r7, #0
    a836:	dd48      	ble.n	a8ca <_vfprintf_r+0x462>
    a838:	2f10      	cmp	r7, #16
    a83a:	f242 6800 	movw	r8, #9728	; 0x2600
    a83e:	bfd8      	it	le
    a840:	f2c0 0801 	movtle	r8, #1
    a844:	dd30      	ble.n	a8a8 <_vfprintf_r+0x440>
    a846:	f2c0 0801 	movt	r8, #1
    a84a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    a84e:	4643      	mov	r3, r8
    a850:	f04f 0a10 	mov.w	sl, #16
    a854:	46a8      	mov	r8, r5
    a856:	f10b 0b0c 	add.w	fp, fp, #12
    a85a:	461d      	mov	r5, r3
    a85c:	e002      	b.n	a864 <_vfprintf_r+0x3fc>
    a85e:	3f10      	subs	r7, #16
    a860:	2f10      	cmp	r7, #16
    a862:	dd1e      	ble.n	a8a2 <_vfprintf_r+0x43a>
    a864:	f8c4 a004 	str.w	sl, [r4, #4]
    a868:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a86c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a870:	3301      	adds	r3, #1
    a872:	6025      	str	r5, [r4, #0]
    a874:	3210      	adds	r2, #16
    a876:	2b07      	cmp	r3, #7
    a878:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a87c:	f104 0408 	add.w	r4, r4, #8
    a880:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a884:	ddeb      	ble.n	a85e <_vfprintf_r+0x3f6>
    a886:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a88a:	4648      	mov	r0, r9
    a88c:	4631      	mov	r1, r6
    a88e:	465a      	mov	r2, fp
    a890:	3404      	adds	r4, #4
    a892:	f7ff fddb 	bl	a44c <__sprint_r>
    a896:	2800      	cmp	r0, #0
    a898:	f47f af06 	bne.w	a6a8 <_vfprintf_r+0x240>
    a89c:	3f10      	subs	r7, #16
    a89e:	2f10      	cmp	r7, #16
    a8a0:	dce0      	bgt.n	a864 <_vfprintf_r+0x3fc>
    a8a2:	462b      	mov	r3, r5
    a8a4:	4645      	mov	r5, r8
    a8a6:	4698      	mov	r8, r3
    a8a8:	6067      	str	r7, [r4, #4]
    a8aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a8ae:	f8c4 8000 	str.w	r8, [r4]
    a8b2:	1c5a      	adds	r2, r3, #1
    a8b4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a8b8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a8bc:	19db      	adds	r3, r3, r7
    a8be:	2a07      	cmp	r2, #7
    a8c0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a8c4:	f300 858a 	bgt.w	b3dc <_vfprintf_r+0xf74>
    a8c8:	3408      	adds	r4, #8
    a8ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a8ce:	b19b      	cbz	r3, a8f8 <_vfprintf_r+0x490>
    a8d0:	2301      	movs	r3, #1
    a8d2:	6063      	str	r3, [r4, #4]
    a8d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a8d8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    a8dc:	3207      	adds	r2, #7
    a8de:	6022      	str	r2, [r4, #0]
    a8e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a8e4:	3301      	adds	r3, #1
    a8e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a8ea:	3201      	adds	r2, #1
    a8ec:	2b07      	cmp	r3, #7
    a8ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a8f2:	f300 84b6 	bgt.w	b262 <_vfprintf_r+0xdfa>
    a8f6:	3408      	adds	r4, #8
    a8f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a8fa:	b19b      	cbz	r3, a924 <_vfprintf_r+0x4bc>
    a8fc:	2302      	movs	r3, #2
    a8fe:	6063      	str	r3, [r4, #4]
    a900:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a904:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    a908:	3204      	adds	r2, #4
    a90a:	6022      	str	r2, [r4, #0]
    a90c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a910:	3301      	adds	r3, #1
    a912:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a916:	3202      	adds	r2, #2
    a918:	2b07      	cmp	r3, #7
    a91a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a91e:	f300 84af 	bgt.w	b280 <_vfprintf_r+0xe18>
    a922:	3408      	adds	r4, #8
    a924:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    a928:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    a92c:	f000 8376 	beq.w	b01c <_vfprintf_r+0xbb4>
    a930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    a932:	9a10      	ldr	r2, [sp, #64]	; 0x40
    a934:	1a9f      	subs	r7, r3, r2
    a936:	2f00      	cmp	r7, #0
    a938:	dd43      	ble.n	a9c2 <_vfprintf_r+0x55a>
    a93a:	2f10      	cmp	r7, #16
    a93c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; b4cc <_vfprintf_r+0x1064>
    a940:	dd2e      	ble.n	a9a0 <_vfprintf_r+0x538>
    a942:	4643      	mov	r3, r8
    a944:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    a948:	46a8      	mov	r8, r5
    a94a:	f04f 0a10 	mov.w	sl, #16
    a94e:	f10b 0b0c 	add.w	fp, fp, #12
    a952:	461d      	mov	r5, r3
    a954:	e002      	b.n	a95c <_vfprintf_r+0x4f4>
    a956:	3f10      	subs	r7, #16
    a958:	2f10      	cmp	r7, #16
    a95a:	dd1e      	ble.n	a99a <_vfprintf_r+0x532>
    a95c:	f8c4 a004 	str.w	sl, [r4, #4]
    a960:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a964:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a968:	3301      	adds	r3, #1
    a96a:	6025      	str	r5, [r4, #0]
    a96c:	3210      	adds	r2, #16
    a96e:	2b07      	cmp	r3, #7
    a970:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a974:	f104 0408 	add.w	r4, r4, #8
    a978:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a97c:	ddeb      	ble.n	a956 <_vfprintf_r+0x4ee>
    a97e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a982:	4648      	mov	r0, r9
    a984:	4631      	mov	r1, r6
    a986:	465a      	mov	r2, fp
    a988:	3404      	adds	r4, #4
    a98a:	f7ff fd5f 	bl	a44c <__sprint_r>
    a98e:	2800      	cmp	r0, #0
    a990:	f47f ae8a 	bne.w	a6a8 <_vfprintf_r+0x240>
    a994:	3f10      	subs	r7, #16
    a996:	2f10      	cmp	r7, #16
    a998:	dce0      	bgt.n	a95c <_vfprintf_r+0x4f4>
    a99a:	462b      	mov	r3, r5
    a99c:	4645      	mov	r5, r8
    a99e:	4698      	mov	r8, r3
    a9a0:	6067      	str	r7, [r4, #4]
    a9a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a9a6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a9aa:	3301      	adds	r3, #1
    a9ac:	f8c4 8000 	str.w	r8, [r4]
    a9b0:	19d2      	adds	r2, r2, r7
    a9b2:	2b07      	cmp	r3, #7
    a9b4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a9b8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a9bc:	f300 8442 	bgt.w	b244 <_vfprintf_r+0xddc>
    a9c0:	3408      	adds	r4, #8
    a9c2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a9c6:	f41c 7f80 	tst.w	ip, #256	; 0x100
    a9ca:	f040 829d 	bne.w	af08 <_vfprintf_r+0xaa0>
    a9ce:	9810      	ldr	r0, [sp, #64]	; 0x40
    a9d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    a9d2:	6060      	str	r0, [r4, #4]
    a9d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a9d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a9dc:	3301      	adds	r3, #1
    a9de:	6021      	str	r1, [r4, #0]
    a9e0:	1812      	adds	r2, r2, r0
    a9e2:	2b07      	cmp	r3, #7
    a9e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a9e8:	bfd8      	it	le
    a9ea:	f104 0308 	addle.w	r3, r4, #8
    a9ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a9f2:	f300 839b 	bgt.w	b12c <_vfprintf_r+0xcc4>
    a9f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    a9f8:	f011 0f04 	tst.w	r1, #4
    a9fc:	d055      	beq.n	aaaa <_vfprintf_r+0x642>
    a9fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    aa00:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    aa04:	ebcc 0702 	rsb	r7, ip, r2
    aa08:	2f00      	cmp	r7, #0
    aa0a:	dd4e      	ble.n	aaaa <_vfprintf_r+0x642>
    aa0c:	2f10      	cmp	r7, #16
    aa0e:	f242 6800 	movw	r8, #9728	; 0x2600
    aa12:	bfd8      	it	le
    aa14:	f2c0 0801 	movtle	r8, #1
    aa18:	dd2e      	ble.n	aa78 <_vfprintf_r+0x610>
    aa1a:	f2c0 0801 	movt	r8, #1
    aa1e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    aa22:	4642      	mov	r2, r8
    aa24:	2410      	movs	r4, #16
    aa26:	46a8      	mov	r8, r5
    aa28:	f10a 0a0c 	add.w	sl, sl, #12
    aa2c:	4615      	mov	r5, r2
    aa2e:	e002      	b.n	aa36 <_vfprintf_r+0x5ce>
    aa30:	3f10      	subs	r7, #16
    aa32:	2f10      	cmp	r7, #16
    aa34:	dd1d      	ble.n	aa72 <_vfprintf_r+0x60a>
    aa36:	605c      	str	r4, [r3, #4]
    aa38:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    aa3c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    aa40:	3201      	adds	r2, #1
    aa42:	601d      	str	r5, [r3, #0]
    aa44:	3110      	adds	r1, #16
    aa46:	2a07      	cmp	r2, #7
    aa48:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    aa4c:	f103 0308 	add.w	r3, r3, #8
    aa50:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    aa54:	ddec      	ble.n	aa30 <_vfprintf_r+0x5c8>
    aa56:	4648      	mov	r0, r9
    aa58:	4631      	mov	r1, r6
    aa5a:	4652      	mov	r2, sl
    aa5c:	f7ff fcf6 	bl	a44c <__sprint_r>
    aa60:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    aa64:	3304      	adds	r3, #4
    aa66:	2800      	cmp	r0, #0
    aa68:	f47f ae1e 	bne.w	a6a8 <_vfprintf_r+0x240>
    aa6c:	3f10      	subs	r7, #16
    aa6e:	2f10      	cmp	r7, #16
    aa70:	dce1      	bgt.n	aa36 <_vfprintf_r+0x5ce>
    aa72:	462a      	mov	r2, r5
    aa74:	4645      	mov	r5, r8
    aa76:	4690      	mov	r8, r2
    aa78:	605f      	str	r7, [r3, #4]
    aa7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    aa7e:	f8c3 8000 	str.w	r8, [r3]
    aa82:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    aa86:	3201      	adds	r2, #1
    aa88:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    aa8c:	18fb      	adds	r3, r7, r3
    aa8e:	2a07      	cmp	r2, #7
    aa90:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    aa94:	dd0b      	ble.n	aaae <_vfprintf_r+0x646>
    aa96:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aa9a:	4648      	mov	r0, r9
    aa9c:	4631      	mov	r1, r6
    aa9e:	320c      	adds	r2, #12
    aaa0:	f7ff fcd4 	bl	a44c <__sprint_r>
    aaa4:	2800      	cmp	r0, #0
    aaa6:	f47f adff 	bne.w	a6a8 <_vfprintf_r+0x240>
    aaaa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    aaae:	9811      	ldr	r0, [sp, #68]	; 0x44
    aab0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    aab2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    aab4:	428a      	cmp	r2, r1
    aab6:	bfac      	ite	ge
    aab8:	1880      	addge	r0, r0, r2
    aaba:	1840      	addlt	r0, r0, r1
    aabc:	9011      	str	r0, [sp, #68]	; 0x44
    aabe:	2b00      	cmp	r3, #0
    aac0:	f040 8342 	bne.w	b148 <_vfprintf_r+0xce0>
    aac4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aac8:	2300      	movs	r3, #0
    aaca:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    aace:	3404      	adds	r4, #4
    aad0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    aad4:	e530      	b.n	a538 <_vfprintf_r+0xd0>
    aad6:	9216      	str	r2, [sp, #88]	; 0x58
    aad8:	2a00      	cmp	r2, #0
    aada:	f43f addd 	beq.w	a698 <_vfprintf_r+0x230>
    aade:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    aae2:	2301      	movs	r3, #1
    aae4:	f04f 0c00 	mov.w	ip, #0
    aae8:	3004      	adds	r0, #4
    aaea:	930c      	str	r3, [sp, #48]	; 0x30
    aaec:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    aaf0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    aaf4:	9013      	str	r0, [sp, #76]	; 0x4c
    aaf6:	9310      	str	r3, [sp, #64]	; 0x40
    aaf8:	2100      	movs	r1, #0
    aafa:	9117      	str	r1, [sp, #92]	; 0x5c
    aafc:	e687      	b.n	a80e <_vfprintf_r+0x3a6>
    aafe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    ab02:	2b00      	cmp	r3, #0
    ab04:	f040 852b 	bne.w	b55e <_vfprintf_r+0x10f6>
    ab08:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab0a:	462b      	mov	r3, r5
    ab0c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    ab10:	782a      	ldrb	r2, [r5, #0]
    ab12:	910b      	str	r1, [sp, #44]	; 0x2c
    ab14:	e553      	b.n	a5be <_vfprintf_r+0x156>
    ab16:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab1a:	f043 0301 	orr.w	r3, r3, #1
    ab1e:	930a      	str	r3, [sp, #40]	; 0x28
    ab20:	462b      	mov	r3, r5
    ab22:	782a      	ldrb	r2, [r5, #0]
    ab24:	910b      	str	r1, [sp, #44]	; 0x2c
    ab26:	e54a      	b.n	a5be <_vfprintf_r+0x156>
    ab28:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ab2c:	6809      	ldr	r1, [r1, #0]
    ab2e:	910f      	str	r1, [sp, #60]	; 0x3c
    ab30:	1d11      	adds	r1, r2, #4
    ab32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    ab34:	2b00      	cmp	r3, #0
    ab36:	f2c0 8780 	blt.w	ba3a <_vfprintf_r+0x15d2>
    ab3a:	782a      	ldrb	r2, [r5, #0]
    ab3c:	462b      	mov	r3, r5
    ab3e:	910b      	str	r1, [sp, #44]	; 0x2c
    ab40:	e53d      	b.n	a5be <_vfprintf_r+0x156>
    ab42:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab44:	462b      	mov	r3, r5
    ab46:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    ab4a:	782a      	ldrb	r2, [r5, #0]
    ab4c:	910b      	str	r1, [sp, #44]	; 0x2c
    ab4e:	e536      	b.n	a5be <_vfprintf_r+0x156>
    ab50:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab54:	f043 0304 	orr.w	r3, r3, #4
    ab58:	930a      	str	r3, [sp, #40]	; 0x28
    ab5a:	462b      	mov	r3, r5
    ab5c:	782a      	ldrb	r2, [r5, #0]
    ab5e:	910b      	str	r1, [sp, #44]	; 0x2c
    ab60:	e52d      	b.n	a5be <_vfprintf_r+0x156>
    ab62:	462b      	mov	r3, r5
    ab64:	f813 2b01 	ldrb.w	r2, [r3], #1
    ab68:	2a2a      	cmp	r2, #42	; 0x2a
    ab6a:	f001 80cd 	beq.w	bd08 <_vfprintf_r+0x18a0>
    ab6e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    ab72:	2909      	cmp	r1, #9
    ab74:	f201 8037 	bhi.w	bbe6 <_vfprintf_r+0x177e>
    ab78:	3502      	adds	r5, #2
    ab7a:	2700      	movs	r7, #0
    ab7c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    ab80:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    ab84:	462b      	mov	r3, r5
    ab86:	3501      	adds	r5, #1
    ab88:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    ab8c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    ab90:	2909      	cmp	r1, #9
    ab92:	d9f3      	bls.n	ab7c <_vfprintf_r+0x714>
    ab94:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    ab98:	461d      	mov	r5, r3
    ab9a:	e511      	b.n	a5c0 <_vfprintf_r+0x158>
    ab9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab9e:	462b      	mov	r3, r5
    aba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aba2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    aba6:	920a      	str	r2, [sp, #40]	; 0x28
    aba8:	782a      	ldrb	r2, [r5, #0]
    abaa:	910b      	str	r1, [sp, #44]	; 0x2c
    abac:	e507      	b.n	a5be <_vfprintf_r+0x156>
    abae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    abb2:	f04f 0800 	mov.w	r8, #0
    abb6:	462b      	mov	r3, r5
    abb8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    abbc:	f813 2b01 	ldrb.w	r2, [r3], #1
    abc0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    abc4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    abc8:	461d      	mov	r5, r3
    abca:	2909      	cmp	r1, #9
    abcc:	d9f3      	bls.n	abb6 <_vfprintf_r+0x74e>
    abce:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    abd2:	461d      	mov	r5, r3
    abd4:	e4f4      	b.n	a5c0 <_vfprintf_r+0x158>
    abd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    abd8:	9216      	str	r2, [sp, #88]	; 0x58
    abda:	f043 0310 	orr.w	r3, r3, #16
    abde:	930a      	str	r3, [sp, #40]	; 0x28
    abe0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    abe4:	f01c 0f20 	tst.w	ip, #32
    abe8:	f000 815d 	beq.w	aea6 <_vfprintf_r+0xa3e>
    abec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    abee:	1dc3      	adds	r3, r0, #7
    abf0:	f023 0307 	bic.w	r3, r3, #7
    abf4:	f103 0108 	add.w	r1, r3, #8
    abf8:	910b      	str	r1, [sp, #44]	; 0x2c
    abfa:	e9d3 ab00 	ldrd	sl, fp, [r3]
    abfe:	f1ba 0f00 	cmp.w	sl, #0
    ac02:	f17b 0200 	sbcs.w	r2, fp, #0
    ac06:	f2c0 849b 	blt.w	b540 <_vfprintf_r+0x10d8>
    ac0a:	ea5a 030b 	orrs.w	r3, sl, fp
    ac0e:	f04f 0301 	mov.w	r3, #1
    ac12:	bf0c      	ite	eq
    ac14:	2200      	moveq	r2, #0
    ac16:	2201      	movne	r2, #1
    ac18:	e5bc      	b.n	a794 <_vfprintf_r+0x32c>
    ac1a:	980a      	ldr	r0, [sp, #40]	; 0x28
    ac1c:	9216      	str	r2, [sp, #88]	; 0x58
    ac1e:	f010 0f08 	tst.w	r0, #8
    ac22:	f000 84ed 	beq.w	b600 <_vfprintf_r+0x1198>
    ac26:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ac28:	1dcb      	adds	r3, r1, #7
    ac2a:	f023 0307 	bic.w	r3, r3, #7
    ac2e:	f103 0208 	add.w	r2, r3, #8
    ac32:	920b      	str	r2, [sp, #44]	; 0x2c
    ac34:	f8d3 8004 	ldr.w	r8, [r3, #4]
    ac38:	f8d3 a000 	ldr.w	sl, [r3]
    ac3c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    ac40:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    ac44:	4650      	mov	r0, sl
    ac46:	4641      	mov	r1, r8
    ac48:	f004 f9f0 	bl	f02c <__isinfd>
    ac4c:	4683      	mov	fp, r0
    ac4e:	2800      	cmp	r0, #0
    ac50:	f000 8599 	beq.w	b786 <_vfprintf_r+0x131e>
    ac54:	4650      	mov	r0, sl
    ac56:	2200      	movs	r2, #0
    ac58:	2300      	movs	r3, #0
    ac5a:	4641      	mov	r1, r8
    ac5c:	f006 fdb2 	bl	117c4 <__aeabi_dcmplt>
    ac60:	2800      	cmp	r0, #0
    ac62:	f040 850b 	bne.w	b67c <_vfprintf_r+0x1214>
    ac66:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    ac6a:	f242 51a8 	movw	r1, #9640	; 0x25a8
    ac6e:	f242 52a4 	movw	r2, #9636	; 0x25a4
    ac72:	9816      	ldr	r0, [sp, #88]	; 0x58
    ac74:	f2c0 0101 	movt	r1, #1
    ac78:	f2c0 0201 	movt	r2, #1
    ac7c:	f04f 0c03 	mov.w	ip, #3
    ac80:	2847      	cmp	r0, #71	; 0x47
    ac82:	bfd8      	it	le
    ac84:	4611      	movle	r1, r2
    ac86:	9113      	str	r1, [sp, #76]	; 0x4c
    ac88:	990a      	ldr	r1, [sp, #40]	; 0x28
    ac8a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    ac8e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    ac92:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    ac96:	910a      	str	r1, [sp, #40]	; 0x28
    ac98:	f04f 0c00 	mov.w	ip, #0
    ac9c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    aca0:	e5b1      	b.n	a806 <_vfprintf_r+0x39e>
    aca2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    aca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aca6:	f043 0308 	orr.w	r3, r3, #8
    acaa:	930a      	str	r3, [sp, #40]	; 0x28
    acac:	462b      	mov	r3, r5
    acae:	782a      	ldrb	r2, [r5, #0]
    acb0:	910b      	str	r1, [sp, #44]	; 0x2c
    acb2:	e484      	b.n	a5be <_vfprintf_r+0x156>
    acb4:	990a      	ldr	r1, [sp, #40]	; 0x28
    acb6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    acba:	910a      	str	r1, [sp, #40]	; 0x28
    acbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    acbe:	e73c      	b.n	ab3a <_vfprintf_r+0x6d2>
    acc0:	782a      	ldrb	r2, [r5, #0]
    acc2:	2a6c      	cmp	r2, #108	; 0x6c
    acc4:	f000 8555 	beq.w	b772 <_vfprintf_r+0x130a>
    acc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    acca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    accc:	910b      	str	r1, [sp, #44]	; 0x2c
    acce:	f043 0310 	orr.w	r3, r3, #16
    acd2:	930a      	str	r3, [sp, #40]	; 0x28
    acd4:	462b      	mov	r3, r5
    acd6:	e472      	b.n	a5be <_vfprintf_r+0x156>
    acd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    acda:	f012 0f20 	tst.w	r2, #32
    acde:	f000 8482 	beq.w	b5e6 <_vfprintf_r+0x117e>
    ace2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ace4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ace6:	6803      	ldr	r3, [r0, #0]
    ace8:	4610      	mov	r0, r2
    acea:	ea4f 71e0 	mov.w	r1, r0, asr #31
    acee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    acf0:	e9c3 0100 	strd	r0, r1, [r3]
    acf4:	f102 0a04 	add.w	sl, r2, #4
    acf8:	e41e      	b.n	a538 <_vfprintf_r+0xd0>
    acfa:	9216      	str	r2, [sp, #88]	; 0x58
    acfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    acfe:	f012 0320 	ands.w	r3, r2, #32
    ad02:	f000 80ef 	beq.w	aee4 <_vfprintf_r+0xa7c>
    ad06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ad08:	1dda      	adds	r2, r3, #7
    ad0a:	2300      	movs	r3, #0
    ad0c:	f022 0207 	bic.w	r2, r2, #7
    ad10:	f102 0c08 	add.w	ip, r2, #8
    ad14:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    ad18:	e9d2 ab00 	ldrd	sl, fp, [r2]
    ad1c:	ea5a 000b 	orrs.w	r0, sl, fp
    ad20:	bf0c      	ite	eq
    ad22:	2200      	moveq	r2, #0
    ad24:	2201      	movne	r2, #1
    ad26:	e531      	b.n	a78c <_vfprintf_r+0x324>
    ad28:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ad2a:	2178      	movs	r1, #120	; 0x78
    ad2c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ad30:	9116      	str	r1, [sp, #88]	; 0x58
    ad32:	6803      	ldr	r3, [r0, #0]
    ad34:	f242 50b4 	movw	r0, #9652	; 0x25b4
    ad38:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    ad3c:	2130      	movs	r1, #48	; 0x30
    ad3e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    ad42:	f04c 0c02 	orr.w	ip, ip, #2
    ad46:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ad48:	1e1a      	subs	r2, r3, #0
    ad4a:	bf18      	it	ne
    ad4c:	2201      	movne	r2, #1
    ad4e:	f2c0 0001 	movt	r0, #1
    ad52:	469a      	mov	sl, r3
    ad54:	f04f 0b00 	mov.w	fp, #0
    ad58:	3104      	adds	r1, #4
    ad5a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    ad5e:	9019      	str	r0, [sp, #100]	; 0x64
    ad60:	2302      	movs	r3, #2
    ad62:	910b      	str	r1, [sp, #44]	; 0x2c
    ad64:	e512      	b.n	a78c <_vfprintf_r+0x324>
    ad66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ad68:	9216      	str	r2, [sp, #88]	; 0x58
    ad6a:	f04f 0200 	mov.w	r2, #0
    ad6e:	1d18      	adds	r0, r3, #4
    ad70:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    ad74:	681b      	ldr	r3, [r3, #0]
    ad76:	900b      	str	r0, [sp, #44]	; 0x2c
    ad78:	9313      	str	r3, [sp, #76]	; 0x4c
    ad7a:	2b00      	cmp	r3, #0
    ad7c:	f000 86c6 	beq.w	bb0c <_vfprintf_r+0x16a4>
    ad80:	2f00      	cmp	r7, #0
    ad82:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ad84:	f2c0 868f 	blt.w	baa6 <_vfprintf_r+0x163e>
    ad88:	2100      	movs	r1, #0
    ad8a:	463a      	mov	r2, r7
    ad8c:	f003 f8fc 	bl	df88 <memchr>
    ad90:	4603      	mov	r3, r0
    ad92:	2800      	cmp	r0, #0
    ad94:	f000 86f5 	beq.w	bb82 <_vfprintf_r+0x171a>
    ad98:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ad9a:	1a1b      	subs	r3, r3, r0
    ad9c:	9310      	str	r3, [sp, #64]	; 0x40
    ad9e:	42bb      	cmp	r3, r7
    ada0:	f340 85be 	ble.w	b920 <_vfprintf_r+0x14b8>
    ada4:	9710      	str	r7, [sp, #64]	; 0x40
    ada6:	2100      	movs	r1, #0
    ada8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    adac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    adb0:	970c      	str	r7, [sp, #48]	; 0x30
    adb2:	9117      	str	r1, [sp, #92]	; 0x5c
    adb4:	e527      	b.n	a806 <_vfprintf_r+0x39e>
    adb6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    adba:	9216      	str	r2, [sp, #88]	; 0x58
    adbc:	f01c 0f20 	tst.w	ip, #32
    adc0:	d023      	beq.n	ae0a <_vfprintf_r+0x9a2>
    adc2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    adc4:	2301      	movs	r3, #1
    adc6:	1dc2      	adds	r2, r0, #7
    adc8:	f022 0207 	bic.w	r2, r2, #7
    adcc:	f102 0108 	add.w	r1, r2, #8
    add0:	910b      	str	r1, [sp, #44]	; 0x2c
    add2:	e9d2 ab00 	ldrd	sl, fp, [r2]
    add6:	ea5a 020b 	orrs.w	r2, sl, fp
    adda:	bf0c      	ite	eq
    addc:	2200      	moveq	r2, #0
    adde:	2201      	movne	r2, #1
    ade0:	e4d4      	b.n	a78c <_vfprintf_r+0x324>
    ade2:	990a      	ldr	r1, [sp, #40]	; 0x28
    ade4:	462b      	mov	r3, r5
    ade6:	f041 0120 	orr.w	r1, r1, #32
    adea:	910a      	str	r1, [sp, #40]	; 0x28
    adec:	990b      	ldr	r1, [sp, #44]	; 0x2c
    adee:	782a      	ldrb	r2, [r5, #0]
    adf0:	910b      	str	r1, [sp, #44]	; 0x2c
    adf2:	f7ff bbe4 	b.w	a5be <_vfprintf_r+0x156>
    adf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    adf8:	9216      	str	r2, [sp, #88]	; 0x58
    adfa:	f043 0310 	orr.w	r3, r3, #16
    adfe:	930a      	str	r3, [sp, #40]	; 0x28
    ae00:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ae04:	f01c 0f20 	tst.w	ip, #32
    ae08:	d1db      	bne.n	adc2 <_vfprintf_r+0x95a>
    ae0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ae0c:	f013 0f10 	tst.w	r3, #16
    ae10:	f000 83d5 	beq.w	b5be <_vfprintf_r+0x1156>
    ae14:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ae16:	2301      	movs	r3, #1
    ae18:	1d02      	adds	r2, r0, #4
    ae1a:	920b      	str	r2, [sp, #44]	; 0x2c
    ae1c:	6801      	ldr	r1, [r0, #0]
    ae1e:	1e0a      	subs	r2, r1, #0
    ae20:	bf18      	it	ne
    ae22:	2201      	movne	r2, #1
    ae24:	468a      	mov	sl, r1
    ae26:	f04f 0b00 	mov.w	fp, #0
    ae2a:	e4af      	b.n	a78c <_vfprintf_r+0x324>
    ae2c:	980a      	ldr	r0, [sp, #40]	; 0x28
    ae2e:	9216      	str	r2, [sp, #88]	; 0x58
    ae30:	f242 5290 	movw	r2, #9616	; 0x2590
    ae34:	f010 0f20 	tst.w	r0, #32
    ae38:	f2c0 0201 	movt	r2, #1
    ae3c:	9219      	str	r2, [sp, #100]	; 0x64
    ae3e:	f47f ac92 	bne.w	a766 <_vfprintf_r+0x2fe>
    ae42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ae44:	f013 0f10 	tst.w	r3, #16
    ae48:	f040 831a 	bne.w	b480 <_vfprintf_r+0x1018>
    ae4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ae4e:	f012 0f40 	tst.w	r2, #64	; 0x40
    ae52:	f000 8315 	beq.w	b480 <_vfprintf_r+0x1018>
    ae56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ae58:	f103 0c04 	add.w	ip, r3, #4
    ae5c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    ae60:	f8b3 a000 	ldrh.w	sl, [r3]
    ae64:	46d2      	mov	sl, sl
    ae66:	f04f 0b00 	mov.w	fp, #0
    ae6a:	e485      	b.n	a778 <_vfprintf_r+0x310>
    ae6c:	9216      	str	r2, [sp, #88]	; 0x58
    ae6e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    ae72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ae74:	f04f 0c01 	mov.w	ip, #1
    ae78:	f04f 0000 	mov.w	r0, #0
    ae7c:	3104      	adds	r1, #4
    ae7e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    ae82:	6813      	ldr	r3, [r2, #0]
    ae84:	3204      	adds	r2, #4
    ae86:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    ae8a:	920b      	str	r2, [sp, #44]	; 0x2c
    ae8c:	9113      	str	r1, [sp, #76]	; 0x4c
    ae8e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    ae92:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    ae96:	e62f      	b.n	aaf8 <_vfprintf_r+0x690>
    ae98:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ae9c:	9216      	str	r2, [sp, #88]	; 0x58
    ae9e:	f01c 0f20 	tst.w	ip, #32
    aea2:	f47f aea3 	bne.w	abec <_vfprintf_r+0x784>
    aea6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aea8:	f012 0f10 	tst.w	r2, #16
    aeac:	f040 82f1 	bne.w	b492 <_vfprintf_r+0x102a>
    aeb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aeb2:	f012 0f40 	tst.w	r2, #64	; 0x40
    aeb6:	f000 82ec 	beq.w	b492 <_vfprintf_r+0x102a>
    aeba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    aebc:	f103 0c04 	add.w	ip, r3, #4
    aec0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    aec4:	f9b3 a000 	ldrsh.w	sl, [r3]
    aec8:	46d2      	mov	sl, sl
    aeca:	ea4f 7bea 	mov.w	fp, sl, asr #31
    aece:	e696      	b.n	abfe <_vfprintf_r+0x796>
    aed0:	990a      	ldr	r1, [sp, #40]	; 0x28
    aed2:	9216      	str	r2, [sp, #88]	; 0x58
    aed4:	f041 0110 	orr.w	r1, r1, #16
    aed8:	910a      	str	r1, [sp, #40]	; 0x28
    aeda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aedc:	f012 0320 	ands.w	r3, r2, #32
    aee0:	f47f af11 	bne.w	ad06 <_vfprintf_r+0x89e>
    aee4:	990a      	ldr	r1, [sp, #40]	; 0x28
    aee6:	f011 0210 	ands.w	r2, r1, #16
    aeea:	f000 8354 	beq.w	b596 <_vfprintf_r+0x112e>
    aeee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    aef0:	f102 0c04 	add.w	ip, r2, #4
    aef4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    aef8:	6811      	ldr	r1, [r2, #0]
    aefa:	1e0a      	subs	r2, r1, #0
    aefc:	bf18      	it	ne
    aefe:	2201      	movne	r2, #1
    af00:	468a      	mov	sl, r1
    af02:	f04f 0b00 	mov.w	fp, #0
    af06:	e441      	b.n	a78c <_vfprintf_r+0x324>
    af08:	9a16      	ldr	r2, [sp, #88]	; 0x58
    af0a:	2a65      	cmp	r2, #101	; 0x65
    af0c:	f340 8128 	ble.w	b160 <_vfprintf_r+0xcf8>
    af10:	9812      	ldr	r0, [sp, #72]	; 0x48
    af12:	2200      	movs	r2, #0
    af14:	2300      	movs	r3, #0
    af16:	991b      	ldr	r1, [sp, #108]	; 0x6c
    af18:	f006 fc4a 	bl	117b0 <__aeabi_dcmpeq>
    af1c:	2800      	cmp	r0, #0
    af1e:	f000 81be 	beq.w	b29e <_vfprintf_r+0xe36>
    af22:	2301      	movs	r3, #1
    af24:	6063      	str	r3, [r4, #4]
    af26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    af2a:	f242 53d0 	movw	r3, #9680	; 0x25d0
    af2e:	f2c0 0301 	movt	r3, #1
    af32:	6023      	str	r3, [r4, #0]
    af34:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    af38:	3201      	adds	r2, #1
    af3a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    af3e:	3301      	adds	r3, #1
    af40:	2a07      	cmp	r2, #7
    af42:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    af46:	bfd8      	it	le
    af48:	f104 0308 	addle.w	r3, r4, #8
    af4c:	f300 839b 	bgt.w	b686 <_vfprintf_r+0x121e>
    af50:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    af54:	981a      	ldr	r0, [sp, #104]	; 0x68
    af56:	4282      	cmp	r2, r0
    af58:	db04      	blt.n	af64 <_vfprintf_r+0xafc>
    af5a:	990a      	ldr	r1, [sp, #40]	; 0x28
    af5c:	f011 0f01 	tst.w	r1, #1
    af60:	f43f ad49 	beq.w	a9f6 <_vfprintf_r+0x58e>
    af64:	2201      	movs	r2, #1
    af66:	605a      	str	r2, [r3, #4]
    af68:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    af6c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    af70:	3201      	adds	r2, #1
    af72:	981d      	ldr	r0, [sp, #116]	; 0x74
    af74:	3101      	adds	r1, #1
    af76:	2a07      	cmp	r2, #7
    af78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    af7c:	6018      	str	r0, [r3, #0]
    af7e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    af82:	f300 855f 	bgt.w	ba44 <_vfprintf_r+0x15dc>
    af86:	3308      	adds	r3, #8
    af88:	991a      	ldr	r1, [sp, #104]	; 0x68
    af8a:	1e4f      	subs	r7, r1, #1
    af8c:	2f00      	cmp	r7, #0
    af8e:	f77f ad32 	ble.w	a9f6 <_vfprintf_r+0x58e>
    af92:	2f10      	cmp	r7, #16
    af94:	f8df 8534 	ldr.w	r8, [pc, #1332]	; b4cc <_vfprintf_r+0x1064>
    af98:	f340 82ea 	ble.w	b570 <_vfprintf_r+0x1108>
    af9c:	4642      	mov	r2, r8
    af9e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    afa2:	46a8      	mov	r8, r5
    afa4:	2410      	movs	r4, #16
    afa6:	f10a 0a0c 	add.w	sl, sl, #12
    afaa:	4615      	mov	r5, r2
    afac:	e003      	b.n	afb6 <_vfprintf_r+0xb4e>
    afae:	3f10      	subs	r7, #16
    afb0:	2f10      	cmp	r7, #16
    afb2:	f340 82da 	ble.w	b56a <_vfprintf_r+0x1102>
    afb6:	605c      	str	r4, [r3, #4]
    afb8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    afbc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    afc0:	3201      	adds	r2, #1
    afc2:	601d      	str	r5, [r3, #0]
    afc4:	3110      	adds	r1, #16
    afc6:	2a07      	cmp	r2, #7
    afc8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    afcc:	f103 0308 	add.w	r3, r3, #8
    afd0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    afd4:	ddeb      	ble.n	afae <_vfprintf_r+0xb46>
    afd6:	4648      	mov	r0, r9
    afd8:	4631      	mov	r1, r6
    afda:	4652      	mov	r2, sl
    afdc:	f7ff fa36 	bl	a44c <__sprint_r>
    afe0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    afe4:	3304      	adds	r3, #4
    afe6:	2800      	cmp	r0, #0
    afe8:	d0e1      	beq.n	afae <_vfprintf_r+0xb46>
    afea:	f7ff bb5d 	b.w	a6a8 <_vfprintf_r+0x240>
    afee:	b97b      	cbnz	r3, b010 <_vfprintf_r+0xba8>
    aff0:	990a      	ldr	r1, [sp, #40]	; 0x28
    aff2:	f011 0f01 	tst.w	r1, #1
    aff6:	d00b      	beq.n	b010 <_vfprintf_r+0xba8>
    aff8:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    affc:	2330      	movs	r3, #48	; 0x30
    affe:	3204      	adds	r2, #4
    b000:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    b004:	3227      	adds	r2, #39	; 0x27
    b006:	2301      	movs	r3, #1
    b008:	9213      	str	r2, [sp, #76]	; 0x4c
    b00a:	9310      	str	r3, [sp, #64]	; 0x40
    b00c:	f7ff bbf3 	b.w	a7f6 <_vfprintf_r+0x38e>
    b010:	9818      	ldr	r0, [sp, #96]	; 0x60
    b012:	2100      	movs	r1, #0
    b014:	9110      	str	r1, [sp, #64]	; 0x40
    b016:	9013      	str	r0, [sp, #76]	; 0x4c
    b018:	f7ff bbed 	b.w	a7f6 <_vfprintf_r+0x38e>
    b01c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b01e:	990c      	ldr	r1, [sp, #48]	; 0x30
    b020:	1a47      	subs	r7, r0, r1
    b022:	2f00      	cmp	r7, #0
    b024:	f77f ac84 	ble.w	a930 <_vfprintf_r+0x4c8>
    b028:	2f10      	cmp	r7, #16
    b02a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; b4cc <_vfprintf_r+0x1064>
    b02e:	dd2e      	ble.n	b08e <_vfprintf_r+0xc26>
    b030:	4643      	mov	r3, r8
    b032:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b036:	46a8      	mov	r8, r5
    b038:	f04f 0a10 	mov.w	sl, #16
    b03c:	f10b 0b0c 	add.w	fp, fp, #12
    b040:	461d      	mov	r5, r3
    b042:	e002      	b.n	b04a <_vfprintf_r+0xbe2>
    b044:	3f10      	subs	r7, #16
    b046:	2f10      	cmp	r7, #16
    b048:	dd1e      	ble.n	b088 <_vfprintf_r+0xc20>
    b04a:	f8c4 a004 	str.w	sl, [r4, #4]
    b04e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b052:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b056:	3301      	adds	r3, #1
    b058:	6025      	str	r5, [r4, #0]
    b05a:	3210      	adds	r2, #16
    b05c:	2b07      	cmp	r3, #7
    b05e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b062:	f104 0408 	add.w	r4, r4, #8
    b066:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b06a:	ddeb      	ble.n	b044 <_vfprintf_r+0xbdc>
    b06c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b070:	4648      	mov	r0, r9
    b072:	4631      	mov	r1, r6
    b074:	465a      	mov	r2, fp
    b076:	3404      	adds	r4, #4
    b078:	f7ff f9e8 	bl	a44c <__sprint_r>
    b07c:	2800      	cmp	r0, #0
    b07e:	f47f ab13 	bne.w	a6a8 <_vfprintf_r+0x240>
    b082:	3f10      	subs	r7, #16
    b084:	2f10      	cmp	r7, #16
    b086:	dce0      	bgt.n	b04a <_vfprintf_r+0xbe2>
    b088:	462b      	mov	r3, r5
    b08a:	4645      	mov	r5, r8
    b08c:	4698      	mov	r8, r3
    b08e:	6067      	str	r7, [r4, #4]
    b090:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b094:	f8c4 8000 	str.w	r8, [r4]
    b098:	1c5a      	adds	r2, r3, #1
    b09a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b09e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b0a2:	19db      	adds	r3, r3, r7
    b0a4:	2a07      	cmp	r2, #7
    b0a6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b0aa:	f300 823a 	bgt.w	b522 <_vfprintf_r+0x10ba>
    b0ae:	3408      	adds	r4, #8
    b0b0:	e43e      	b.n	a930 <_vfprintf_r+0x4c8>
    b0b2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b0b4:	6063      	str	r3, [r4, #4]
    b0b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b0ba:	6021      	str	r1, [r4, #0]
    b0bc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b0c0:	3201      	adds	r2, #1
    b0c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b0c6:	18cb      	adds	r3, r1, r3
    b0c8:	2a07      	cmp	r2, #7
    b0ca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b0ce:	f300 8549 	bgt.w	bb64 <_vfprintf_r+0x16fc>
    b0d2:	3408      	adds	r4, #8
    b0d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    b0d6:	2301      	movs	r3, #1
    b0d8:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b0dc:	6063      	str	r3, [r4, #4]
    b0de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b0e2:	6022      	str	r2, [r4, #0]
    b0e4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b0e8:	3301      	adds	r3, #1
    b0ea:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b0ee:	3201      	adds	r2, #1
    b0f0:	2b07      	cmp	r3, #7
    b0f2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b0f6:	bfd8      	it	le
    b0f8:	f104 0308 	addle.w	r3, r4, #8
    b0fc:	f300 8523 	bgt.w	bb46 <_vfprintf_r+0x16de>
    b100:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b102:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b106:	19c7      	adds	r7, r0, r7
    b108:	981a      	ldr	r0, [sp, #104]	; 0x68
    b10a:	601f      	str	r7, [r3, #0]
    b10c:	1a81      	subs	r1, r0, r2
    b10e:	6059      	str	r1, [r3, #4]
    b110:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b114:	1a8a      	subs	r2, r1, r2
    b116:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    b11a:	1812      	adds	r2, r2, r0
    b11c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b120:	3101      	adds	r1, #1
    b122:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    b126:	2907      	cmp	r1, #7
    b128:	f340 8232 	ble.w	b590 <_vfprintf_r+0x1128>
    b12c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b130:	4648      	mov	r0, r9
    b132:	4631      	mov	r1, r6
    b134:	320c      	adds	r2, #12
    b136:	f7ff f989 	bl	a44c <__sprint_r>
    b13a:	2800      	cmp	r0, #0
    b13c:	f47f aab4 	bne.w	a6a8 <_vfprintf_r+0x240>
    b140:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b144:	3304      	adds	r3, #4
    b146:	e456      	b.n	a9f6 <_vfprintf_r+0x58e>
    b148:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b14c:	4648      	mov	r0, r9
    b14e:	4631      	mov	r1, r6
    b150:	320c      	adds	r2, #12
    b152:	f7ff f97b 	bl	a44c <__sprint_r>
    b156:	2800      	cmp	r0, #0
    b158:	f43f acb4 	beq.w	aac4 <_vfprintf_r+0x65c>
    b15c:	f7ff baa4 	b.w	a6a8 <_vfprintf_r+0x240>
    b160:	991a      	ldr	r1, [sp, #104]	; 0x68
    b162:	2901      	cmp	r1, #1
    b164:	dd4c      	ble.n	b200 <_vfprintf_r+0xd98>
    b166:	2301      	movs	r3, #1
    b168:	6063      	str	r3, [r4, #4]
    b16a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b16e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b172:	3301      	adds	r3, #1
    b174:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b176:	3201      	adds	r2, #1
    b178:	2b07      	cmp	r3, #7
    b17a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b17e:	6020      	str	r0, [r4, #0]
    b180:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b184:	f300 81b2 	bgt.w	b4ec <_vfprintf_r+0x1084>
    b188:	3408      	adds	r4, #8
    b18a:	2301      	movs	r3, #1
    b18c:	6063      	str	r3, [r4, #4]
    b18e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b192:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b196:	3301      	adds	r3, #1
    b198:	991d      	ldr	r1, [sp, #116]	; 0x74
    b19a:	3201      	adds	r2, #1
    b19c:	2b07      	cmp	r3, #7
    b19e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b1a2:	6021      	str	r1, [r4, #0]
    b1a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b1a8:	f300 8192 	bgt.w	b4d0 <_vfprintf_r+0x1068>
    b1ac:	3408      	adds	r4, #8
    b1ae:	9812      	ldr	r0, [sp, #72]	; 0x48
    b1b0:	2200      	movs	r2, #0
    b1b2:	2300      	movs	r3, #0
    b1b4:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b1b6:	f006 fafb 	bl	117b0 <__aeabi_dcmpeq>
    b1ba:	2800      	cmp	r0, #0
    b1bc:	f040 811d 	bne.w	b3fa <_vfprintf_r+0xf92>
    b1c0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    b1c2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b1c4:	1e5a      	subs	r2, r3, #1
    b1c6:	6062      	str	r2, [r4, #4]
    b1c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b1cc:	1c41      	adds	r1, r0, #1
    b1ce:	6021      	str	r1, [r4, #0]
    b1d0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b1d4:	3301      	adds	r3, #1
    b1d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b1da:	188a      	adds	r2, r1, r2
    b1dc:	2b07      	cmp	r3, #7
    b1de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b1e2:	dc21      	bgt.n	b228 <_vfprintf_r+0xdc0>
    b1e4:	3408      	adds	r4, #8
    b1e6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b1e8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    b1ec:	981c      	ldr	r0, [sp, #112]	; 0x70
    b1ee:	6022      	str	r2, [r4, #0]
    b1f0:	6063      	str	r3, [r4, #4]
    b1f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b1f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b1fa:	3301      	adds	r3, #1
    b1fc:	f7ff bbf0 	b.w	a9e0 <_vfprintf_r+0x578>
    b200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b202:	f012 0f01 	tst.w	r2, #1
    b206:	d1ae      	bne.n	b166 <_vfprintf_r+0xcfe>
    b208:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    b20a:	2301      	movs	r3, #1
    b20c:	6063      	str	r3, [r4, #4]
    b20e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b212:	6022      	str	r2, [r4, #0]
    b214:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b218:	3301      	adds	r3, #1
    b21a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b21e:	3201      	adds	r2, #1
    b220:	2b07      	cmp	r3, #7
    b222:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b226:	dddd      	ble.n	b1e4 <_vfprintf_r+0xd7c>
    b228:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b22c:	4648      	mov	r0, r9
    b22e:	4631      	mov	r1, r6
    b230:	320c      	adds	r2, #12
    b232:	f7ff f90b 	bl	a44c <__sprint_r>
    b236:	2800      	cmp	r0, #0
    b238:	f47f aa36 	bne.w	a6a8 <_vfprintf_r+0x240>
    b23c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b240:	3404      	adds	r4, #4
    b242:	e7d0      	b.n	b1e6 <_vfprintf_r+0xd7e>
    b244:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b248:	4648      	mov	r0, r9
    b24a:	4631      	mov	r1, r6
    b24c:	320c      	adds	r2, #12
    b24e:	f7ff f8fd 	bl	a44c <__sprint_r>
    b252:	2800      	cmp	r0, #0
    b254:	f47f aa28 	bne.w	a6a8 <_vfprintf_r+0x240>
    b258:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b25c:	3404      	adds	r4, #4
    b25e:	f7ff bbb0 	b.w	a9c2 <_vfprintf_r+0x55a>
    b262:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b266:	4648      	mov	r0, r9
    b268:	4631      	mov	r1, r6
    b26a:	320c      	adds	r2, #12
    b26c:	f7ff f8ee 	bl	a44c <__sprint_r>
    b270:	2800      	cmp	r0, #0
    b272:	f47f aa19 	bne.w	a6a8 <_vfprintf_r+0x240>
    b276:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b27a:	3404      	adds	r4, #4
    b27c:	f7ff bb3c 	b.w	a8f8 <_vfprintf_r+0x490>
    b280:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b284:	4648      	mov	r0, r9
    b286:	4631      	mov	r1, r6
    b288:	320c      	adds	r2, #12
    b28a:	f7ff f8df 	bl	a44c <__sprint_r>
    b28e:	2800      	cmp	r0, #0
    b290:	f47f aa0a 	bne.w	a6a8 <_vfprintf_r+0x240>
    b294:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b298:	3404      	adds	r4, #4
    b29a:	f7ff bb43 	b.w	a924 <_vfprintf_r+0x4bc>
    b29e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    b2a2:	2b00      	cmp	r3, #0
    b2a4:	f340 81fd 	ble.w	b6a2 <_vfprintf_r+0x123a>
    b2a8:	991a      	ldr	r1, [sp, #104]	; 0x68
    b2aa:	428b      	cmp	r3, r1
    b2ac:	f6ff af01 	blt.w	b0b2 <_vfprintf_r+0xc4a>
    b2b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    b2b2:	6061      	str	r1, [r4, #4]
    b2b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b2b8:	6022      	str	r2, [r4, #0]
    b2ba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b2be:	3301      	adds	r3, #1
    b2c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b2c4:	1852      	adds	r2, r2, r1
    b2c6:	2b07      	cmp	r3, #7
    b2c8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b2cc:	bfd8      	it	le
    b2ce:	f104 0308 	addle.w	r3, r4, #8
    b2d2:	f300 8429 	bgt.w	bb28 <_vfprintf_r+0x16c0>
    b2d6:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    b2da:	981a      	ldr	r0, [sp, #104]	; 0x68
    b2dc:	1a24      	subs	r4, r4, r0
    b2de:	2c00      	cmp	r4, #0
    b2e0:	f340 81b3 	ble.w	b64a <_vfprintf_r+0x11e2>
    b2e4:	2c10      	cmp	r4, #16
    b2e6:	f8df 81e4 	ldr.w	r8, [pc, #484]	; b4cc <_vfprintf_r+0x1064>
    b2ea:	f340 819d 	ble.w	b628 <_vfprintf_r+0x11c0>
    b2ee:	4642      	mov	r2, r8
    b2f0:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b2f4:	46a8      	mov	r8, r5
    b2f6:	2710      	movs	r7, #16
    b2f8:	f10a 0a0c 	add.w	sl, sl, #12
    b2fc:	4615      	mov	r5, r2
    b2fe:	e003      	b.n	b308 <_vfprintf_r+0xea0>
    b300:	3c10      	subs	r4, #16
    b302:	2c10      	cmp	r4, #16
    b304:	f340 818d 	ble.w	b622 <_vfprintf_r+0x11ba>
    b308:	605f      	str	r7, [r3, #4]
    b30a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b30e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b312:	3201      	adds	r2, #1
    b314:	601d      	str	r5, [r3, #0]
    b316:	3110      	adds	r1, #16
    b318:	2a07      	cmp	r2, #7
    b31a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b31e:	f103 0308 	add.w	r3, r3, #8
    b322:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b326:	ddeb      	ble.n	b300 <_vfprintf_r+0xe98>
    b328:	4648      	mov	r0, r9
    b32a:	4631      	mov	r1, r6
    b32c:	4652      	mov	r2, sl
    b32e:	f7ff f88d 	bl	a44c <__sprint_r>
    b332:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b336:	3304      	adds	r3, #4
    b338:	2800      	cmp	r0, #0
    b33a:	d0e1      	beq.n	b300 <_vfprintf_r+0xe98>
    b33c:	f7ff b9b4 	b.w	a6a8 <_vfprintf_r+0x240>
    b340:	9a18      	ldr	r2, [sp, #96]	; 0x60
    b342:	9819      	ldr	r0, [sp, #100]	; 0x64
    b344:	4613      	mov	r3, r2
    b346:	9213      	str	r2, [sp, #76]	; 0x4c
    b348:	f00a 020f 	and.w	r2, sl, #15
    b34c:	ea4f 111a 	mov.w	r1, sl, lsr #4
    b350:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    b354:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    b358:	5c82      	ldrb	r2, [r0, r2]
    b35a:	468a      	mov	sl, r1
    b35c:	46e3      	mov	fp, ip
    b35e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    b362:	f803 2d01 	strb.w	r2, [r3, #-1]!
    b366:	d1ef      	bne.n	b348 <_vfprintf_r+0xee0>
    b368:	9818      	ldr	r0, [sp, #96]	; 0x60
    b36a:	9313      	str	r3, [sp, #76]	; 0x4c
    b36c:	1ac0      	subs	r0, r0, r3
    b36e:	9010      	str	r0, [sp, #64]	; 0x40
    b370:	f7ff ba41 	b.w	a7f6 <_vfprintf_r+0x38e>
    b374:	2209      	movs	r2, #9
    b376:	2300      	movs	r3, #0
    b378:	4552      	cmp	r2, sl
    b37a:	eb73 000b 	sbcs.w	r0, r3, fp
    b37e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    b382:	d21f      	bcs.n	b3c4 <_vfprintf_r+0xf5c>
    b384:	4623      	mov	r3, r4
    b386:	4644      	mov	r4, r8
    b388:	46b8      	mov	r8, r7
    b38a:	461f      	mov	r7, r3
    b38c:	4650      	mov	r0, sl
    b38e:	4659      	mov	r1, fp
    b390:	220a      	movs	r2, #10
    b392:	2300      	movs	r3, #0
    b394:	f006 fb24 	bl	119e0 <__aeabi_uldivmod>
    b398:	2300      	movs	r3, #0
    b39a:	4650      	mov	r0, sl
    b39c:	4659      	mov	r1, fp
    b39e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    b3a2:	220a      	movs	r2, #10
    b3a4:	f804 cd01 	strb.w	ip, [r4, #-1]!
    b3a8:	f006 fb1a 	bl	119e0 <__aeabi_uldivmod>
    b3ac:	2209      	movs	r2, #9
    b3ae:	2300      	movs	r3, #0
    b3b0:	4682      	mov	sl, r0
    b3b2:	468b      	mov	fp, r1
    b3b4:	4552      	cmp	r2, sl
    b3b6:	eb73 030b 	sbcs.w	r3, r3, fp
    b3ba:	d3e7      	bcc.n	b38c <_vfprintf_r+0xf24>
    b3bc:	463b      	mov	r3, r7
    b3be:	4647      	mov	r7, r8
    b3c0:	46a0      	mov	r8, r4
    b3c2:	461c      	mov	r4, r3
    b3c4:	f108 30ff 	add.w	r0, r8, #4294967295
    b3c8:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    b3cc:	9013      	str	r0, [sp, #76]	; 0x4c
    b3ce:	f808 ac01 	strb.w	sl, [r8, #-1]
    b3d2:	9918      	ldr	r1, [sp, #96]	; 0x60
    b3d4:	1a09      	subs	r1, r1, r0
    b3d6:	9110      	str	r1, [sp, #64]	; 0x40
    b3d8:	f7ff ba0d 	b.w	a7f6 <_vfprintf_r+0x38e>
    b3dc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b3e0:	4648      	mov	r0, r9
    b3e2:	4631      	mov	r1, r6
    b3e4:	320c      	adds	r2, #12
    b3e6:	f7ff f831 	bl	a44c <__sprint_r>
    b3ea:	2800      	cmp	r0, #0
    b3ec:	f47f a95c 	bne.w	a6a8 <_vfprintf_r+0x240>
    b3f0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b3f4:	3404      	adds	r4, #4
    b3f6:	f7ff ba68 	b.w	a8ca <_vfprintf_r+0x462>
    b3fa:	991a      	ldr	r1, [sp, #104]	; 0x68
    b3fc:	1e4f      	subs	r7, r1, #1
    b3fe:	2f00      	cmp	r7, #0
    b400:	f77f aef1 	ble.w	b1e6 <_vfprintf_r+0xd7e>
    b404:	2f10      	cmp	r7, #16
    b406:	f8df 80c4 	ldr.w	r8, [pc, #196]	; b4cc <_vfprintf_r+0x1064>
    b40a:	dd4e      	ble.n	b4aa <_vfprintf_r+0x1042>
    b40c:	4643      	mov	r3, r8
    b40e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b412:	46a8      	mov	r8, r5
    b414:	f04f 0a10 	mov.w	sl, #16
    b418:	f10b 0b0c 	add.w	fp, fp, #12
    b41c:	461d      	mov	r5, r3
    b41e:	e002      	b.n	b426 <_vfprintf_r+0xfbe>
    b420:	3f10      	subs	r7, #16
    b422:	2f10      	cmp	r7, #16
    b424:	dd3e      	ble.n	b4a4 <_vfprintf_r+0x103c>
    b426:	f8c4 a004 	str.w	sl, [r4, #4]
    b42a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b42e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b432:	3301      	adds	r3, #1
    b434:	6025      	str	r5, [r4, #0]
    b436:	3210      	adds	r2, #16
    b438:	2b07      	cmp	r3, #7
    b43a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b43e:	f104 0408 	add.w	r4, r4, #8
    b442:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b446:	ddeb      	ble.n	b420 <_vfprintf_r+0xfb8>
    b448:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b44c:	4648      	mov	r0, r9
    b44e:	4631      	mov	r1, r6
    b450:	465a      	mov	r2, fp
    b452:	3404      	adds	r4, #4
    b454:	f7fe fffa 	bl	a44c <__sprint_r>
    b458:	2800      	cmp	r0, #0
    b45a:	d0e1      	beq.n	b420 <_vfprintf_r+0xfb8>
    b45c:	f7ff b924 	b.w	a6a8 <_vfprintf_r+0x240>
    b460:	9816      	ldr	r0, [sp, #88]	; 0x58
    b462:	2130      	movs	r1, #48	; 0x30
    b464:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b468:	2201      	movs	r2, #1
    b46a:	2302      	movs	r3, #2
    b46c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    b470:	f04c 0c02 	orr.w	ip, ip, #2
    b474:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    b478:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    b47c:	f7ff b986 	b.w	a78c <_vfprintf_r+0x324>
    b480:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b482:	1d01      	adds	r1, r0, #4
    b484:	6803      	ldr	r3, [r0, #0]
    b486:	910b      	str	r1, [sp, #44]	; 0x2c
    b488:	469a      	mov	sl, r3
    b48a:	f04f 0b00 	mov.w	fp, #0
    b48e:	f7ff b973 	b.w	a778 <_vfprintf_r+0x310>
    b492:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b494:	1d01      	adds	r1, r0, #4
    b496:	6803      	ldr	r3, [r0, #0]
    b498:	910b      	str	r1, [sp, #44]	; 0x2c
    b49a:	469a      	mov	sl, r3
    b49c:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b4a0:	f7ff bbad 	b.w	abfe <_vfprintf_r+0x796>
    b4a4:	462b      	mov	r3, r5
    b4a6:	4645      	mov	r5, r8
    b4a8:	4698      	mov	r8, r3
    b4aa:	6067      	str	r7, [r4, #4]
    b4ac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b4b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b4b4:	3301      	adds	r3, #1
    b4b6:	f8c4 8000 	str.w	r8, [r4]
    b4ba:	19d2      	adds	r2, r2, r7
    b4bc:	2b07      	cmp	r3, #7
    b4be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b4c2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b4c6:	f77f ae8d 	ble.w	b1e4 <_vfprintf_r+0xd7c>
    b4ca:	e6ad      	b.n	b228 <_vfprintf_r+0xdc0>
    b4cc:	00012610 	.word	0x00012610
    b4d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b4d4:	4648      	mov	r0, r9
    b4d6:	4631      	mov	r1, r6
    b4d8:	320c      	adds	r2, #12
    b4da:	f7fe ffb7 	bl	a44c <__sprint_r>
    b4de:	2800      	cmp	r0, #0
    b4e0:	f47f a8e2 	bne.w	a6a8 <_vfprintf_r+0x240>
    b4e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b4e8:	3404      	adds	r4, #4
    b4ea:	e660      	b.n	b1ae <_vfprintf_r+0xd46>
    b4ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b4f0:	4648      	mov	r0, r9
    b4f2:	4631      	mov	r1, r6
    b4f4:	320c      	adds	r2, #12
    b4f6:	f7fe ffa9 	bl	a44c <__sprint_r>
    b4fa:	2800      	cmp	r0, #0
    b4fc:	f47f a8d4 	bne.w	a6a8 <_vfprintf_r+0x240>
    b500:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b504:	3404      	adds	r4, #4
    b506:	e640      	b.n	b18a <_vfprintf_r+0xd22>
    b508:	2830      	cmp	r0, #48	; 0x30
    b50a:	f000 82ec 	beq.w	bae6 <_vfprintf_r+0x167e>
    b50e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b510:	2330      	movs	r3, #48	; 0x30
    b512:	f800 3d01 	strb.w	r3, [r0, #-1]!
    b516:	9918      	ldr	r1, [sp, #96]	; 0x60
    b518:	9013      	str	r0, [sp, #76]	; 0x4c
    b51a:	1a09      	subs	r1, r1, r0
    b51c:	9110      	str	r1, [sp, #64]	; 0x40
    b51e:	f7ff b96a 	b.w	a7f6 <_vfprintf_r+0x38e>
    b522:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b526:	4648      	mov	r0, r9
    b528:	4631      	mov	r1, r6
    b52a:	320c      	adds	r2, #12
    b52c:	f7fe ff8e 	bl	a44c <__sprint_r>
    b530:	2800      	cmp	r0, #0
    b532:	f47f a8b9 	bne.w	a6a8 <_vfprintf_r+0x240>
    b536:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b53a:	3404      	adds	r4, #4
    b53c:	f7ff b9f8 	b.w	a930 <_vfprintf_r+0x4c8>
    b540:	f1da 0a00 	rsbs	sl, sl, #0
    b544:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    b548:	232d      	movs	r3, #45	; 0x2d
    b54a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    b54e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    b552:	bf0c      	ite	eq
    b554:	2200      	moveq	r2, #0
    b556:	2201      	movne	r2, #1
    b558:	2301      	movs	r3, #1
    b55a:	f7ff b91b 	b.w	a794 <_vfprintf_r+0x32c>
    b55e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b560:	462b      	mov	r3, r5
    b562:	782a      	ldrb	r2, [r5, #0]
    b564:	910b      	str	r1, [sp, #44]	; 0x2c
    b566:	f7ff b82a 	b.w	a5be <_vfprintf_r+0x156>
    b56a:	462a      	mov	r2, r5
    b56c:	4645      	mov	r5, r8
    b56e:	4690      	mov	r8, r2
    b570:	605f      	str	r7, [r3, #4]
    b572:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b576:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b57a:	3201      	adds	r2, #1
    b57c:	f8c3 8000 	str.w	r8, [r3]
    b580:	19c9      	adds	r1, r1, r7
    b582:	2a07      	cmp	r2, #7
    b584:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b588:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b58c:	f73f adce 	bgt.w	b12c <_vfprintf_r+0xcc4>
    b590:	3308      	adds	r3, #8
    b592:	f7ff ba30 	b.w	a9f6 <_vfprintf_r+0x58e>
    b596:	980a      	ldr	r0, [sp, #40]	; 0x28
    b598:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    b59c:	f000 81ed 	beq.w	b97a <_vfprintf_r+0x1512>
    b5a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5a2:	4613      	mov	r3, r2
    b5a4:	1d0a      	adds	r2, r1, #4
    b5a6:	920b      	str	r2, [sp, #44]	; 0x2c
    b5a8:	f8b1 a000 	ldrh.w	sl, [r1]
    b5ac:	f1ba 0200 	subs.w	r2, sl, #0
    b5b0:	bf18      	it	ne
    b5b2:	2201      	movne	r2, #1
    b5b4:	46d2      	mov	sl, sl
    b5b6:	f04f 0b00 	mov.w	fp, #0
    b5ba:	f7ff b8e7 	b.w	a78c <_vfprintf_r+0x324>
    b5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b5c0:	f013 0f40 	tst.w	r3, #64	; 0x40
    b5c4:	f000 81cc 	beq.w	b960 <_vfprintf_r+0x14f8>
    b5c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b5ca:	2301      	movs	r3, #1
    b5cc:	1d01      	adds	r1, r0, #4
    b5ce:	910b      	str	r1, [sp, #44]	; 0x2c
    b5d0:	f8b0 a000 	ldrh.w	sl, [r0]
    b5d4:	f1ba 0200 	subs.w	r2, sl, #0
    b5d8:	bf18      	it	ne
    b5da:	2201      	movne	r2, #1
    b5dc:	46d2      	mov	sl, sl
    b5de:	f04f 0b00 	mov.w	fp, #0
    b5e2:	f7ff b8d3 	b.w	a78c <_vfprintf_r+0x324>
    b5e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b5e8:	f013 0f10 	tst.w	r3, #16
    b5ec:	f000 81a4 	beq.w	b938 <_vfprintf_r+0x14d0>
    b5f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b5f2:	9911      	ldr	r1, [sp, #68]	; 0x44
    b5f4:	f100 0a04 	add.w	sl, r0, #4
    b5f8:	6803      	ldr	r3, [r0, #0]
    b5fa:	6019      	str	r1, [r3, #0]
    b5fc:	f7fe bf9c 	b.w	a538 <_vfprintf_r+0xd0>
    b600:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b602:	1dc3      	adds	r3, r0, #7
    b604:	f023 0307 	bic.w	r3, r3, #7
    b608:	f103 0108 	add.w	r1, r3, #8
    b60c:	910b      	str	r1, [sp, #44]	; 0x2c
    b60e:	f8d3 8004 	ldr.w	r8, [r3, #4]
    b612:	f8d3 a000 	ldr.w	sl, [r3]
    b616:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    b61a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    b61e:	f7ff bb11 	b.w	ac44 <_vfprintf_r+0x7dc>
    b622:	462a      	mov	r2, r5
    b624:	4645      	mov	r5, r8
    b626:	4690      	mov	r8, r2
    b628:	605c      	str	r4, [r3, #4]
    b62a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b62e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b632:	3201      	adds	r2, #1
    b634:	f8c3 8000 	str.w	r8, [r3]
    b638:	1909      	adds	r1, r1, r4
    b63a:	2a07      	cmp	r2, #7
    b63c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b640:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b644:	f300 82ea 	bgt.w	bc1c <_vfprintf_r+0x17b4>
    b648:	3308      	adds	r3, #8
    b64a:	990a      	ldr	r1, [sp, #40]	; 0x28
    b64c:	f011 0f01 	tst.w	r1, #1
    b650:	f43f a9d1 	beq.w	a9f6 <_vfprintf_r+0x58e>
    b654:	2201      	movs	r2, #1
    b656:	605a      	str	r2, [r3, #4]
    b658:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b65c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b660:	3201      	adds	r2, #1
    b662:	981d      	ldr	r0, [sp, #116]	; 0x74
    b664:	3101      	adds	r1, #1
    b666:	2a07      	cmp	r2, #7
    b668:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b66c:	6018      	str	r0, [r3, #0]
    b66e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b672:	f73f ad5b 	bgt.w	b12c <_vfprintf_r+0xcc4>
    b676:	3308      	adds	r3, #8
    b678:	f7ff b9bd 	b.w	a9f6 <_vfprintf_r+0x58e>
    b67c:	232d      	movs	r3, #45	; 0x2d
    b67e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    b682:	f7ff baf2 	b.w	ac6a <_vfprintf_r+0x802>
    b686:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b68a:	4648      	mov	r0, r9
    b68c:	4631      	mov	r1, r6
    b68e:	320c      	adds	r2, #12
    b690:	f7fe fedc 	bl	a44c <__sprint_r>
    b694:	2800      	cmp	r0, #0
    b696:	f47f a807 	bne.w	a6a8 <_vfprintf_r+0x240>
    b69a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b69e:	3304      	adds	r3, #4
    b6a0:	e456      	b.n	af50 <_vfprintf_r+0xae8>
    b6a2:	2301      	movs	r3, #1
    b6a4:	6063      	str	r3, [r4, #4]
    b6a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b6aa:	f242 53d0 	movw	r3, #9680	; 0x25d0
    b6ae:	f2c0 0301 	movt	r3, #1
    b6b2:	6023      	str	r3, [r4, #0]
    b6b4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b6b8:	3201      	adds	r2, #1
    b6ba:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b6be:	3301      	adds	r3, #1
    b6c0:	2a07      	cmp	r2, #7
    b6c2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b6c6:	bfd8      	it	le
    b6c8:	f104 0308 	addle.w	r3, r4, #8
    b6cc:	f300 8187 	bgt.w	b9de <_vfprintf_r+0x1576>
    b6d0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b6d4:	b93a      	cbnz	r2, b6e6 <_vfprintf_r+0x127e>
    b6d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    b6d8:	b92a      	cbnz	r2, b6e6 <_vfprintf_r+0x127e>
    b6da:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b6de:	f01c 0f01 	tst.w	ip, #1
    b6e2:	f43f a988 	beq.w	a9f6 <_vfprintf_r+0x58e>
    b6e6:	2201      	movs	r2, #1
    b6e8:	605a      	str	r2, [r3, #4]
    b6ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b6ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b6f2:	3201      	adds	r2, #1
    b6f4:	981d      	ldr	r0, [sp, #116]	; 0x74
    b6f6:	3101      	adds	r1, #1
    b6f8:	2a07      	cmp	r2, #7
    b6fa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b6fe:	6018      	str	r0, [r3, #0]
    b700:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b704:	f300 8179 	bgt.w	b9fa <_vfprintf_r+0x1592>
    b708:	3308      	adds	r3, #8
    b70a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b70e:	427f      	negs	r7, r7
    b710:	2f00      	cmp	r7, #0
    b712:	f340 81b3 	ble.w	ba7c <_vfprintf_r+0x1614>
    b716:	2f10      	cmp	r7, #16
    b718:	f8df 8650 	ldr.w	r8, [pc, #1616]	; bd6c <_vfprintf_r+0x1904>
    b71c:	f340 81d2 	ble.w	bac4 <_vfprintf_r+0x165c>
    b720:	4642      	mov	r2, r8
    b722:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b726:	46a8      	mov	r8, r5
    b728:	2410      	movs	r4, #16
    b72a:	f10a 0a0c 	add.w	sl, sl, #12
    b72e:	4615      	mov	r5, r2
    b730:	e003      	b.n	b73a <_vfprintf_r+0x12d2>
    b732:	3f10      	subs	r7, #16
    b734:	2f10      	cmp	r7, #16
    b736:	f340 81c2 	ble.w	babe <_vfprintf_r+0x1656>
    b73a:	605c      	str	r4, [r3, #4]
    b73c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b740:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b744:	3201      	adds	r2, #1
    b746:	601d      	str	r5, [r3, #0]
    b748:	3110      	adds	r1, #16
    b74a:	2a07      	cmp	r2, #7
    b74c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b750:	f103 0308 	add.w	r3, r3, #8
    b754:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b758:	ddeb      	ble.n	b732 <_vfprintf_r+0x12ca>
    b75a:	4648      	mov	r0, r9
    b75c:	4631      	mov	r1, r6
    b75e:	4652      	mov	r2, sl
    b760:	f7fe fe74 	bl	a44c <__sprint_r>
    b764:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b768:	3304      	adds	r3, #4
    b76a:	2800      	cmp	r0, #0
    b76c:	d0e1      	beq.n	b732 <_vfprintf_r+0x12ca>
    b76e:	f7fe bf9b 	b.w	a6a8 <_vfprintf_r+0x240>
    b772:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b774:	1c6b      	adds	r3, r5, #1
    b776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b778:	f042 0220 	orr.w	r2, r2, #32
    b77c:	920a      	str	r2, [sp, #40]	; 0x28
    b77e:	786a      	ldrb	r2, [r5, #1]
    b780:	910b      	str	r1, [sp, #44]	; 0x2c
    b782:	f7fe bf1c 	b.w	a5be <_vfprintf_r+0x156>
    b786:	4650      	mov	r0, sl
    b788:	4641      	mov	r1, r8
    b78a:	f003 fc61 	bl	f050 <__isnand>
    b78e:	2800      	cmp	r0, #0
    b790:	f040 80ff 	bne.w	b992 <_vfprintf_r+0x152a>
    b794:	f1b7 3fff 	cmp.w	r7, #4294967295
    b798:	f000 8251 	beq.w	bc3e <_vfprintf_r+0x17d6>
    b79c:	9816      	ldr	r0, [sp, #88]	; 0x58
    b79e:	2867      	cmp	r0, #103	; 0x67
    b7a0:	bf14      	ite	ne
    b7a2:	2300      	movne	r3, #0
    b7a4:	2301      	moveq	r3, #1
    b7a6:	2847      	cmp	r0, #71	; 0x47
    b7a8:	bf08      	it	eq
    b7aa:	f043 0301 	orreq.w	r3, r3, #1
    b7ae:	b113      	cbz	r3, b7b6 <_vfprintf_r+0x134e>
    b7b0:	2f00      	cmp	r7, #0
    b7b2:	bf08      	it	eq
    b7b4:	2701      	moveq	r7, #1
    b7b6:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    b7ba:	4643      	mov	r3, r8
    b7bc:	4652      	mov	r2, sl
    b7be:	990a      	ldr	r1, [sp, #40]	; 0x28
    b7c0:	e9c0 2300 	strd	r2, r3, [r0]
    b7c4:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    b7c8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    b7cc:	910a      	str	r1, [sp, #40]	; 0x28
    b7ce:	2b00      	cmp	r3, #0
    b7d0:	f2c0 8264 	blt.w	bc9c <_vfprintf_r+0x1834>
    b7d4:	2100      	movs	r1, #0
    b7d6:	9117      	str	r1, [sp, #92]	; 0x5c
    b7d8:	9816      	ldr	r0, [sp, #88]	; 0x58
    b7da:	2866      	cmp	r0, #102	; 0x66
    b7dc:	bf14      	ite	ne
    b7de:	2300      	movne	r3, #0
    b7e0:	2301      	moveq	r3, #1
    b7e2:	2846      	cmp	r0, #70	; 0x46
    b7e4:	bf08      	it	eq
    b7e6:	f043 0301 	orreq.w	r3, r3, #1
    b7ea:	9310      	str	r3, [sp, #64]	; 0x40
    b7ec:	2b00      	cmp	r3, #0
    b7ee:	f000 81d1 	beq.w	bb94 <_vfprintf_r+0x172c>
    b7f2:	46bc      	mov	ip, r7
    b7f4:	2303      	movs	r3, #3
    b7f6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    b7fa:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    b7fe:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    b802:	4648      	mov	r0, r9
    b804:	9300      	str	r3, [sp, #0]
    b806:	9102      	str	r1, [sp, #8]
    b808:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    b80c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b810:	310c      	adds	r1, #12
    b812:	f8cd c004 	str.w	ip, [sp, #4]
    b816:	9103      	str	r1, [sp, #12]
    b818:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    b81c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    b820:	9104      	str	r1, [sp, #16]
    b822:	f000 fbc5 	bl	bfb0 <_dtoa_r>
    b826:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b828:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    b82c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    b830:	bf18      	it	ne
    b832:	2301      	movne	r3, #1
    b834:	2a47      	cmp	r2, #71	; 0x47
    b836:	bf0c      	ite	eq
    b838:	2300      	moveq	r3, #0
    b83a:	f003 0301 	andne.w	r3, r3, #1
    b83e:	9013      	str	r0, [sp, #76]	; 0x4c
    b840:	b933      	cbnz	r3, b850 <_vfprintf_r+0x13e8>
    b842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b844:	f013 0f01 	tst.w	r3, #1
    b848:	bf08      	it	eq
    b84a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    b84e:	d016      	beq.n	b87e <_vfprintf_r+0x1416>
    b850:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b852:	9910      	ldr	r1, [sp, #64]	; 0x40
    b854:	eb00 0b0c 	add.w	fp, r0, ip
    b858:	b131      	cbz	r1, b868 <_vfprintf_r+0x1400>
    b85a:	7803      	ldrb	r3, [r0, #0]
    b85c:	2b30      	cmp	r3, #48	; 0x30
    b85e:	f000 80da 	beq.w	ba16 <_vfprintf_r+0x15ae>
    b862:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    b866:	449b      	add	fp, r3
    b868:	4650      	mov	r0, sl
    b86a:	2200      	movs	r2, #0
    b86c:	2300      	movs	r3, #0
    b86e:	4641      	mov	r1, r8
    b870:	f005 ff9e 	bl	117b0 <__aeabi_dcmpeq>
    b874:	2800      	cmp	r0, #0
    b876:	f000 81c2 	beq.w	bbfe <_vfprintf_r+0x1796>
    b87a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    b87e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b880:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b882:	2a67      	cmp	r2, #103	; 0x67
    b884:	bf14      	ite	ne
    b886:	2300      	movne	r3, #0
    b888:	2301      	moveq	r3, #1
    b88a:	2a47      	cmp	r2, #71	; 0x47
    b88c:	bf08      	it	eq
    b88e:	f043 0301 	orreq.w	r3, r3, #1
    b892:	ebc0 000b 	rsb	r0, r0, fp
    b896:	901a      	str	r0, [sp, #104]	; 0x68
    b898:	2b00      	cmp	r3, #0
    b89a:	f000 818a 	beq.w	bbb2 <_vfprintf_r+0x174a>
    b89e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    b8a2:	f111 0f03 	cmn.w	r1, #3
    b8a6:	9110      	str	r1, [sp, #64]	; 0x40
    b8a8:	db02      	blt.n	b8b0 <_vfprintf_r+0x1448>
    b8aa:	428f      	cmp	r7, r1
    b8ac:	f280 818c 	bge.w	bbc8 <_vfprintf_r+0x1760>
    b8b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b8b2:	3a02      	subs	r2, #2
    b8b4:	9216      	str	r2, [sp, #88]	; 0x58
    b8b6:	9910      	ldr	r1, [sp, #64]	; 0x40
    b8b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b8ba:	1e4b      	subs	r3, r1, #1
    b8bc:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    b8c0:	2b00      	cmp	r3, #0
    b8c2:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    b8c6:	f2c0 8234 	blt.w	bd32 <_vfprintf_r+0x18ca>
    b8ca:	222b      	movs	r2, #43	; 0x2b
    b8cc:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    b8d0:	2b09      	cmp	r3, #9
    b8d2:	f300 81b6 	bgt.w	bc42 <_vfprintf_r+0x17da>
    b8d6:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    b8da:	3330      	adds	r3, #48	; 0x30
    b8dc:	3204      	adds	r2, #4
    b8de:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    b8e2:	2330      	movs	r3, #48	; 0x30
    b8e4:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    b8e8:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    b8ec:	981a      	ldr	r0, [sp, #104]	; 0x68
    b8ee:	991a      	ldr	r1, [sp, #104]	; 0x68
    b8f0:	1ad3      	subs	r3, r2, r3
    b8f2:	1818      	adds	r0, r3, r0
    b8f4:	931c      	str	r3, [sp, #112]	; 0x70
    b8f6:	2901      	cmp	r1, #1
    b8f8:	9010      	str	r0, [sp, #64]	; 0x40
    b8fa:	f340 8210 	ble.w	bd1e <_vfprintf_r+0x18b6>
    b8fe:	9810      	ldr	r0, [sp, #64]	; 0x40
    b900:	3001      	adds	r0, #1
    b902:	9010      	str	r0, [sp, #64]	; 0x40
    b904:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    b908:	910c      	str	r1, [sp, #48]	; 0x30
    b90a:	9817      	ldr	r0, [sp, #92]	; 0x5c
    b90c:	2800      	cmp	r0, #0
    b90e:	f000 816e 	beq.w	bbee <_vfprintf_r+0x1786>
    b912:	232d      	movs	r3, #45	; 0x2d
    b914:	2100      	movs	r1, #0
    b916:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    b91a:	9117      	str	r1, [sp, #92]	; 0x5c
    b91c:	f7fe bf74 	b.w	a808 <_vfprintf_r+0x3a0>
    b920:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b922:	f04f 0c00 	mov.w	ip, #0
    b926:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b92a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    b92e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    b932:	920c      	str	r2, [sp, #48]	; 0x30
    b934:	f7fe bf67 	b.w	a806 <_vfprintf_r+0x39e>
    b938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b93a:	f012 0f40 	tst.w	r2, #64	; 0x40
    b93e:	bf17      	itett	ne
    b940:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    b942:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    b944:	9911      	ldrne	r1, [sp, #68]	; 0x44
    b946:	f100 0a04 	addne.w	sl, r0, #4
    b94a:	bf11      	iteee	ne
    b94c:	6803      	ldrne	r3, [r0, #0]
    b94e:	f102 0a04 	addeq.w	sl, r2, #4
    b952:	6813      	ldreq	r3, [r2, #0]
    b954:	9811      	ldreq	r0, [sp, #68]	; 0x44
    b956:	bf14      	ite	ne
    b958:	8019      	strhne	r1, [r3, #0]
    b95a:	6018      	streq	r0, [r3, #0]
    b95c:	f7fe bdec 	b.w	a538 <_vfprintf_r+0xd0>
    b960:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b962:	1d13      	adds	r3, r2, #4
    b964:	930b      	str	r3, [sp, #44]	; 0x2c
    b966:	6811      	ldr	r1, [r2, #0]
    b968:	2301      	movs	r3, #1
    b96a:	1e0a      	subs	r2, r1, #0
    b96c:	bf18      	it	ne
    b96e:	2201      	movne	r2, #1
    b970:	468a      	mov	sl, r1
    b972:	f04f 0b00 	mov.w	fp, #0
    b976:	f7fe bf09 	b.w	a78c <_vfprintf_r+0x324>
    b97a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b97c:	1d02      	adds	r2, r0, #4
    b97e:	920b      	str	r2, [sp, #44]	; 0x2c
    b980:	6801      	ldr	r1, [r0, #0]
    b982:	1e0a      	subs	r2, r1, #0
    b984:	bf18      	it	ne
    b986:	2201      	movne	r2, #1
    b988:	468a      	mov	sl, r1
    b98a:	f04f 0b00 	mov.w	fp, #0
    b98e:	f7fe befd 	b.w	a78c <_vfprintf_r+0x324>
    b992:	f242 52b0 	movw	r2, #9648	; 0x25b0
    b996:	f242 53ac 	movw	r3, #9644	; 0x25ac
    b99a:	9916      	ldr	r1, [sp, #88]	; 0x58
    b99c:	f2c0 0301 	movt	r3, #1
    b9a0:	f2c0 0201 	movt	r2, #1
    b9a4:	2003      	movs	r0, #3
    b9a6:	2947      	cmp	r1, #71	; 0x47
    b9a8:	bfd8      	it	le
    b9aa:	461a      	movle	r2, r3
    b9ac:	9213      	str	r2, [sp, #76]	; 0x4c
    b9ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b9b0:	900c      	str	r0, [sp, #48]	; 0x30
    b9b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    b9b6:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    b9ba:	920a      	str	r2, [sp, #40]	; 0x28
    b9bc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b9c0:	9010      	str	r0, [sp, #64]	; 0x40
    b9c2:	f7fe bf20 	b.w	a806 <_vfprintf_r+0x39e>
    b9c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b9ca:	4648      	mov	r0, r9
    b9cc:	4631      	mov	r1, r6
    b9ce:	320c      	adds	r2, #12
    b9d0:	f7fe fd3c 	bl	a44c <__sprint_r>
    b9d4:	2800      	cmp	r0, #0
    b9d6:	f47e ae67 	bne.w	a6a8 <_vfprintf_r+0x240>
    b9da:	f7fe be62 	b.w	a6a2 <_vfprintf_r+0x23a>
    b9de:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b9e2:	4648      	mov	r0, r9
    b9e4:	4631      	mov	r1, r6
    b9e6:	320c      	adds	r2, #12
    b9e8:	f7fe fd30 	bl	a44c <__sprint_r>
    b9ec:	2800      	cmp	r0, #0
    b9ee:	f47e ae5b 	bne.w	a6a8 <_vfprintf_r+0x240>
    b9f2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b9f6:	3304      	adds	r3, #4
    b9f8:	e66a      	b.n	b6d0 <_vfprintf_r+0x1268>
    b9fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b9fe:	4648      	mov	r0, r9
    ba00:	4631      	mov	r1, r6
    ba02:	320c      	adds	r2, #12
    ba04:	f7fe fd22 	bl	a44c <__sprint_r>
    ba08:	2800      	cmp	r0, #0
    ba0a:	f47e ae4d 	bne.w	a6a8 <_vfprintf_r+0x240>
    ba0e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ba12:	3304      	adds	r3, #4
    ba14:	e679      	b.n	b70a <_vfprintf_r+0x12a2>
    ba16:	4650      	mov	r0, sl
    ba18:	2200      	movs	r2, #0
    ba1a:	2300      	movs	r3, #0
    ba1c:	4641      	mov	r1, r8
    ba1e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    ba22:	f005 fec5 	bl	117b0 <__aeabi_dcmpeq>
    ba26:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    ba2a:	2800      	cmp	r0, #0
    ba2c:	f47f af19 	bne.w	b862 <_vfprintf_r+0x13fa>
    ba30:	f1cc 0301 	rsb	r3, ip, #1
    ba34:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    ba38:	e715      	b.n	b866 <_vfprintf_r+0x13fe>
    ba3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    ba3c:	4252      	negs	r2, r2
    ba3e:	920f      	str	r2, [sp, #60]	; 0x3c
    ba40:	f7ff b887 	b.w	ab52 <_vfprintf_r+0x6ea>
    ba44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ba48:	4648      	mov	r0, r9
    ba4a:	4631      	mov	r1, r6
    ba4c:	320c      	adds	r2, #12
    ba4e:	f7fe fcfd 	bl	a44c <__sprint_r>
    ba52:	2800      	cmp	r0, #0
    ba54:	f47e ae28 	bne.w	a6a8 <_vfprintf_r+0x240>
    ba58:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ba5c:	3304      	adds	r3, #4
    ba5e:	f7ff ba93 	b.w	af88 <_vfprintf_r+0xb20>
    ba62:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ba66:	4648      	mov	r0, r9
    ba68:	4631      	mov	r1, r6
    ba6a:	320c      	adds	r2, #12
    ba6c:	f7fe fcee 	bl	a44c <__sprint_r>
    ba70:	2800      	cmp	r0, #0
    ba72:	f47e ae19 	bne.w	a6a8 <_vfprintf_r+0x240>
    ba76:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ba7a:	3304      	adds	r3, #4
    ba7c:	991a      	ldr	r1, [sp, #104]	; 0x68
    ba7e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ba80:	6059      	str	r1, [r3, #4]
    ba82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ba86:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ba8a:	6018      	str	r0, [r3, #0]
    ba8c:	3201      	adds	r2, #1
    ba8e:	981a      	ldr	r0, [sp, #104]	; 0x68
    ba90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ba94:	1809      	adds	r1, r1, r0
    ba96:	2a07      	cmp	r2, #7
    ba98:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    ba9c:	f73f ab46 	bgt.w	b12c <_vfprintf_r+0xcc4>
    baa0:	3308      	adds	r3, #8
    baa2:	f7fe bfa8 	b.w	a9f6 <_vfprintf_r+0x58e>
    baa6:	2100      	movs	r1, #0
    baa8:	9117      	str	r1, [sp, #92]	; 0x5c
    baaa:	f7fc f81d 	bl	7ae8 <strlen>
    baae:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bab2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bab6:	9010      	str	r0, [sp, #64]	; 0x40
    bab8:	920c      	str	r2, [sp, #48]	; 0x30
    baba:	f7fe bea4 	b.w	a806 <_vfprintf_r+0x39e>
    babe:	462a      	mov	r2, r5
    bac0:	4645      	mov	r5, r8
    bac2:	4690      	mov	r8, r2
    bac4:	605f      	str	r7, [r3, #4]
    bac6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    baca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bace:	3201      	adds	r2, #1
    bad0:	f8c3 8000 	str.w	r8, [r3]
    bad4:	19c9      	adds	r1, r1, r7
    bad6:	2a07      	cmp	r2, #7
    bad8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    badc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bae0:	dcbf      	bgt.n	ba62 <_vfprintf_r+0x15fa>
    bae2:	3308      	adds	r3, #8
    bae4:	e7ca      	b.n	ba7c <_vfprintf_r+0x1614>
    bae6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bae8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    baea:	1a51      	subs	r1, r2, r1
    baec:	9110      	str	r1, [sp, #64]	; 0x40
    baee:	f7fe be82 	b.w	a7f6 <_vfprintf_r+0x38e>
    baf2:	4648      	mov	r0, r9
    baf4:	4631      	mov	r1, r6
    baf6:	f000 f949 	bl	bd8c <__swsetup_r>
    bafa:	2800      	cmp	r0, #0
    bafc:	f47e add8 	bne.w	a6b0 <_vfprintf_r+0x248>
    bb00:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    bb04:	fa1f f38c 	uxth.w	r3, ip
    bb08:	f7fe bcf6 	b.w	a4f8 <_vfprintf_r+0x90>
    bb0c:	2f06      	cmp	r7, #6
    bb0e:	bf28      	it	cs
    bb10:	2706      	movcs	r7, #6
    bb12:	f242 51c8 	movw	r1, #9672	; 0x25c8
    bb16:	f2c0 0101 	movt	r1, #1
    bb1a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    bb1e:	9710      	str	r7, [sp, #64]	; 0x40
    bb20:	9113      	str	r1, [sp, #76]	; 0x4c
    bb22:	920c      	str	r2, [sp, #48]	; 0x30
    bb24:	f7fe bfe8 	b.w	aaf8 <_vfprintf_r+0x690>
    bb28:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb2c:	4648      	mov	r0, r9
    bb2e:	4631      	mov	r1, r6
    bb30:	320c      	adds	r2, #12
    bb32:	f7fe fc8b 	bl	a44c <__sprint_r>
    bb36:	2800      	cmp	r0, #0
    bb38:	f47e adb6 	bne.w	a6a8 <_vfprintf_r+0x240>
    bb3c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bb40:	3304      	adds	r3, #4
    bb42:	f7ff bbc8 	b.w	b2d6 <_vfprintf_r+0xe6e>
    bb46:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb4a:	4648      	mov	r0, r9
    bb4c:	4631      	mov	r1, r6
    bb4e:	320c      	adds	r2, #12
    bb50:	f7fe fc7c 	bl	a44c <__sprint_r>
    bb54:	2800      	cmp	r0, #0
    bb56:	f47e ada7 	bne.w	a6a8 <_vfprintf_r+0x240>
    bb5a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bb5e:	3304      	adds	r3, #4
    bb60:	f7ff bace 	b.w	b100 <_vfprintf_r+0xc98>
    bb64:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bb68:	4648      	mov	r0, r9
    bb6a:	4631      	mov	r1, r6
    bb6c:	320c      	adds	r2, #12
    bb6e:	f7fe fc6d 	bl	a44c <__sprint_r>
    bb72:	2800      	cmp	r0, #0
    bb74:	f47e ad98 	bne.w	a6a8 <_vfprintf_r+0x240>
    bb78:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bb7c:	3404      	adds	r4, #4
    bb7e:	f7ff baa9 	b.w	b0d4 <_vfprintf_r+0xc6c>
    bb82:	9710      	str	r7, [sp, #64]	; 0x40
    bb84:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    bb88:	9017      	str	r0, [sp, #92]	; 0x5c
    bb8a:	970c      	str	r7, [sp, #48]	; 0x30
    bb8c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bb90:	f7fe be39 	b.w	a806 <_vfprintf_r+0x39e>
    bb94:	9916      	ldr	r1, [sp, #88]	; 0x58
    bb96:	2965      	cmp	r1, #101	; 0x65
    bb98:	bf14      	ite	ne
    bb9a:	2300      	movne	r3, #0
    bb9c:	2301      	moveq	r3, #1
    bb9e:	2945      	cmp	r1, #69	; 0x45
    bba0:	bf08      	it	eq
    bba2:	f043 0301 	orreq.w	r3, r3, #1
    bba6:	2b00      	cmp	r3, #0
    bba8:	d046      	beq.n	bc38 <_vfprintf_r+0x17d0>
    bbaa:	f107 0c01 	add.w	ip, r7, #1
    bbae:	2302      	movs	r3, #2
    bbb0:	e621      	b.n	b7f6 <_vfprintf_r+0x138e>
    bbb2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    bbb4:	2b65      	cmp	r3, #101	; 0x65
    bbb6:	dd76      	ble.n	bca6 <_vfprintf_r+0x183e>
    bbb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bbba:	2a66      	cmp	r2, #102	; 0x66
    bbbc:	bf1c      	itt	ne
    bbbe:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    bbc2:	9310      	strne	r3, [sp, #64]	; 0x40
    bbc4:	f000 8083 	beq.w	bcce <_vfprintf_r+0x1866>
    bbc8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    bbca:	9810      	ldr	r0, [sp, #64]	; 0x40
    bbcc:	4283      	cmp	r3, r0
    bbce:	dc6e      	bgt.n	bcae <_vfprintf_r+0x1846>
    bbd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    bbd2:	f011 0f01 	tst.w	r1, #1
    bbd6:	f040 808e 	bne.w	bcf6 <_vfprintf_r+0x188e>
    bbda:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bbde:	2367      	movs	r3, #103	; 0x67
    bbe0:	920c      	str	r2, [sp, #48]	; 0x30
    bbe2:	9316      	str	r3, [sp, #88]	; 0x58
    bbe4:	e691      	b.n	b90a <_vfprintf_r+0x14a2>
    bbe6:	2700      	movs	r7, #0
    bbe8:	461d      	mov	r5, r3
    bbea:	f7fe bce9 	b.w	a5c0 <_vfprintf_r+0x158>
    bbee:	9910      	ldr	r1, [sp, #64]	; 0x40
    bbf0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bbf4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    bbf8:	910c      	str	r1, [sp, #48]	; 0x30
    bbfa:	f7fe be04 	b.w	a806 <_vfprintf_r+0x39e>
    bbfe:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    bc02:	459b      	cmp	fp, r3
    bc04:	bf98      	it	ls
    bc06:	469b      	movls	fp, r3
    bc08:	f67f ae39 	bls.w	b87e <_vfprintf_r+0x1416>
    bc0c:	2230      	movs	r2, #48	; 0x30
    bc0e:	f803 2b01 	strb.w	r2, [r3], #1
    bc12:	459b      	cmp	fp, r3
    bc14:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    bc18:	d8f9      	bhi.n	bc0e <_vfprintf_r+0x17a6>
    bc1a:	e630      	b.n	b87e <_vfprintf_r+0x1416>
    bc1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc20:	4648      	mov	r0, r9
    bc22:	4631      	mov	r1, r6
    bc24:	320c      	adds	r2, #12
    bc26:	f7fe fc11 	bl	a44c <__sprint_r>
    bc2a:	2800      	cmp	r0, #0
    bc2c:	f47e ad3c 	bne.w	a6a8 <_vfprintf_r+0x240>
    bc30:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bc34:	3304      	adds	r3, #4
    bc36:	e508      	b.n	b64a <_vfprintf_r+0x11e2>
    bc38:	46bc      	mov	ip, r7
    bc3a:	3302      	adds	r3, #2
    bc3c:	e5db      	b.n	b7f6 <_vfprintf_r+0x138e>
    bc3e:	3707      	adds	r7, #7
    bc40:	e5b9      	b.n	b7b6 <_vfprintf_r+0x134e>
    bc42:	f246 6c67 	movw	ip, #26215	; 0x6667
    bc46:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    bc4a:	3103      	adds	r1, #3
    bc4c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    bc50:	fb8c 2003 	smull	r2, r0, ip, r3
    bc54:	17da      	asrs	r2, r3, #31
    bc56:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    bc5a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    bc5e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    bc62:	4613      	mov	r3, r2
    bc64:	3030      	adds	r0, #48	; 0x30
    bc66:	2a09      	cmp	r2, #9
    bc68:	f801 0d01 	strb.w	r0, [r1, #-1]!
    bc6c:	dcf0      	bgt.n	bc50 <_vfprintf_r+0x17e8>
    bc6e:	3330      	adds	r3, #48	; 0x30
    bc70:	1e48      	subs	r0, r1, #1
    bc72:	b2da      	uxtb	r2, r3
    bc74:	f801 2c01 	strb.w	r2, [r1, #-1]
    bc78:	9b07      	ldr	r3, [sp, #28]
    bc7a:	4283      	cmp	r3, r0
    bc7c:	d96a      	bls.n	bd54 <_vfprintf_r+0x18ec>
    bc7e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    bc82:	3303      	adds	r3, #3
    bc84:	e001      	b.n	bc8a <_vfprintf_r+0x1822>
    bc86:	f811 2b01 	ldrb.w	r2, [r1], #1
    bc8a:	f803 2c01 	strb.w	r2, [r3, #-1]
    bc8e:	461a      	mov	r2, r3
    bc90:	f8dd c01c 	ldr.w	ip, [sp, #28]
    bc94:	3301      	adds	r3, #1
    bc96:	458c      	cmp	ip, r1
    bc98:	d8f5      	bhi.n	bc86 <_vfprintf_r+0x181e>
    bc9a:	e625      	b.n	b8e8 <_vfprintf_r+0x1480>
    bc9c:	222d      	movs	r2, #45	; 0x2d
    bc9e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    bca2:	9217      	str	r2, [sp, #92]	; 0x5c
    bca4:	e598      	b.n	b7d8 <_vfprintf_r+0x1370>
    bca6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    bcaa:	9010      	str	r0, [sp, #64]	; 0x40
    bcac:	e603      	b.n	b8b6 <_vfprintf_r+0x144e>
    bcae:	9b10      	ldr	r3, [sp, #64]	; 0x40
    bcb0:	991a      	ldr	r1, [sp, #104]	; 0x68
    bcb2:	2b00      	cmp	r3, #0
    bcb4:	bfda      	itte	le
    bcb6:	9810      	ldrle	r0, [sp, #64]	; 0x40
    bcb8:	f1c0 0302 	rsble	r3, r0, #2
    bcbc:	2301      	movgt	r3, #1
    bcbe:	185b      	adds	r3, r3, r1
    bcc0:	2267      	movs	r2, #103	; 0x67
    bcc2:	9310      	str	r3, [sp, #64]	; 0x40
    bcc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    bcc8:	9216      	str	r2, [sp, #88]	; 0x58
    bcca:	930c      	str	r3, [sp, #48]	; 0x30
    bccc:	e61d      	b.n	b90a <_vfprintf_r+0x14a2>
    bcce:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    bcd2:	2800      	cmp	r0, #0
    bcd4:	9010      	str	r0, [sp, #64]	; 0x40
    bcd6:	dd31      	ble.n	bd3c <_vfprintf_r+0x18d4>
    bcd8:	b91f      	cbnz	r7, bce2 <_vfprintf_r+0x187a>
    bcda:	990a      	ldr	r1, [sp, #40]	; 0x28
    bcdc:	f011 0f01 	tst.w	r1, #1
    bce0:	d00e      	beq.n	bd00 <_vfprintf_r+0x1898>
    bce2:	9810      	ldr	r0, [sp, #64]	; 0x40
    bce4:	2166      	movs	r1, #102	; 0x66
    bce6:	9116      	str	r1, [sp, #88]	; 0x58
    bce8:	1c43      	adds	r3, r0, #1
    bcea:	19db      	adds	r3, r3, r7
    bcec:	9310      	str	r3, [sp, #64]	; 0x40
    bcee:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    bcf2:	920c      	str	r2, [sp, #48]	; 0x30
    bcf4:	e609      	b.n	b90a <_vfprintf_r+0x14a2>
    bcf6:	9810      	ldr	r0, [sp, #64]	; 0x40
    bcf8:	2167      	movs	r1, #103	; 0x67
    bcfa:	9116      	str	r1, [sp, #88]	; 0x58
    bcfc:	3001      	adds	r0, #1
    bcfe:	9010      	str	r0, [sp, #64]	; 0x40
    bd00:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bd04:	920c      	str	r2, [sp, #48]	; 0x30
    bd06:	e600      	b.n	b90a <_vfprintf_r+0x14a2>
    bd08:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bd0a:	781a      	ldrb	r2, [r3, #0]
    bd0c:	680f      	ldr	r7, [r1, #0]
    bd0e:	3104      	adds	r1, #4
    bd10:	910b      	str	r1, [sp, #44]	; 0x2c
    bd12:	2f00      	cmp	r7, #0
    bd14:	bfb8      	it	lt
    bd16:	f04f 37ff 	movlt.w	r7, #4294967295
    bd1a:	f7fe bc50 	b.w	a5be <_vfprintf_r+0x156>
    bd1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bd20:	f012 0f01 	tst.w	r2, #1
    bd24:	bf04      	itt	eq
    bd26:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    bd2a:	930c      	streq	r3, [sp, #48]	; 0x30
    bd2c:	f43f aded 	beq.w	b90a <_vfprintf_r+0x14a2>
    bd30:	e5e5      	b.n	b8fe <_vfprintf_r+0x1496>
    bd32:	222d      	movs	r2, #45	; 0x2d
    bd34:	425b      	negs	r3, r3
    bd36:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    bd3a:	e5c9      	b.n	b8d0 <_vfprintf_r+0x1468>
    bd3c:	b977      	cbnz	r7, bd5c <_vfprintf_r+0x18f4>
    bd3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bd40:	f013 0f01 	tst.w	r3, #1
    bd44:	d10a      	bne.n	bd5c <_vfprintf_r+0x18f4>
    bd46:	f04f 0c01 	mov.w	ip, #1
    bd4a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    bd4e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    bd52:	e5da      	b.n	b90a <_vfprintf_r+0x14a2>
    bd54:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    bd58:	3202      	adds	r2, #2
    bd5a:	e5c5      	b.n	b8e8 <_vfprintf_r+0x1480>
    bd5c:	3702      	adds	r7, #2
    bd5e:	2166      	movs	r1, #102	; 0x66
    bd60:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    bd64:	9710      	str	r7, [sp, #64]	; 0x40
    bd66:	9116      	str	r1, [sp, #88]	; 0x58
    bd68:	920c      	str	r2, [sp, #48]	; 0x30
    bd6a:	e5ce      	b.n	b90a <_vfprintf_r+0x14a2>
    bd6c:	00012610 	.word	0x00012610

0000bd70 <vfprintf>:
    bd70:	b410      	push	{r4}
    bd72:	f240 046c 	movw	r4, #108	; 0x6c
    bd76:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bd7a:	468c      	mov	ip, r1
    bd7c:	4613      	mov	r3, r2
    bd7e:	4601      	mov	r1, r0
    bd80:	4662      	mov	r2, ip
    bd82:	6820      	ldr	r0, [r4, #0]
    bd84:	bc10      	pop	{r4}
    bd86:	f7fe bb6f 	b.w	a468 <_vfprintf_r>
    bd8a:	bf00      	nop

0000bd8c <__swsetup_r>:
    bd8c:	b570      	push	{r4, r5, r6, lr}
    bd8e:	f240 056c 	movw	r5, #108	; 0x6c
    bd92:	f2c2 0500 	movt	r5, #8192	; 0x2000
    bd96:	4606      	mov	r6, r0
    bd98:	460c      	mov	r4, r1
    bd9a:	6828      	ldr	r0, [r5, #0]
    bd9c:	b110      	cbz	r0, bda4 <__swsetup_r+0x18>
    bd9e:	6983      	ldr	r3, [r0, #24]
    bda0:	2b00      	cmp	r3, #0
    bda2:	d036      	beq.n	be12 <__swsetup_r+0x86>
    bda4:	f242 7334 	movw	r3, #10036	; 0x2734
    bda8:	f2c0 0301 	movt	r3, #1
    bdac:	429c      	cmp	r4, r3
    bdae:	d038      	beq.n	be22 <__swsetup_r+0x96>
    bdb0:	f242 7354 	movw	r3, #10068	; 0x2754
    bdb4:	f2c0 0301 	movt	r3, #1
    bdb8:	429c      	cmp	r4, r3
    bdba:	d041      	beq.n	be40 <__swsetup_r+0xb4>
    bdbc:	f242 7374 	movw	r3, #10100	; 0x2774
    bdc0:	f2c0 0301 	movt	r3, #1
    bdc4:	429c      	cmp	r4, r3
    bdc6:	bf04      	itt	eq
    bdc8:	682b      	ldreq	r3, [r5, #0]
    bdca:	68dc      	ldreq	r4, [r3, #12]
    bdcc:	89a2      	ldrh	r2, [r4, #12]
    bdce:	4611      	mov	r1, r2
    bdd0:	b293      	uxth	r3, r2
    bdd2:	f013 0f08 	tst.w	r3, #8
    bdd6:	4618      	mov	r0, r3
    bdd8:	bf18      	it	ne
    bdda:	6922      	ldrne	r2, [r4, #16]
    bddc:	d033      	beq.n	be46 <__swsetup_r+0xba>
    bdde:	b31a      	cbz	r2, be28 <__swsetup_r+0x9c>
    bde0:	f013 0101 	ands.w	r1, r3, #1
    bde4:	d007      	beq.n	bdf6 <__swsetup_r+0x6a>
    bde6:	6963      	ldr	r3, [r4, #20]
    bde8:	2100      	movs	r1, #0
    bdea:	60a1      	str	r1, [r4, #8]
    bdec:	425b      	negs	r3, r3
    bdee:	61a3      	str	r3, [r4, #24]
    bdf0:	b142      	cbz	r2, be04 <__swsetup_r+0x78>
    bdf2:	2000      	movs	r0, #0
    bdf4:	bd70      	pop	{r4, r5, r6, pc}
    bdf6:	f013 0f02 	tst.w	r3, #2
    bdfa:	bf08      	it	eq
    bdfc:	6961      	ldreq	r1, [r4, #20]
    bdfe:	60a1      	str	r1, [r4, #8]
    be00:	2a00      	cmp	r2, #0
    be02:	d1f6      	bne.n	bdf2 <__swsetup_r+0x66>
    be04:	89a3      	ldrh	r3, [r4, #12]
    be06:	f013 0f80 	tst.w	r3, #128	; 0x80
    be0a:	d0f2      	beq.n	bdf2 <__swsetup_r+0x66>
    be0c:	f04f 30ff 	mov.w	r0, #4294967295
    be10:	bd70      	pop	{r4, r5, r6, pc}
    be12:	f001 f989 	bl	d128 <__sinit>
    be16:	f242 7334 	movw	r3, #10036	; 0x2734
    be1a:	f2c0 0301 	movt	r3, #1
    be1e:	429c      	cmp	r4, r3
    be20:	d1c6      	bne.n	bdb0 <__swsetup_r+0x24>
    be22:	682b      	ldr	r3, [r5, #0]
    be24:	685c      	ldr	r4, [r3, #4]
    be26:	e7d1      	b.n	bdcc <__swsetup_r+0x40>
    be28:	f403 7120 	and.w	r1, r3, #640	; 0x280
    be2c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    be30:	d0d6      	beq.n	bde0 <__swsetup_r+0x54>
    be32:	4630      	mov	r0, r6
    be34:	4621      	mov	r1, r4
    be36:	f001 fd0d 	bl	d854 <__smakebuf_r>
    be3a:	89a3      	ldrh	r3, [r4, #12]
    be3c:	6922      	ldr	r2, [r4, #16]
    be3e:	e7cf      	b.n	bde0 <__swsetup_r+0x54>
    be40:	682b      	ldr	r3, [r5, #0]
    be42:	689c      	ldr	r4, [r3, #8]
    be44:	e7c2      	b.n	bdcc <__swsetup_r+0x40>
    be46:	f013 0f10 	tst.w	r3, #16
    be4a:	d0df      	beq.n	be0c <__swsetup_r+0x80>
    be4c:	f013 0f04 	tst.w	r3, #4
    be50:	bf08      	it	eq
    be52:	6922      	ldreq	r2, [r4, #16]
    be54:	d017      	beq.n	be86 <__swsetup_r+0xfa>
    be56:	6b61      	ldr	r1, [r4, #52]	; 0x34
    be58:	b151      	cbz	r1, be70 <__swsetup_r+0xe4>
    be5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    be5e:	4299      	cmp	r1, r3
    be60:	d003      	beq.n	be6a <__swsetup_r+0xde>
    be62:	4630      	mov	r0, r6
    be64:	f001 f9e4 	bl	d230 <_free_r>
    be68:	89a2      	ldrh	r2, [r4, #12]
    be6a:	b290      	uxth	r0, r2
    be6c:	2300      	movs	r3, #0
    be6e:	6363      	str	r3, [r4, #52]	; 0x34
    be70:	6922      	ldr	r2, [r4, #16]
    be72:	f64f 71db 	movw	r1, #65499	; 0xffdb
    be76:	f2c0 0100 	movt	r1, #0
    be7a:	2300      	movs	r3, #0
    be7c:	ea00 0101 	and.w	r1, r0, r1
    be80:	6063      	str	r3, [r4, #4]
    be82:	81a1      	strh	r1, [r4, #12]
    be84:	6022      	str	r2, [r4, #0]
    be86:	f041 0308 	orr.w	r3, r1, #8
    be8a:	81a3      	strh	r3, [r4, #12]
    be8c:	b29b      	uxth	r3, r3
    be8e:	e7a6      	b.n	bdde <__swsetup_r+0x52>

0000be90 <quorem>:
    be90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be94:	6903      	ldr	r3, [r0, #16]
    be96:	690e      	ldr	r6, [r1, #16]
    be98:	4682      	mov	sl, r0
    be9a:	4689      	mov	r9, r1
    be9c:	429e      	cmp	r6, r3
    be9e:	f300 8083 	bgt.w	bfa8 <quorem+0x118>
    bea2:	1cf2      	adds	r2, r6, #3
    bea4:	f101 0514 	add.w	r5, r1, #20
    bea8:	f100 0414 	add.w	r4, r0, #20
    beac:	3e01      	subs	r6, #1
    beae:	0092      	lsls	r2, r2, #2
    beb0:	188b      	adds	r3, r1, r2
    beb2:	1812      	adds	r2, r2, r0
    beb4:	f103 0804 	add.w	r8, r3, #4
    beb8:	6859      	ldr	r1, [r3, #4]
    beba:	6850      	ldr	r0, [r2, #4]
    bebc:	3101      	adds	r1, #1
    bebe:	f005 fae3 	bl	11488 <__aeabi_uidiv>
    bec2:	4607      	mov	r7, r0
    bec4:	2800      	cmp	r0, #0
    bec6:	d039      	beq.n	bf3c <quorem+0xac>
    bec8:	2300      	movs	r3, #0
    beca:	469c      	mov	ip, r3
    becc:	461a      	mov	r2, r3
    bece:	58e9      	ldr	r1, [r5, r3]
    bed0:	58e0      	ldr	r0, [r4, r3]
    bed2:	fa1f fe81 	uxth.w	lr, r1
    bed6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    beda:	b281      	uxth	r1, r0
    bedc:	fb0e ce07 	mla	lr, lr, r7, ip
    bee0:	1851      	adds	r1, r2, r1
    bee2:	fb0b fc07 	mul.w	ip, fp, r7
    bee6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    beea:	fa1f fe8e 	uxth.w	lr, lr
    beee:	ebce 0101 	rsb	r1, lr, r1
    bef2:	fa1f f28c 	uxth.w	r2, ip
    bef6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    befa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    befe:	fa1f fe81 	uxth.w	lr, r1
    bf02:	eb02 4221 	add.w	r2, r2, r1, asr #16
    bf06:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    bf0a:	50e1      	str	r1, [r4, r3]
    bf0c:	3304      	adds	r3, #4
    bf0e:	1412      	asrs	r2, r2, #16
    bf10:	1959      	adds	r1, r3, r5
    bf12:	4588      	cmp	r8, r1
    bf14:	d2db      	bcs.n	bece <quorem+0x3e>
    bf16:	1d32      	adds	r2, r6, #4
    bf18:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    bf1c:	6859      	ldr	r1, [r3, #4]
    bf1e:	b969      	cbnz	r1, bf3c <quorem+0xac>
    bf20:	429c      	cmp	r4, r3
    bf22:	d209      	bcs.n	bf38 <quorem+0xa8>
    bf24:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    bf28:	b112      	cbz	r2, bf30 <quorem+0xa0>
    bf2a:	e005      	b.n	bf38 <quorem+0xa8>
    bf2c:	681a      	ldr	r2, [r3, #0]
    bf2e:	b91a      	cbnz	r2, bf38 <quorem+0xa8>
    bf30:	3b04      	subs	r3, #4
    bf32:	3e01      	subs	r6, #1
    bf34:	429c      	cmp	r4, r3
    bf36:	d3f9      	bcc.n	bf2c <quorem+0x9c>
    bf38:	f8ca 6010 	str.w	r6, [sl, #16]
    bf3c:	4649      	mov	r1, r9
    bf3e:	4650      	mov	r0, sl
    bf40:	f002 fa40 	bl	e3c4 <__mcmp>
    bf44:	2800      	cmp	r0, #0
    bf46:	db2c      	blt.n	bfa2 <quorem+0x112>
    bf48:	2300      	movs	r3, #0
    bf4a:	3701      	adds	r7, #1
    bf4c:	469c      	mov	ip, r3
    bf4e:	58ea      	ldr	r2, [r5, r3]
    bf50:	58e0      	ldr	r0, [r4, r3]
    bf52:	b291      	uxth	r1, r2
    bf54:	0c12      	lsrs	r2, r2, #16
    bf56:	fa1f f980 	uxth.w	r9, r0
    bf5a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    bf5e:	ebc1 0109 	rsb	r1, r1, r9
    bf62:	4461      	add	r1, ip
    bf64:	eb02 4221 	add.w	r2, r2, r1, asr #16
    bf68:	b289      	uxth	r1, r1
    bf6a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    bf6e:	50e1      	str	r1, [r4, r3]
    bf70:	3304      	adds	r3, #4
    bf72:	ea4f 4c22 	mov.w	ip, r2, asr #16
    bf76:	195a      	adds	r2, r3, r5
    bf78:	4590      	cmp	r8, r2
    bf7a:	d2e8      	bcs.n	bf4e <quorem+0xbe>
    bf7c:	1d32      	adds	r2, r6, #4
    bf7e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    bf82:	6859      	ldr	r1, [r3, #4]
    bf84:	b969      	cbnz	r1, bfa2 <quorem+0x112>
    bf86:	429c      	cmp	r4, r3
    bf88:	d209      	bcs.n	bf9e <quorem+0x10e>
    bf8a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    bf8e:	b112      	cbz	r2, bf96 <quorem+0x106>
    bf90:	e005      	b.n	bf9e <quorem+0x10e>
    bf92:	681a      	ldr	r2, [r3, #0]
    bf94:	b91a      	cbnz	r2, bf9e <quorem+0x10e>
    bf96:	3b04      	subs	r3, #4
    bf98:	3e01      	subs	r6, #1
    bf9a:	429c      	cmp	r4, r3
    bf9c:	d3f9      	bcc.n	bf92 <quorem+0x102>
    bf9e:	f8ca 6010 	str.w	r6, [sl, #16]
    bfa2:	4638      	mov	r0, r7
    bfa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bfa8:	2000      	movs	r0, #0
    bfaa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bfae:	bf00      	nop

0000bfb0 <_dtoa_r>:
    bfb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bfb4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    bfb6:	b0a1      	sub	sp, #132	; 0x84
    bfb8:	4604      	mov	r4, r0
    bfba:	4690      	mov	r8, r2
    bfbc:	4699      	mov	r9, r3
    bfbe:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    bfc0:	2e00      	cmp	r6, #0
    bfc2:	f000 8423 	beq.w	c80c <_dtoa_r+0x85c>
    bfc6:	6832      	ldr	r2, [r6, #0]
    bfc8:	b182      	cbz	r2, bfec <_dtoa_r+0x3c>
    bfca:	6a61      	ldr	r1, [r4, #36]	; 0x24
    bfcc:	f04f 0c01 	mov.w	ip, #1
    bfd0:	6876      	ldr	r6, [r6, #4]
    bfd2:	4620      	mov	r0, r4
    bfd4:	680b      	ldr	r3, [r1, #0]
    bfd6:	6056      	str	r6, [r2, #4]
    bfd8:	684a      	ldr	r2, [r1, #4]
    bfda:	4619      	mov	r1, r3
    bfdc:	fa0c f202 	lsl.w	r2, ip, r2
    bfe0:	609a      	str	r2, [r3, #8]
    bfe2:	f002 fb29 	bl	e638 <_Bfree>
    bfe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    bfe8:	2200      	movs	r2, #0
    bfea:	601a      	str	r2, [r3, #0]
    bfec:	f1b9 0600 	subs.w	r6, r9, #0
    bff0:	db38      	blt.n	c064 <_dtoa_r+0xb4>
    bff2:	2300      	movs	r3, #0
    bff4:	602b      	str	r3, [r5, #0]
    bff6:	f240 0300 	movw	r3, #0
    bffa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    bffe:	461a      	mov	r2, r3
    c000:	ea06 0303 	and.w	r3, r6, r3
    c004:	4293      	cmp	r3, r2
    c006:	d017      	beq.n	c038 <_dtoa_r+0x88>
    c008:	2200      	movs	r2, #0
    c00a:	2300      	movs	r3, #0
    c00c:	4640      	mov	r0, r8
    c00e:	4649      	mov	r1, r9
    c010:	e9cd 8906 	strd	r8, r9, [sp, #24]
    c014:	f005 fbcc 	bl	117b0 <__aeabi_dcmpeq>
    c018:	2800      	cmp	r0, #0
    c01a:	d029      	beq.n	c070 <_dtoa_r+0xc0>
    c01c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c01e:	2301      	movs	r3, #1
    c020:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c022:	6003      	str	r3, [r0, #0]
    c024:	2900      	cmp	r1, #0
    c026:	f000 80d0 	beq.w	c1ca <_dtoa_r+0x21a>
    c02a:	4b79      	ldr	r3, [pc, #484]	; (c210 <_dtoa_r+0x260>)
    c02c:	1e58      	subs	r0, r3, #1
    c02e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c030:	6013      	str	r3, [r2, #0]
    c032:	b021      	add	sp, #132	; 0x84
    c034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c038:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c03a:	f242 730f 	movw	r3, #9999	; 0x270f
    c03e:	6003      	str	r3, [r0, #0]
    c040:	f1b8 0f00 	cmp.w	r8, #0
    c044:	f000 8095 	beq.w	c172 <_dtoa_r+0x1c2>
    c048:	f242 7030 	movw	r0, #10032	; 0x2730
    c04c:	f2c0 0001 	movt	r0, #1
    c050:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c052:	2900      	cmp	r1, #0
    c054:	d0ed      	beq.n	c032 <_dtoa_r+0x82>
    c056:	78c2      	ldrb	r2, [r0, #3]
    c058:	1cc3      	adds	r3, r0, #3
    c05a:	2a00      	cmp	r2, #0
    c05c:	d0e7      	beq.n	c02e <_dtoa_r+0x7e>
    c05e:	f100 0308 	add.w	r3, r0, #8
    c062:	e7e4      	b.n	c02e <_dtoa_r+0x7e>
    c064:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    c068:	2301      	movs	r3, #1
    c06a:	46b1      	mov	r9, r6
    c06c:	602b      	str	r3, [r5, #0]
    c06e:	e7c2      	b.n	bff6 <_dtoa_r+0x46>
    c070:	4620      	mov	r0, r4
    c072:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c076:	a91e      	add	r1, sp, #120	; 0x78
    c078:	9100      	str	r1, [sp, #0]
    c07a:	a91f      	add	r1, sp, #124	; 0x7c
    c07c:	9101      	str	r1, [sp, #4]
    c07e:	f002 fb2d 	bl	e6dc <__d2b>
    c082:	f3c6 550a 	ubfx	r5, r6, #20, #11
    c086:	4683      	mov	fp, r0
    c088:	2d00      	cmp	r5, #0
    c08a:	d07e      	beq.n	c18a <_dtoa_r+0x1da>
    c08c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c090:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    c094:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c096:	3d07      	subs	r5, #7
    c098:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    c09c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    c0a0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    c0a4:	2300      	movs	r3, #0
    c0a6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    c0aa:	9319      	str	r3, [sp, #100]	; 0x64
    c0ac:	f240 0300 	movw	r3, #0
    c0b0:	2200      	movs	r2, #0
    c0b2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    c0b6:	f7fb f823 	bl	7100 <__aeabi_dsub>
    c0ba:	a34f      	add	r3, pc, #316	; (adr r3, c1f8 <_dtoa_r+0x248>)
    c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    c0c0:	f7fb f9d2 	bl	7468 <__aeabi_dmul>
    c0c4:	a34e      	add	r3, pc, #312	; (adr r3, c200 <_dtoa_r+0x250>)
    c0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    c0ca:	f7fb f81b 	bl	7104 <__adddf3>
    c0ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c0d2:	4628      	mov	r0, r5
    c0d4:	f7fb f962 	bl	739c <__aeabi_i2d>
    c0d8:	a34b      	add	r3, pc, #300	; (adr r3, c208 <_dtoa_r+0x258>)
    c0da:	e9d3 2300 	ldrd	r2, r3, [r3]
    c0de:	f7fb f9c3 	bl	7468 <__aeabi_dmul>
    c0e2:	4602      	mov	r2, r0
    c0e4:	460b      	mov	r3, r1
    c0e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c0ea:	f7fb f80b 	bl	7104 <__adddf3>
    c0ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c0f2:	f7fb fbcb 	bl	788c <__aeabi_d2iz>
    c0f6:	2200      	movs	r2, #0
    c0f8:	2300      	movs	r3, #0
    c0fa:	4606      	mov	r6, r0
    c0fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c100:	f005 fb60 	bl	117c4 <__aeabi_dcmplt>
    c104:	b140      	cbz	r0, c118 <_dtoa_r+0x168>
    c106:	4630      	mov	r0, r6
    c108:	f7fb f948 	bl	739c <__aeabi_i2d>
    c10c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    c110:	f005 fb4e 	bl	117b0 <__aeabi_dcmpeq>
    c114:	b900      	cbnz	r0, c118 <_dtoa_r+0x168>
    c116:	3e01      	subs	r6, #1
    c118:	2e16      	cmp	r6, #22
    c11a:	d95b      	bls.n	c1d4 <_dtoa_r+0x224>
    c11c:	2301      	movs	r3, #1
    c11e:	9318      	str	r3, [sp, #96]	; 0x60
    c120:	3f01      	subs	r7, #1
    c122:	ebb7 0a05 	subs.w	sl, r7, r5
    c126:	bf42      	ittt	mi
    c128:	f1ca 0a00 	rsbmi	sl, sl, #0
    c12c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    c130:	f04f 0a00 	movmi.w	sl, #0
    c134:	d401      	bmi.n	c13a <_dtoa_r+0x18a>
    c136:	2200      	movs	r2, #0
    c138:	920f      	str	r2, [sp, #60]	; 0x3c
    c13a:	2e00      	cmp	r6, #0
    c13c:	f2c0 8371 	blt.w	c822 <_dtoa_r+0x872>
    c140:	44b2      	add	sl, r6
    c142:	2300      	movs	r3, #0
    c144:	9617      	str	r6, [sp, #92]	; 0x5c
    c146:	9315      	str	r3, [sp, #84]	; 0x54
    c148:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    c14a:	2b09      	cmp	r3, #9
    c14c:	d862      	bhi.n	c214 <_dtoa_r+0x264>
    c14e:	2b05      	cmp	r3, #5
    c150:	f340 8677 	ble.w	ce42 <_dtoa_r+0xe92>
    c154:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c156:	2700      	movs	r7, #0
    c158:	3804      	subs	r0, #4
    c15a:	902a      	str	r0, [sp, #168]	; 0xa8
    c15c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    c15e:	1e8b      	subs	r3, r1, #2
    c160:	2b03      	cmp	r3, #3
    c162:	f200 83dd 	bhi.w	c920 <_dtoa_r+0x970>
    c166:	e8df f013 	tbh	[pc, r3, lsl #1]
    c16a:	03a5      	.short	0x03a5
    c16c:	03d503d8 	.word	0x03d503d8
    c170:	03c4      	.short	0x03c4
    c172:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    c176:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    c17a:	2e00      	cmp	r6, #0
    c17c:	f47f af64 	bne.w	c048 <_dtoa_r+0x98>
    c180:	f242 7024 	movw	r0, #10020	; 0x2724
    c184:	f2c0 0001 	movt	r0, #1
    c188:	e762      	b.n	c050 <_dtoa_r+0xa0>
    c18a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c18c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    c18e:	18fb      	adds	r3, r7, r3
    c190:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    c194:	1c9d      	adds	r5, r3, #2
    c196:	2d20      	cmp	r5, #32
    c198:	bfdc      	itt	le
    c19a:	f1c5 0020 	rsble	r0, r5, #32
    c19e:	fa08 f000 	lslle.w	r0, r8, r0
    c1a2:	dd08      	ble.n	c1b6 <_dtoa_r+0x206>
    c1a4:	3b1e      	subs	r3, #30
    c1a6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    c1aa:	fa16 f202 	lsls.w	r2, r6, r2
    c1ae:	fa28 f303 	lsr.w	r3, r8, r3
    c1b2:	ea42 0003 	orr.w	r0, r2, r3
    c1b6:	f7fb f8e1 	bl	737c <__aeabi_ui2d>
    c1ba:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    c1be:	2201      	movs	r2, #1
    c1c0:	3d03      	subs	r5, #3
    c1c2:	9219      	str	r2, [sp, #100]	; 0x64
    c1c4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    c1c8:	e770      	b.n	c0ac <_dtoa_r+0xfc>
    c1ca:	f242 50d0 	movw	r0, #9680	; 0x25d0
    c1ce:	f2c0 0001 	movt	r0, #1
    c1d2:	e72e      	b.n	c032 <_dtoa_r+0x82>
    c1d4:	f242 73d8 	movw	r3, #10200	; 0x27d8
    c1d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c1dc:	f2c0 0301 	movt	r3, #1
    c1e0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    c1e8:	f005 faec 	bl	117c4 <__aeabi_dcmplt>
    c1ec:	2800      	cmp	r0, #0
    c1ee:	f040 8320 	bne.w	c832 <_dtoa_r+0x882>
    c1f2:	9018      	str	r0, [sp, #96]	; 0x60
    c1f4:	e794      	b.n	c120 <_dtoa_r+0x170>
    c1f6:	bf00      	nop
    c1f8:	636f4361 	.word	0x636f4361
    c1fc:	3fd287a7 	.word	0x3fd287a7
    c200:	8b60c8b3 	.word	0x8b60c8b3
    c204:	3fc68a28 	.word	0x3fc68a28
    c208:	509f79fb 	.word	0x509f79fb
    c20c:	3fd34413 	.word	0x3fd34413
    c210:	000125d1 	.word	0x000125d1
    c214:	2300      	movs	r3, #0
    c216:	f04f 30ff 	mov.w	r0, #4294967295
    c21a:	461f      	mov	r7, r3
    c21c:	2101      	movs	r1, #1
    c21e:	932a      	str	r3, [sp, #168]	; 0xa8
    c220:	9011      	str	r0, [sp, #68]	; 0x44
    c222:	9116      	str	r1, [sp, #88]	; 0x58
    c224:	9008      	str	r0, [sp, #32]
    c226:	932b      	str	r3, [sp, #172]	; 0xac
    c228:	6a65      	ldr	r5, [r4, #36]	; 0x24
    c22a:	2300      	movs	r3, #0
    c22c:	606b      	str	r3, [r5, #4]
    c22e:	4620      	mov	r0, r4
    c230:	6869      	ldr	r1, [r5, #4]
    c232:	f002 fa1d 	bl	e670 <_Balloc>
    c236:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c238:	6028      	str	r0, [r5, #0]
    c23a:	681b      	ldr	r3, [r3, #0]
    c23c:	9310      	str	r3, [sp, #64]	; 0x40
    c23e:	2f00      	cmp	r7, #0
    c240:	f000 815b 	beq.w	c4fa <_dtoa_r+0x54a>
    c244:	2e00      	cmp	r6, #0
    c246:	f340 842a 	ble.w	ca9e <_dtoa_r+0xaee>
    c24a:	f242 73d8 	movw	r3, #10200	; 0x27d8
    c24e:	f006 020f 	and.w	r2, r6, #15
    c252:	f2c0 0301 	movt	r3, #1
    c256:	1135      	asrs	r5, r6, #4
    c258:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    c25c:	f015 0f10 	tst.w	r5, #16
    c260:	e9d3 0100 	ldrd	r0, r1, [r3]
    c264:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c268:	f000 82e7 	beq.w	c83a <_dtoa_r+0x88a>
    c26c:	f642 03b0 	movw	r3, #10416	; 0x28b0
    c270:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c274:	f2c0 0301 	movt	r3, #1
    c278:	f005 050f 	and.w	r5, r5, #15
    c27c:	f04f 0803 	mov.w	r8, #3
    c280:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    c284:	f7fb fa1a 	bl	76bc <__aeabi_ddiv>
    c288:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    c28c:	b1bd      	cbz	r5, c2be <_dtoa_r+0x30e>
    c28e:	f642 07b0 	movw	r7, #10416	; 0x28b0
    c292:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c296:	f2c0 0701 	movt	r7, #1
    c29a:	f015 0f01 	tst.w	r5, #1
    c29e:	4610      	mov	r0, r2
    c2a0:	4619      	mov	r1, r3
    c2a2:	d007      	beq.n	c2b4 <_dtoa_r+0x304>
    c2a4:	e9d7 2300 	ldrd	r2, r3, [r7]
    c2a8:	f108 0801 	add.w	r8, r8, #1
    c2ac:	f7fb f8dc 	bl	7468 <__aeabi_dmul>
    c2b0:	4602      	mov	r2, r0
    c2b2:	460b      	mov	r3, r1
    c2b4:	3708      	adds	r7, #8
    c2b6:	106d      	asrs	r5, r5, #1
    c2b8:	d1ef      	bne.n	c29a <_dtoa_r+0x2ea>
    c2ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    c2be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c2c2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    c2c6:	f7fb f9f9 	bl	76bc <__aeabi_ddiv>
    c2ca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c2ce:	9918      	ldr	r1, [sp, #96]	; 0x60
    c2d0:	2900      	cmp	r1, #0
    c2d2:	f000 80de 	beq.w	c492 <_dtoa_r+0x4e2>
    c2d6:	f240 0300 	movw	r3, #0
    c2da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c2de:	2200      	movs	r2, #0
    c2e0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    c2e4:	f04f 0500 	mov.w	r5, #0
    c2e8:	f005 fa6c 	bl	117c4 <__aeabi_dcmplt>
    c2ec:	b108      	cbz	r0, c2f2 <_dtoa_r+0x342>
    c2ee:	f04f 0501 	mov.w	r5, #1
    c2f2:	9a08      	ldr	r2, [sp, #32]
    c2f4:	2a00      	cmp	r2, #0
    c2f6:	bfd4      	ite	le
    c2f8:	2500      	movle	r5, #0
    c2fa:	f005 0501 	andgt.w	r5, r5, #1
    c2fe:	2d00      	cmp	r5, #0
    c300:	f000 80c7 	beq.w	c492 <_dtoa_r+0x4e2>
    c304:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c306:	2b00      	cmp	r3, #0
    c308:	f340 80f5 	ble.w	c4f6 <_dtoa_r+0x546>
    c30c:	f240 0300 	movw	r3, #0
    c310:	2200      	movs	r2, #0
    c312:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c31a:	f7fb f8a5 	bl	7468 <__aeabi_dmul>
    c31e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c322:	f108 0001 	add.w	r0, r8, #1
    c326:	1e71      	subs	r1, r6, #1
    c328:	9112      	str	r1, [sp, #72]	; 0x48
    c32a:	f7fb f837 	bl	739c <__aeabi_i2d>
    c32e:	4602      	mov	r2, r0
    c330:	460b      	mov	r3, r1
    c332:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c336:	f7fb f897 	bl	7468 <__aeabi_dmul>
    c33a:	f240 0300 	movw	r3, #0
    c33e:	2200      	movs	r2, #0
    c340:	f2c4 031c 	movt	r3, #16412	; 0x401c
    c344:	f7fa fede 	bl	7104 <__adddf3>
    c348:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    c34c:	4680      	mov	r8, r0
    c34e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    c352:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c354:	2b00      	cmp	r3, #0
    c356:	f000 83ad 	beq.w	cab4 <_dtoa_r+0xb04>
    c35a:	f242 73d8 	movw	r3, #10200	; 0x27d8
    c35e:	f240 0100 	movw	r1, #0
    c362:	f2c0 0301 	movt	r3, #1
    c366:	2000      	movs	r0, #0
    c368:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    c36c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    c370:	f8cd c00c 	str.w	ip, [sp, #12]
    c374:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    c378:	f7fb f9a0 	bl	76bc <__aeabi_ddiv>
    c37c:	4642      	mov	r2, r8
    c37e:	464b      	mov	r3, r9
    c380:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c382:	f7fa febd 	bl	7100 <__aeabi_dsub>
    c386:	4680      	mov	r8, r0
    c388:	4689      	mov	r9, r1
    c38a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c38e:	f7fb fa7d 	bl	788c <__aeabi_d2iz>
    c392:	4607      	mov	r7, r0
    c394:	f7fb f802 	bl	739c <__aeabi_i2d>
    c398:	4602      	mov	r2, r0
    c39a:	460b      	mov	r3, r1
    c39c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c3a0:	f7fa feae 	bl	7100 <__aeabi_dsub>
    c3a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    c3a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c3ac:	4640      	mov	r0, r8
    c3ae:	f805 3b01 	strb.w	r3, [r5], #1
    c3b2:	4649      	mov	r1, r9
    c3b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c3b8:	f005 fa22 	bl	11800 <__aeabi_dcmpgt>
    c3bc:	2800      	cmp	r0, #0
    c3be:	f040 8213 	bne.w	c7e8 <_dtoa_r+0x838>
    c3c2:	f240 0100 	movw	r1, #0
    c3c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c3ca:	2000      	movs	r0, #0
    c3cc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    c3d0:	f7fa fe96 	bl	7100 <__aeabi_dsub>
    c3d4:	4602      	mov	r2, r0
    c3d6:	460b      	mov	r3, r1
    c3d8:	4640      	mov	r0, r8
    c3da:	4649      	mov	r1, r9
    c3dc:	f005 fa10 	bl	11800 <__aeabi_dcmpgt>
    c3e0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    c3e4:	2800      	cmp	r0, #0
    c3e6:	f040 83e7 	bne.w	cbb8 <_dtoa_r+0xc08>
    c3ea:	f1bc 0f01 	cmp.w	ip, #1
    c3ee:	f340 8082 	ble.w	c4f6 <_dtoa_r+0x546>
    c3f2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    c3f6:	2701      	movs	r7, #1
    c3f8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    c3fc:	961d      	str	r6, [sp, #116]	; 0x74
    c3fe:	4666      	mov	r6, ip
    c400:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    c404:	940c      	str	r4, [sp, #48]	; 0x30
    c406:	e010      	b.n	c42a <_dtoa_r+0x47a>
    c408:	f240 0100 	movw	r1, #0
    c40c:	2000      	movs	r0, #0
    c40e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    c412:	f7fa fe75 	bl	7100 <__aeabi_dsub>
    c416:	4642      	mov	r2, r8
    c418:	464b      	mov	r3, r9
    c41a:	f005 f9d3 	bl	117c4 <__aeabi_dcmplt>
    c41e:	2800      	cmp	r0, #0
    c420:	f040 83c7 	bne.w	cbb2 <_dtoa_r+0xc02>
    c424:	42b7      	cmp	r7, r6
    c426:	f280 848b 	bge.w	cd40 <_dtoa_r+0xd90>
    c42a:	f240 0300 	movw	r3, #0
    c42e:	4640      	mov	r0, r8
    c430:	4649      	mov	r1, r9
    c432:	2200      	movs	r2, #0
    c434:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c438:	3501      	adds	r5, #1
    c43a:	f7fb f815 	bl	7468 <__aeabi_dmul>
    c43e:	f240 0300 	movw	r3, #0
    c442:	2200      	movs	r2, #0
    c444:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c448:	4680      	mov	r8, r0
    c44a:	4689      	mov	r9, r1
    c44c:	4650      	mov	r0, sl
    c44e:	4659      	mov	r1, fp
    c450:	f7fb f80a 	bl	7468 <__aeabi_dmul>
    c454:	468b      	mov	fp, r1
    c456:	4682      	mov	sl, r0
    c458:	f7fb fa18 	bl	788c <__aeabi_d2iz>
    c45c:	4604      	mov	r4, r0
    c45e:	f7fa ff9d 	bl	739c <__aeabi_i2d>
    c462:	3430      	adds	r4, #48	; 0x30
    c464:	4602      	mov	r2, r0
    c466:	460b      	mov	r3, r1
    c468:	4650      	mov	r0, sl
    c46a:	4659      	mov	r1, fp
    c46c:	f7fa fe48 	bl	7100 <__aeabi_dsub>
    c470:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c472:	464b      	mov	r3, r9
    c474:	55d4      	strb	r4, [r2, r7]
    c476:	4642      	mov	r2, r8
    c478:	3701      	adds	r7, #1
    c47a:	4682      	mov	sl, r0
    c47c:	468b      	mov	fp, r1
    c47e:	f005 f9a1 	bl	117c4 <__aeabi_dcmplt>
    c482:	4652      	mov	r2, sl
    c484:	465b      	mov	r3, fp
    c486:	2800      	cmp	r0, #0
    c488:	d0be      	beq.n	c408 <_dtoa_r+0x458>
    c48a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    c48e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    c490:	e1aa      	b.n	c7e8 <_dtoa_r+0x838>
    c492:	4640      	mov	r0, r8
    c494:	f7fa ff82 	bl	739c <__aeabi_i2d>
    c498:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c49c:	f7fa ffe4 	bl	7468 <__aeabi_dmul>
    c4a0:	f240 0300 	movw	r3, #0
    c4a4:	2200      	movs	r2, #0
    c4a6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    c4aa:	f7fa fe2b 	bl	7104 <__adddf3>
    c4ae:	9a08      	ldr	r2, [sp, #32]
    c4b0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    c4b4:	4680      	mov	r8, r0
    c4b6:	46a9      	mov	r9, r5
    c4b8:	2a00      	cmp	r2, #0
    c4ba:	f040 82ec 	bne.w	ca96 <_dtoa_r+0xae6>
    c4be:	f240 0300 	movw	r3, #0
    c4c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c4c6:	2200      	movs	r2, #0
    c4c8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    c4cc:	f7fa fe18 	bl	7100 <__aeabi_dsub>
    c4d0:	4642      	mov	r2, r8
    c4d2:	462b      	mov	r3, r5
    c4d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c4d8:	f005 f992 	bl	11800 <__aeabi_dcmpgt>
    c4dc:	2800      	cmp	r0, #0
    c4de:	f040 824a 	bne.w	c976 <_dtoa_r+0x9c6>
    c4e2:	4642      	mov	r2, r8
    c4e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c4e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    c4ec:	f005 f96a 	bl	117c4 <__aeabi_dcmplt>
    c4f0:	2800      	cmp	r0, #0
    c4f2:	f040 81d5 	bne.w	c8a0 <_dtoa_r+0x8f0>
    c4f6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    c4fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    c4fc:	ea6f 0703 	mvn.w	r7, r3
    c500:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    c504:	2e0e      	cmp	r6, #14
    c506:	bfcc      	ite	gt
    c508:	2700      	movgt	r7, #0
    c50a:	f007 0701 	andle.w	r7, r7, #1
    c50e:	2f00      	cmp	r7, #0
    c510:	f000 80b7 	beq.w	c682 <_dtoa_r+0x6d2>
    c514:	982b      	ldr	r0, [sp, #172]	; 0xac
    c516:	f242 73d8 	movw	r3, #10200	; 0x27d8
    c51a:	f2c0 0301 	movt	r3, #1
    c51e:	9908      	ldr	r1, [sp, #32]
    c520:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c524:	0fc2      	lsrs	r2, r0, #31
    c526:	2900      	cmp	r1, #0
    c528:	bfcc      	ite	gt
    c52a:	2200      	movgt	r2, #0
    c52c:	f002 0201 	andle.w	r2, r2, #1
    c530:	e9d3 0100 	ldrd	r0, r1, [r3]
    c534:	e9cd 0104 	strd	r0, r1, [sp, #16]
    c538:	2a00      	cmp	r2, #0
    c53a:	f040 81a0 	bne.w	c87e <_dtoa_r+0x8ce>
    c53e:	4602      	mov	r2, r0
    c540:	460b      	mov	r3, r1
    c542:	4640      	mov	r0, r8
    c544:	4649      	mov	r1, r9
    c546:	f7fb f8b9 	bl	76bc <__aeabi_ddiv>
    c54a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c54c:	f7fb f99e 	bl	788c <__aeabi_d2iz>
    c550:	4682      	mov	sl, r0
    c552:	f7fa ff23 	bl	739c <__aeabi_i2d>
    c556:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c55a:	f7fa ff85 	bl	7468 <__aeabi_dmul>
    c55e:	4602      	mov	r2, r0
    c560:	460b      	mov	r3, r1
    c562:	4640      	mov	r0, r8
    c564:	4649      	mov	r1, r9
    c566:	f7fa fdcb 	bl	7100 <__aeabi_dsub>
    c56a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    c56e:	f805 3b01 	strb.w	r3, [r5], #1
    c572:	9a08      	ldr	r2, [sp, #32]
    c574:	2a01      	cmp	r2, #1
    c576:	4680      	mov	r8, r0
    c578:	4689      	mov	r9, r1
    c57a:	d052      	beq.n	c622 <_dtoa_r+0x672>
    c57c:	f240 0300 	movw	r3, #0
    c580:	2200      	movs	r2, #0
    c582:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c586:	f7fa ff6f 	bl	7468 <__aeabi_dmul>
    c58a:	2200      	movs	r2, #0
    c58c:	2300      	movs	r3, #0
    c58e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    c592:	f005 f90d 	bl	117b0 <__aeabi_dcmpeq>
    c596:	2800      	cmp	r0, #0
    c598:	f040 81eb 	bne.w	c972 <_dtoa_r+0x9c2>
    c59c:	9810      	ldr	r0, [sp, #64]	; 0x40
    c59e:	f04f 0801 	mov.w	r8, #1
    c5a2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    c5a6:	46a3      	mov	fp, r4
    c5a8:	1c87      	adds	r7, r0, #2
    c5aa:	960f      	str	r6, [sp, #60]	; 0x3c
    c5ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
    c5b0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    c5b4:	e00a      	b.n	c5cc <_dtoa_r+0x61c>
    c5b6:	f7fa ff57 	bl	7468 <__aeabi_dmul>
    c5ba:	2200      	movs	r2, #0
    c5bc:	2300      	movs	r3, #0
    c5be:	4604      	mov	r4, r0
    c5c0:	460d      	mov	r5, r1
    c5c2:	f005 f8f5 	bl	117b0 <__aeabi_dcmpeq>
    c5c6:	2800      	cmp	r0, #0
    c5c8:	f040 81ce 	bne.w	c968 <_dtoa_r+0x9b8>
    c5cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c5d0:	4620      	mov	r0, r4
    c5d2:	4629      	mov	r1, r5
    c5d4:	f108 0801 	add.w	r8, r8, #1
    c5d8:	f7fb f870 	bl	76bc <__aeabi_ddiv>
    c5dc:	463e      	mov	r6, r7
    c5de:	f7fb f955 	bl	788c <__aeabi_d2iz>
    c5e2:	4682      	mov	sl, r0
    c5e4:	f7fa feda 	bl	739c <__aeabi_i2d>
    c5e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c5ec:	f7fa ff3c 	bl	7468 <__aeabi_dmul>
    c5f0:	4602      	mov	r2, r0
    c5f2:	460b      	mov	r3, r1
    c5f4:	4620      	mov	r0, r4
    c5f6:	4629      	mov	r1, r5
    c5f8:	f7fa fd82 	bl	7100 <__aeabi_dsub>
    c5fc:	2200      	movs	r2, #0
    c5fe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    c602:	f807 cc01 	strb.w	ip, [r7, #-1]
    c606:	3701      	adds	r7, #1
    c608:	45c1      	cmp	r9, r8
    c60a:	f240 0300 	movw	r3, #0
    c60e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c612:	d1d0      	bne.n	c5b6 <_dtoa_r+0x606>
    c614:	4635      	mov	r5, r6
    c616:	465c      	mov	r4, fp
    c618:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    c61a:	4680      	mov	r8, r0
    c61c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    c620:	4689      	mov	r9, r1
    c622:	4642      	mov	r2, r8
    c624:	464b      	mov	r3, r9
    c626:	4640      	mov	r0, r8
    c628:	4649      	mov	r1, r9
    c62a:	f7fa fd6b 	bl	7104 <__adddf3>
    c62e:	4680      	mov	r8, r0
    c630:	4689      	mov	r9, r1
    c632:	4642      	mov	r2, r8
    c634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c638:	464b      	mov	r3, r9
    c63a:	f005 f8c3 	bl	117c4 <__aeabi_dcmplt>
    c63e:	b960      	cbnz	r0, c65a <_dtoa_r+0x6aa>
    c640:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c644:	4642      	mov	r2, r8
    c646:	464b      	mov	r3, r9
    c648:	f005 f8b2 	bl	117b0 <__aeabi_dcmpeq>
    c64c:	2800      	cmp	r0, #0
    c64e:	f000 8190 	beq.w	c972 <_dtoa_r+0x9c2>
    c652:	f01a 0f01 	tst.w	sl, #1
    c656:	f000 818c 	beq.w	c972 <_dtoa_r+0x9c2>
    c65a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c65c:	e000      	b.n	c660 <_dtoa_r+0x6b0>
    c65e:	461d      	mov	r5, r3
    c660:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    c664:	1e6b      	subs	r3, r5, #1
    c666:	2a39      	cmp	r2, #57	; 0x39
    c668:	f040 8367 	bne.w	cd3a <_dtoa_r+0xd8a>
    c66c:	428b      	cmp	r3, r1
    c66e:	d1f6      	bne.n	c65e <_dtoa_r+0x6ae>
    c670:	9910      	ldr	r1, [sp, #64]	; 0x40
    c672:	2330      	movs	r3, #48	; 0x30
    c674:	3601      	adds	r6, #1
    c676:	2231      	movs	r2, #49	; 0x31
    c678:	700b      	strb	r3, [r1, #0]
    c67a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c67c:	701a      	strb	r2, [r3, #0]
    c67e:	9612      	str	r6, [sp, #72]	; 0x48
    c680:	e0b2      	b.n	c7e8 <_dtoa_r+0x838>
    c682:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c684:	2a00      	cmp	r2, #0
    c686:	f040 80df 	bne.w	c848 <_dtoa_r+0x898>
    c68a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    c68c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c68e:	920c      	str	r2, [sp, #48]	; 0x30
    c690:	2d00      	cmp	r5, #0
    c692:	bfd4      	ite	le
    c694:	2300      	movle	r3, #0
    c696:	2301      	movgt	r3, #1
    c698:	f1ba 0f00 	cmp.w	sl, #0
    c69c:	bfd4      	ite	le
    c69e:	2300      	movle	r3, #0
    c6a0:	f003 0301 	andgt.w	r3, r3, #1
    c6a4:	b14b      	cbz	r3, c6ba <_dtoa_r+0x70a>
    c6a6:	45aa      	cmp	sl, r5
    c6a8:	bfb4      	ite	lt
    c6aa:	4653      	movlt	r3, sl
    c6ac:	462b      	movge	r3, r5
    c6ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
    c6b0:	ebc3 0a0a 	rsb	sl, r3, sl
    c6b4:	1aed      	subs	r5, r5, r3
    c6b6:	1ac0      	subs	r0, r0, r3
    c6b8:	900f      	str	r0, [sp, #60]	; 0x3c
    c6ba:	9915      	ldr	r1, [sp, #84]	; 0x54
    c6bc:	2900      	cmp	r1, #0
    c6be:	dd1c      	ble.n	c6fa <_dtoa_r+0x74a>
    c6c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c6c2:	2a00      	cmp	r2, #0
    c6c4:	f000 82e9 	beq.w	cc9a <_dtoa_r+0xcea>
    c6c8:	2f00      	cmp	r7, #0
    c6ca:	dd12      	ble.n	c6f2 <_dtoa_r+0x742>
    c6cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    c6ce:	463a      	mov	r2, r7
    c6d0:	4620      	mov	r0, r4
    c6d2:	f002 fa2d 	bl	eb30 <__pow5mult>
    c6d6:	465a      	mov	r2, fp
    c6d8:	900c      	str	r0, [sp, #48]	; 0x30
    c6da:	4620      	mov	r0, r4
    c6dc:	990c      	ldr	r1, [sp, #48]	; 0x30
    c6de:	f002 f93f 	bl	e960 <__multiply>
    c6e2:	4659      	mov	r1, fp
    c6e4:	4603      	mov	r3, r0
    c6e6:	4620      	mov	r0, r4
    c6e8:	9303      	str	r3, [sp, #12]
    c6ea:	f001 ffa5 	bl	e638 <_Bfree>
    c6ee:	9b03      	ldr	r3, [sp, #12]
    c6f0:	469b      	mov	fp, r3
    c6f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    c6f4:	1bda      	subs	r2, r3, r7
    c6f6:	f040 8311 	bne.w	cd1c <_dtoa_r+0xd6c>
    c6fa:	2101      	movs	r1, #1
    c6fc:	4620      	mov	r0, r4
    c6fe:	f002 f9c9 	bl	ea94 <__i2b>
    c702:	9006      	str	r0, [sp, #24]
    c704:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c706:	2800      	cmp	r0, #0
    c708:	dd05      	ble.n	c716 <_dtoa_r+0x766>
    c70a:	9906      	ldr	r1, [sp, #24]
    c70c:	4620      	mov	r0, r4
    c70e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    c710:	f002 fa0e 	bl	eb30 <__pow5mult>
    c714:	9006      	str	r0, [sp, #24]
    c716:	992a      	ldr	r1, [sp, #168]	; 0xa8
    c718:	2901      	cmp	r1, #1
    c71a:	f340 810a 	ble.w	c932 <_dtoa_r+0x982>
    c71e:	2700      	movs	r7, #0
    c720:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    c722:	2b00      	cmp	r3, #0
    c724:	f040 8261 	bne.w	cbea <_dtoa_r+0xc3a>
    c728:	2301      	movs	r3, #1
    c72a:	4453      	add	r3, sl
    c72c:	f013 031f 	ands.w	r3, r3, #31
    c730:	f040 812a 	bne.w	c988 <_dtoa_r+0x9d8>
    c734:	231c      	movs	r3, #28
    c736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c738:	449a      	add	sl, r3
    c73a:	18ed      	adds	r5, r5, r3
    c73c:	18d2      	adds	r2, r2, r3
    c73e:	920f      	str	r2, [sp, #60]	; 0x3c
    c740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c742:	2b00      	cmp	r3, #0
    c744:	dd05      	ble.n	c752 <_dtoa_r+0x7a2>
    c746:	4659      	mov	r1, fp
    c748:	461a      	mov	r2, r3
    c74a:	4620      	mov	r0, r4
    c74c:	f002 f8aa 	bl	e8a4 <__lshift>
    c750:	4683      	mov	fp, r0
    c752:	f1ba 0f00 	cmp.w	sl, #0
    c756:	dd05      	ble.n	c764 <_dtoa_r+0x7b4>
    c758:	9906      	ldr	r1, [sp, #24]
    c75a:	4652      	mov	r2, sl
    c75c:	4620      	mov	r0, r4
    c75e:	f002 f8a1 	bl	e8a4 <__lshift>
    c762:	9006      	str	r0, [sp, #24]
    c764:	9818      	ldr	r0, [sp, #96]	; 0x60
    c766:	2800      	cmp	r0, #0
    c768:	f040 8229 	bne.w	cbbe <_dtoa_r+0xc0e>
    c76c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c76e:	9908      	ldr	r1, [sp, #32]
    c770:	2802      	cmp	r0, #2
    c772:	bfd4      	ite	le
    c774:	2300      	movle	r3, #0
    c776:	2301      	movgt	r3, #1
    c778:	2900      	cmp	r1, #0
    c77a:	bfcc      	ite	gt
    c77c:	2300      	movgt	r3, #0
    c77e:	f003 0301 	andle.w	r3, r3, #1
    c782:	2b00      	cmp	r3, #0
    c784:	f000 810c 	beq.w	c9a0 <_dtoa_r+0x9f0>
    c788:	2900      	cmp	r1, #0
    c78a:	f040 808c 	bne.w	c8a6 <_dtoa_r+0x8f6>
    c78e:	2205      	movs	r2, #5
    c790:	9906      	ldr	r1, [sp, #24]
    c792:	9b08      	ldr	r3, [sp, #32]
    c794:	4620      	mov	r0, r4
    c796:	f002 f987 	bl	eaa8 <__multadd>
    c79a:	9006      	str	r0, [sp, #24]
    c79c:	4658      	mov	r0, fp
    c79e:	9906      	ldr	r1, [sp, #24]
    c7a0:	f001 fe10 	bl	e3c4 <__mcmp>
    c7a4:	2800      	cmp	r0, #0
    c7a6:	dd7e      	ble.n	c8a6 <_dtoa_r+0x8f6>
    c7a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c7aa:	3601      	adds	r6, #1
    c7ac:	2700      	movs	r7, #0
    c7ae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    c7b2:	2331      	movs	r3, #49	; 0x31
    c7b4:	f805 3b01 	strb.w	r3, [r5], #1
    c7b8:	9906      	ldr	r1, [sp, #24]
    c7ba:	4620      	mov	r0, r4
    c7bc:	f001 ff3c 	bl	e638 <_Bfree>
    c7c0:	f1ba 0f00 	cmp.w	sl, #0
    c7c4:	f000 80d5 	beq.w	c972 <_dtoa_r+0x9c2>
    c7c8:	1e3b      	subs	r3, r7, #0
    c7ca:	bf18      	it	ne
    c7cc:	2301      	movne	r3, #1
    c7ce:	4557      	cmp	r7, sl
    c7d0:	bf0c      	ite	eq
    c7d2:	2300      	moveq	r3, #0
    c7d4:	f003 0301 	andne.w	r3, r3, #1
    c7d8:	2b00      	cmp	r3, #0
    c7da:	f040 80d0 	bne.w	c97e <_dtoa_r+0x9ce>
    c7de:	4651      	mov	r1, sl
    c7e0:	4620      	mov	r0, r4
    c7e2:	f001 ff29 	bl	e638 <_Bfree>
    c7e6:	9612      	str	r6, [sp, #72]	; 0x48
    c7e8:	4620      	mov	r0, r4
    c7ea:	4659      	mov	r1, fp
    c7ec:	f001 ff24 	bl	e638 <_Bfree>
    c7f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    c7f2:	1c53      	adds	r3, r2, #1
    c7f4:	2200      	movs	r2, #0
    c7f6:	702a      	strb	r2, [r5, #0]
    c7f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c7fa:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c7fc:	6003      	str	r3, [r0, #0]
    c7fe:	2900      	cmp	r1, #0
    c800:	f000 81d4 	beq.w	cbac <_dtoa_r+0xbfc>
    c804:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c806:	9810      	ldr	r0, [sp, #64]	; 0x40
    c808:	6015      	str	r5, [r2, #0]
    c80a:	e412      	b.n	c032 <_dtoa_r+0x82>
    c80c:	2010      	movs	r0, #16
    c80e:	f001 f897 	bl	d940 <malloc>
    c812:	60c6      	str	r6, [r0, #12]
    c814:	6046      	str	r6, [r0, #4]
    c816:	6086      	str	r6, [r0, #8]
    c818:	6006      	str	r6, [r0, #0]
    c81a:	4606      	mov	r6, r0
    c81c:	6260      	str	r0, [r4, #36]	; 0x24
    c81e:	f7ff bbd2 	b.w	bfc6 <_dtoa_r+0x16>
    c822:	980f      	ldr	r0, [sp, #60]	; 0x3c
    c824:	4271      	negs	r1, r6
    c826:	2200      	movs	r2, #0
    c828:	9115      	str	r1, [sp, #84]	; 0x54
    c82a:	1b80      	subs	r0, r0, r6
    c82c:	9217      	str	r2, [sp, #92]	; 0x5c
    c82e:	900f      	str	r0, [sp, #60]	; 0x3c
    c830:	e48a      	b.n	c148 <_dtoa_r+0x198>
    c832:	2100      	movs	r1, #0
    c834:	3e01      	subs	r6, #1
    c836:	9118      	str	r1, [sp, #96]	; 0x60
    c838:	e472      	b.n	c120 <_dtoa_r+0x170>
    c83a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c83e:	f04f 0802 	mov.w	r8, #2
    c842:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    c846:	e521      	b.n	c28c <_dtoa_r+0x2dc>
    c848:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c84a:	2801      	cmp	r0, #1
    c84c:	f340 826c 	ble.w	cd28 <_dtoa_r+0xd78>
    c850:	9a08      	ldr	r2, [sp, #32]
    c852:	9815      	ldr	r0, [sp, #84]	; 0x54
    c854:	1e53      	subs	r3, r2, #1
    c856:	4298      	cmp	r0, r3
    c858:	f2c0 8258 	blt.w	cd0c <_dtoa_r+0xd5c>
    c85c:	1ac7      	subs	r7, r0, r3
    c85e:	9b08      	ldr	r3, [sp, #32]
    c860:	2b00      	cmp	r3, #0
    c862:	bfa8      	it	ge
    c864:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    c866:	f2c0 8273 	blt.w	cd50 <_dtoa_r+0xda0>
    c86a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c86c:	4620      	mov	r0, r4
    c86e:	2101      	movs	r1, #1
    c870:	449a      	add	sl, r3
    c872:	18d2      	adds	r2, r2, r3
    c874:	920f      	str	r2, [sp, #60]	; 0x3c
    c876:	f002 f90d 	bl	ea94 <__i2b>
    c87a:	900c      	str	r0, [sp, #48]	; 0x30
    c87c:	e708      	b.n	c690 <_dtoa_r+0x6e0>
    c87e:	9b08      	ldr	r3, [sp, #32]
    c880:	b973      	cbnz	r3, c8a0 <_dtoa_r+0x8f0>
    c882:	f240 0300 	movw	r3, #0
    c886:	2200      	movs	r2, #0
    c888:	f2c4 0314 	movt	r3, #16404	; 0x4014
    c88c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c890:	f7fa fdea 	bl	7468 <__aeabi_dmul>
    c894:	4642      	mov	r2, r8
    c896:	464b      	mov	r3, r9
    c898:	f004 ffa8 	bl	117ec <__aeabi_dcmpge>
    c89c:	2800      	cmp	r0, #0
    c89e:	d06a      	beq.n	c976 <_dtoa_r+0x9c6>
    c8a0:	2200      	movs	r2, #0
    c8a2:	9206      	str	r2, [sp, #24]
    c8a4:	920c      	str	r2, [sp, #48]	; 0x30
    c8a6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    c8a8:	2700      	movs	r7, #0
    c8aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    c8ae:	43de      	mvns	r6, r3
    c8b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c8b2:	e781      	b.n	c7b8 <_dtoa_r+0x808>
    c8b4:	2100      	movs	r1, #0
    c8b6:	9116      	str	r1, [sp, #88]	; 0x58
    c8b8:	982b      	ldr	r0, [sp, #172]	; 0xac
    c8ba:	2800      	cmp	r0, #0
    c8bc:	f340 819f 	ble.w	cbfe <_dtoa_r+0xc4e>
    c8c0:	982b      	ldr	r0, [sp, #172]	; 0xac
    c8c2:	4601      	mov	r1, r0
    c8c4:	9011      	str	r0, [sp, #68]	; 0x44
    c8c6:	9008      	str	r0, [sp, #32]
    c8c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    c8ca:	2200      	movs	r2, #0
    c8cc:	2917      	cmp	r1, #23
    c8ce:	606a      	str	r2, [r5, #4]
    c8d0:	f240 82ab 	bls.w	ce2a <_dtoa_r+0xe7a>
    c8d4:	2304      	movs	r3, #4
    c8d6:	005b      	lsls	r3, r3, #1
    c8d8:	3201      	adds	r2, #1
    c8da:	f103 0014 	add.w	r0, r3, #20
    c8de:	4288      	cmp	r0, r1
    c8e0:	d9f9      	bls.n	c8d6 <_dtoa_r+0x926>
    c8e2:	9b08      	ldr	r3, [sp, #32]
    c8e4:	606a      	str	r2, [r5, #4]
    c8e6:	2b0e      	cmp	r3, #14
    c8e8:	bf8c      	ite	hi
    c8ea:	2700      	movhi	r7, #0
    c8ec:	f007 0701 	andls.w	r7, r7, #1
    c8f0:	e49d      	b.n	c22e <_dtoa_r+0x27e>
    c8f2:	2201      	movs	r2, #1
    c8f4:	9216      	str	r2, [sp, #88]	; 0x58
    c8f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    c8f8:	18f3      	adds	r3, r6, r3
    c8fa:	9311      	str	r3, [sp, #68]	; 0x44
    c8fc:	1c59      	adds	r1, r3, #1
    c8fe:	2900      	cmp	r1, #0
    c900:	bfc8      	it	gt
    c902:	9108      	strgt	r1, [sp, #32]
    c904:	dce0      	bgt.n	c8c8 <_dtoa_r+0x918>
    c906:	290e      	cmp	r1, #14
    c908:	bf8c      	ite	hi
    c90a:	2700      	movhi	r7, #0
    c90c:	f007 0701 	andls.w	r7, r7, #1
    c910:	9108      	str	r1, [sp, #32]
    c912:	e489      	b.n	c228 <_dtoa_r+0x278>
    c914:	2301      	movs	r3, #1
    c916:	9316      	str	r3, [sp, #88]	; 0x58
    c918:	e7ce      	b.n	c8b8 <_dtoa_r+0x908>
    c91a:	2200      	movs	r2, #0
    c91c:	9216      	str	r2, [sp, #88]	; 0x58
    c91e:	e7ea      	b.n	c8f6 <_dtoa_r+0x946>
    c920:	f04f 33ff 	mov.w	r3, #4294967295
    c924:	2700      	movs	r7, #0
    c926:	2001      	movs	r0, #1
    c928:	9311      	str	r3, [sp, #68]	; 0x44
    c92a:	9016      	str	r0, [sp, #88]	; 0x58
    c92c:	9308      	str	r3, [sp, #32]
    c92e:	972b      	str	r7, [sp, #172]	; 0xac
    c930:	e47a      	b.n	c228 <_dtoa_r+0x278>
    c932:	f1b8 0f00 	cmp.w	r8, #0
    c936:	f47f aef2 	bne.w	c71e <_dtoa_r+0x76e>
    c93a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    c93e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    c942:	2b00      	cmp	r3, #0
    c944:	f47f aeeb 	bne.w	c71e <_dtoa_r+0x76e>
    c948:	f240 0300 	movw	r3, #0
    c94c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    c950:	ea09 0303 	and.w	r3, r9, r3
    c954:	2b00      	cmp	r3, #0
    c956:	f43f aee2 	beq.w	c71e <_dtoa_r+0x76e>
    c95a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c95c:	f10a 0a01 	add.w	sl, sl, #1
    c960:	2701      	movs	r7, #1
    c962:	3201      	adds	r2, #1
    c964:	920f      	str	r2, [sp, #60]	; 0x3c
    c966:	e6db      	b.n	c720 <_dtoa_r+0x770>
    c968:	4635      	mov	r5, r6
    c96a:	465c      	mov	r4, fp
    c96c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    c96e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    c972:	9612      	str	r6, [sp, #72]	; 0x48
    c974:	e738      	b.n	c7e8 <_dtoa_r+0x838>
    c976:	2000      	movs	r0, #0
    c978:	9006      	str	r0, [sp, #24]
    c97a:	900c      	str	r0, [sp, #48]	; 0x30
    c97c:	e714      	b.n	c7a8 <_dtoa_r+0x7f8>
    c97e:	4639      	mov	r1, r7
    c980:	4620      	mov	r0, r4
    c982:	f001 fe59 	bl	e638 <_Bfree>
    c986:	e72a      	b.n	c7de <_dtoa_r+0x82e>
    c988:	f1c3 0320 	rsb	r3, r3, #32
    c98c:	2b04      	cmp	r3, #4
    c98e:	f340 8254 	ble.w	ce3a <_dtoa_r+0xe8a>
    c992:	990f      	ldr	r1, [sp, #60]	; 0x3c
    c994:	3b04      	subs	r3, #4
    c996:	449a      	add	sl, r3
    c998:	18ed      	adds	r5, r5, r3
    c99a:	18c9      	adds	r1, r1, r3
    c99c:	910f      	str	r1, [sp, #60]	; 0x3c
    c99e:	e6cf      	b.n	c740 <_dtoa_r+0x790>
    c9a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    c9a2:	2900      	cmp	r1, #0
    c9a4:	f000 8131 	beq.w	cc0a <_dtoa_r+0xc5a>
    c9a8:	2d00      	cmp	r5, #0
    c9aa:	dd05      	ble.n	c9b8 <_dtoa_r+0xa08>
    c9ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    c9ae:	462a      	mov	r2, r5
    c9b0:	4620      	mov	r0, r4
    c9b2:	f001 ff77 	bl	e8a4 <__lshift>
    c9b6:	900c      	str	r0, [sp, #48]	; 0x30
    c9b8:	2f00      	cmp	r7, #0
    c9ba:	f040 81ea 	bne.w	cd92 <_dtoa_r+0xde2>
    c9be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    c9c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c9c4:	2301      	movs	r3, #1
    c9c6:	f008 0001 	and.w	r0, r8, #1
    c9ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    c9cc:	9011      	str	r0, [sp, #68]	; 0x44
    c9ce:	950f      	str	r5, [sp, #60]	; 0x3c
    c9d0:	461d      	mov	r5, r3
    c9d2:	960c      	str	r6, [sp, #48]	; 0x30
    c9d4:	9906      	ldr	r1, [sp, #24]
    c9d6:	4658      	mov	r0, fp
    c9d8:	f7ff fa5a 	bl	be90 <quorem>
    c9dc:	4639      	mov	r1, r7
    c9de:	3030      	adds	r0, #48	; 0x30
    c9e0:	900b      	str	r0, [sp, #44]	; 0x2c
    c9e2:	4658      	mov	r0, fp
    c9e4:	f001 fcee 	bl	e3c4 <__mcmp>
    c9e8:	9906      	ldr	r1, [sp, #24]
    c9ea:	4652      	mov	r2, sl
    c9ec:	4606      	mov	r6, r0
    c9ee:	4620      	mov	r0, r4
    c9f0:	f001 fedc 	bl	e7ac <__mdiff>
    c9f4:	68c3      	ldr	r3, [r0, #12]
    c9f6:	4680      	mov	r8, r0
    c9f8:	2b00      	cmp	r3, #0
    c9fa:	d03d      	beq.n	ca78 <_dtoa_r+0xac8>
    c9fc:	f04f 0901 	mov.w	r9, #1
    ca00:	4641      	mov	r1, r8
    ca02:	4620      	mov	r0, r4
    ca04:	f001 fe18 	bl	e638 <_Bfree>
    ca08:	992a      	ldr	r1, [sp, #168]	; 0xa8
    ca0a:	ea59 0101 	orrs.w	r1, r9, r1
    ca0e:	d103      	bne.n	ca18 <_dtoa_r+0xa68>
    ca10:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ca12:	2a00      	cmp	r2, #0
    ca14:	f000 81eb 	beq.w	cdee <_dtoa_r+0xe3e>
    ca18:	2e00      	cmp	r6, #0
    ca1a:	f2c0 819e 	blt.w	cd5a <_dtoa_r+0xdaa>
    ca1e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    ca20:	4332      	orrs	r2, r6
    ca22:	d103      	bne.n	ca2c <_dtoa_r+0xa7c>
    ca24:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ca26:	2b00      	cmp	r3, #0
    ca28:	f000 8197 	beq.w	cd5a <_dtoa_r+0xdaa>
    ca2c:	f1b9 0f00 	cmp.w	r9, #0
    ca30:	f300 81ce 	bgt.w	cdd0 <_dtoa_r+0xe20>
    ca34:	990f      	ldr	r1, [sp, #60]	; 0x3c
    ca36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ca38:	f801 2b01 	strb.w	r2, [r1], #1
    ca3c:	9b08      	ldr	r3, [sp, #32]
    ca3e:	910f      	str	r1, [sp, #60]	; 0x3c
    ca40:	429d      	cmp	r5, r3
    ca42:	f000 81c2 	beq.w	cdca <_dtoa_r+0xe1a>
    ca46:	4659      	mov	r1, fp
    ca48:	220a      	movs	r2, #10
    ca4a:	2300      	movs	r3, #0
    ca4c:	4620      	mov	r0, r4
    ca4e:	f002 f82b 	bl	eaa8 <__multadd>
    ca52:	4557      	cmp	r7, sl
    ca54:	4639      	mov	r1, r7
    ca56:	4683      	mov	fp, r0
    ca58:	d014      	beq.n	ca84 <_dtoa_r+0xad4>
    ca5a:	220a      	movs	r2, #10
    ca5c:	2300      	movs	r3, #0
    ca5e:	4620      	mov	r0, r4
    ca60:	3501      	adds	r5, #1
    ca62:	f002 f821 	bl	eaa8 <__multadd>
    ca66:	4651      	mov	r1, sl
    ca68:	220a      	movs	r2, #10
    ca6a:	2300      	movs	r3, #0
    ca6c:	4607      	mov	r7, r0
    ca6e:	4620      	mov	r0, r4
    ca70:	f002 f81a 	bl	eaa8 <__multadd>
    ca74:	4682      	mov	sl, r0
    ca76:	e7ad      	b.n	c9d4 <_dtoa_r+0xa24>
    ca78:	4658      	mov	r0, fp
    ca7a:	4641      	mov	r1, r8
    ca7c:	f001 fca2 	bl	e3c4 <__mcmp>
    ca80:	4681      	mov	r9, r0
    ca82:	e7bd      	b.n	ca00 <_dtoa_r+0xa50>
    ca84:	4620      	mov	r0, r4
    ca86:	220a      	movs	r2, #10
    ca88:	2300      	movs	r3, #0
    ca8a:	3501      	adds	r5, #1
    ca8c:	f002 f80c 	bl	eaa8 <__multadd>
    ca90:	4607      	mov	r7, r0
    ca92:	4682      	mov	sl, r0
    ca94:	e79e      	b.n	c9d4 <_dtoa_r+0xa24>
    ca96:	9612      	str	r6, [sp, #72]	; 0x48
    ca98:	f8dd c020 	ldr.w	ip, [sp, #32]
    ca9c:	e459      	b.n	c352 <_dtoa_r+0x3a2>
    ca9e:	4275      	negs	r5, r6
    caa0:	2d00      	cmp	r5, #0
    caa2:	f040 8101 	bne.w	cca8 <_dtoa_r+0xcf8>
    caa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    caaa:	f04f 0802 	mov.w	r8, #2
    caae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cab2:	e40c      	b.n	c2ce <_dtoa_r+0x31e>
    cab4:	f242 71d8 	movw	r1, #10200	; 0x27d8
    cab8:	4642      	mov	r2, r8
    caba:	f2c0 0101 	movt	r1, #1
    cabe:	464b      	mov	r3, r9
    cac0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    cac4:	f8cd c00c 	str.w	ip, [sp, #12]
    cac8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    caca:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    cace:	f7fa fccb 	bl	7468 <__aeabi_dmul>
    cad2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    cad6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cada:	f7fa fed7 	bl	788c <__aeabi_d2iz>
    cade:	4607      	mov	r7, r0
    cae0:	f7fa fc5c 	bl	739c <__aeabi_i2d>
    cae4:	460b      	mov	r3, r1
    cae6:	4602      	mov	r2, r0
    cae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    caec:	f7fa fb08 	bl	7100 <__aeabi_dsub>
    caf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    caf4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    caf8:	f805 3b01 	strb.w	r3, [r5], #1
    cafc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    cb00:	f1bc 0f01 	cmp.w	ip, #1
    cb04:	d029      	beq.n	cb5a <_dtoa_r+0xbaa>
    cb06:	46d1      	mov	r9, sl
    cb08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb0c:	46b2      	mov	sl, r6
    cb0e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    cb10:	951c      	str	r5, [sp, #112]	; 0x70
    cb12:	2701      	movs	r7, #1
    cb14:	4665      	mov	r5, ip
    cb16:	46a0      	mov	r8, r4
    cb18:	f240 0300 	movw	r3, #0
    cb1c:	2200      	movs	r2, #0
    cb1e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cb22:	f7fa fca1 	bl	7468 <__aeabi_dmul>
    cb26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cb2a:	f7fa feaf 	bl	788c <__aeabi_d2iz>
    cb2e:	4604      	mov	r4, r0
    cb30:	f7fa fc34 	bl	739c <__aeabi_i2d>
    cb34:	3430      	adds	r4, #48	; 0x30
    cb36:	4602      	mov	r2, r0
    cb38:	460b      	mov	r3, r1
    cb3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb3e:	f7fa fadf 	bl	7100 <__aeabi_dsub>
    cb42:	55f4      	strb	r4, [r6, r7]
    cb44:	3701      	adds	r7, #1
    cb46:	42af      	cmp	r7, r5
    cb48:	d1e6      	bne.n	cb18 <_dtoa_r+0xb68>
    cb4a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    cb4c:	3f01      	subs	r7, #1
    cb4e:	4656      	mov	r6, sl
    cb50:	4644      	mov	r4, r8
    cb52:	46ca      	mov	sl, r9
    cb54:	19ed      	adds	r5, r5, r7
    cb56:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cb5a:	f240 0300 	movw	r3, #0
    cb5e:	2200      	movs	r2, #0
    cb60:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    cb64:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    cb68:	f7fa facc 	bl	7104 <__adddf3>
    cb6c:	4602      	mov	r2, r0
    cb6e:	460b      	mov	r3, r1
    cb70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb74:	f004 fe44 	bl	11800 <__aeabi_dcmpgt>
    cb78:	b9f0      	cbnz	r0, cbb8 <_dtoa_r+0xc08>
    cb7a:	f240 0100 	movw	r1, #0
    cb7e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    cb82:	2000      	movs	r0, #0
    cb84:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    cb88:	f7fa faba 	bl	7100 <__aeabi_dsub>
    cb8c:	4602      	mov	r2, r0
    cb8e:	460b      	mov	r3, r1
    cb90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cb94:	f004 fe16 	bl	117c4 <__aeabi_dcmplt>
    cb98:	2800      	cmp	r0, #0
    cb9a:	f43f acac 	beq.w	c4f6 <_dtoa_r+0x546>
    cb9e:	462b      	mov	r3, r5
    cba0:	461d      	mov	r5, r3
    cba2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    cba6:	2a30      	cmp	r2, #48	; 0x30
    cba8:	d0fa      	beq.n	cba0 <_dtoa_r+0xbf0>
    cbaa:	e61d      	b.n	c7e8 <_dtoa_r+0x838>
    cbac:	9810      	ldr	r0, [sp, #64]	; 0x40
    cbae:	f7ff ba40 	b.w	c032 <_dtoa_r+0x82>
    cbb2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    cbb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    cbb8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    cbba:	9910      	ldr	r1, [sp, #64]	; 0x40
    cbbc:	e550      	b.n	c660 <_dtoa_r+0x6b0>
    cbbe:	4658      	mov	r0, fp
    cbc0:	9906      	ldr	r1, [sp, #24]
    cbc2:	f001 fbff 	bl	e3c4 <__mcmp>
    cbc6:	2800      	cmp	r0, #0
    cbc8:	f6bf add0 	bge.w	c76c <_dtoa_r+0x7bc>
    cbcc:	4659      	mov	r1, fp
    cbce:	4620      	mov	r0, r4
    cbd0:	220a      	movs	r2, #10
    cbd2:	2300      	movs	r3, #0
    cbd4:	f001 ff68 	bl	eaa8 <__multadd>
    cbd8:	9916      	ldr	r1, [sp, #88]	; 0x58
    cbda:	3e01      	subs	r6, #1
    cbdc:	4683      	mov	fp, r0
    cbde:	2900      	cmp	r1, #0
    cbe0:	f040 8119 	bne.w	ce16 <_dtoa_r+0xe66>
    cbe4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cbe6:	9208      	str	r2, [sp, #32]
    cbe8:	e5c0      	b.n	c76c <_dtoa_r+0x7bc>
    cbea:	9806      	ldr	r0, [sp, #24]
    cbec:	6903      	ldr	r3, [r0, #16]
    cbee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    cbf2:	6918      	ldr	r0, [r3, #16]
    cbf4:	f001 fb94 	bl	e320 <__hi0bits>
    cbf8:	f1c0 0320 	rsb	r3, r0, #32
    cbfc:	e595      	b.n	c72a <_dtoa_r+0x77a>
    cbfe:	2101      	movs	r1, #1
    cc00:	9111      	str	r1, [sp, #68]	; 0x44
    cc02:	9108      	str	r1, [sp, #32]
    cc04:	912b      	str	r1, [sp, #172]	; 0xac
    cc06:	f7ff bb0f 	b.w	c228 <_dtoa_r+0x278>
    cc0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cc0c:	46b1      	mov	r9, r6
    cc0e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    cc10:	46aa      	mov	sl, r5
    cc12:	f8dd 8018 	ldr.w	r8, [sp, #24]
    cc16:	9e08      	ldr	r6, [sp, #32]
    cc18:	e002      	b.n	cc20 <_dtoa_r+0xc70>
    cc1a:	f001 ff45 	bl	eaa8 <__multadd>
    cc1e:	4683      	mov	fp, r0
    cc20:	4641      	mov	r1, r8
    cc22:	4658      	mov	r0, fp
    cc24:	f7ff f934 	bl	be90 <quorem>
    cc28:	3501      	adds	r5, #1
    cc2a:	220a      	movs	r2, #10
    cc2c:	2300      	movs	r3, #0
    cc2e:	4659      	mov	r1, fp
    cc30:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    cc34:	f80a c007 	strb.w	ip, [sl, r7]
    cc38:	3701      	adds	r7, #1
    cc3a:	4620      	mov	r0, r4
    cc3c:	42be      	cmp	r6, r7
    cc3e:	dcec      	bgt.n	cc1a <_dtoa_r+0xc6a>
    cc40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    cc44:	464e      	mov	r6, r9
    cc46:	2700      	movs	r7, #0
    cc48:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    cc4c:	4659      	mov	r1, fp
    cc4e:	2201      	movs	r2, #1
    cc50:	4620      	mov	r0, r4
    cc52:	f001 fe27 	bl	e8a4 <__lshift>
    cc56:	9906      	ldr	r1, [sp, #24]
    cc58:	4683      	mov	fp, r0
    cc5a:	f001 fbb3 	bl	e3c4 <__mcmp>
    cc5e:	2800      	cmp	r0, #0
    cc60:	dd0f      	ble.n	cc82 <_dtoa_r+0xcd2>
    cc62:	9910      	ldr	r1, [sp, #64]	; 0x40
    cc64:	e000      	b.n	cc68 <_dtoa_r+0xcb8>
    cc66:	461d      	mov	r5, r3
    cc68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    cc6c:	1e6b      	subs	r3, r5, #1
    cc6e:	2a39      	cmp	r2, #57	; 0x39
    cc70:	f040 808c 	bne.w	cd8c <_dtoa_r+0xddc>
    cc74:	428b      	cmp	r3, r1
    cc76:	d1f6      	bne.n	cc66 <_dtoa_r+0xcb6>
    cc78:	9910      	ldr	r1, [sp, #64]	; 0x40
    cc7a:	2331      	movs	r3, #49	; 0x31
    cc7c:	3601      	adds	r6, #1
    cc7e:	700b      	strb	r3, [r1, #0]
    cc80:	e59a      	b.n	c7b8 <_dtoa_r+0x808>
    cc82:	d103      	bne.n	cc8c <_dtoa_r+0xcdc>
    cc84:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cc86:	f010 0f01 	tst.w	r0, #1
    cc8a:	d1ea      	bne.n	cc62 <_dtoa_r+0xcb2>
    cc8c:	462b      	mov	r3, r5
    cc8e:	461d      	mov	r5, r3
    cc90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    cc94:	2a30      	cmp	r2, #48	; 0x30
    cc96:	d0fa      	beq.n	cc8e <_dtoa_r+0xcde>
    cc98:	e58e      	b.n	c7b8 <_dtoa_r+0x808>
    cc9a:	4659      	mov	r1, fp
    cc9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    cc9e:	4620      	mov	r0, r4
    cca0:	f001 ff46 	bl	eb30 <__pow5mult>
    cca4:	4683      	mov	fp, r0
    cca6:	e528      	b.n	c6fa <_dtoa_r+0x74a>
    cca8:	f005 030f 	and.w	r3, r5, #15
    ccac:	f242 72d8 	movw	r2, #10200	; 0x27d8
    ccb0:	f2c0 0201 	movt	r2, #1
    ccb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    ccb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    ccbc:	e9d3 2300 	ldrd	r2, r3, [r3]
    ccc0:	f7fa fbd2 	bl	7468 <__aeabi_dmul>
    ccc4:	112d      	asrs	r5, r5, #4
    ccc6:	bf08      	it	eq
    ccc8:	f04f 0802 	moveq.w	r8, #2
    cccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ccd0:	f43f aafd 	beq.w	c2ce <_dtoa_r+0x31e>
    ccd4:	f642 07b0 	movw	r7, #10416	; 0x28b0
    ccd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ccdc:	f04f 0802 	mov.w	r8, #2
    cce0:	f2c0 0701 	movt	r7, #1
    cce4:	f015 0f01 	tst.w	r5, #1
    cce8:	4610      	mov	r0, r2
    ccea:	4619      	mov	r1, r3
    ccec:	d007      	beq.n	ccfe <_dtoa_r+0xd4e>
    ccee:	e9d7 2300 	ldrd	r2, r3, [r7]
    ccf2:	f108 0801 	add.w	r8, r8, #1
    ccf6:	f7fa fbb7 	bl	7468 <__aeabi_dmul>
    ccfa:	4602      	mov	r2, r0
    ccfc:	460b      	mov	r3, r1
    ccfe:	3708      	adds	r7, #8
    cd00:	106d      	asrs	r5, r5, #1
    cd02:	d1ef      	bne.n	cce4 <_dtoa_r+0xd34>
    cd04:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    cd08:	f7ff bae1 	b.w	c2ce <_dtoa_r+0x31e>
    cd0c:	9915      	ldr	r1, [sp, #84]	; 0x54
    cd0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    cd10:	1a5b      	subs	r3, r3, r1
    cd12:	18c9      	adds	r1, r1, r3
    cd14:	18d2      	adds	r2, r2, r3
    cd16:	9115      	str	r1, [sp, #84]	; 0x54
    cd18:	9217      	str	r2, [sp, #92]	; 0x5c
    cd1a:	e5a0      	b.n	c85e <_dtoa_r+0x8ae>
    cd1c:	4659      	mov	r1, fp
    cd1e:	4620      	mov	r0, r4
    cd20:	f001 ff06 	bl	eb30 <__pow5mult>
    cd24:	4683      	mov	fp, r0
    cd26:	e4e8      	b.n	c6fa <_dtoa_r+0x74a>
    cd28:	9919      	ldr	r1, [sp, #100]	; 0x64
    cd2a:	2900      	cmp	r1, #0
    cd2c:	d047      	beq.n	cdbe <_dtoa_r+0xe0e>
    cd2e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    cd32:	9f15      	ldr	r7, [sp, #84]	; 0x54
    cd34:	3303      	adds	r3, #3
    cd36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cd38:	e597      	b.n	c86a <_dtoa_r+0x8ba>
    cd3a:	3201      	adds	r2, #1
    cd3c:	b2d2      	uxtb	r2, r2
    cd3e:	e49d      	b.n	c67c <_dtoa_r+0x6cc>
    cd40:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    cd44:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    cd48:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    cd4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    cd4c:	f7ff bbd3 	b.w	c4f6 <_dtoa_r+0x546>
    cd50:	990f      	ldr	r1, [sp, #60]	; 0x3c
    cd52:	2300      	movs	r3, #0
    cd54:	9808      	ldr	r0, [sp, #32]
    cd56:	1a0d      	subs	r5, r1, r0
    cd58:	e587      	b.n	c86a <_dtoa_r+0x8ba>
    cd5a:	f1b9 0f00 	cmp.w	r9, #0
    cd5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cd60:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    cd62:	dd0f      	ble.n	cd84 <_dtoa_r+0xdd4>
    cd64:	4659      	mov	r1, fp
    cd66:	2201      	movs	r2, #1
    cd68:	4620      	mov	r0, r4
    cd6a:	f001 fd9b 	bl	e8a4 <__lshift>
    cd6e:	9906      	ldr	r1, [sp, #24]
    cd70:	4683      	mov	fp, r0
    cd72:	f001 fb27 	bl	e3c4 <__mcmp>
    cd76:	2800      	cmp	r0, #0
    cd78:	dd47      	ble.n	ce0a <_dtoa_r+0xe5a>
    cd7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cd7c:	2939      	cmp	r1, #57	; 0x39
    cd7e:	d031      	beq.n	cde4 <_dtoa_r+0xe34>
    cd80:	3101      	adds	r1, #1
    cd82:	910b      	str	r1, [sp, #44]	; 0x2c
    cd84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cd86:	f805 2b01 	strb.w	r2, [r5], #1
    cd8a:	e515      	b.n	c7b8 <_dtoa_r+0x808>
    cd8c:	3201      	adds	r2, #1
    cd8e:	701a      	strb	r2, [r3, #0]
    cd90:	e512      	b.n	c7b8 <_dtoa_r+0x808>
    cd92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    cd94:	4620      	mov	r0, r4
    cd96:	6851      	ldr	r1, [r2, #4]
    cd98:	f001 fc6a 	bl	e670 <_Balloc>
    cd9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    cd9e:	f103 010c 	add.w	r1, r3, #12
    cda2:	691a      	ldr	r2, [r3, #16]
    cda4:	3202      	adds	r2, #2
    cda6:	0092      	lsls	r2, r2, #2
    cda8:	4605      	mov	r5, r0
    cdaa:	300c      	adds	r0, #12
    cdac:	f001 f926 	bl	dffc <memcpy>
    cdb0:	4620      	mov	r0, r4
    cdb2:	4629      	mov	r1, r5
    cdb4:	2201      	movs	r2, #1
    cdb6:	f001 fd75 	bl	e8a4 <__lshift>
    cdba:	4682      	mov	sl, r0
    cdbc:	e601      	b.n	c9c2 <_dtoa_r+0xa12>
    cdbe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    cdc0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    cdc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cdc4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    cdc8:	e54f      	b.n	c86a <_dtoa_r+0x8ba>
    cdca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cdcc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    cdce:	e73d      	b.n	cc4c <_dtoa_r+0xc9c>
    cdd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cdd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cdd4:	2b39      	cmp	r3, #57	; 0x39
    cdd6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    cdd8:	d004      	beq.n	cde4 <_dtoa_r+0xe34>
    cdda:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cddc:	1c43      	adds	r3, r0, #1
    cdde:	f805 3b01 	strb.w	r3, [r5], #1
    cde2:	e4e9      	b.n	c7b8 <_dtoa_r+0x808>
    cde4:	2339      	movs	r3, #57	; 0x39
    cde6:	f805 3b01 	strb.w	r3, [r5], #1
    cdea:	9910      	ldr	r1, [sp, #64]	; 0x40
    cdec:	e73c      	b.n	cc68 <_dtoa_r+0xcb8>
    cdee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cdf0:	4633      	mov	r3, r6
    cdf2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cdf4:	2839      	cmp	r0, #57	; 0x39
    cdf6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    cdf8:	d0f4      	beq.n	cde4 <_dtoa_r+0xe34>
    cdfa:	2b00      	cmp	r3, #0
    cdfc:	dd01      	ble.n	ce02 <_dtoa_r+0xe52>
    cdfe:	3001      	adds	r0, #1
    ce00:	900b      	str	r0, [sp, #44]	; 0x2c
    ce02:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ce04:	f805 1b01 	strb.w	r1, [r5], #1
    ce08:	e4d6      	b.n	c7b8 <_dtoa_r+0x808>
    ce0a:	d1bb      	bne.n	cd84 <_dtoa_r+0xdd4>
    ce0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ce0e:	f010 0f01 	tst.w	r0, #1
    ce12:	d0b7      	beq.n	cd84 <_dtoa_r+0xdd4>
    ce14:	e7b1      	b.n	cd7a <_dtoa_r+0xdca>
    ce16:	2300      	movs	r3, #0
    ce18:	990c      	ldr	r1, [sp, #48]	; 0x30
    ce1a:	4620      	mov	r0, r4
    ce1c:	220a      	movs	r2, #10
    ce1e:	f001 fe43 	bl	eaa8 <__multadd>
    ce22:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ce24:	9308      	str	r3, [sp, #32]
    ce26:	900c      	str	r0, [sp, #48]	; 0x30
    ce28:	e4a0      	b.n	c76c <_dtoa_r+0x7bc>
    ce2a:	9908      	ldr	r1, [sp, #32]
    ce2c:	290e      	cmp	r1, #14
    ce2e:	bf8c      	ite	hi
    ce30:	2700      	movhi	r7, #0
    ce32:	f007 0701 	andls.w	r7, r7, #1
    ce36:	f7ff b9fa 	b.w	c22e <_dtoa_r+0x27e>
    ce3a:	f43f ac81 	beq.w	c740 <_dtoa_r+0x790>
    ce3e:	331c      	adds	r3, #28
    ce40:	e479      	b.n	c736 <_dtoa_r+0x786>
    ce42:	2701      	movs	r7, #1
    ce44:	f7ff b98a 	b.w	c15c <_dtoa_r+0x1ac>

0000ce48 <_fflush_r>:
    ce48:	690b      	ldr	r3, [r1, #16]
    ce4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ce4e:	460c      	mov	r4, r1
    ce50:	4680      	mov	r8, r0
    ce52:	2b00      	cmp	r3, #0
    ce54:	d071      	beq.n	cf3a <_fflush_r+0xf2>
    ce56:	b110      	cbz	r0, ce5e <_fflush_r+0x16>
    ce58:	6983      	ldr	r3, [r0, #24]
    ce5a:	2b00      	cmp	r3, #0
    ce5c:	d078      	beq.n	cf50 <_fflush_r+0x108>
    ce5e:	f242 7334 	movw	r3, #10036	; 0x2734
    ce62:	f2c0 0301 	movt	r3, #1
    ce66:	429c      	cmp	r4, r3
    ce68:	bf08      	it	eq
    ce6a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    ce6e:	d010      	beq.n	ce92 <_fflush_r+0x4a>
    ce70:	f242 7354 	movw	r3, #10068	; 0x2754
    ce74:	f2c0 0301 	movt	r3, #1
    ce78:	429c      	cmp	r4, r3
    ce7a:	bf08      	it	eq
    ce7c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    ce80:	d007      	beq.n	ce92 <_fflush_r+0x4a>
    ce82:	f242 7374 	movw	r3, #10100	; 0x2774
    ce86:	f2c0 0301 	movt	r3, #1
    ce8a:	429c      	cmp	r4, r3
    ce8c:	bf08      	it	eq
    ce8e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    ce92:	89a3      	ldrh	r3, [r4, #12]
    ce94:	b21a      	sxth	r2, r3
    ce96:	f012 0f08 	tst.w	r2, #8
    ce9a:	d135      	bne.n	cf08 <_fflush_r+0xc0>
    ce9c:	6862      	ldr	r2, [r4, #4]
    ce9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    cea2:	81a3      	strh	r3, [r4, #12]
    cea4:	2a00      	cmp	r2, #0
    cea6:	dd5e      	ble.n	cf66 <_fflush_r+0x11e>
    cea8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    ceaa:	2e00      	cmp	r6, #0
    ceac:	d045      	beq.n	cf3a <_fflush_r+0xf2>
    ceae:	b29b      	uxth	r3, r3
    ceb0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    ceb4:	bf18      	it	ne
    ceb6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    ceb8:	d059      	beq.n	cf6e <_fflush_r+0x126>
    ceba:	f013 0f04 	tst.w	r3, #4
    cebe:	d14a      	bne.n	cf56 <_fflush_r+0x10e>
    cec0:	2300      	movs	r3, #0
    cec2:	4640      	mov	r0, r8
    cec4:	6a21      	ldr	r1, [r4, #32]
    cec6:	462a      	mov	r2, r5
    cec8:	47b0      	blx	r6
    ceca:	4285      	cmp	r5, r0
    cecc:	d138      	bne.n	cf40 <_fflush_r+0xf8>
    cece:	89a1      	ldrh	r1, [r4, #12]
    ced0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    ced4:	6922      	ldr	r2, [r4, #16]
    ced6:	f2c0 0300 	movt	r3, #0
    ceda:	ea01 0303 	and.w	r3, r1, r3
    cede:	2100      	movs	r1, #0
    cee0:	6061      	str	r1, [r4, #4]
    cee2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    cee6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cee8:	81a3      	strh	r3, [r4, #12]
    ceea:	6022      	str	r2, [r4, #0]
    ceec:	bf18      	it	ne
    ceee:	6565      	strne	r5, [r4, #84]	; 0x54
    cef0:	b319      	cbz	r1, cf3a <_fflush_r+0xf2>
    cef2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    cef6:	4299      	cmp	r1, r3
    cef8:	d002      	beq.n	cf00 <_fflush_r+0xb8>
    cefa:	4640      	mov	r0, r8
    cefc:	f000 f998 	bl	d230 <_free_r>
    cf00:	2000      	movs	r0, #0
    cf02:	6360      	str	r0, [r4, #52]	; 0x34
    cf04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cf08:	6926      	ldr	r6, [r4, #16]
    cf0a:	b1b6      	cbz	r6, cf3a <_fflush_r+0xf2>
    cf0c:	6825      	ldr	r5, [r4, #0]
    cf0e:	6026      	str	r6, [r4, #0]
    cf10:	1bad      	subs	r5, r5, r6
    cf12:	f012 0f03 	tst.w	r2, #3
    cf16:	bf0c      	ite	eq
    cf18:	6963      	ldreq	r3, [r4, #20]
    cf1a:	2300      	movne	r3, #0
    cf1c:	60a3      	str	r3, [r4, #8]
    cf1e:	e00a      	b.n	cf36 <_fflush_r+0xee>
    cf20:	4632      	mov	r2, r6
    cf22:	462b      	mov	r3, r5
    cf24:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    cf26:	4640      	mov	r0, r8
    cf28:	6a21      	ldr	r1, [r4, #32]
    cf2a:	47b8      	blx	r7
    cf2c:	2800      	cmp	r0, #0
    cf2e:	ebc0 0505 	rsb	r5, r0, r5
    cf32:	4406      	add	r6, r0
    cf34:	dd04      	ble.n	cf40 <_fflush_r+0xf8>
    cf36:	2d00      	cmp	r5, #0
    cf38:	dcf2      	bgt.n	cf20 <_fflush_r+0xd8>
    cf3a:	2000      	movs	r0, #0
    cf3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cf40:	89a3      	ldrh	r3, [r4, #12]
    cf42:	f04f 30ff 	mov.w	r0, #4294967295
    cf46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cf4a:	81a3      	strh	r3, [r4, #12]
    cf4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cf50:	f000 f8ea 	bl	d128 <__sinit>
    cf54:	e783      	b.n	ce5e <_fflush_r+0x16>
    cf56:	6862      	ldr	r2, [r4, #4]
    cf58:	6b63      	ldr	r3, [r4, #52]	; 0x34
    cf5a:	1aad      	subs	r5, r5, r2
    cf5c:	2b00      	cmp	r3, #0
    cf5e:	d0af      	beq.n	cec0 <_fflush_r+0x78>
    cf60:	6c23      	ldr	r3, [r4, #64]	; 0x40
    cf62:	1aed      	subs	r5, r5, r3
    cf64:	e7ac      	b.n	cec0 <_fflush_r+0x78>
    cf66:	6c22      	ldr	r2, [r4, #64]	; 0x40
    cf68:	2a00      	cmp	r2, #0
    cf6a:	dc9d      	bgt.n	cea8 <_fflush_r+0x60>
    cf6c:	e7e5      	b.n	cf3a <_fflush_r+0xf2>
    cf6e:	2301      	movs	r3, #1
    cf70:	4640      	mov	r0, r8
    cf72:	6a21      	ldr	r1, [r4, #32]
    cf74:	47b0      	blx	r6
    cf76:	f1b0 3fff 	cmp.w	r0, #4294967295
    cf7a:	4605      	mov	r5, r0
    cf7c:	d002      	beq.n	cf84 <_fflush_r+0x13c>
    cf7e:	89a3      	ldrh	r3, [r4, #12]
    cf80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    cf82:	e79a      	b.n	ceba <_fflush_r+0x72>
    cf84:	f8d8 3000 	ldr.w	r3, [r8]
    cf88:	2b1d      	cmp	r3, #29
    cf8a:	d0d6      	beq.n	cf3a <_fflush_r+0xf2>
    cf8c:	89a3      	ldrh	r3, [r4, #12]
    cf8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cf92:	81a3      	strh	r3, [r4, #12]
    cf94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000cf98 <fflush>:
    cf98:	4601      	mov	r1, r0
    cf9a:	b128      	cbz	r0, cfa8 <fflush+0x10>
    cf9c:	f240 036c 	movw	r3, #108	; 0x6c
    cfa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa4:	6818      	ldr	r0, [r3, #0]
    cfa6:	e74f      	b.n	ce48 <_fflush_r>
    cfa8:	f242 5368 	movw	r3, #9576	; 0x2568
    cfac:	f64c 6149 	movw	r1, #52809	; 0xce49
    cfb0:	f2c0 0301 	movt	r3, #1
    cfb4:	f2c0 0100 	movt	r1, #0
    cfb8:	6818      	ldr	r0, [r3, #0]
    cfba:	f000 bbb3 	b.w	d724 <_fwalk_reent>
    cfbe:	bf00      	nop

0000cfc0 <__sfp_lock_acquire>:
    cfc0:	4770      	bx	lr
    cfc2:	bf00      	nop

0000cfc4 <__sfp_lock_release>:
    cfc4:	4770      	bx	lr
    cfc6:	bf00      	nop

0000cfc8 <__sinit_lock_acquire>:
    cfc8:	4770      	bx	lr
    cfca:	bf00      	nop

0000cfcc <__sinit_lock_release>:
    cfcc:	4770      	bx	lr
    cfce:	bf00      	nop

0000cfd0 <__fp_lock>:
    cfd0:	2000      	movs	r0, #0
    cfd2:	4770      	bx	lr

0000cfd4 <__fp_unlock>:
    cfd4:	2000      	movs	r0, #0
    cfd6:	4770      	bx	lr

0000cfd8 <__fp_unlock_all>:
    cfd8:	f240 036c 	movw	r3, #108	; 0x6c
    cfdc:	f64c 71d5 	movw	r1, #53205	; 0xcfd5
    cfe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe4:	f2c0 0100 	movt	r1, #0
    cfe8:	6818      	ldr	r0, [r3, #0]
    cfea:	f000 bbc5 	b.w	d778 <_fwalk>
    cfee:	bf00      	nop

0000cff0 <__fp_lock_all>:
    cff0:	f240 036c 	movw	r3, #108	; 0x6c
    cff4:	f64c 71d1 	movw	r1, #53201	; 0xcfd1
    cff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cffc:	f2c0 0100 	movt	r1, #0
    d000:	6818      	ldr	r0, [r3, #0]
    d002:	f000 bbb9 	b.w	d778 <_fwalk>
    d006:	bf00      	nop

0000d008 <_cleanup_r>:
    d008:	f640 3159 	movw	r1, #2905	; 0xb59
    d00c:	f2c0 0101 	movt	r1, #1
    d010:	f000 bbb2 	b.w	d778 <_fwalk>

0000d014 <_cleanup>:
    d014:	f242 5368 	movw	r3, #9576	; 0x2568
    d018:	f2c0 0301 	movt	r3, #1
    d01c:	6818      	ldr	r0, [r3, #0]
    d01e:	e7f3      	b.n	d008 <_cleanup_r>

0000d020 <std>:
    d020:	b510      	push	{r4, lr}
    d022:	4604      	mov	r4, r0
    d024:	2300      	movs	r3, #0
    d026:	305c      	adds	r0, #92	; 0x5c
    d028:	81a1      	strh	r1, [r4, #12]
    d02a:	4619      	mov	r1, r3
    d02c:	81e2      	strh	r2, [r4, #14]
    d02e:	2208      	movs	r2, #8
    d030:	6023      	str	r3, [r4, #0]
    d032:	6063      	str	r3, [r4, #4]
    d034:	60a3      	str	r3, [r4, #8]
    d036:	6663      	str	r3, [r4, #100]	; 0x64
    d038:	6123      	str	r3, [r4, #16]
    d03a:	6163      	str	r3, [r4, #20]
    d03c:	61a3      	str	r3, [r4, #24]
    d03e:	f001 f901 	bl	e244 <memset>
    d042:	f24f 1081 	movw	r0, #61825	; 0xf181
    d046:	f24f 1145 	movw	r1, #61765	; 0xf145
    d04a:	f24f 121d 	movw	r2, #61725	; 0xf11d
    d04e:	f24f 1315 	movw	r3, #61717	; 0xf115
    d052:	f2c0 0000 	movt	r0, #0
    d056:	f2c0 0100 	movt	r1, #0
    d05a:	f2c0 0200 	movt	r2, #0
    d05e:	f2c0 0300 	movt	r3, #0
    d062:	6260      	str	r0, [r4, #36]	; 0x24
    d064:	62a1      	str	r1, [r4, #40]	; 0x28
    d066:	62e2      	str	r2, [r4, #44]	; 0x2c
    d068:	6323      	str	r3, [r4, #48]	; 0x30
    d06a:	6224      	str	r4, [r4, #32]
    d06c:	bd10      	pop	{r4, pc}
    d06e:	bf00      	nop

0000d070 <__sfmoreglue>:
    d070:	b570      	push	{r4, r5, r6, lr}
    d072:	2568      	movs	r5, #104	; 0x68
    d074:	460e      	mov	r6, r1
    d076:	fb05 f501 	mul.w	r5, r5, r1
    d07a:	f105 010c 	add.w	r1, r5, #12
    d07e:	f000 fc67 	bl	d950 <_malloc_r>
    d082:	4604      	mov	r4, r0
    d084:	b148      	cbz	r0, d09a <__sfmoreglue+0x2a>
    d086:	f100 030c 	add.w	r3, r0, #12
    d08a:	2100      	movs	r1, #0
    d08c:	6046      	str	r6, [r0, #4]
    d08e:	462a      	mov	r2, r5
    d090:	4618      	mov	r0, r3
    d092:	6021      	str	r1, [r4, #0]
    d094:	60a3      	str	r3, [r4, #8]
    d096:	f001 f8d5 	bl	e244 <memset>
    d09a:	4620      	mov	r0, r4
    d09c:	bd70      	pop	{r4, r5, r6, pc}
    d09e:	bf00      	nop

0000d0a0 <__sfp>:
    d0a0:	f242 5368 	movw	r3, #9576	; 0x2568
    d0a4:	f2c0 0301 	movt	r3, #1
    d0a8:	b570      	push	{r4, r5, r6, lr}
    d0aa:	681d      	ldr	r5, [r3, #0]
    d0ac:	4606      	mov	r6, r0
    d0ae:	69ab      	ldr	r3, [r5, #24]
    d0b0:	2b00      	cmp	r3, #0
    d0b2:	d02a      	beq.n	d10a <__sfp+0x6a>
    d0b4:	35d8      	adds	r5, #216	; 0xd8
    d0b6:	686b      	ldr	r3, [r5, #4]
    d0b8:	68ac      	ldr	r4, [r5, #8]
    d0ba:	3b01      	subs	r3, #1
    d0bc:	d503      	bpl.n	d0c6 <__sfp+0x26>
    d0be:	e020      	b.n	d102 <__sfp+0x62>
    d0c0:	3468      	adds	r4, #104	; 0x68
    d0c2:	3b01      	subs	r3, #1
    d0c4:	d41d      	bmi.n	d102 <__sfp+0x62>
    d0c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d0ca:	2a00      	cmp	r2, #0
    d0cc:	d1f8      	bne.n	d0c0 <__sfp+0x20>
    d0ce:	2500      	movs	r5, #0
    d0d0:	f04f 33ff 	mov.w	r3, #4294967295
    d0d4:	6665      	str	r5, [r4, #100]	; 0x64
    d0d6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d0da:	81e3      	strh	r3, [r4, #14]
    d0dc:	4629      	mov	r1, r5
    d0de:	f04f 0301 	mov.w	r3, #1
    d0e2:	6025      	str	r5, [r4, #0]
    d0e4:	81a3      	strh	r3, [r4, #12]
    d0e6:	2208      	movs	r2, #8
    d0e8:	60a5      	str	r5, [r4, #8]
    d0ea:	6065      	str	r5, [r4, #4]
    d0ec:	6125      	str	r5, [r4, #16]
    d0ee:	6165      	str	r5, [r4, #20]
    d0f0:	61a5      	str	r5, [r4, #24]
    d0f2:	f001 f8a7 	bl	e244 <memset>
    d0f6:	64e5      	str	r5, [r4, #76]	; 0x4c
    d0f8:	6365      	str	r5, [r4, #52]	; 0x34
    d0fa:	63a5      	str	r5, [r4, #56]	; 0x38
    d0fc:	64a5      	str	r5, [r4, #72]	; 0x48
    d0fe:	4620      	mov	r0, r4
    d100:	bd70      	pop	{r4, r5, r6, pc}
    d102:	6828      	ldr	r0, [r5, #0]
    d104:	b128      	cbz	r0, d112 <__sfp+0x72>
    d106:	4605      	mov	r5, r0
    d108:	e7d5      	b.n	d0b6 <__sfp+0x16>
    d10a:	4628      	mov	r0, r5
    d10c:	f000 f80c 	bl	d128 <__sinit>
    d110:	e7d0      	b.n	d0b4 <__sfp+0x14>
    d112:	4630      	mov	r0, r6
    d114:	2104      	movs	r1, #4
    d116:	f7ff ffab 	bl	d070 <__sfmoreglue>
    d11a:	6028      	str	r0, [r5, #0]
    d11c:	2800      	cmp	r0, #0
    d11e:	d1f2      	bne.n	d106 <__sfp+0x66>
    d120:	230c      	movs	r3, #12
    d122:	4604      	mov	r4, r0
    d124:	6033      	str	r3, [r6, #0]
    d126:	e7ea      	b.n	d0fe <__sfp+0x5e>

0000d128 <__sinit>:
    d128:	b570      	push	{r4, r5, r6, lr}
    d12a:	6986      	ldr	r6, [r0, #24]
    d12c:	4604      	mov	r4, r0
    d12e:	b106      	cbz	r6, d132 <__sinit+0xa>
    d130:	bd70      	pop	{r4, r5, r6, pc}
    d132:	f24d 0309 	movw	r3, #53257	; 0xd009
    d136:	2501      	movs	r5, #1
    d138:	f2c0 0300 	movt	r3, #0
    d13c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    d140:	6283      	str	r3, [r0, #40]	; 0x28
    d142:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    d146:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    d14a:	6185      	str	r5, [r0, #24]
    d14c:	f7ff ffa8 	bl	d0a0 <__sfp>
    d150:	6060      	str	r0, [r4, #4]
    d152:	4620      	mov	r0, r4
    d154:	f7ff ffa4 	bl	d0a0 <__sfp>
    d158:	60a0      	str	r0, [r4, #8]
    d15a:	4620      	mov	r0, r4
    d15c:	f7ff ffa0 	bl	d0a0 <__sfp>
    d160:	4632      	mov	r2, r6
    d162:	2104      	movs	r1, #4
    d164:	4623      	mov	r3, r4
    d166:	60e0      	str	r0, [r4, #12]
    d168:	6860      	ldr	r0, [r4, #4]
    d16a:	f7ff ff59 	bl	d020 <std>
    d16e:	462a      	mov	r2, r5
    d170:	68a0      	ldr	r0, [r4, #8]
    d172:	2109      	movs	r1, #9
    d174:	4623      	mov	r3, r4
    d176:	f7ff ff53 	bl	d020 <std>
    d17a:	4623      	mov	r3, r4
    d17c:	68e0      	ldr	r0, [r4, #12]
    d17e:	2112      	movs	r1, #18
    d180:	2202      	movs	r2, #2
    d182:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d186:	e74b      	b.n	d020 <std>

0000d188 <_malloc_trim_r>:
    d188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d18a:	f240 1478 	movw	r4, #376	; 0x178
    d18e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d192:	460f      	mov	r7, r1
    d194:	4605      	mov	r5, r0
    d196:	f001 f8bf 	bl	e318 <__malloc_lock>
    d19a:	68a3      	ldr	r3, [r4, #8]
    d19c:	685e      	ldr	r6, [r3, #4]
    d19e:	f026 0603 	bic.w	r6, r6, #3
    d1a2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    d1a6:	330f      	adds	r3, #15
    d1a8:	1bdf      	subs	r7, r3, r7
    d1aa:	0b3f      	lsrs	r7, r7, #12
    d1ac:	3f01      	subs	r7, #1
    d1ae:	033f      	lsls	r7, r7, #12
    d1b0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    d1b4:	db07      	blt.n	d1c6 <_malloc_trim_r+0x3e>
    d1b6:	2100      	movs	r1, #0
    d1b8:	4628      	mov	r0, r5
    d1ba:	f001 ff57 	bl	f06c <_sbrk_r>
    d1be:	68a3      	ldr	r3, [r4, #8]
    d1c0:	18f3      	adds	r3, r6, r3
    d1c2:	4283      	cmp	r3, r0
    d1c4:	d004      	beq.n	d1d0 <_malloc_trim_r+0x48>
    d1c6:	4628      	mov	r0, r5
    d1c8:	f001 f8a8 	bl	e31c <__malloc_unlock>
    d1cc:	2000      	movs	r0, #0
    d1ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d1d0:	4279      	negs	r1, r7
    d1d2:	4628      	mov	r0, r5
    d1d4:	f001 ff4a 	bl	f06c <_sbrk_r>
    d1d8:	f1b0 3fff 	cmp.w	r0, #4294967295
    d1dc:	d010      	beq.n	d200 <_malloc_trim_r+0x78>
    d1de:	68a2      	ldr	r2, [r4, #8]
    d1e0:	f240 53e0 	movw	r3, #1504	; 0x5e0
    d1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e8:	1bf6      	subs	r6, r6, r7
    d1ea:	f046 0601 	orr.w	r6, r6, #1
    d1ee:	4628      	mov	r0, r5
    d1f0:	6056      	str	r6, [r2, #4]
    d1f2:	681a      	ldr	r2, [r3, #0]
    d1f4:	1bd7      	subs	r7, r2, r7
    d1f6:	601f      	str	r7, [r3, #0]
    d1f8:	f001 f890 	bl	e31c <__malloc_unlock>
    d1fc:	2001      	movs	r0, #1
    d1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d200:	2100      	movs	r1, #0
    d202:	4628      	mov	r0, r5
    d204:	f001 ff32 	bl	f06c <_sbrk_r>
    d208:	68a3      	ldr	r3, [r4, #8]
    d20a:	1ac2      	subs	r2, r0, r3
    d20c:	2a0f      	cmp	r2, #15
    d20e:	ddda      	ble.n	d1c6 <_malloc_trim_r+0x3e>
    d210:	f240 5480 	movw	r4, #1408	; 0x580
    d214:	f240 51e0 	movw	r1, #1504	; 0x5e0
    d218:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d21c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    d220:	f042 0201 	orr.w	r2, r2, #1
    d224:	6824      	ldr	r4, [r4, #0]
    d226:	1b00      	subs	r0, r0, r4
    d228:	6008      	str	r0, [r1, #0]
    d22a:	605a      	str	r2, [r3, #4]
    d22c:	e7cb      	b.n	d1c6 <_malloc_trim_r+0x3e>
    d22e:	bf00      	nop

0000d230 <_free_r>:
    d230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d234:	4605      	mov	r5, r0
    d236:	460c      	mov	r4, r1
    d238:	2900      	cmp	r1, #0
    d23a:	f000 8088 	beq.w	d34e <_free_r+0x11e>
    d23e:	f001 f86b 	bl	e318 <__malloc_lock>
    d242:	f1a4 0208 	sub.w	r2, r4, #8
    d246:	f240 1078 	movw	r0, #376	; 0x178
    d24a:	6856      	ldr	r6, [r2, #4]
    d24c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    d250:	f026 0301 	bic.w	r3, r6, #1
    d254:	f8d0 c008 	ldr.w	ip, [r0, #8]
    d258:	18d1      	adds	r1, r2, r3
    d25a:	458c      	cmp	ip, r1
    d25c:	684f      	ldr	r7, [r1, #4]
    d25e:	f027 0703 	bic.w	r7, r7, #3
    d262:	f000 8095 	beq.w	d390 <_free_r+0x160>
    d266:	f016 0601 	ands.w	r6, r6, #1
    d26a:	604f      	str	r7, [r1, #4]
    d26c:	d05f      	beq.n	d32e <_free_r+0xfe>
    d26e:	2600      	movs	r6, #0
    d270:	19cc      	adds	r4, r1, r7
    d272:	6864      	ldr	r4, [r4, #4]
    d274:	f014 0f01 	tst.w	r4, #1
    d278:	d106      	bne.n	d288 <_free_r+0x58>
    d27a:	19db      	adds	r3, r3, r7
    d27c:	2e00      	cmp	r6, #0
    d27e:	d07a      	beq.n	d376 <_free_r+0x146>
    d280:	688c      	ldr	r4, [r1, #8]
    d282:	68c9      	ldr	r1, [r1, #12]
    d284:	608c      	str	r4, [r1, #8]
    d286:	60e1      	str	r1, [r4, #12]
    d288:	f043 0101 	orr.w	r1, r3, #1
    d28c:	50d3      	str	r3, [r2, r3]
    d28e:	6051      	str	r1, [r2, #4]
    d290:	2e00      	cmp	r6, #0
    d292:	d147      	bne.n	d324 <_free_r+0xf4>
    d294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d298:	d35b      	bcc.n	d352 <_free_r+0x122>
    d29a:	0a59      	lsrs	r1, r3, #9
    d29c:	2904      	cmp	r1, #4
    d29e:	bf9e      	ittt	ls
    d2a0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    d2a4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    d2a8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d2ac:	d928      	bls.n	d300 <_free_r+0xd0>
    d2ae:	2914      	cmp	r1, #20
    d2b0:	bf9c      	itt	ls
    d2b2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    d2b6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d2ba:	d921      	bls.n	d300 <_free_r+0xd0>
    d2bc:	2954      	cmp	r1, #84	; 0x54
    d2be:	bf9e      	ittt	ls
    d2c0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    d2c4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    d2c8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d2cc:	d918      	bls.n	d300 <_free_r+0xd0>
    d2ce:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    d2d2:	bf9e      	ittt	ls
    d2d4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    d2d8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    d2dc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d2e0:	d90e      	bls.n	d300 <_free_r+0xd0>
    d2e2:	f240 5c54 	movw	ip, #1364	; 0x554
    d2e6:	4561      	cmp	r1, ip
    d2e8:	bf95      	itete	ls
    d2ea:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    d2ee:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    d2f2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    d2f6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    d2fa:	bf98      	it	ls
    d2fc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d300:	1904      	adds	r4, r0, r4
    d302:	68a1      	ldr	r1, [r4, #8]
    d304:	42a1      	cmp	r1, r4
    d306:	d103      	bne.n	d310 <_free_r+0xe0>
    d308:	e064      	b.n	d3d4 <_free_r+0x1a4>
    d30a:	6889      	ldr	r1, [r1, #8]
    d30c:	428c      	cmp	r4, r1
    d30e:	d004      	beq.n	d31a <_free_r+0xea>
    d310:	6848      	ldr	r0, [r1, #4]
    d312:	f020 0003 	bic.w	r0, r0, #3
    d316:	4283      	cmp	r3, r0
    d318:	d3f7      	bcc.n	d30a <_free_r+0xda>
    d31a:	68cb      	ldr	r3, [r1, #12]
    d31c:	60d3      	str	r3, [r2, #12]
    d31e:	6091      	str	r1, [r2, #8]
    d320:	60ca      	str	r2, [r1, #12]
    d322:	609a      	str	r2, [r3, #8]
    d324:	4628      	mov	r0, r5
    d326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d32a:	f000 bff7 	b.w	e31c <__malloc_unlock>
    d32e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    d332:	f100 0c08 	add.w	ip, r0, #8
    d336:	1b12      	subs	r2, r2, r4
    d338:	191b      	adds	r3, r3, r4
    d33a:	6894      	ldr	r4, [r2, #8]
    d33c:	4564      	cmp	r4, ip
    d33e:	d047      	beq.n	d3d0 <_free_r+0x1a0>
    d340:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    d344:	f8cc 4008 	str.w	r4, [ip, #8]
    d348:	f8c4 c00c 	str.w	ip, [r4, #12]
    d34c:	e790      	b.n	d270 <_free_r+0x40>
    d34e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d352:	08db      	lsrs	r3, r3, #3
    d354:	f04f 0c01 	mov.w	ip, #1
    d358:	6846      	ldr	r6, [r0, #4]
    d35a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    d35e:	109b      	asrs	r3, r3, #2
    d360:	fa0c f303 	lsl.w	r3, ip, r3
    d364:	60d1      	str	r1, [r2, #12]
    d366:	688c      	ldr	r4, [r1, #8]
    d368:	ea46 0303 	orr.w	r3, r6, r3
    d36c:	6043      	str	r3, [r0, #4]
    d36e:	6094      	str	r4, [r2, #8]
    d370:	60e2      	str	r2, [r4, #12]
    d372:	608a      	str	r2, [r1, #8]
    d374:	e7d6      	b.n	d324 <_free_r+0xf4>
    d376:	688c      	ldr	r4, [r1, #8]
    d378:	4f1c      	ldr	r7, [pc, #112]	; (d3ec <_free_r+0x1bc>)
    d37a:	42bc      	cmp	r4, r7
    d37c:	d181      	bne.n	d282 <_free_r+0x52>
    d37e:	50d3      	str	r3, [r2, r3]
    d380:	f043 0301 	orr.w	r3, r3, #1
    d384:	60e2      	str	r2, [r4, #12]
    d386:	60a2      	str	r2, [r4, #8]
    d388:	6053      	str	r3, [r2, #4]
    d38a:	6094      	str	r4, [r2, #8]
    d38c:	60d4      	str	r4, [r2, #12]
    d38e:	e7c9      	b.n	d324 <_free_r+0xf4>
    d390:	18fb      	adds	r3, r7, r3
    d392:	f016 0f01 	tst.w	r6, #1
    d396:	d107      	bne.n	d3a8 <_free_r+0x178>
    d398:	f854 1c08 	ldr.w	r1, [r4, #-8]
    d39c:	1a52      	subs	r2, r2, r1
    d39e:	185b      	adds	r3, r3, r1
    d3a0:	68d4      	ldr	r4, [r2, #12]
    d3a2:	6891      	ldr	r1, [r2, #8]
    d3a4:	60a1      	str	r1, [r4, #8]
    d3a6:	60cc      	str	r4, [r1, #12]
    d3a8:	f240 5184 	movw	r1, #1412	; 0x584
    d3ac:	6082      	str	r2, [r0, #8]
    d3ae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    d3b2:	f043 0001 	orr.w	r0, r3, #1
    d3b6:	6050      	str	r0, [r2, #4]
    d3b8:	680a      	ldr	r2, [r1, #0]
    d3ba:	4293      	cmp	r3, r2
    d3bc:	d3b2      	bcc.n	d324 <_free_r+0xf4>
    d3be:	f240 53dc 	movw	r3, #1500	; 0x5dc
    d3c2:	4628      	mov	r0, r5
    d3c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3c8:	6819      	ldr	r1, [r3, #0]
    d3ca:	f7ff fedd 	bl	d188 <_malloc_trim_r>
    d3ce:	e7a9      	b.n	d324 <_free_r+0xf4>
    d3d0:	2601      	movs	r6, #1
    d3d2:	e74d      	b.n	d270 <_free_r+0x40>
    d3d4:	2601      	movs	r6, #1
    d3d6:	6844      	ldr	r4, [r0, #4]
    d3d8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    d3dc:	460b      	mov	r3, r1
    d3de:	fa06 fc0c 	lsl.w	ip, r6, ip
    d3e2:	ea44 040c 	orr.w	r4, r4, ip
    d3e6:	6044      	str	r4, [r0, #4]
    d3e8:	e798      	b.n	d31c <_free_r+0xec>
    d3ea:	bf00      	nop
    d3ec:	20000180 	.word	0x20000180

0000d3f0 <__sfvwrite_r>:
    d3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d3f4:	6893      	ldr	r3, [r2, #8]
    d3f6:	b085      	sub	sp, #20
    d3f8:	4690      	mov	r8, r2
    d3fa:	460c      	mov	r4, r1
    d3fc:	9003      	str	r0, [sp, #12]
    d3fe:	2b00      	cmp	r3, #0
    d400:	d064      	beq.n	d4cc <__sfvwrite_r+0xdc>
    d402:	8988      	ldrh	r0, [r1, #12]
    d404:	fa1f fa80 	uxth.w	sl, r0
    d408:	f01a 0f08 	tst.w	sl, #8
    d40c:	f000 80a0 	beq.w	d550 <__sfvwrite_r+0x160>
    d410:	690b      	ldr	r3, [r1, #16]
    d412:	2b00      	cmp	r3, #0
    d414:	f000 809c 	beq.w	d550 <__sfvwrite_r+0x160>
    d418:	f01a 0b02 	ands.w	fp, sl, #2
    d41c:	f8d8 5000 	ldr.w	r5, [r8]
    d420:	bf1c      	itt	ne
    d422:	f04f 0a00 	movne.w	sl, #0
    d426:	4657      	movne	r7, sl
    d428:	d136      	bne.n	d498 <__sfvwrite_r+0xa8>
    d42a:	f01a 0a01 	ands.w	sl, sl, #1
    d42e:	bf1d      	ittte	ne
    d430:	46dc      	movne	ip, fp
    d432:	46d9      	movne	r9, fp
    d434:	465f      	movne	r7, fp
    d436:	4656      	moveq	r6, sl
    d438:	d152      	bne.n	d4e0 <__sfvwrite_r+0xf0>
    d43a:	b326      	cbz	r6, d486 <__sfvwrite_r+0x96>
    d43c:	b280      	uxth	r0, r0
    d43e:	68a7      	ldr	r7, [r4, #8]
    d440:	f410 7f00 	tst.w	r0, #512	; 0x200
    d444:	f000 808f 	beq.w	d566 <__sfvwrite_r+0x176>
    d448:	42be      	cmp	r6, r7
    d44a:	46bb      	mov	fp, r7
    d44c:	f080 80a7 	bcs.w	d59e <__sfvwrite_r+0x1ae>
    d450:	6820      	ldr	r0, [r4, #0]
    d452:	4637      	mov	r7, r6
    d454:	46b3      	mov	fp, r6
    d456:	465a      	mov	r2, fp
    d458:	4651      	mov	r1, sl
    d45a:	f000 fe97 	bl	e18c <memmove>
    d45e:	68a2      	ldr	r2, [r4, #8]
    d460:	6823      	ldr	r3, [r4, #0]
    d462:	46b1      	mov	r9, r6
    d464:	1bd7      	subs	r7, r2, r7
    d466:	60a7      	str	r7, [r4, #8]
    d468:	4637      	mov	r7, r6
    d46a:	445b      	add	r3, fp
    d46c:	6023      	str	r3, [r4, #0]
    d46e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d472:	ebc9 0606 	rsb	r6, r9, r6
    d476:	44ca      	add	sl, r9
    d478:	1bdf      	subs	r7, r3, r7
    d47a:	f8c8 7008 	str.w	r7, [r8, #8]
    d47e:	b32f      	cbz	r7, d4cc <__sfvwrite_r+0xdc>
    d480:	89a0      	ldrh	r0, [r4, #12]
    d482:	2e00      	cmp	r6, #0
    d484:	d1da      	bne.n	d43c <__sfvwrite_r+0x4c>
    d486:	f8d5 a000 	ldr.w	sl, [r5]
    d48a:	686e      	ldr	r6, [r5, #4]
    d48c:	3508      	adds	r5, #8
    d48e:	e7d4      	b.n	d43a <__sfvwrite_r+0x4a>
    d490:	f8d5 a000 	ldr.w	sl, [r5]
    d494:	686f      	ldr	r7, [r5, #4]
    d496:	3508      	adds	r5, #8
    d498:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    d49c:	bf34      	ite	cc
    d49e:	463b      	movcc	r3, r7
    d4a0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    d4a4:	4652      	mov	r2, sl
    d4a6:	9803      	ldr	r0, [sp, #12]
    d4a8:	2f00      	cmp	r7, #0
    d4aa:	d0f1      	beq.n	d490 <__sfvwrite_r+0xa0>
    d4ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d4ae:	6a21      	ldr	r1, [r4, #32]
    d4b0:	47b0      	blx	r6
    d4b2:	2800      	cmp	r0, #0
    d4b4:	4482      	add	sl, r0
    d4b6:	ebc0 0707 	rsb	r7, r0, r7
    d4ba:	f340 80ec 	ble.w	d696 <__sfvwrite_r+0x2a6>
    d4be:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d4c2:	1a18      	subs	r0, r3, r0
    d4c4:	f8c8 0008 	str.w	r0, [r8, #8]
    d4c8:	2800      	cmp	r0, #0
    d4ca:	d1e5      	bne.n	d498 <__sfvwrite_r+0xa8>
    d4cc:	2000      	movs	r0, #0
    d4ce:	b005      	add	sp, #20
    d4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d4d4:	f8d5 9000 	ldr.w	r9, [r5]
    d4d8:	f04f 0c00 	mov.w	ip, #0
    d4dc:	686f      	ldr	r7, [r5, #4]
    d4de:	3508      	adds	r5, #8
    d4e0:	2f00      	cmp	r7, #0
    d4e2:	d0f7      	beq.n	d4d4 <__sfvwrite_r+0xe4>
    d4e4:	f1bc 0f00 	cmp.w	ip, #0
    d4e8:	f000 80b5 	beq.w	d656 <__sfvwrite_r+0x266>
    d4ec:	6963      	ldr	r3, [r4, #20]
    d4ee:	45bb      	cmp	fp, r7
    d4f0:	bf34      	ite	cc
    d4f2:	46da      	movcc	sl, fp
    d4f4:	46ba      	movcs	sl, r7
    d4f6:	68a6      	ldr	r6, [r4, #8]
    d4f8:	6820      	ldr	r0, [r4, #0]
    d4fa:	6922      	ldr	r2, [r4, #16]
    d4fc:	199e      	adds	r6, r3, r6
    d4fe:	4290      	cmp	r0, r2
    d500:	bf94      	ite	ls
    d502:	2200      	movls	r2, #0
    d504:	2201      	movhi	r2, #1
    d506:	45b2      	cmp	sl, r6
    d508:	bfd4      	ite	le
    d50a:	2200      	movle	r2, #0
    d50c:	f002 0201 	andgt.w	r2, r2, #1
    d510:	2a00      	cmp	r2, #0
    d512:	f040 80ae 	bne.w	d672 <__sfvwrite_r+0x282>
    d516:	459a      	cmp	sl, r3
    d518:	f2c0 8082 	blt.w	d620 <__sfvwrite_r+0x230>
    d51c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d51e:	464a      	mov	r2, r9
    d520:	f8cd c004 	str.w	ip, [sp, #4]
    d524:	9803      	ldr	r0, [sp, #12]
    d526:	6a21      	ldr	r1, [r4, #32]
    d528:	47b0      	blx	r6
    d52a:	f8dd c004 	ldr.w	ip, [sp, #4]
    d52e:	1e06      	subs	r6, r0, #0
    d530:	f340 80b1 	ble.w	d696 <__sfvwrite_r+0x2a6>
    d534:	ebbb 0b06 	subs.w	fp, fp, r6
    d538:	f000 8086 	beq.w	d648 <__sfvwrite_r+0x258>
    d53c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d540:	44b1      	add	r9, r6
    d542:	1bbf      	subs	r7, r7, r6
    d544:	1b9e      	subs	r6, r3, r6
    d546:	f8c8 6008 	str.w	r6, [r8, #8]
    d54a:	2e00      	cmp	r6, #0
    d54c:	d1c8      	bne.n	d4e0 <__sfvwrite_r+0xf0>
    d54e:	e7bd      	b.n	d4cc <__sfvwrite_r+0xdc>
    d550:	9803      	ldr	r0, [sp, #12]
    d552:	4621      	mov	r1, r4
    d554:	f7fe fc1a 	bl	bd8c <__swsetup_r>
    d558:	2800      	cmp	r0, #0
    d55a:	f040 80d4 	bne.w	d706 <__sfvwrite_r+0x316>
    d55e:	89a0      	ldrh	r0, [r4, #12]
    d560:	fa1f fa80 	uxth.w	sl, r0
    d564:	e758      	b.n	d418 <__sfvwrite_r+0x28>
    d566:	6820      	ldr	r0, [r4, #0]
    d568:	46b9      	mov	r9, r7
    d56a:	6923      	ldr	r3, [r4, #16]
    d56c:	4298      	cmp	r0, r3
    d56e:	bf94      	ite	ls
    d570:	2300      	movls	r3, #0
    d572:	2301      	movhi	r3, #1
    d574:	42b7      	cmp	r7, r6
    d576:	bf2c      	ite	cs
    d578:	2300      	movcs	r3, #0
    d57a:	f003 0301 	andcc.w	r3, r3, #1
    d57e:	2b00      	cmp	r3, #0
    d580:	f040 809d 	bne.w	d6be <__sfvwrite_r+0x2ce>
    d584:	6963      	ldr	r3, [r4, #20]
    d586:	429e      	cmp	r6, r3
    d588:	f0c0 808c 	bcc.w	d6a4 <__sfvwrite_r+0x2b4>
    d58c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d58e:	4652      	mov	r2, sl
    d590:	9803      	ldr	r0, [sp, #12]
    d592:	6a21      	ldr	r1, [r4, #32]
    d594:	47b8      	blx	r7
    d596:	1e07      	subs	r7, r0, #0
    d598:	dd7d      	ble.n	d696 <__sfvwrite_r+0x2a6>
    d59a:	46b9      	mov	r9, r7
    d59c:	e767      	b.n	d46e <__sfvwrite_r+0x7e>
    d59e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    d5a2:	bf08      	it	eq
    d5a4:	6820      	ldreq	r0, [r4, #0]
    d5a6:	f43f af56 	beq.w	d456 <__sfvwrite_r+0x66>
    d5aa:	6962      	ldr	r2, [r4, #20]
    d5ac:	6921      	ldr	r1, [r4, #16]
    d5ae:	6823      	ldr	r3, [r4, #0]
    d5b0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    d5b4:	1a5b      	subs	r3, r3, r1
    d5b6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    d5ba:	f103 0c01 	add.w	ip, r3, #1
    d5be:	44b4      	add	ip, r6
    d5c0:	ea4f 0969 	mov.w	r9, r9, asr #1
    d5c4:	45e1      	cmp	r9, ip
    d5c6:	464a      	mov	r2, r9
    d5c8:	bf3c      	itt	cc
    d5ca:	46e1      	movcc	r9, ip
    d5cc:	464a      	movcc	r2, r9
    d5ce:	f410 6f80 	tst.w	r0, #1024	; 0x400
    d5d2:	f000 8083 	beq.w	d6dc <__sfvwrite_r+0x2ec>
    d5d6:	4611      	mov	r1, r2
    d5d8:	9803      	ldr	r0, [sp, #12]
    d5da:	9302      	str	r3, [sp, #8]
    d5dc:	f000 f9b8 	bl	d950 <_malloc_r>
    d5e0:	9b02      	ldr	r3, [sp, #8]
    d5e2:	2800      	cmp	r0, #0
    d5e4:	f000 8099 	beq.w	d71a <__sfvwrite_r+0x32a>
    d5e8:	461a      	mov	r2, r3
    d5ea:	6921      	ldr	r1, [r4, #16]
    d5ec:	9302      	str	r3, [sp, #8]
    d5ee:	9001      	str	r0, [sp, #4]
    d5f0:	f000 fd04 	bl	dffc <memcpy>
    d5f4:	89a2      	ldrh	r2, [r4, #12]
    d5f6:	9b02      	ldr	r3, [sp, #8]
    d5f8:	f8dd c004 	ldr.w	ip, [sp, #4]
    d5fc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    d600:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    d604:	81a2      	strh	r2, [r4, #12]
    d606:	ebc3 0209 	rsb	r2, r3, r9
    d60a:	eb0c 0003 	add.w	r0, ip, r3
    d60e:	4637      	mov	r7, r6
    d610:	46b3      	mov	fp, r6
    d612:	60a2      	str	r2, [r4, #8]
    d614:	f8c4 c010 	str.w	ip, [r4, #16]
    d618:	6020      	str	r0, [r4, #0]
    d61a:	f8c4 9014 	str.w	r9, [r4, #20]
    d61e:	e71a      	b.n	d456 <__sfvwrite_r+0x66>
    d620:	4652      	mov	r2, sl
    d622:	4649      	mov	r1, r9
    d624:	4656      	mov	r6, sl
    d626:	f8cd c004 	str.w	ip, [sp, #4]
    d62a:	f000 fdaf 	bl	e18c <memmove>
    d62e:	68a2      	ldr	r2, [r4, #8]
    d630:	6823      	ldr	r3, [r4, #0]
    d632:	ebbb 0b06 	subs.w	fp, fp, r6
    d636:	ebca 0202 	rsb	r2, sl, r2
    d63a:	f8dd c004 	ldr.w	ip, [sp, #4]
    d63e:	4453      	add	r3, sl
    d640:	60a2      	str	r2, [r4, #8]
    d642:	6023      	str	r3, [r4, #0]
    d644:	f47f af7a 	bne.w	d53c <__sfvwrite_r+0x14c>
    d648:	9803      	ldr	r0, [sp, #12]
    d64a:	4621      	mov	r1, r4
    d64c:	f7ff fbfc 	bl	ce48 <_fflush_r>
    d650:	bb08      	cbnz	r0, d696 <__sfvwrite_r+0x2a6>
    d652:	46dc      	mov	ip, fp
    d654:	e772      	b.n	d53c <__sfvwrite_r+0x14c>
    d656:	4648      	mov	r0, r9
    d658:	210a      	movs	r1, #10
    d65a:	463a      	mov	r2, r7
    d65c:	f000 fc94 	bl	df88 <memchr>
    d660:	2800      	cmp	r0, #0
    d662:	d04b      	beq.n	d6fc <__sfvwrite_r+0x30c>
    d664:	f100 0b01 	add.w	fp, r0, #1
    d668:	f04f 0c01 	mov.w	ip, #1
    d66c:	ebc9 0b0b 	rsb	fp, r9, fp
    d670:	e73c      	b.n	d4ec <__sfvwrite_r+0xfc>
    d672:	4649      	mov	r1, r9
    d674:	4632      	mov	r2, r6
    d676:	f8cd c004 	str.w	ip, [sp, #4]
    d67a:	f000 fd87 	bl	e18c <memmove>
    d67e:	6823      	ldr	r3, [r4, #0]
    d680:	4621      	mov	r1, r4
    d682:	9803      	ldr	r0, [sp, #12]
    d684:	199b      	adds	r3, r3, r6
    d686:	6023      	str	r3, [r4, #0]
    d688:	f7ff fbde 	bl	ce48 <_fflush_r>
    d68c:	f8dd c004 	ldr.w	ip, [sp, #4]
    d690:	2800      	cmp	r0, #0
    d692:	f43f af4f 	beq.w	d534 <__sfvwrite_r+0x144>
    d696:	89a3      	ldrh	r3, [r4, #12]
    d698:	f04f 30ff 	mov.w	r0, #4294967295
    d69c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d6a0:	81a3      	strh	r3, [r4, #12]
    d6a2:	e714      	b.n	d4ce <__sfvwrite_r+0xde>
    d6a4:	4632      	mov	r2, r6
    d6a6:	4651      	mov	r1, sl
    d6a8:	f000 fd70 	bl	e18c <memmove>
    d6ac:	68a2      	ldr	r2, [r4, #8]
    d6ae:	6823      	ldr	r3, [r4, #0]
    d6b0:	4637      	mov	r7, r6
    d6b2:	1b92      	subs	r2, r2, r6
    d6b4:	46b1      	mov	r9, r6
    d6b6:	199b      	adds	r3, r3, r6
    d6b8:	60a2      	str	r2, [r4, #8]
    d6ba:	6023      	str	r3, [r4, #0]
    d6bc:	e6d7      	b.n	d46e <__sfvwrite_r+0x7e>
    d6be:	4651      	mov	r1, sl
    d6c0:	463a      	mov	r2, r7
    d6c2:	f000 fd63 	bl	e18c <memmove>
    d6c6:	6823      	ldr	r3, [r4, #0]
    d6c8:	9803      	ldr	r0, [sp, #12]
    d6ca:	4621      	mov	r1, r4
    d6cc:	19db      	adds	r3, r3, r7
    d6ce:	6023      	str	r3, [r4, #0]
    d6d0:	f7ff fbba 	bl	ce48 <_fflush_r>
    d6d4:	2800      	cmp	r0, #0
    d6d6:	f43f aeca 	beq.w	d46e <__sfvwrite_r+0x7e>
    d6da:	e7dc      	b.n	d696 <__sfvwrite_r+0x2a6>
    d6dc:	9803      	ldr	r0, [sp, #12]
    d6de:	9302      	str	r3, [sp, #8]
    d6e0:	f001 faca 	bl	ec78 <_realloc_r>
    d6e4:	9b02      	ldr	r3, [sp, #8]
    d6e6:	4684      	mov	ip, r0
    d6e8:	2800      	cmp	r0, #0
    d6ea:	d18c      	bne.n	d606 <__sfvwrite_r+0x216>
    d6ec:	6921      	ldr	r1, [r4, #16]
    d6ee:	9803      	ldr	r0, [sp, #12]
    d6f0:	f7ff fd9e 	bl	d230 <_free_r>
    d6f4:	9903      	ldr	r1, [sp, #12]
    d6f6:	230c      	movs	r3, #12
    d6f8:	600b      	str	r3, [r1, #0]
    d6fa:	e7cc      	b.n	d696 <__sfvwrite_r+0x2a6>
    d6fc:	f107 0b01 	add.w	fp, r7, #1
    d700:	f04f 0c01 	mov.w	ip, #1
    d704:	e6f2      	b.n	d4ec <__sfvwrite_r+0xfc>
    d706:	9903      	ldr	r1, [sp, #12]
    d708:	2209      	movs	r2, #9
    d70a:	89a3      	ldrh	r3, [r4, #12]
    d70c:	f04f 30ff 	mov.w	r0, #4294967295
    d710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d714:	600a      	str	r2, [r1, #0]
    d716:	81a3      	strh	r3, [r4, #12]
    d718:	e6d9      	b.n	d4ce <__sfvwrite_r+0xde>
    d71a:	9a03      	ldr	r2, [sp, #12]
    d71c:	230c      	movs	r3, #12
    d71e:	6013      	str	r3, [r2, #0]
    d720:	e7b9      	b.n	d696 <__sfvwrite_r+0x2a6>
    d722:	bf00      	nop

0000d724 <_fwalk_reent>:
    d724:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    d728:	4607      	mov	r7, r0
    d72a:	468a      	mov	sl, r1
    d72c:	f7ff fc48 	bl	cfc0 <__sfp_lock_acquire>
    d730:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    d734:	bf08      	it	eq
    d736:	46b0      	moveq	r8, r6
    d738:	d018      	beq.n	d76c <_fwalk_reent+0x48>
    d73a:	f04f 0800 	mov.w	r8, #0
    d73e:	6875      	ldr	r5, [r6, #4]
    d740:	68b4      	ldr	r4, [r6, #8]
    d742:	3d01      	subs	r5, #1
    d744:	d40f      	bmi.n	d766 <_fwalk_reent+0x42>
    d746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d74a:	b14b      	cbz	r3, d760 <_fwalk_reent+0x3c>
    d74c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    d750:	4621      	mov	r1, r4
    d752:	4638      	mov	r0, r7
    d754:	f1b3 3fff 	cmp.w	r3, #4294967295
    d758:	d002      	beq.n	d760 <_fwalk_reent+0x3c>
    d75a:	47d0      	blx	sl
    d75c:	ea48 0800 	orr.w	r8, r8, r0
    d760:	3468      	adds	r4, #104	; 0x68
    d762:	3d01      	subs	r5, #1
    d764:	d5ef      	bpl.n	d746 <_fwalk_reent+0x22>
    d766:	6836      	ldr	r6, [r6, #0]
    d768:	2e00      	cmp	r6, #0
    d76a:	d1e8      	bne.n	d73e <_fwalk_reent+0x1a>
    d76c:	f7ff fc2a 	bl	cfc4 <__sfp_lock_release>
    d770:	4640      	mov	r0, r8
    d772:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    d776:	bf00      	nop

0000d778 <_fwalk>:
    d778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d77c:	4606      	mov	r6, r0
    d77e:	4688      	mov	r8, r1
    d780:	f7ff fc1e 	bl	cfc0 <__sfp_lock_acquire>
    d784:	36d8      	adds	r6, #216	; 0xd8
    d786:	bf08      	it	eq
    d788:	4637      	moveq	r7, r6
    d78a:	d015      	beq.n	d7b8 <_fwalk+0x40>
    d78c:	2700      	movs	r7, #0
    d78e:	6875      	ldr	r5, [r6, #4]
    d790:	68b4      	ldr	r4, [r6, #8]
    d792:	3d01      	subs	r5, #1
    d794:	d40d      	bmi.n	d7b2 <_fwalk+0x3a>
    d796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d79a:	b13b      	cbz	r3, d7ac <_fwalk+0x34>
    d79c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    d7a0:	4620      	mov	r0, r4
    d7a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    d7a6:	d001      	beq.n	d7ac <_fwalk+0x34>
    d7a8:	47c0      	blx	r8
    d7aa:	4307      	orrs	r7, r0
    d7ac:	3468      	adds	r4, #104	; 0x68
    d7ae:	3d01      	subs	r5, #1
    d7b0:	d5f1      	bpl.n	d796 <_fwalk+0x1e>
    d7b2:	6836      	ldr	r6, [r6, #0]
    d7b4:	2e00      	cmp	r6, #0
    d7b6:	d1ea      	bne.n	d78e <_fwalk+0x16>
    d7b8:	f7ff fc04 	bl	cfc4 <__sfp_lock_release>
    d7bc:	4638      	mov	r0, r7
    d7be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d7c2:	bf00      	nop

0000d7c4 <iswspace>:
    d7c4:	28ff      	cmp	r0, #255	; 0xff
    d7c6:	d809      	bhi.n	d7dc <iswspace+0x18>
    d7c8:	f240 1364 	movw	r3, #356	; 0x164
    d7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7d0:	681b      	ldr	r3, [r3, #0]
    d7d2:	18c0      	adds	r0, r0, r3
    d7d4:	7840      	ldrb	r0, [r0, #1]
    d7d6:	f000 0008 	and.w	r0, r0, #8
    d7da:	4770      	bx	lr
    d7dc:	2000      	movs	r0, #0
    d7de:	4770      	bx	lr

0000d7e0 <__locale_charset>:
    d7e0:	f242 7394 	movw	r3, #10132	; 0x2794
    d7e4:	f2c0 0301 	movt	r3, #1
    d7e8:	6818      	ldr	r0, [r3, #0]
    d7ea:	4770      	bx	lr

0000d7ec <_localeconv_r>:
    d7ec:	4800      	ldr	r0, [pc, #0]	; (d7f0 <_localeconv_r+0x4>)
    d7ee:	4770      	bx	lr
    d7f0:	00012798 	.word	0x00012798

0000d7f4 <localeconv>:
    d7f4:	4800      	ldr	r0, [pc, #0]	; (d7f8 <localeconv+0x4>)
    d7f6:	4770      	bx	lr
    d7f8:	00012798 	.word	0x00012798

0000d7fc <_setlocale_r>:
    d7fc:	b570      	push	{r4, r5, r6, lr}
    d7fe:	4605      	mov	r5, r0
    d800:	460e      	mov	r6, r1
    d802:	4614      	mov	r4, r2
    d804:	b172      	cbz	r2, d824 <_setlocale_r+0x28>
    d806:	f242 516c 	movw	r1, #9580	; 0x256c
    d80a:	4610      	mov	r0, r2
    d80c:	f2c0 0101 	movt	r1, #1
    d810:	f001 fcc8 	bl	f1a4 <strcmp>
    d814:	b958      	cbnz	r0, d82e <_setlocale_r+0x32>
    d816:	f242 506c 	movw	r0, #9580	; 0x256c
    d81a:	622c      	str	r4, [r5, #32]
    d81c:	f2c0 0001 	movt	r0, #1
    d820:	61ee      	str	r6, [r5, #28]
    d822:	bd70      	pop	{r4, r5, r6, pc}
    d824:	f242 506c 	movw	r0, #9580	; 0x256c
    d828:	f2c0 0001 	movt	r0, #1
    d82c:	bd70      	pop	{r4, r5, r6, pc}
    d82e:	f242 51a0 	movw	r1, #9632	; 0x25a0
    d832:	4620      	mov	r0, r4
    d834:	f2c0 0101 	movt	r1, #1
    d838:	f001 fcb4 	bl	f1a4 <strcmp>
    d83c:	2800      	cmp	r0, #0
    d83e:	d0ea      	beq.n	d816 <_setlocale_r+0x1a>
    d840:	2000      	movs	r0, #0
    d842:	bd70      	pop	{r4, r5, r6, pc}

0000d844 <setlocale>:
    d844:	f240 036c 	movw	r3, #108	; 0x6c
    d848:	460a      	mov	r2, r1
    d84a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d84e:	4601      	mov	r1, r0
    d850:	6818      	ldr	r0, [r3, #0]
    d852:	e7d3      	b.n	d7fc <_setlocale_r>

0000d854 <__smakebuf_r>:
    d854:	898b      	ldrh	r3, [r1, #12]
    d856:	b5f0      	push	{r4, r5, r6, r7, lr}
    d858:	460c      	mov	r4, r1
    d85a:	b29a      	uxth	r2, r3
    d85c:	b091      	sub	sp, #68	; 0x44
    d85e:	f012 0f02 	tst.w	r2, #2
    d862:	4605      	mov	r5, r0
    d864:	d141      	bne.n	d8ea <__smakebuf_r+0x96>
    d866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d86a:	2900      	cmp	r1, #0
    d86c:	db18      	blt.n	d8a0 <__smakebuf_r+0x4c>
    d86e:	aa01      	add	r2, sp, #4
    d870:	f003 f97a 	bl	10b68 <_fstat_r>
    d874:	2800      	cmp	r0, #0
    d876:	db11      	blt.n	d89c <__smakebuf_r+0x48>
    d878:	9b02      	ldr	r3, [sp, #8]
    d87a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    d87e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    d882:	bf14      	ite	ne
    d884:	2700      	movne	r7, #0
    d886:	2701      	moveq	r7, #1
    d888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    d88c:	d040      	beq.n	d910 <__smakebuf_r+0xbc>
    d88e:	89a3      	ldrh	r3, [r4, #12]
    d890:	f44f 6680 	mov.w	r6, #1024	; 0x400
    d894:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d898:	81a3      	strh	r3, [r4, #12]
    d89a:	e00b      	b.n	d8b4 <__smakebuf_r+0x60>
    d89c:	89a3      	ldrh	r3, [r4, #12]
    d89e:	b29a      	uxth	r2, r3
    d8a0:	f012 0f80 	tst.w	r2, #128	; 0x80
    d8a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d8a8:	bf0c      	ite	eq
    d8aa:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    d8ae:	2640      	movne	r6, #64	; 0x40
    d8b0:	2700      	movs	r7, #0
    d8b2:	81a3      	strh	r3, [r4, #12]
    d8b4:	4628      	mov	r0, r5
    d8b6:	4631      	mov	r1, r6
    d8b8:	f000 f84a 	bl	d950 <_malloc_r>
    d8bc:	b170      	cbz	r0, d8dc <__smakebuf_r+0x88>
    d8be:	89a1      	ldrh	r1, [r4, #12]
    d8c0:	f24d 0209 	movw	r2, #53257	; 0xd009
    d8c4:	f2c0 0200 	movt	r2, #0
    d8c8:	6120      	str	r0, [r4, #16]
    d8ca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    d8ce:	6166      	str	r6, [r4, #20]
    d8d0:	62aa      	str	r2, [r5, #40]	; 0x28
    d8d2:	81a1      	strh	r1, [r4, #12]
    d8d4:	6020      	str	r0, [r4, #0]
    d8d6:	b97f      	cbnz	r7, d8f8 <__smakebuf_r+0xa4>
    d8d8:	b011      	add	sp, #68	; 0x44
    d8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d8dc:	89a3      	ldrh	r3, [r4, #12]
    d8de:	f413 7f00 	tst.w	r3, #512	; 0x200
    d8e2:	d1f9      	bne.n	d8d8 <__smakebuf_r+0x84>
    d8e4:	f043 0302 	orr.w	r3, r3, #2
    d8e8:	81a3      	strh	r3, [r4, #12]
    d8ea:	f104 0347 	add.w	r3, r4, #71	; 0x47
    d8ee:	6123      	str	r3, [r4, #16]
    d8f0:	6023      	str	r3, [r4, #0]
    d8f2:	2301      	movs	r3, #1
    d8f4:	6163      	str	r3, [r4, #20]
    d8f6:	e7ef      	b.n	d8d8 <__smakebuf_r+0x84>
    d8f8:	4628      	mov	r0, r5
    d8fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d8fe:	f003 fcfb 	bl	112f8 <_isatty_r>
    d902:	2800      	cmp	r0, #0
    d904:	d0e8      	beq.n	d8d8 <__smakebuf_r+0x84>
    d906:	89a3      	ldrh	r3, [r4, #12]
    d908:	f043 0301 	orr.w	r3, r3, #1
    d90c:	81a3      	strh	r3, [r4, #12]
    d90e:	e7e3      	b.n	d8d8 <__smakebuf_r+0x84>
    d910:	f24f 131d 	movw	r3, #61725	; 0xf11d
    d914:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    d916:	f2c0 0300 	movt	r3, #0
    d91a:	429a      	cmp	r2, r3
    d91c:	d1b7      	bne.n	d88e <__smakebuf_r+0x3a>
    d91e:	89a2      	ldrh	r2, [r4, #12]
    d920:	f44f 6380 	mov.w	r3, #1024	; 0x400
    d924:	461e      	mov	r6, r3
    d926:	6523      	str	r3, [r4, #80]	; 0x50
    d928:	ea42 0303 	orr.w	r3, r2, r3
    d92c:	81a3      	strh	r3, [r4, #12]
    d92e:	e7c1      	b.n	d8b4 <__smakebuf_r+0x60>

0000d930 <free>:
    d930:	f240 036c 	movw	r3, #108	; 0x6c
    d934:	4601      	mov	r1, r0
    d936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d93a:	6818      	ldr	r0, [r3, #0]
    d93c:	f7ff bc78 	b.w	d230 <_free_r>

0000d940 <malloc>:
    d940:	f240 036c 	movw	r3, #108	; 0x6c
    d944:	4601      	mov	r1, r0
    d946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d94a:	6818      	ldr	r0, [r3, #0]
    d94c:	f000 b800 	b.w	d950 <_malloc_r>

0000d950 <_malloc_r>:
    d950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d954:	f101 040b 	add.w	r4, r1, #11
    d958:	2c16      	cmp	r4, #22
    d95a:	b083      	sub	sp, #12
    d95c:	4606      	mov	r6, r0
    d95e:	d82f      	bhi.n	d9c0 <_malloc_r+0x70>
    d960:	2300      	movs	r3, #0
    d962:	2410      	movs	r4, #16
    d964:	428c      	cmp	r4, r1
    d966:	bf2c      	ite	cs
    d968:	4619      	movcs	r1, r3
    d96a:	f043 0101 	orrcc.w	r1, r3, #1
    d96e:	2900      	cmp	r1, #0
    d970:	d130      	bne.n	d9d4 <_malloc_r+0x84>
    d972:	4630      	mov	r0, r6
    d974:	f000 fcd0 	bl	e318 <__malloc_lock>
    d978:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    d97c:	d22e      	bcs.n	d9dc <_malloc_r+0x8c>
    d97e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    d982:	f240 1578 	movw	r5, #376	; 0x178
    d986:	f2c2 0500 	movt	r5, #8192	; 0x2000
    d98a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    d98e:	68d3      	ldr	r3, [r2, #12]
    d990:	4293      	cmp	r3, r2
    d992:	f000 8206 	beq.w	dda2 <_malloc_r+0x452>
    d996:	685a      	ldr	r2, [r3, #4]
    d998:	f103 0508 	add.w	r5, r3, #8
    d99c:	68d9      	ldr	r1, [r3, #12]
    d99e:	4630      	mov	r0, r6
    d9a0:	f022 0c03 	bic.w	ip, r2, #3
    d9a4:	689a      	ldr	r2, [r3, #8]
    d9a6:	4463      	add	r3, ip
    d9a8:	685c      	ldr	r4, [r3, #4]
    d9aa:	608a      	str	r2, [r1, #8]
    d9ac:	f044 0401 	orr.w	r4, r4, #1
    d9b0:	60d1      	str	r1, [r2, #12]
    d9b2:	605c      	str	r4, [r3, #4]
    d9b4:	f000 fcb2 	bl	e31c <__malloc_unlock>
    d9b8:	4628      	mov	r0, r5
    d9ba:	b003      	add	sp, #12
    d9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d9c0:	f024 0407 	bic.w	r4, r4, #7
    d9c4:	0fe3      	lsrs	r3, r4, #31
    d9c6:	428c      	cmp	r4, r1
    d9c8:	bf2c      	ite	cs
    d9ca:	4619      	movcs	r1, r3
    d9cc:	f043 0101 	orrcc.w	r1, r3, #1
    d9d0:	2900      	cmp	r1, #0
    d9d2:	d0ce      	beq.n	d972 <_malloc_r+0x22>
    d9d4:	230c      	movs	r3, #12
    d9d6:	2500      	movs	r5, #0
    d9d8:	6033      	str	r3, [r6, #0]
    d9da:	e7ed      	b.n	d9b8 <_malloc_r+0x68>
    d9dc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    d9e0:	bf04      	itt	eq
    d9e2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    d9e6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    d9ea:	f040 8090 	bne.w	db0e <_malloc_r+0x1be>
    d9ee:	f240 1578 	movw	r5, #376	; 0x178
    d9f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    d9f6:	1828      	adds	r0, r5, r0
    d9f8:	68c3      	ldr	r3, [r0, #12]
    d9fa:	4298      	cmp	r0, r3
    d9fc:	d106      	bne.n	da0c <_malloc_r+0xbc>
    d9fe:	e00d      	b.n	da1c <_malloc_r+0xcc>
    da00:	2a00      	cmp	r2, #0
    da02:	f280 816f 	bge.w	dce4 <_malloc_r+0x394>
    da06:	68db      	ldr	r3, [r3, #12]
    da08:	4298      	cmp	r0, r3
    da0a:	d007      	beq.n	da1c <_malloc_r+0xcc>
    da0c:	6859      	ldr	r1, [r3, #4]
    da0e:	f021 0103 	bic.w	r1, r1, #3
    da12:	1b0a      	subs	r2, r1, r4
    da14:	2a0f      	cmp	r2, #15
    da16:	ddf3      	ble.n	da00 <_malloc_r+0xb0>
    da18:	f10e 3eff 	add.w	lr, lr, #4294967295
    da1c:	f10e 0e01 	add.w	lr, lr, #1
    da20:	f240 1778 	movw	r7, #376	; 0x178
    da24:	f2c2 0700 	movt	r7, #8192	; 0x2000
    da28:	f107 0108 	add.w	r1, r7, #8
    da2c:	688b      	ldr	r3, [r1, #8]
    da2e:	4299      	cmp	r1, r3
    da30:	bf08      	it	eq
    da32:	687a      	ldreq	r2, [r7, #4]
    da34:	d026      	beq.n	da84 <_malloc_r+0x134>
    da36:	685a      	ldr	r2, [r3, #4]
    da38:	f022 0c03 	bic.w	ip, r2, #3
    da3c:	ebc4 020c 	rsb	r2, r4, ip
    da40:	2a0f      	cmp	r2, #15
    da42:	f300 8194 	bgt.w	dd6e <_malloc_r+0x41e>
    da46:	2a00      	cmp	r2, #0
    da48:	60c9      	str	r1, [r1, #12]
    da4a:	6089      	str	r1, [r1, #8]
    da4c:	f280 8099 	bge.w	db82 <_malloc_r+0x232>
    da50:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    da54:	f080 8165 	bcs.w	dd22 <_malloc_r+0x3d2>
    da58:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    da5c:	f04f 0a01 	mov.w	sl, #1
    da60:	687a      	ldr	r2, [r7, #4]
    da62:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    da66:	ea4f 0cac 	mov.w	ip, ip, asr #2
    da6a:	fa0a fc0c 	lsl.w	ip, sl, ip
    da6e:	60d8      	str	r0, [r3, #12]
    da70:	f8d0 8008 	ldr.w	r8, [r0, #8]
    da74:	ea4c 0202 	orr.w	r2, ip, r2
    da78:	607a      	str	r2, [r7, #4]
    da7a:	f8c3 8008 	str.w	r8, [r3, #8]
    da7e:	f8c8 300c 	str.w	r3, [r8, #12]
    da82:	6083      	str	r3, [r0, #8]
    da84:	f04f 0c01 	mov.w	ip, #1
    da88:	ea4f 03ae 	mov.w	r3, lr, asr #2
    da8c:	fa0c fc03 	lsl.w	ip, ip, r3
    da90:	4594      	cmp	ip, r2
    da92:	f200 8082 	bhi.w	db9a <_malloc_r+0x24a>
    da96:	ea12 0f0c 	tst.w	r2, ip
    da9a:	d108      	bne.n	daae <_malloc_r+0x15e>
    da9c:	f02e 0e03 	bic.w	lr, lr, #3
    daa0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    daa4:	f10e 0e04 	add.w	lr, lr, #4
    daa8:	ea12 0f0c 	tst.w	r2, ip
    daac:	d0f8      	beq.n	daa0 <_malloc_r+0x150>
    daae:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    dab2:	46f2      	mov	sl, lr
    dab4:	46c8      	mov	r8, r9
    dab6:	f8d8 300c 	ldr.w	r3, [r8, #12]
    daba:	4598      	cmp	r8, r3
    dabc:	d107      	bne.n	dace <_malloc_r+0x17e>
    dabe:	e168      	b.n	dd92 <_malloc_r+0x442>
    dac0:	2a00      	cmp	r2, #0
    dac2:	f280 8178 	bge.w	ddb6 <_malloc_r+0x466>
    dac6:	68db      	ldr	r3, [r3, #12]
    dac8:	4598      	cmp	r8, r3
    daca:	f000 8162 	beq.w	dd92 <_malloc_r+0x442>
    dace:	6858      	ldr	r0, [r3, #4]
    dad0:	f020 0003 	bic.w	r0, r0, #3
    dad4:	1b02      	subs	r2, r0, r4
    dad6:	2a0f      	cmp	r2, #15
    dad8:	ddf2      	ble.n	dac0 <_malloc_r+0x170>
    dada:	461d      	mov	r5, r3
    dadc:	191f      	adds	r7, r3, r4
    dade:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    dae2:	f044 0e01 	orr.w	lr, r4, #1
    dae6:	f855 4f08 	ldr.w	r4, [r5, #8]!
    daea:	4630      	mov	r0, r6
    daec:	50ba      	str	r2, [r7, r2]
    daee:	f042 0201 	orr.w	r2, r2, #1
    daf2:	f8c3 e004 	str.w	lr, [r3, #4]
    daf6:	f8cc 4008 	str.w	r4, [ip, #8]
    dafa:	f8c4 c00c 	str.w	ip, [r4, #12]
    dafe:	608f      	str	r7, [r1, #8]
    db00:	60cf      	str	r7, [r1, #12]
    db02:	607a      	str	r2, [r7, #4]
    db04:	60b9      	str	r1, [r7, #8]
    db06:	60f9      	str	r1, [r7, #12]
    db08:	f000 fc08 	bl	e31c <__malloc_unlock>
    db0c:	e754      	b.n	d9b8 <_malloc_r+0x68>
    db0e:	f1be 0f04 	cmp.w	lr, #4
    db12:	bf9e      	ittt	ls
    db14:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    db18:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    db1c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    db20:	f67f af65 	bls.w	d9ee <_malloc_r+0x9e>
    db24:	f1be 0f14 	cmp.w	lr, #20
    db28:	bf9c      	itt	ls
    db2a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    db2e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    db32:	f67f af5c 	bls.w	d9ee <_malloc_r+0x9e>
    db36:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    db3a:	bf9e      	ittt	ls
    db3c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    db40:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    db44:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    db48:	f67f af51 	bls.w	d9ee <_malloc_r+0x9e>
    db4c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    db50:	bf9e      	ittt	ls
    db52:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    db56:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    db5a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    db5e:	f67f af46 	bls.w	d9ee <_malloc_r+0x9e>
    db62:	f240 5354 	movw	r3, #1364	; 0x554
    db66:	459e      	cmp	lr, r3
    db68:	bf95      	itete	ls
    db6a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    db6e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    db72:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    db76:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    db7a:	bf98      	it	ls
    db7c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    db80:	e735      	b.n	d9ee <_malloc_r+0x9e>
    db82:	eb03 020c 	add.w	r2, r3, ip
    db86:	f103 0508 	add.w	r5, r3, #8
    db8a:	4630      	mov	r0, r6
    db8c:	6853      	ldr	r3, [r2, #4]
    db8e:	f043 0301 	orr.w	r3, r3, #1
    db92:	6053      	str	r3, [r2, #4]
    db94:	f000 fbc2 	bl	e31c <__malloc_unlock>
    db98:	e70e      	b.n	d9b8 <_malloc_r+0x68>
    db9a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    db9e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    dba2:	f023 0903 	bic.w	r9, r3, #3
    dba6:	ebc4 0209 	rsb	r2, r4, r9
    dbaa:	454c      	cmp	r4, r9
    dbac:	bf94      	ite	ls
    dbae:	2300      	movls	r3, #0
    dbb0:	2301      	movhi	r3, #1
    dbb2:	2a0f      	cmp	r2, #15
    dbb4:	bfd8      	it	le
    dbb6:	f043 0301 	orrle.w	r3, r3, #1
    dbba:	2b00      	cmp	r3, #0
    dbbc:	f000 80a1 	beq.w	dd02 <_malloc_r+0x3b2>
    dbc0:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    dbc4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    dbc8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    dbcc:	f8db 3000 	ldr.w	r3, [fp]
    dbd0:	3310      	adds	r3, #16
    dbd2:	191b      	adds	r3, r3, r4
    dbd4:	f1b2 3fff 	cmp.w	r2, #4294967295
    dbd8:	d006      	beq.n	dbe8 <_malloc_r+0x298>
    dbda:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    dbde:	331f      	adds	r3, #31
    dbe0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    dbe4:	f023 031f 	bic.w	r3, r3, #31
    dbe8:	4619      	mov	r1, r3
    dbea:	4630      	mov	r0, r6
    dbec:	9301      	str	r3, [sp, #4]
    dbee:	f001 fa3d 	bl	f06c <_sbrk_r>
    dbf2:	9b01      	ldr	r3, [sp, #4]
    dbf4:	f1b0 3fff 	cmp.w	r0, #4294967295
    dbf8:	4682      	mov	sl, r0
    dbfa:	f000 80f4 	beq.w	dde6 <_malloc_r+0x496>
    dbfe:	eb08 0109 	add.w	r1, r8, r9
    dc02:	4281      	cmp	r1, r0
    dc04:	f200 80ec 	bhi.w	dde0 <_malloc_r+0x490>
    dc08:	f8db 2004 	ldr.w	r2, [fp, #4]
    dc0c:	189a      	adds	r2, r3, r2
    dc0e:	4551      	cmp	r1, sl
    dc10:	f8cb 2004 	str.w	r2, [fp, #4]
    dc14:	f000 8145 	beq.w	dea2 <_malloc_r+0x552>
    dc18:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    dc1c:	f240 1078 	movw	r0, #376	; 0x178
    dc20:	f2c2 0000 	movt	r0, #8192	; 0x2000
    dc24:	f1b5 3fff 	cmp.w	r5, #4294967295
    dc28:	bf08      	it	eq
    dc2a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    dc2e:	d003      	beq.n	dc38 <_malloc_r+0x2e8>
    dc30:	4452      	add	r2, sl
    dc32:	1a51      	subs	r1, r2, r1
    dc34:	f8cb 1004 	str.w	r1, [fp, #4]
    dc38:	f01a 0507 	ands.w	r5, sl, #7
    dc3c:	4630      	mov	r0, r6
    dc3e:	bf17      	itett	ne
    dc40:	f1c5 0508 	rsbne	r5, r5, #8
    dc44:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    dc48:	44aa      	addne	sl, r5
    dc4a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    dc4e:	4453      	add	r3, sl
    dc50:	051b      	lsls	r3, r3, #20
    dc52:	0d1b      	lsrs	r3, r3, #20
    dc54:	1aed      	subs	r5, r5, r3
    dc56:	4629      	mov	r1, r5
    dc58:	f001 fa08 	bl	f06c <_sbrk_r>
    dc5c:	f1b0 3fff 	cmp.w	r0, #4294967295
    dc60:	f000 812c 	beq.w	debc <_malloc_r+0x56c>
    dc64:	ebca 0100 	rsb	r1, sl, r0
    dc68:	1949      	adds	r1, r1, r5
    dc6a:	f041 0101 	orr.w	r1, r1, #1
    dc6e:	f8db 2004 	ldr.w	r2, [fp, #4]
    dc72:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dc76:	f8c7 a008 	str.w	sl, [r7, #8]
    dc7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc7e:	18aa      	adds	r2, r5, r2
    dc80:	45b8      	cmp	r8, r7
    dc82:	f8cb 2004 	str.w	r2, [fp, #4]
    dc86:	f8ca 1004 	str.w	r1, [sl, #4]
    dc8a:	d017      	beq.n	dcbc <_malloc_r+0x36c>
    dc8c:	f1b9 0f0f 	cmp.w	r9, #15
    dc90:	f240 80df 	bls.w	de52 <_malloc_r+0x502>
    dc94:	f1a9 010c 	sub.w	r1, r9, #12
    dc98:	2505      	movs	r5, #5
    dc9a:	f021 0107 	bic.w	r1, r1, #7
    dc9e:	eb08 0001 	add.w	r0, r8, r1
    dca2:	290f      	cmp	r1, #15
    dca4:	6085      	str	r5, [r0, #8]
    dca6:	6045      	str	r5, [r0, #4]
    dca8:	f8d8 0004 	ldr.w	r0, [r8, #4]
    dcac:	f000 0001 	and.w	r0, r0, #1
    dcb0:	ea41 0000 	orr.w	r0, r1, r0
    dcb4:	f8c8 0004 	str.w	r0, [r8, #4]
    dcb8:	f200 80ac 	bhi.w	de14 <_malloc_r+0x4c4>
    dcbc:	46d0      	mov	r8, sl
    dcbe:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dcc2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    dcc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcca:	428a      	cmp	r2, r1
    dccc:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    dcd0:	bf88      	it	hi
    dcd2:	62da      	strhi	r2, [r3, #44]	; 0x2c
    dcd4:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dcd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcdc:	428a      	cmp	r2, r1
    dcde:	bf88      	it	hi
    dce0:	631a      	strhi	r2, [r3, #48]	; 0x30
    dce2:	e082      	b.n	ddea <_malloc_r+0x49a>
    dce4:	185c      	adds	r4, r3, r1
    dce6:	689a      	ldr	r2, [r3, #8]
    dce8:	68d9      	ldr	r1, [r3, #12]
    dcea:	4630      	mov	r0, r6
    dcec:	6866      	ldr	r6, [r4, #4]
    dcee:	f103 0508 	add.w	r5, r3, #8
    dcf2:	608a      	str	r2, [r1, #8]
    dcf4:	f046 0301 	orr.w	r3, r6, #1
    dcf8:	60d1      	str	r1, [r2, #12]
    dcfa:	6063      	str	r3, [r4, #4]
    dcfc:	f000 fb0e 	bl	e31c <__malloc_unlock>
    dd00:	e65a      	b.n	d9b8 <_malloc_r+0x68>
    dd02:	eb08 0304 	add.w	r3, r8, r4
    dd06:	f042 0201 	orr.w	r2, r2, #1
    dd0a:	f044 0401 	orr.w	r4, r4, #1
    dd0e:	4630      	mov	r0, r6
    dd10:	f8c8 4004 	str.w	r4, [r8, #4]
    dd14:	f108 0508 	add.w	r5, r8, #8
    dd18:	605a      	str	r2, [r3, #4]
    dd1a:	60bb      	str	r3, [r7, #8]
    dd1c:	f000 fafe 	bl	e31c <__malloc_unlock>
    dd20:	e64a      	b.n	d9b8 <_malloc_r+0x68>
    dd22:	ea4f 225c 	mov.w	r2, ip, lsr #9
    dd26:	2a04      	cmp	r2, #4
    dd28:	d954      	bls.n	ddd4 <_malloc_r+0x484>
    dd2a:	2a14      	cmp	r2, #20
    dd2c:	f200 8089 	bhi.w	de42 <_malloc_r+0x4f2>
    dd30:	325b      	adds	r2, #91	; 0x5b
    dd32:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    dd36:	44a8      	add	r8, r5
    dd38:	f240 1778 	movw	r7, #376	; 0x178
    dd3c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    dd40:	f8d8 0008 	ldr.w	r0, [r8, #8]
    dd44:	4540      	cmp	r0, r8
    dd46:	d103      	bne.n	dd50 <_malloc_r+0x400>
    dd48:	e06f      	b.n	de2a <_malloc_r+0x4da>
    dd4a:	6880      	ldr	r0, [r0, #8]
    dd4c:	4580      	cmp	r8, r0
    dd4e:	d004      	beq.n	dd5a <_malloc_r+0x40a>
    dd50:	6842      	ldr	r2, [r0, #4]
    dd52:	f022 0203 	bic.w	r2, r2, #3
    dd56:	4594      	cmp	ip, r2
    dd58:	d3f7      	bcc.n	dd4a <_malloc_r+0x3fa>
    dd5a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    dd5e:	f8c3 c00c 	str.w	ip, [r3, #12]
    dd62:	6098      	str	r0, [r3, #8]
    dd64:	687a      	ldr	r2, [r7, #4]
    dd66:	60c3      	str	r3, [r0, #12]
    dd68:	f8cc 3008 	str.w	r3, [ip, #8]
    dd6c:	e68a      	b.n	da84 <_malloc_r+0x134>
    dd6e:	191f      	adds	r7, r3, r4
    dd70:	4630      	mov	r0, r6
    dd72:	f044 0401 	orr.w	r4, r4, #1
    dd76:	60cf      	str	r7, [r1, #12]
    dd78:	605c      	str	r4, [r3, #4]
    dd7a:	f103 0508 	add.w	r5, r3, #8
    dd7e:	50ba      	str	r2, [r7, r2]
    dd80:	f042 0201 	orr.w	r2, r2, #1
    dd84:	608f      	str	r7, [r1, #8]
    dd86:	607a      	str	r2, [r7, #4]
    dd88:	60b9      	str	r1, [r7, #8]
    dd8a:	60f9      	str	r1, [r7, #12]
    dd8c:	f000 fac6 	bl	e31c <__malloc_unlock>
    dd90:	e612      	b.n	d9b8 <_malloc_r+0x68>
    dd92:	f10a 0a01 	add.w	sl, sl, #1
    dd96:	f01a 0f03 	tst.w	sl, #3
    dd9a:	d05f      	beq.n	de5c <_malloc_r+0x50c>
    dd9c:	f103 0808 	add.w	r8, r3, #8
    dda0:	e689      	b.n	dab6 <_malloc_r+0x166>
    dda2:	f103 0208 	add.w	r2, r3, #8
    dda6:	68d3      	ldr	r3, [r2, #12]
    dda8:	429a      	cmp	r2, r3
    ddaa:	bf08      	it	eq
    ddac:	f10e 0e02 	addeq.w	lr, lr, #2
    ddb0:	f43f ae36 	beq.w	da20 <_malloc_r+0xd0>
    ddb4:	e5ef      	b.n	d996 <_malloc_r+0x46>
    ddb6:	461d      	mov	r5, r3
    ddb8:	1819      	adds	r1, r3, r0
    ddba:	68da      	ldr	r2, [r3, #12]
    ddbc:	4630      	mov	r0, r6
    ddbe:	f855 3f08 	ldr.w	r3, [r5, #8]!
    ddc2:	684c      	ldr	r4, [r1, #4]
    ddc4:	6093      	str	r3, [r2, #8]
    ddc6:	f044 0401 	orr.w	r4, r4, #1
    ddca:	60da      	str	r2, [r3, #12]
    ddcc:	604c      	str	r4, [r1, #4]
    ddce:	f000 faa5 	bl	e31c <__malloc_unlock>
    ddd2:	e5f1      	b.n	d9b8 <_malloc_r+0x68>
    ddd4:	ea4f 129c 	mov.w	r2, ip, lsr #6
    ddd8:	3238      	adds	r2, #56	; 0x38
    ddda:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    ddde:	e7aa      	b.n	dd36 <_malloc_r+0x3e6>
    dde0:	45b8      	cmp	r8, r7
    dde2:	f43f af11 	beq.w	dc08 <_malloc_r+0x2b8>
    dde6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    ddea:	f8d8 2004 	ldr.w	r2, [r8, #4]
    ddee:	f022 0203 	bic.w	r2, r2, #3
    ddf2:	4294      	cmp	r4, r2
    ddf4:	bf94      	ite	ls
    ddf6:	2300      	movls	r3, #0
    ddf8:	2301      	movhi	r3, #1
    ddfa:	1b12      	subs	r2, r2, r4
    ddfc:	2a0f      	cmp	r2, #15
    ddfe:	bfd8      	it	le
    de00:	f043 0301 	orrle.w	r3, r3, #1
    de04:	2b00      	cmp	r3, #0
    de06:	f43f af7c 	beq.w	dd02 <_malloc_r+0x3b2>
    de0a:	4630      	mov	r0, r6
    de0c:	2500      	movs	r5, #0
    de0e:	f000 fa85 	bl	e31c <__malloc_unlock>
    de12:	e5d1      	b.n	d9b8 <_malloc_r+0x68>
    de14:	f108 0108 	add.w	r1, r8, #8
    de18:	4630      	mov	r0, r6
    de1a:	9301      	str	r3, [sp, #4]
    de1c:	f7ff fa08 	bl	d230 <_free_r>
    de20:	9b01      	ldr	r3, [sp, #4]
    de22:	f8d7 8008 	ldr.w	r8, [r7, #8]
    de26:	685a      	ldr	r2, [r3, #4]
    de28:	e749      	b.n	dcbe <_malloc_r+0x36e>
    de2a:	f04f 0a01 	mov.w	sl, #1
    de2e:	f8d7 8004 	ldr.w	r8, [r7, #4]
    de32:	1092      	asrs	r2, r2, #2
    de34:	4684      	mov	ip, r0
    de36:	fa0a f202 	lsl.w	r2, sl, r2
    de3a:	ea48 0202 	orr.w	r2, r8, r2
    de3e:	607a      	str	r2, [r7, #4]
    de40:	e78d      	b.n	dd5e <_malloc_r+0x40e>
    de42:	2a54      	cmp	r2, #84	; 0x54
    de44:	d824      	bhi.n	de90 <_malloc_r+0x540>
    de46:	ea4f 321c 	mov.w	r2, ip, lsr #12
    de4a:	326e      	adds	r2, #110	; 0x6e
    de4c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    de50:	e771      	b.n	dd36 <_malloc_r+0x3e6>
    de52:	2301      	movs	r3, #1
    de54:	46d0      	mov	r8, sl
    de56:	f8ca 3004 	str.w	r3, [sl, #4]
    de5a:	e7c6      	b.n	ddea <_malloc_r+0x49a>
    de5c:	464a      	mov	r2, r9
    de5e:	f01e 0f03 	tst.w	lr, #3
    de62:	4613      	mov	r3, r2
    de64:	f10e 3eff 	add.w	lr, lr, #4294967295
    de68:	d033      	beq.n	ded2 <_malloc_r+0x582>
    de6a:	f853 2908 	ldr.w	r2, [r3], #-8
    de6e:	429a      	cmp	r2, r3
    de70:	d0f5      	beq.n	de5e <_malloc_r+0x50e>
    de72:	687b      	ldr	r3, [r7, #4]
    de74:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    de78:	459c      	cmp	ip, r3
    de7a:	f63f ae8e 	bhi.w	db9a <_malloc_r+0x24a>
    de7e:	f1bc 0f00 	cmp.w	ip, #0
    de82:	f43f ae8a 	beq.w	db9a <_malloc_r+0x24a>
    de86:	ea1c 0f03 	tst.w	ip, r3
    de8a:	d027      	beq.n	dedc <_malloc_r+0x58c>
    de8c:	46d6      	mov	lr, sl
    de8e:	e60e      	b.n	daae <_malloc_r+0x15e>
    de90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    de94:	d815      	bhi.n	dec2 <_malloc_r+0x572>
    de96:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    de9a:	3277      	adds	r2, #119	; 0x77
    de9c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    dea0:	e749      	b.n	dd36 <_malloc_r+0x3e6>
    dea2:	0508      	lsls	r0, r1, #20
    dea4:	0d00      	lsrs	r0, r0, #20
    dea6:	2800      	cmp	r0, #0
    dea8:	f47f aeb6 	bne.w	dc18 <_malloc_r+0x2c8>
    deac:	f8d7 8008 	ldr.w	r8, [r7, #8]
    deb0:	444b      	add	r3, r9
    deb2:	f043 0301 	orr.w	r3, r3, #1
    deb6:	f8c8 3004 	str.w	r3, [r8, #4]
    deba:	e700      	b.n	dcbe <_malloc_r+0x36e>
    debc:	2101      	movs	r1, #1
    debe:	2500      	movs	r5, #0
    dec0:	e6d5      	b.n	dc6e <_malloc_r+0x31e>
    dec2:	f240 5054 	movw	r0, #1364	; 0x554
    dec6:	4282      	cmp	r2, r0
    dec8:	d90d      	bls.n	dee6 <_malloc_r+0x596>
    deca:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    dece:	227e      	movs	r2, #126	; 0x7e
    ded0:	e731      	b.n	dd36 <_malloc_r+0x3e6>
    ded2:	687b      	ldr	r3, [r7, #4]
    ded4:	ea23 030c 	bic.w	r3, r3, ip
    ded8:	607b      	str	r3, [r7, #4]
    deda:	e7cb      	b.n	de74 <_malloc_r+0x524>
    dedc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    dee0:	f10a 0a04 	add.w	sl, sl, #4
    dee4:	e7cf      	b.n	de86 <_malloc_r+0x536>
    dee6:	ea4f 429c 	mov.w	r2, ip, lsr #18
    deea:	327c      	adds	r2, #124	; 0x7c
    deec:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    def0:	e721      	b.n	dd36 <_malloc_r+0x3e6>
    def2:	bf00      	nop

0000def4 <_mbrtowc_r>:
    def4:	b530      	push	{r4, r5, lr}
    def6:	b083      	sub	sp, #12
    def8:	4605      	mov	r5, r0
    defa:	4694      	mov	ip, r2
    defc:	9c06      	ldr	r4, [sp, #24]
    defe:	b15a      	cbz	r2, df18 <_mbrtowc_r+0x24>
    df00:	9400      	str	r4, [sp, #0]
    df02:	f000 f825 	bl	df50 <_mbtowc_r>
    df06:	f1b0 3fff 	cmp.w	r0, #4294967295
    df0a:	d103      	bne.n	df14 <_mbrtowc_r+0x20>
    df0c:	2300      	movs	r3, #0
    df0e:	6023      	str	r3, [r4, #0]
    df10:	238a      	movs	r3, #138	; 0x8a
    df12:	602b      	str	r3, [r5, #0]
    df14:	b003      	add	sp, #12
    df16:	bd30      	pop	{r4, r5, pc}
    df18:	f242 52a0 	movw	r2, #9632	; 0x25a0
    df1c:	4661      	mov	r1, ip
    df1e:	f2c0 0201 	movt	r2, #1
    df22:	2301      	movs	r3, #1
    df24:	9400      	str	r4, [sp, #0]
    df26:	f000 f813 	bl	df50 <_mbtowc_r>
    df2a:	e7ec      	b.n	df06 <_mbrtowc_r+0x12>

0000df2c <mbrtowc>:
    df2c:	b530      	push	{r4, r5, lr}
    df2e:	f240 046c 	movw	r4, #108	; 0x6c
    df32:	b083      	sub	sp, #12
    df34:	f2c2 0400 	movt	r4, #8192	; 0x2000
    df38:	4605      	mov	r5, r0
    df3a:	468e      	mov	lr, r1
    df3c:	4694      	mov	ip, r2
    df3e:	9300      	str	r3, [sp, #0]
    df40:	6820      	ldr	r0, [r4, #0]
    df42:	4629      	mov	r1, r5
    df44:	4672      	mov	r2, lr
    df46:	4663      	mov	r3, ip
    df48:	f7ff ffd4 	bl	def4 <_mbrtowc_r>
    df4c:	b003      	add	sp, #12
    df4e:	bd30      	pop	{r4, r5, pc}

0000df50 <_mbtowc_r>:
    df50:	b082      	sub	sp, #8
    df52:	4608      	mov	r0, r1
    df54:	b1a1      	cbz	r1, df80 <_mbtowc_r+0x30>
    df56:	1e11      	subs	r1, r2, #0
    df58:	bf18      	it	ne
    df5a:	2101      	movne	r1, #1
    df5c:	2b00      	cmp	r3, #0
    df5e:	bf14      	ite	ne
    df60:	2300      	movne	r3, #0
    df62:	f001 0301 	andeq.w	r3, r1, #1
    df66:	b943      	cbnz	r3, df7a <_mbtowc_r+0x2a>
    df68:	b162      	cbz	r2, df84 <_mbtowc_r+0x34>
    df6a:	7813      	ldrb	r3, [r2, #0]
    df6c:	6003      	str	r3, [r0, #0]
    df6e:	7810      	ldrb	r0, [r2, #0]
    df70:	3800      	subs	r0, #0
    df72:	bf18      	it	ne
    df74:	2001      	movne	r0, #1
    df76:	b002      	add	sp, #8
    df78:	4770      	bx	lr
    df7a:	f06f 0001 	mvn.w	r0, #1
    df7e:	e7fa      	b.n	df76 <_mbtowc_r+0x26>
    df80:	a801      	add	r0, sp, #4
    df82:	e7e8      	b.n	df56 <_mbtowc_r+0x6>
    df84:	4610      	mov	r0, r2
    df86:	e7f6      	b.n	df76 <_mbtowc_r+0x26>

0000df88 <memchr>:
    df88:	f010 0f03 	tst.w	r0, #3
    df8c:	b2c9      	uxtb	r1, r1
    df8e:	b410      	push	{r4}
    df90:	d010      	beq.n	dfb4 <memchr+0x2c>
    df92:	2a00      	cmp	r2, #0
    df94:	d02f      	beq.n	dff6 <memchr+0x6e>
    df96:	7803      	ldrb	r3, [r0, #0]
    df98:	428b      	cmp	r3, r1
    df9a:	d02a      	beq.n	dff2 <memchr+0x6a>
    df9c:	3a01      	subs	r2, #1
    df9e:	e005      	b.n	dfac <memchr+0x24>
    dfa0:	2a00      	cmp	r2, #0
    dfa2:	d028      	beq.n	dff6 <memchr+0x6e>
    dfa4:	7803      	ldrb	r3, [r0, #0]
    dfa6:	3a01      	subs	r2, #1
    dfa8:	428b      	cmp	r3, r1
    dfaa:	d022      	beq.n	dff2 <memchr+0x6a>
    dfac:	3001      	adds	r0, #1
    dfae:	f010 0f03 	tst.w	r0, #3
    dfb2:	d1f5      	bne.n	dfa0 <memchr+0x18>
    dfb4:	2a03      	cmp	r2, #3
    dfb6:	d911      	bls.n	dfdc <memchr+0x54>
    dfb8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    dfbc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    dfc0:	6803      	ldr	r3, [r0, #0]
    dfc2:	ea84 0303 	eor.w	r3, r4, r3
    dfc6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    dfca:	ea2c 0303 	bic.w	r3, ip, r3
    dfce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    dfd2:	d103      	bne.n	dfdc <memchr+0x54>
    dfd4:	3a04      	subs	r2, #4
    dfd6:	3004      	adds	r0, #4
    dfd8:	2a03      	cmp	r2, #3
    dfda:	d8f1      	bhi.n	dfc0 <memchr+0x38>
    dfdc:	b15a      	cbz	r2, dff6 <memchr+0x6e>
    dfde:	7803      	ldrb	r3, [r0, #0]
    dfe0:	428b      	cmp	r3, r1
    dfe2:	d006      	beq.n	dff2 <memchr+0x6a>
    dfe4:	3a01      	subs	r2, #1
    dfe6:	b132      	cbz	r2, dff6 <memchr+0x6e>
    dfe8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    dfec:	3a01      	subs	r2, #1
    dfee:	428b      	cmp	r3, r1
    dff0:	d1f9      	bne.n	dfe6 <memchr+0x5e>
    dff2:	bc10      	pop	{r4}
    dff4:	4770      	bx	lr
    dff6:	2000      	movs	r0, #0
    dff8:	e7fb      	b.n	dff2 <memchr+0x6a>
    dffa:	bf00      	nop

0000dffc <memcpy>:
    dffc:	2a03      	cmp	r2, #3
    dffe:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e002:	d80b      	bhi.n	e01c <memcpy+0x20>
    e004:	b13a      	cbz	r2, e016 <memcpy+0x1a>
    e006:	2300      	movs	r3, #0
    e008:	f811 c003 	ldrb.w	ip, [r1, r3]
    e00c:	f800 c003 	strb.w	ip, [r0, r3]
    e010:	3301      	adds	r3, #1
    e012:	4293      	cmp	r3, r2
    e014:	d1f8      	bne.n	e008 <memcpy+0xc>
    e016:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e01a:	4770      	bx	lr
    e01c:	1882      	adds	r2, r0, r2
    e01e:	460c      	mov	r4, r1
    e020:	4603      	mov	r3, r0
    e022:	e003      	b.n	e02c <memcpy+0x30>
    e024:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    e028:	f803 1c01 	strb.w	r1, [r3, #-1]
    e02c:	f003 0603 	and.w	r6, r3, #3
    e030:	4619      	mov	r1, r3
    e032:	46a4      	mov	ip, r4
    e034:	3301      	adds	r3, #1
    e036:	3401      	adds	r4, #1
    e038:	2e00      	cmp	r6, #0
    e03a:	d1f3      	bne.n	e024 <memcpy+0x28>
    e03c:	f01c 0403 	ands.w	r4, ip, #3
    e040:	4663      	mov	r3, ip
    e042:	bf08      	it	eq
    e044:	ebc1 0c02 	rsbeq	ip, r1, r2
    e048:	d068      	beq.n	e11c <memcpy+0x120>
    e04a:	4265      	negs	r5, r4
    e04c:	f1c4 0a04 	rsb	sl, r4, #4
    e050:	eb0c 0705 	add.w	r7, ip, r5
    e054:	4633      	mov	r3, r6
    e056:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    e05a:	f85c 6005 	ldr.w	r6, [ip, r5]
    e05e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    e062:	1a55      	subs	r5, r2, r1
    e064:	e008      	b.n	e078 <memcpy+0x7c>
    e066:	f857 4f04 	ldr.w	r4, [r7, #4]!
    e06a:	4626      	mov	r6, r4
    e06c:	fa04 f40a 	lsl.w	r4, r4, sl
    e070:	ea49 0404 	orr.w	r4, r9, r4
    e074:	50cc      	str	r4, [r1, r3]
    e076:	3304      	adds	r3, #4
    e078:	185c      	adds	r4, r3, r1
    e07a:	2d03      	cmp	r5, #3
    e07c:	fa26 f908 	lsr.w	r9, r6, r8
    e080:	f1a5 0504 	sub.w	r5, r5, #4
    e084:	eb0c 0603 	add.w	r6, ip, r3
    e088:	dced      	bgt.n	e066 <memcpy+0x6a>
    e08a:	2300      	movs	r3, #0
    e08c:	e002      	b.n	e094 <memcpy+0x98>
    e08e:	5cf1      	ldrb	r1, [r6, r3]
    e090:	54e1      	strb	r1, [r4, r3]
    e092:	3301      	adds	r3, #1
    e094:	1919      	adds	r1, r3, r4
    e096:	4291      	cmp	r1, r2
    e098:	d3f9      	bcc.n	e08e <memcpy+0x92>
    e09a:	e7bc      	b.n	e016 <memcpy+0x1a>
    e09c:	f853 4c40 	ldr.w	r4, [r3, #-64]
    e0a0:	f841 4c40 	str.w	r4, [r1, #-64]
    e0a4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    e0a8:	f841 4c3c 	str.w	r4, [r1, #-60]
    e0ac:	f853 4c38 	ldr.w	r4, [r3, #-56]
    e0b0:	f841 4c38 	str.w	r4, [r1, #-56]
    e0b4:	f853 4c34 	ldr.w	r4, [r3, #-52]
    e0b8:	f841 4c34 	str.w	r4, [r1, #-52]
    e0bc:	f853 4c30 	ldr.w	r4, [r3, #-48]
    e0c0:	f841 4c30 	str.w	r4, [r1, #-48]
    e0c4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    e0c8:	f841 4c2c 	str.w	r4, [r1, #-44]
    e0cc:	f853 4c28 	ldr.w	r4, [r3, #-40]
    e0d0:	f841 4c28 	str.w	r4, [r1, #-40]
    e0d4:	f853 4c24 	ldr.w	r4, [r3, #-36]
    e0d8:	f841 4c24 	str.w	r4, [r1, #-36]
    e0dc:	f853 4c20 	ldr.w	r4, [r3, #-32]
    e0e0:	f841 4c20 	str.w	r4, [r1, #-32]
    e0e4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    e0e8:	f841 4c1c 	str.w	r4, [r1, #-28]
    e0ec:	f853 4c18 	ldr.w	r4, [r3, #-24]
    e0f0:	f841 4c18 	str.w	r4, [r1, #-24]
    e0f4:	f853 4c14 	ldr.w	r4, [r3, #-20]
    e0f8:	f841 4c14 	str.w	r4, [r1, #-20]
    e0fc:	f853 4c10 	ldr.w	r4, [r3, #-16]
    e100:	f841 4c10 	str.w	r4, [r1, #-16]
    e104:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    e108:	f841 4c0c 	str.w	r4, [r1, #-12]
    e10c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    e110:	f841 4c08 	str.w	r4, [r1, #-8]
    e114:	f853 4c04 	ldr.w	r4, [r3, #-4]
    e118:	f841 4c04 	str.w	r4, [r1, #-4]
    e11c:	461c      	mov	r4, r3
    e11e:	460d      	mov	r5, r1
    e120:	3340      	adds	r3, #64	; 0x40
    e122:	3140      	adds	r1, #64	; 0x40
    e124:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    e128:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    e12c:	dcb6      	bgt.n	e09c <memcpy+0xa0>
    e12e:	4621      	mov	r1, r4
    e130:	462b      	mov	r3, r5
    e132:	1b54      	subs	r4, r2, r5
    e134:	e00f      	b.n	e156 <memcpy+0x15a>
    e136:	f851 5c10 	ldr.w	r5, [r1, #-16]
    e13a:	f843 5c10 	str.w	r5, [r3, #-16]
    e13e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    e142:	f843 5c0c 	str.w	r5, [r3, #-12]
    e146:	f851 5c08 	ldr.w	r5, [r1, #-8]
    e14a:	f843 5c08 	str.w	r5, [r3, #-8]
    e14e:	f851 5c04 	ldr.w	r5, [r1, #-4]
    e152:	f843 5c04 	str.w	r5, [r3, #-4]
    e156:	2c0f      	cmp	r4, #15
    e158:	460d      	mov	r5, r1
    e15a:	469c      	mov	ip, r3
    e15c:	f101 0110 	add.w	r1, r1, #16
    e160:	f103 0310 	add.w	r3, r3, #16
    e164:	f1a4 0410 	sub.w	r4, r4, #16
    e168:	dce5      	bgt.n	e136 <memcpy+0x13a>
    e16a:	ebcc 0102 	rsb	r1, ip, r2
    e16e:	2300      	movs	r3, #0
    e170:	e003      	b.n	e17a <memcpy+0x17e>
    e172:	58ec      	ldr	r4, [r5, r3]
    e174:	f84c 4003 	str.w	r4, [ip, r3]
    e178:	3304      	adds	r3, #4
    e17a:	195e      	adds	r6, r3, r5
    e17c:	2903      	cmp	r1, #3
    e17e:	eb03 040c 	add.w	r4, r3, ip
    e182:	f1a1 0104 	sub.w	r1, r1, #4
    e186:	dcf4      	bgt.n	e172 <memcpy+0x176>
    e188:	e77f      	b.n	e08a <memcpy+0x8e>
    e18a:	bf00      	nop

0000e18c <memmove>:
    e18c:	4288      	cmp	r0, r1
    e18e:	468c      	mov	ip, r1
    e190:	b470      	push	{r4, r5, r6}
    e192:	4605      	mov	r5, r0
    e194:	4614      	mov	r4, r2
    e196:	d90e      	bls.n	e1b6 <memmove+0x2a>
    e198:	188b      	adds	r3, r1, r2
    e19a:	4298      	cmp	r0, r3
    e19c:	d20b      	bcs.n	e1b6 <memmove+0x2a>
    e19e:	b142      	cbz	r2, e1b2 <memmove+0x26>
    e1a0:	ebc2 0c03 	rsb	ip, r2, r3
    e1a4:	4601      	mov	r1, r0
    e1a6:	1e53      	subs	r3, r2, #1
    e1a8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    e1ac:	54ca      	strb	r2, [r1, r3]
    e1ae:	3b01      	subs	r3, #1
    e1b0:	d2fa      	bcs.n	e1a8 <memmove+0x1c>
    e1b2:	bc70      	pop	{r4, r5, r6}
    e1b4:	4770      	bx	lr
    e1b6:	2a0f      	cmp	r2, #15
    e1b8:	d809      	bhi.n	e1ce <memmove+0x42>
    e1ba:	2c00      	cmp	r4, #0
    e1bc:	d0f9      	beq.n	e1b2 <memmove+0x26>
    e1be:	2300      	movs	r3, #0
    e1c0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    e1c4:	54ea      	strb	r2, [r5, r3]
    e1c6:	3301      	adds	r3, #1
    e1c8:	42a3      	cmp	r3, r4
    e1ca:	d1f9      	bne.n	e1c0 <memmove+0x34>
    e1cc:	e7f1      	b.n	e1b2 <memmove+0x26>
    e1ce:	ea41 0300 	orr.w	r3, r1, r0
    e1d2:	f013 0f03 	tst.w	r3, #3
    e1d6:	d1f0      	bne.n	e1ba <memmove+0x2e>
    e1d8:	4694      	mov	ip, r2
    e1da:	460c      	mov	r4, r1
    e1dc:	4603      	mov	r3, r0
    e1de:	6825      	ldr	r5, [r4, #0]
    e1e0:	f1ac 0c10 	sub.w	ip, ip, #16
    e1e4:	601d      	str	r5, [r3, #0]
    e1e6:	6865      	ldr	r5, [r4, #4]
    e1e8:	605d      	str	r5, [r3, #4]
    e1ea:	68a5      	ldr	r5, [r4, #8]
    e1ec:	609d      	str	r5, [r3, #8]
    e1ee:	68e5      	ldr	r5, [r4, #12]
    e1f0:	3410      	adds	r4, #16
    e1f2:	60dd      	str	r5, [r3, #12]
    e1f4:	3310      	adds	r3, #16
    e1f6:	f1bc 0f0f 	cmp.w	ip, #15
    e1fa:	d8f0      	bhi.n	e1de <memmove+0x52>
    e1fc:	3a10      	subs	r2, #16
    e1fe:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    e202:	f10c 0501 	add.w	r5, ip, #1
    e206:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    e20a:	012d      	lsls	r5, r5, #4
    e20c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    e210:	eb01 0c05 	add.w	ip, r1, r5
    e214:	1945      	adds	r5, r0, r5
    e216:	2e03      	cmp	r6, #3
    e218:	4634      	mov	r4, r6
    e21a:	d9ce      	bls.n	e1ba <memmove+0x2e>
    e21c:	2300      	movs	r3, #0
    e21e:	f85c 2003 	ldr.w	r2, [ip, r3]
    e222:	50ea      	str	r2, [r5, r3]
    e224:	3304      	adds	r3, #4
    e226:	1af2      	subs	r2, r6, r3
    e228:	2a03      	cmp	r2, #3
    e22a:	d8f8      	bhi.n	e21e <memmove+0x92>
    e22c:	3e04      	subs	r6, #4
    e22e:	08b3      	lsrs	r3, r6, #2
    e230:	1c5a      	adds	r2, r3, #1
    e232:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    e236:	0092      	lsls	r2, r2, #2
    e238:	4494      	add	ip, r2
    e23a:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    e23e:	18ad      	adds	r5, r5, r2
    e240:	e7bb      	b.n	e1ba <memmove+0x2e>
    e242:	bf00      	nop

0000e244 <memset>:
    e244:	2a03      	cmp	r2, #3
    e246:	b2c9      	uxtb	r1, r1
    e248:	b430      	push	{r4, r5}
    e24a:	d807      	bhi.n	e25c <memset+0x18>
    e24c:	b122      	cbz	r2, e258 <memset+0x14>
    e24e:	2300      	movs	r3, #0
    e250:	54c1      	strb	r1, [r0, r3]
    e252:	3301      	adds	r3, #1
    e254:	4293      	cmp	r3, r2
    e256:	d1fb      	bne.n	e250 <memset+0xc>
    e258:	bc30      	pop	{r4, r5}
    e25a:	4770      	bx	lr
    e25c:	eb00 0c02 	add.w	ip, r0, r2
    e260:	4603      	mov	r3, r0
    e262:	e001      	b.n	e268 <memset+0x24>
    e264:	f803 1c01 	strb.w	r1, [r3, #-1]
    e268:	f003 0403 	and.w	r4, r3, #3
    e26c:	461a      	mov	r2, r3
    e26e:	3301      	adds	r3, #1
    e270:	2c00      	cmp	r4, #0
    e272:	d1f7      	bne.n	e264 <memset+0x20>
    e274:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    e278:	ebc2 040c 	rsb	r4, r2, ip
    e27c:	fb03 f301 	mul.w	r3, r3, r1
    e280:	e01f      	b.n	e2c2 <memset+0x7e>
    e282:	f842 3c40 	str.w	r3, [r2, #-64]
    e286:	f842 3c3c 	str.w	r3, [r2, #-60]
    e28a:	f842 3c38 	str.w	r3, [r2, #-56]
    e28e:	f842 3c34 	str.w	r3, [r2, #-52]
    e292:	f842 3c30 	str.w	r3, [r2, #-48]
    e296:	f842 3c2c 	str.w	r3, [r2, #-44]
    e29a:	f842 3c28 	str.w	r3, [r2, #-40]
    e29e:	f842 3c24 	str.w	r3, [r2, #-36]
    e2a2:	f842 3c20 	str.w	r3, [r2, #-32]
    e2a6:	f842 3c1c 	str.w	r3, [r2, #-28]
    e2aa:	f842 3c18 	str.w	r3, [r2, #-24]
    e2ae:	f842 3c14 	str.w	r3, [r2, #-20]
    e2b2:	f842 3c10 	str.w	r3, [r2, #-16]
    e2b6:	f842 3c0c 	str.w	r3, [r2, #-12]
    e2ba:	f842 3c08 	str.w	r3, [r2, #-8]
    e2be:	f842 3c04 	str.w	r3, [r2, #-4]
    e2c2:	4615      	mov	r5, r2
    e2c4:	3240      	adds	r2, #64	; 0x40
    e2c6:	2c3f      	cmp	r4, #63	; 0x3f
    e2c8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    e2cc:	dcd9      	bgt.n	e282 <memset+0x3e>
    e2ce:	462a      	mov	r2, r5
    e2d0:	ebc5 040c 	rsb	r4, r5, ip
    e2d4:	e007      	b.n	e2e6 <memset+0xa2>
    e2d6:	f842 3c10 	str.w	r3, [r2, #-16]
    e2da:	f842 3c0c 	str.w	r3, [r2, #-12]
    e2de:	f842 3c08 	str.w	r3, [r2, #-8]
    e2e2:	f842 3c04 	str.w	r3, [r2, #-4]
    e2e6:	4615      	mov	r5, r2
    e2e8:	3210      	adds	r2, #16
    e2ea:	2c0f      	cmp	r4, #15
    e2ec:	f1a4 0410 	sub.w	r4, r4, #16
    e2f0:	dcf1      	bgt.n	e2d6 <memset+0x92>
    e2f2:	462a      	mov	r2, r5
    e2f4:	ebc5 050c 	rsb	r5, r5, ip
    e2f8:	e001      	b.n	e2fe <memset+0xba>
    e2fa:	f842 3c04 	str.w	r3, [r2, #-4]
    e2fe:	4614      	mov	r4, r2
    e300:	3204      	adds	r2, #4
    e302:	2d03      	cmp	r5, #3
    e304:	f1a5 0504 	sub.w	r5, r5, #4
    e308:	dcf7      	bgt.n	e2fa <memset+0xb6>
    e30a:	e001      	b.n	e310 <memset+0xcc>
    e30c:	f804 1b01 	strb.w	r1, [r4], #1
    e310:	4564      	cmp	r4, ip
    e312:	d3fb      	bcc.n	e30c <memset+0xc8>
    e314:	e7a0      	b.n	e258 <memset+0x14>
    e316:	bf00      	nop

0000e318 <__malloc_lock>:
    e318:	4770      	bx	lr
    e31a:	bf00      	nop

0000e31c <__malloc_unlock>:
    e31c:	4770      	bx	lr
    e31e:	bf00      	nop

0000e320 <__hi0bits>:
    e320:	0c02      	lsrs	r2, r0, #16
    e322:	4603      	mov	r3, r0
    e324:	0412      	lsls	r2, r2, #16
    e326:	b1b2      	cbz	r2, e356 <__hi0bits+0x36>
    e328:	2000      	movs	r0, #0
    e32a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    e32e:	d101      	bne.n	e334 <__hi0bits+0x14>
    e330:	3008      	adds	r0, #8
    e332:	021b      	lsls	r3, r3, #8
    e334:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    e338:	d101      	bne.n	e33e <__hi0bits+0x1e>
    e33a:	3004      	adds	r0, #4
    e33c:	011b      	lsls	r3, r3, #4
    e33e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    e342:	d101      	bne.n	e348 <__hi0bits+0x28>
    e344:	3002      	adds	r0, #2
    e346:	009b      	lsls	r3, r3, #2
    e348:	2b00      	cmp	r3, #0
    e34a:	db03      	blt.n	e354 <__hi0bits+0x34>
    e34c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    e350:	d004      	beq.n	e35c <__hi0bits+0x3c>
    e352:	3001      	adds	r0, #1
    e354:	4770      	bx	lr
    e356:	0403      	lsls	r3, r0, #16
    e358:	2010      	movs	r0, #16
    e35a:	e7e6      	b.n	e32a <__hi0bits+0xa>
    e35c:	2020      	movs	r0, #32
    e35e:	4770      	bx	lr

0000e360 <__lo0bits>:
    e360:	6803      	ldr	r3, [r0, #0]
    e362:	4602      	mov	r2, r0
    e364:	f013 0007 	ands.w	r0, r3, #7
    e368:	d009      	beq.n	e37e <__lo0bits+0x1e>
    e36a:	f013 0f01 	tst.w	r3, #1
    e36e:	d121      	bne.n	e3b4 <__lo0bits+0x54>
    e370:	f013 0f02 	tst.w	r3, #2
    e374:	d122      	bne.n	e3bc <__lo0bits+0x5c>
    e376:	089b      	lsrs	r3, r3, #2
    e378:	2002      	movs	r0, #2
    e37a:	6013      	str	r3, [r2, #0]
    e37c:	4770      	bx	lr
    e37e:	b299      	uxth	r1, r3
    e380:	b909      	cbnz	r1, e386 <__lo0bits+0x26>
    e382:	0c1b      	lsrs	r3, r3, #16
    e384:	2010      	movs	r0, #16
    e386:	f013 0fff 	tst.w	r3, #255	; 0xff
    e38a:	d101      	bne.n	e390 <__lo0bits+0x30>
    e38c:	3008      	adds	r0, #8
    e38e:	0a1b      	lsrs	r3, r3, #8
    e390:	f013 0f0f 	tst.w	r3, #15
    e394:	d101      	bne.n	e39a <__lo0bits+0x3a>
    e396:	3004      	adds	r0, #4
    e398:	091b      	lsrs	r3, r3, #4
    e39a:	f013 0f03 	tst.w	r3, #3
    e39e:	d101      	bne.n	e3a4 <__lo0bits+0x44>
    e3a0:	3002      	adds	r0, #2
    e3a2:	089b      	lsrs	r3, r3, #2
    e3a4:	f013 0f01 	tst.w	r3, #1
    e3a8:	d102      	bne.n	e3b0 <__lo0bits+0x50>
    e3aa:	085b      	lsrs	r3, r3, #1
    e3ac:	d004      	beq.n	e3b8 <__lo0bits+0x58>
    e3ae:	3001      	adds	r0, #1
    e3b0:	6013      	str	r3, [r2, #0]
    e3b2:	4770      	bx	lr
    e3b4:	2000      	movs	r0, #0
    e3b6:	4770      	bx	lr
    e3b8:	2020      	movs	r0, #32
    e3ba:	4770      	bx	lr
    e3bc:	085b      	lsrs	r3, r3, #1
    e3be:	2001      	movs	r0, #1
    e3c0:	6013      	str	r3, [r2, #0]
    e3c2:	4770      	bx	lr

0000e3c4 <__mcmp>:
    e3c4:	4603      	mov	r3, r0
    e3c6:	690a      	ldr	r2, [r1, #16]
    e3c8:	6900      	ldr	r0, [r0, #16]
    e3ca:	b410      	push	{r4}
    e3cc:	1a80      	subs	r0, r0, r2
    e3ce:	d111      	bne.n	e3f4 <__mcmp+0x30>
    e3d0:	3204      	adds	r2, #4
    e3d2:	f103 0c14 	add.w	ip, r3, #20
    e3d6:	0092      	lsls	r2, r2, #2
    e3d8:	189b      	adds	r3, r3, r2
    e3da:	1889      	adds	r1, r1, r2
    e3dc:	3104      	adds	r1, #4
    e3de:	3304      	adds	r3, #4
    e3e0:	f853 4c04 	ldr.w	r4, [r3, #-4]
    e3e4:	3b04      	subs	r3, #4
    e3e6:	f851 2c04 	ldr.w	r2, [r1, #-4]
    e3ea:	3904      	subs	r1, #4
    e3ec:	4294      	cmp	r4, r2
    e3ee:	d103      	bne.n	e3f8 <__mcmp+0x34>
    e3f0:	459c      	cmp	ip, r3
    e3f2:	d3f5      	bcc.n	e3e0 <__mcmp+0x1c>
    e3f4:	bc10      	pop	{r4}
    e3f6:	4770      	bx	lr
    e3f8:	bf38      	it	cc
    e3fa:	f04f 30ff 	movcc.w	r0, #4294967295
    e3fe:	d3f9      	bcc.n	e3f4 <__mcmp+0x30>
    e400:	2001      	movs	r0, #1
    e402:	e7f7      	b.n	e3f4 <__mcmp+0x30>

0000e404 <__ulp>:
    e404:	f240 0300 	movw	r3, #0
    e408:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e40c:	ea01 0303 	and.w	r3, r1, r3
    e410:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    e414:	2b00      	cmp	r3, #0
    e416:	dd02      	ble.n	e41e <__ulp+0x1a>
    e418:	4619      	mov	r1, r3
    e41a:	2000      	movs	r0, #0
    e41c:	4770      	bx	lr
    e41e:	425b      	negs	r3, r3
    e420:	151b      	asrs	r3, r3, #20
    e422:	2b13      	cmp	r3, #19
    e424:	dd0e      	ble.n	e444 <__ulp+0x40>
    e426:	3b14      	subs	r3, #20
    e428:	2b1e      	cmp	r3, #30
    e42a:	dd03      	ble.n	e434 <__ulp+0x30>
    e42c:	2301      	movs	r3, #1
    e42e:	2100      	movs	r1, #0
    e430:	4618      	mov	r0, r3
    e432:	4770      	bx	lr
    e434:	2201      	movs	r2, #1
    e436:	f1c3 031f 	rsb	r3, r3, #31
    e43a:	2100      	movs	r1, #0
    e43c:	fa12 f303 	lsls.w	r3, r2, r3
    e440:	4618      	mov	r0, r3
    e442:	4770      	bx	lr
    e444:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    e448:	2000      	movs	r0, #0
    e44a:	fa52 f103 	asrs.w	r1, r2, r3
    e44e:	4770      	bx	lr

0000e450 <__b2d>:
    e450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e454:	6904      	ldr	r4, [r0, #16]
    e456:	f100 0614 	add.w	r6, r0, #20
    e45a:	460f      	mov	r7, r1
    e45c:	3404      	adds	r4, #4
    e45e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    e462:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    e466:	46a0      	mov	r8, r4
    e468:	4628      	mov	r0, r5
    e46a:	f7ff ff59 	bl	e320 <__hi0bits>
    e46e:	280a      	cmp	r0, #10
    e470:	f1c0 0320 	rsb	r3, r0, #32
    e474:	603b      	str	r3, [r7, #0]
    e476:	dc14      	bgt.n	e4a2 <__b2d+0x52>
    e478:	42a6      	cmp	r6, r4
    e47a:	f1c0 030b 	rsb	r3, r0, #11
    e47e:	d237      	bcs.n	e4f0 <__b2d+0xa0>
    e480:	f854 1c04 	ldr.w	r1, [r4, #-4]
    e484:	40d9      	lsrs	r1, r3
    e486:	fa25 fc03 	lsr.w	ip, r5, r3
    e48a:	3015      	adds	r0, #21
    e48c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    e490:	4085      	lsls	r5, r0
    e492:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    e496:	ea41 0205 	orr.w	r2, r1, r5
    e49a:	4610      	mov	r0, r2
    e49c:	4619      	mov	r1, r3
    e49e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e4a2:	42a6      	cmp	r6, r4
    e4a4:	d320      	bcc.n	e4e8 <__b2d+0x98>
    e4a6:	2100      	movs	r1, #0
    e4a8:	380b      	subs	r0, #11
    e4aa:	bf02      	ittt	eq
    e4ac:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    e4b0:	460a      	moveq	r2, r1
    e4b2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    e4b6:	d0f0      	beq.n	e49a <__b2d+0x4a>
    e4b8:	42b4      	cmp	r4, r6
    e4ba:	f1c0 0320 	rsb	r3, r0, #32
    e4be:	d919      	bls.n	e4f4 <__b2d+0xa4>
    e4c0:	f854 4c04 	ldr.w	r4, [r4, #-4]
    e4c4:	40dc      	lsrs	r4, r3
    e4c6:	4085      	lsls	r5, r0
    e4c8:	fa21 fc03 	lsr.w	ip, r1, r3
    e4cc:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    e4d0:	fa11 f000 	lsls.w	r0, r1, r0
    e4d4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    e4d8:	ea44 0200 	orr.w	r2, r4, r0
    e4dc:	ea45 030c 	orr.w	r3, r5, ip
    e4e0:	4610      	mov	r0, r2
    e4e2:	4619      	mov	r1, r3
    e4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e4e8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    e4ec:	3c04      	subs	r4, #4
    e4ee:	e7db      	b.n	e4a8 <__b2d+0x58>
    e4f0:	2100      	movs	r1, #0
    e4f2:	e7c8      	b.n	e486 <__b2d+0x36>
    e4f4:	2400      	movs	r4, #0
    e4f6:	e7e6      	b.n	e4c6 <__b2d+0x76>

0000e4f8 <__ratio>:
    e4f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e4fc:	b083      	sub	sp, #12
    e4fe:	460e      	mov	r6, r1
    e500:	a901      	add	r1, sp, #4
    e502:	4607      	mov	r7, r0
    e504:	f7ff ffa4 	bl	e450 <__b2d>
    e508:	460d      	mov	r5, r1
    e50a:	4604      	mov	r4, r0
    e50c:	4669      	mov	r1, sp
    e50e:	4630      	mov	r0, r6
    e510:	f7ff ff9e 	bl	e450 <__b2d>
    e514:	f8dd c004 	ldr.w	ip, [sp, #4]
    e518:	46a9      	mov	r9, r5
    e51a:	46a0      	mov	r8, r4
    e51c:	460b      	mov	r3, r1
    e51e:	4602      	mov	r2, r0
    e520:	6931      	ldr	r1, [r6, #16]
    e522:	4616      	mov	r6, r2
    e524:	6938      	ldr	r0, [r7, #16]
    e526:	461f      	mov	r7, r3
    e528:	1a40      	subs	r0, r0, r1
    e52a:	9900      	ldr	r1, [sp, #0]
    e52c:	ebc1 010c 	rsb	r1, r1, ip
    e530:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    e534:	2900      	cmp	r1, #0
    e536:	bfc9      	itett	gt
    e538:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    e53c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    e540:	4624      	movgt	r4, r4
    e542:	464d      	movgt	r5, r9
    e544:	bfdc      	itt	le
    e546:	4612      	movle	r2, r2
    e548:	463b      	movle	r3, r7
    e54a:	4620      	mov	r0, r4
    e54c:	4629      	mov	r1, r5
    e54e:	f7f9 f8b5 	bl	76bc <__aeabi_ddiv>
    e552:	b003      	add	sp, #12
    e554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000e558 <_mprec_log10>:
    e558:	2817      	cmp	r0, #23
    e55a:	b510      	push	{r4, lr}
    e55c:	4604      	mov	r4, r0
    e55e:	dd0e      	ble.n	e57e <_mprec_log10+0x26>
    e560:	f240 0100 	movw	r1, #0
    e564:	2000      	movs	r0, #0
    e566:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    e56a:	f240 0300 	movw	r3, #0
    e56e:	2200      	movs	r2, #0
    e570:	f2c4 0324 	movt	r3, #16420	; 0x4024
    e574:	f7f8 ff78 	bl	7468 <__aeabi_dmul>
    e578:	3c01      	subs	r4, #1
    e57a:	d1f6      	bne.n	e56a <_mprec_log10+0x12>
    e57c:	bd10      	pop	{r4, pc}
    e57e:	f242 73d8 	movw	r3, #10200	; 0x27d8
    e582:	f2c0 0301 	movt	r3, #1
    e586:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    e58a:	e9d3 0100 	ldrd	r0, r1, [r3]
    e58e:	bd10      	pop	{r4, pc}

0000e590 <__copybits>:
    e590:	6913      	ldr	r3, [r2, #16]
    e592:	3901      	subs	r1, #1
    e594:	f102 0c14 	add.w	ip, r2, #20
    e598:	b410      	push	{r4}
    e59a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    e59e:	114c      	asrs	r4, r1, #5
    e5a0:	3214      	adds	r2, #20
    e5a2:	3401      	adds	r4, #1
    e5a4:	4594      	cmp	ip, r2
    e5a6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    e5aa:	d20f      	bcs.n	e5cc <__copybits+0x3c>
    e5ac:	2300      	movs	r3, #0
    e5ae:	f85c 1003 	ldr.w	r1, [ip, r3]
    e5b2:	50c1      	str	r1, [r0, r3]
    e5b4:	3304      	adds	r3, #4
    e5b6:	eb03 010c 	add.w	r1, r3, ip
    e5ba:	428a      	cmp	r2, r1
    e5bc:	d8f7      	bhi.n	e5ae <__copybits+0x1e>
    e5be:	ea6f 0c0c 	mvn.w	ip, ip
    e5c2:	4462      	add	r2, ip
    e5c4:	f022 0203 	bic.w	r2, r2, #3
    e5c8:	3204      	adds	r2, #4
    e5ca:	1880      	adds	r0, r0, r2
    e5cc:	4284      	cmp	r4, r0
    e5ce:	d904      	bls.n	e5da <__copybits+0x4a>
    e5d0:	2300      	movs	r3, #0
    e5d2:	f840 3b04 	str.w	r3, [r0], #4
    e5d6:	4284      	cmp	r4, r0
    e5d8:	d8fb      	bhi.n	e5d2 <__copybits+0x42>
    e5da:	bc10      	pop	{r4}
    e5dc:	4770      	bx	lr
    e5de:	bf00      	nop

0000e5e0 <__any_on>:
    e5e0:	6902      	ldr	r2, [r0, #16]
    e5e2:	114b      	asrs	r3, r1, #5
    e5e4:	429a      	cmp	r2, r3
    e5e6:	db10      	blt.n	e60a <__any_on+0x2a>
    e5e8:	dd0e      	ble.n	e608 <__any_on+0x28>
    e5ea:	f011 011f 	ands.w	r1, r1, #31
    e5ee:	d00b      	beq.n	e608 <__any_on+0x28>
    e5f0:	461a      	mov	r2, r3
    e5f2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    e5f6:	695b      	ldr	r3, [r3, #20]
    e5f8:	fa23 fc01 	lsr.w	ip, r3, r1
    e5fc:	fa0c f101 	lsl.w	r1, ip, r1
    e600:	4299      	cmp	r1, r3
    e602:	d002      	beq.n	e60a <__any_on+0x2a>
    e604:	2001      	movs	r0, #1
    e606:	4770      	bx	lr
    e608:	461a      	mov	r2, r3
    e60a:	3204      	adds	r2, #4
    e60c:	f100 0114 	add.w	r1, r0, #20
    e610:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    e614:	f103 0c04 	add.w	ip, r3, #4
    e618:	4561      	cmp	r1, ip
    e61a:	d20b      	bcs.n	e634 <__any_on+0x54>
    e61c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    e620:	2a00      	cmp	r2, #0
    e622:	d1ef      	bne.n	e604 <__any_on+0x24>
    e624:	4299      	cmp	r1, r3
    e626:	d205      	bcs.n	e634 <__any_on+0x54>
    e628:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    e62c:	2a00      	cmp	r2, #0
    e62e:	d1e9      	bne.n	e604 <__any_on+0x24>
    e630:	4299      	cmp	r1, r3
    e632:	d3f9      	bcc.n	e628 <__any_on+0x48>
    e634:	2000      	movs	r0, #0
    e636:	4770      	bx	lr

0000e638 <_Bfree>:
    e638:	b530      	push	{r4, r5, lr}
    e63a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    e63c:	b083      	sub	sp, #12
    e63e:	4604      	mov	r4, r0
    e640:	b155      	cbz	r5, e658 <_Bfree+0x20>
    e642:	b139      	cbz	r1, e654 <_Bfree+0x1c>
    e644:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e646:	684a      	ldr	r2, [r1, #4]
    e648:	68db      	ldr	r3, [r3, #12]
    e64a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    e64e:	6008      	str	r0, [r1, #0]
    e650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    e654:	b003      	add	sp, #12
    e656:	bd30      	pop	{r4, r5, pc}
    e658:	2010      	movs	r0, #16
    e65a:	9101      	str	r1, [sp, #4]
    e65c:	f7ff f970 	bl	d940 <malloc>
    e660:	9901      	ldr	r1, [sp, #4]
    e662:	6260      	str	r0, [r4, #36]	; 0x24
    e664:	60c5      	str	r5, [r0, #12]
    e666:	6045      	str	r5, [r0, #4]
    e668:	6085      	str	r5, [r0, #8]
    e66a:	6005      	str	r5, [r0, #0]
    e66c:	e7e9      	b.n	e642 <_Bfree+0xa>
    e66e:	bf00      	nop

0000e670 <_Balloc>:
    e670:	b570      	push	{r4, r5, r6, lr}
    e672:	6a44      	ldr	r4, [r0, #36]	; 0x24
    e674:	4606      	mov	r6, r0
    e676:	460d      	mov	r5, r1
    e678:	b164      	cbz	r4, e694 <_Balloc+0x24>
    e67a:	68e2      	ldr	r2, [r4, #12]
    e67c:	b1a2      	cbz	r2, e6a8 <_Balloc+0x38>
    e67e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    e682:	b1eb      	cbz	r3, e6c0 <_Balloc+0x50>
    e684:	6819      	ldr	r1, [r3, #0]
    e686:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    e68a:	2200      	movs	r2, #0
    e68c:	60da      	str	r2, [r3, #12]
    e68e:	611a      	str	r2, [r3, #16]
    e690:	4618      	mov	r0, r3
    e692:	bd70      	pop	{r4, r5, r6, pc}
    e694:	2010      	movs	r0, #16
    e696:	f7ff f953 	bl	d940 <malloc>
    e69a:	2300      	movs	r3, #0
    e69c:	4604      	mov	r4, r0
    e69e:	6270      	str	r0, [r6, #36]	; 0x24
    e6a0:	60c3      	str	r3, [r0, #12]
    e6a2:	6043      	str	r3, [r0, #4]
    e6a4:	6083      	str	r3, [r0, #8]
    e6a6:	6003      	str	r3, [r0, #0]
    e6a8:	2210      	movs	r2, #16
    e6aa:	4630      	mov	r0, r6
    e6ac:	2104      	movs	r1, #4
    e6ae:	f002 f9b3 	bl	10a18 <_calloc_r>
    e6b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    e6b4:	60e0      	str	r0, [r4, #12]
    e6b6:	68da      	ldr	r2, [r3, #12]
    e6b8:	2a00      	cmp	r2, #0
    e6ba:	d1e0      	bne.n	e67e <_Balloc+0xe>
    e6bc:	4613      	mov	r3, r2
    e6be:	e7e7      	b.n	e690 <_Balloc+0x20>
    e6c0:	2401      	movs	r4, #1
    e6c2:	4630      	mov	r0, r6
    e6c4:	4621      	mov	r1, r4
    e6c6:	40ac      	lsls	r4, r5
    e6c8:	1d62      	adds	r2, r4, #5
    e6ca:	0092      	lsls	r2, r2, #2
    e6cc:	f002 f9a4 	bl	10a18 <_calloc_r>
    e6d0:	4603      	mov	r3, r0
    e6d2:	2800      	cmp	r0, #0
    e6d4:	d0dc      	beq.n	e690 <_Balloc+0x20>
    e6d6:	6045      	str	r5, [r0, #4]
    e6d8:	6084      	str	r4, [r0, #8]
    e6da:	e7d6      	b.n	e68a <_Balloc+0x1a>

0000e6dc <__d2b>:
    e6dc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    e6e0:	b083      	sub	sp, #12
    e6e2:	2101      	movs	r1, #1
    e6e4:	461d      	mov	r5, r3
    e6e6:	4614      	mov	r4, r2
    e6e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    e6ea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    e6ec:	f7ff ffc0 	bl	e670 <_Balloc>
    e6f0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    e6f4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    e6f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    e6fc:	4615      	mov	r5, r2
    e6fe:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    e702:	9300      	str	r3, [sp, #0]
    e704:	bf1c      	itt	ne
    e706:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    e70a:	9300      	strne	r3, [sp, #0]
    e70c:	4680      	mov	r8, r0
    e70e:	2c00      	cmp	r4, #0
    e710:	d023      	beq.n	e75a <__d2b+0x7e>
    e712:	a802      	add	r0, sp, #8
    e714:	f840 4d04 	str.w	r4, [r0, #-4]!
    e718:	f7ff fe22 	bl	e360 <__lo0bits>
    e71c:	4603      	mov	r3, r0
    e71e:	2800      	cmp	r0, #0
    e720:	d137      	bne.n	e792 <__d2b+0xb6>
    e722:	9901      	ldr	r1, [sp, #4]
    e724:	9a00      	ldr	r2, [sp, #0]
    e726:	f8c8 1014 	str.w	r1, [r8, #20]
    e72a:	2a00      	cmp	r2, #0
    e72c:	bf14      	ite	ne
    e72e:	2402      	movne	r4, #2
    e730:	2401      	moveq	r4, #1
    e732:	f8c8 2018 	str.w	r2, [r8, #24]
    e736:	f8c8 4010 	str.w	r4, [r8, #16]
    e73a:	f1ba 0f00 	cmp.w	sl, #0
    e73e:	d01b      	beq.n	e778 <__d2b+0x9c>
    e740:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    e744:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    e748:	f1aa 0a03 	sub.w	sl, sl, #3
    e74c:	4453      	add	r3, sl
    e74e:	603b      	str	r3, [r7, #0]
    e750:	6032      	str	r2, [r6, #0]
    e752:	4640      	mov	r0, r8
    e754:	b003      	add	sp, #12
    e756:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    e75a:	4668      	mov	r0, sp
    e75c:	f7ff fe00 	bl	e360 <__lo0bits>
    e760:	2301      	movs	r3, #1
    e762:	461c      	mov	r4, r3
    e764:	f8c8 3010 	str.w	r3, [r8, #16]
    e768:	9b00      	ldr	r3, [sp, #0]
    e76a:	f8c8 3014 	str.w	r3, [r8, #20]
    e76e:	f100 0320 	add.w	r3, r0, #32
    e772:	f1ba 0f00 	cmp.w	sl, #0
    e776:	d1e3      	bne.n	e740 <__d2b+0x64>
    e778:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    e77c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    e780:	3b02      	subs	r3, #2
    e782:	603b      	str	r3, [r7, #0]
    e784:	6910      	ldr	r0, [r2, #16]
    e786:	f7ff fdcb 	bl	e320 <__hi0bits>
    e78a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    e78e:	6030      	str	r0, [r6, #0]
    e790:	e7df      	b.n	e752 <__d2b+0x76>
    e792:	9a00      	ldr	r2, [sp, #0]
    e794:	f1c0 0120 	rsb	r1, r0, #32
    e798:	fa12 f101 	lsls.w	r1, r2, r1
    e79c:	40c2      	lsrs	r2, r0
    e79e:	9801      	ldr	r0, [sp, #4]
    e7a0:	4301      	orrs	r1, r0
    e7a2:	f8c8 1014 	str.w	r1, [r8, #20]
    e7a6:	9200      	str	r2, [sp, #0]
    e7a8:	e7bf      	b.n	e72a <__d2b+0x4e>
    e7aa:	bf00      	nop

0000e7ac <__mdiff>:
    e7ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e7b0:	6913      	ldr	r3, [r2, #16]
    e7b2:	690f      	ldr	r7, [r1, #16]
    e7b4:	460c      	mov	r4, r1
    e7b6:	4615      	mov	r5, r2
    e7b8:	1aff      	subs	r7, r7, r3
    e7ba:	2f00      	cmp	r7, #0
    e7bc:	d04f      	beq.n	e85e <__mdiff+0xb2>
    e7be:	db6a      	blt.n	e896 <__mdiff+0xea>
    e7c0:	2700      	movs	r7, #0
    e7c2:	f101 0614 	add.w	r6, r1, #20
    e7c6:	6861      	ldr	r1, [r4, #4]
    e7c8:	f7ff ff52 	bl	e670 <_Balloc>
    e7cc:	f8d5 8010 	ldr.w	r8, [r5, #16]
    e7d0:	f8d4 c010 	ldr.w	ip, [r4, #16]
    e7d4:	f105 0114 	add.w	r1, r5, #20
    e7d8:	2200      	movs	r2, #0
    e7da:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    e7de:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    e7e2:	f105 0814 	add.w	r8, r5, #20
    e7e6:	3414      	adds	r4, #20
    e7e8:	f100 0314 	add.w	r3, r0, #20
    e7ec:	60c7      	str	r7, [r0, #12]
    e7ee:	f851 7b04 	ldr.w	r7, [r1], #4
    e7f2:	f856 5b04 	ldr.w	r5, [r6], #4
    e7f6:	46bb      	mov	fp, r7
    e7f8:	fa1f fa87 	uxth.w	sl, r7
    e7fc:	0c3f      	lsrs	r7, r7, #16
    e7fe:	fa1f f985 	uxth.w	r9, r5
    e802:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    e806:	ebca 0a09 	rsb	sl, sl, r9
    e80a:	4452      	add	r2, sl
    e80c:	eb07 4722 	add.w	r7, r7, r2, asr #16
    e810:	b292      	uxth	r2, r2
    e812:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    e816:	f843 2b04 	str.w	r2, [r3], #4
    e81a:	143a      	asrs	r2, r7, #16
    e81c:	4588      	cmp	r8, r1
    e81e:	d8e6      	bhi.n	e7ee <__mdiff+0x42>
    e820:	42a6      	cmp	r6, r4
    e822:	d20e      	bcs.n	e842 <__mdiff+0x96>
    e824:	f856 1b04 	ldr.w	r1, [r6], #4
    e828:	b28d      	uxth	r5, r1
    e82a:	0c09      	lsrs	r1, r1, #16
    e82c:	1952      	adds	r2, r2, r5
    e82e:	eb01 4122 	add.w	r1, r1, r2, asr #16
    e832:	b292      	uxth	r2, r2
    e834:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    e838:	f843 2b04 	str.w	r2, [r3], #4
    e83c:	140a      	asrs	r2, r1, #16
    e83e:	42b4      	cmp	r4, r6
    e840:	d8f0      	bhi.n	e824 <__mdiff+0x78>
    e842:	f853 2c04 	ldr.w	r2, [r3, #-4]
    e846:	b932      	cbnz	r2, e856 <__mdiff+0xaa>
    e848:	f853 2c08 	ldr.w	r2, [r3, #-8]
    e84c:	f10c 3cff 	add.w	ip, ip, #4294967295
    e850:	3b04      	subs	r3, #4
    e852:	2a00      	cmp	r2, #0
    e854:	d0f8      	beq.n	e848 <__mdiff+0x9c>
    e856:	f8c0 c010 	str.w	ip, [r0, #16]
    e85a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e85e:	3304      	adds	r3, #4
    e860:	f101 0614 	add.w	r6, r1, #20
    e864:	009b      	lsls	r3, r3, #2
    e866:	18d2      	adds	r2, r2, r3
    e868:	18cb      	adds	r3, r1, r3
    e86a:	3304      	adds	r3, #4
    e86c:	3204      	adds	r2, #4
    e86e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    e872:	3b04      	subs	r3, #4
    e874:	f852 1c04 	ldr.w	r1, [r2, #-4]
    e878:	3a04      	subs	r2, #4
    e87a:	458c      	cmp	ip, r1
    e87c:	d10a      	bne.n	e894 <__mdiff+0xe8>
    e87e:	429e      	cmp	r6, r3
    e880:	d3f5      	bcc.n	e86e <__mdiff+0xc2>
    e882:	2100      	movs	r1, #0
    e884:	f7ff fef4 	bl	e670 <_Balloc>
    e888:	2301      	movs	r3, #1
    e88a:	6103      	str	r3, [r0, #16]
    e88c:	2300      	movs	r3, #0
    e88e:	6143      	str	r3, [r0, #20]
    e890:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e894:	d297      	bcs.n	e7c6 <__mdiff+0x1a>
    e896:	4623      	mov	r3, r4
    e898:	462c      	mov	r4, r5
    e89a:	2701      	movs	r7, #1
    e89c:	461d      	mov	r5, r3
    e89e:	f104 0614 	add.w	r6, r4, #20
    e8a2:	e790      	b.n	e7c6 <__mdiff+0x1a>

0000e8a4 <__lshift>:
    e8a4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    e8a8:	690d      	ldr	r5, [r1, #16]
    e8aa:	688b      	ldr	r3, [r1, #8]
    e8ac:	1156      	asrs	r6, r2, #5
    e8ae:	3501      	adds	r5, #1
    e8b0:	460c      	mov	r4, r1
    e8b2:	19ad      	adds	r5, r5, r6
    e8b4:	4690      	mov	r8, r2
    e8b6:	429d      	cmp	r5, r3
    e8b8:	4682      	mov	sl, r0
    e8ba:	6849      	ldr	r1, [r1, #4]
    e8bc:	dd03      	ble.n	e8c6 <__lshift+0x22>
    e8be:	005b      	lsls	r3, r3, #1
    e8c0:	3101      	adds	r1, #1
    e8c2:	429d      	cmp	r5, r3
    e8c4:	dcfb      	bgt.n	e8be <__lshift+0x1a>
    e8c6:	4650      	mov	r0, sl
    e8c8:	f7ff fed2 	bl	e670 <_Balloc>
    e8cc:	2e00      	cmp	r6, #0
    e8ce:	4607      	mov	r7, r0
    e8d0:	f100 0214 	add.w	r2, r0, #20
    e8d4:	dd0a      	ble.n	e8ec <__lshift+0x48>
    e8d6:	2300      	movs	r3, #0
    e8d8:	4619      	mov	r1, r3
    e8da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    e8de:	3301      	adds	r3, #1
    e8e0:	42b3      	cmp	r3, r6
    e8e2:	d1fa      	bne.n	e8da <__lshift+0x36>
    e8e4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    e8e8:	f103 0214 	add.w	r2, r3, #20
    e8ec:	6920      	ldr	r0, [r4, #16]
    e8ee:	f104 0314 	add.w	r3, r4, #20
    e8f2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    e8f6:	3014      	adds	r0, #20
    e8f8:	f018 081f 	ands.w	r8, r8, #31
    e8fc:	d01b      	beq.n	e936 <__lshift+0x92>
    e8fe:	f1c8 0e20 	rsb	lr, r8, #32
    e902:	2100      	movs	r1, #0
    e904:	681e      	ldr	r6, [r3, #0]
    e906:	fa06 fc08 	lsl.w	ip, r6, r8
    e90a:	ea41 010c 	orr.w	r1, r1, ip
    e90e:	f842 1b04 	str.w	r1, [r2], #4
    e912:	f853 1b04 	ldr.w	r1, [r3], #4
    e916:	4298      	cmp	r0, r3
    e918:	fa21 f10e 	lsr.w	r1, r1, lr
    e91c:	d8f2      	bhi.n	e904 <__lshift+0x60>
    e91e:	6011      	str	r1, [r2, #0]
    e920:	b101      	cbz	r1, e924 <__lshift+0x80>
    e922:	3501      	adds	r5, #1
    e924:	4650      	mov	r0, sl
    e926:	3d01      	subs	r5, #1
    e928:	4621      	mov	r1, r4
    e92a:	613d      	str	r5, [r7, #16]
    e92c:	f7ff fe84 	bl	e638 <_Bfree>
    e930:	4638      	mov	r0, r7
    e932:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    e936:	f853 1008 	ldr.w	r1, [r3, r8]
    e93a:	f842 1008 	str.w	r1, [r2, r8]
    e93e:	f108 0804 	add.w	r8, r8, #4
    e942:	eb08 0103 	add.w	r1, r8, r3
    e946:	4288      	cmp	r0, r1
    e948:	d9ec      	bls.n	e924 <__lshift+0x80>
    e94a:	f853 1008 	ldr.w	r1, [r3, r8]
    e94e:	f842 1008 	str.w	r1, [r2, r8]
    e952:	f108 0804 	add.w	r8, r8, #4
    e956:	eb08 0103 	add.w	r1, r8, r3
    e95a:	4288      	cmp	r0, r1
    e95c:	d8eb      	bhi.n	e936 <__lshift+0x92>
    e95e:	e7e1      	b.n	e924 <__lshift+0x80>

0000e960 <__multiply>:
    e960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e964:	f8d1 8010 	ldr.w	r8, [r1, #16]
    e968:	6917      	ldr	r7, [r2, #16]
    e96a:	460d      	mov	r5, r1
    e96c:	4616      	mov	r6, r2
    e96e:	b087      	sub	sp, #28
    e970:	45b8      	cmp	r8, r7
    e972:	bfb5      	itete	lt
    e974:	4615      	movlt	r5, r2
    e976:	463b      	movge	r3, r7
    e978:	460b      	movlt	r3, r1
    e97a:	4647      	movge	r7, r8
    e97c:	bfb4      	ite	lt
    e97e:	461e      	movlt	r6, r3
    e980:	4698      	movge	r8, r3
    e982:	68ab      	ldr	r3, [r5, #8]
    e984:	eb08 0407 	add.w	r4, r8, r7
    e988:	6869      	ldr	r1, [r5, #4]
    e98a:	429c      	cmp	r4, r3
    e98c:	bfc8      	it	gt
    e98e:	3101      	addgt	r1, #1
    e990:	f7ff fe6e 	bl	e670 <_Balloc>
    e994:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    e998:	f100 0b14 	add.w	fp, r0, #20
    e99c:	3314      	adds	r3, #20
    e99e:	9003      	str	r0, [sp, #12]
    e9a0:	459b      	cmp	fp, r3
    e9a2:	9304      	str	r3, [sp, #16]
    e9a4:	d206      	bcs.n	e9b4 <__multiply+0x54>
    e9a6:	9904      	ldr	r1, [sp, #16]
    e9a8:	465b      	mov	r3, fp
    e9aa:	2200      	movs	r2, #0
    e9ac:	f843 2b04 	str.w	r2, [r3], #4
    e9b0:	4299      	cmp	r1, r3
    e9b2:	d8fb      	bhi.n	e9ac <__multiply+0x4c>
    e9b4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    e9b8:	f106 0914 	add.w	r9, r6, #20
    e9bc:	f108 0814 	add.w	r8, r8, #20
    e9c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    e9c4:	3514      	adds	r5, #20
    e9c6:	45c1      	cmp	r9, r8
    e9c8:	f8cd 8004 	str.w	r8, [sp, #4]
    e9cc:	f10c 0c14 	add.w	ip, ip, #20
    e9d0:	9502      	str	r5, [sp, #8]
    e9d2:	d24b      	bcs.n	ea6c <__multiply+0x10c>
    e9d4:	f04f 0a00 	mov.w	sl, #0
    e9d8:	9405      	str	r4, [sp, #20]
    e9da:	f859 400a 	ldr.w	r4, [r9, sl]
    e9de:	eb0a 080b 	add.w	r8, sl, fp
    e9e2:	b2a0      	uxth	r0, r4
    e9e4:	b1d8      	cbz	r0, ea1e <__multiply+0xbe>
    e9e6:	9a02      	ldr	r2, [sp, #8]
    e9e8:	4643      	mov	r3, r8
    e9ea:	2400      	movs	r4, #0
    e9ec:	f852 5b04 	ldr.w	r5, [r2], #4
    e9f0:	6819      	ldr	r1, [r3, #0]
    e9f2:	b2af      	uxth	r7, r5
    e9f4:	0c2d      	lsrs	r5, r5, #16
    e9f6:	b28e      	uxth	r6, r1
    e9f8:	0c09      	lsrs	r1, r1, #16
    e9fa:	fb00 6607 	mla	r6, r0, r7, r6
    e9fe:	fb00 1105 	mla	r1, r0, r5, r1
    ea02:	1936      	adds	r6, r6, r4
    ea04:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    ea08:	b2b6      	uxth	r6, r6
    ea0a:	0c0c      	lsrs	r4, r1, #16
    ea0c:	4594      	cmp	ip, r2
    ea0e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    ea12:	f843 6b04 	str.w	r6, [r3], #4
    ea16:	d8e9      	bhi.n	e9ec <__multiply+0x8c>
    ea18:	601c      	str	r4, [r3, #0]
    ea1a:	f859 400a 	ldr.w	r4, [r9, sl]
    ea1e:	0c24      	lsrs	r4, r4, #16
    ea20:	d01c      	beq.n	ea5c <__multiply+0xfc>
    ea22:	f85b 200a 	ldr.w	r2, [fp, sl]
    ea26:	4641      	mov	r1, r8
    ea28:	9b02      	ldr	r3, [sp, #8]
    ea2a:	2500      	movs	r5, #0
    ea2c:	4610      	mov	r0, r2
    ea2e:	881e      	ldrh	r6, [r3, #0]
    ea30:	b297      	uxth	r7, r2
    ea32:	fb06 5504 	mla	r5, r6, r4, r5
    ea36:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    ea3a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    ea3e:	600f      	str	r7, [r1, #0]
    ea40:	f851 0f04 	ldr.w	r0, [r1, #4]!
    ea44:	f853 2b04 	ldr.w	r2, [r3], #4
    ea48:	b286      	uxth	r6, r0
    ea4a:	0c12      	lsrs	r2, r2, #16
    ea4c:	fb02 6204 	mla	r2, r2, r4, r6
    ea50:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    ea54:	0c15      	lsrs	r5, r2, #16
    ea56:	459c      	cmp	ip, r3
    ea58:	d8e9      	bhi.n	ea2e <__multiply+0xce>
    ea5a:	600a      	str	r2, [r1, #0]
    ea5c:	f10a 0a04 	add.w	sl, sl, #4
    ea60:	9a01      	ldr	r2, [sp, #4]
    ea62:	eb0a 0309 	add.w	r3, sl, r9
    ea66:	429a      	cmp	r2, r3
    ea68:	d8b7      	bhi.n	e9da <__multiply+0x7a>
    ea6a:	9c05      	ldr	r4, [sp, #20]
    ea6c:	2c00      	cmp	r4, #0
    ea6e:	dd0b      	ble.n	ea88 <__multiply+0x128>
    ea70:	9a04      	ldr	r2, [sp, #16]
    ea72:	f852 3c04 	ldr.w	r3, [r2, #-4]
    ea76:	b93b      	cbnz	r3, ea88 <__multiply+0x128>
    ea78:	4613      	mov	r3, r2
    ea7a:	e003      	b.n	ea84 <__multiply+0x124>
    ea7c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    ea80:	3b04      	subs	r3, #4
    ea82:	b90a      	cbnz	r2, ea88 <__multiply+0x128>
    ea84:	3c01      	subs	r4, #1
    ea86:	d1f9      	bne.n	ea7c <__multiply+0x11c>
    ea88:	9b03      	ldr	r3, [sp, #12]
    ea8a:	4618      	mov	r0, r3
    ea8c:	611c      	str	r4, [r3, #16]
    ea8e:	b007      	add	sp, #28
    ea90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000ea94 <__i2b>:
    ea94:	b510      	push	{r4, lr}
    ea96:	460c      	mov	r4, r1
    ea98:	2101      	movs	r1, #1
    ea9a:	f7ff fde9 	bl	e670 <_Balloc>
    ea9e:	2201      	movs	r2, #1
    eaa0:	6144      	str	r4, [r0, #20]
    eaa2:	6102      	str	r2, [r0, #16]
    eaa4:	bd10      	pop	{r4, pc}
    eaa6:	bf00      	nop

0000eaa8 <__multadd>:
    eaa8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    eaac:	460d      	mov	r5, r1
    eaae:	2100      	movs	r1, #0
    eab0:	4606      	mov	r6, r0
    eab2:	692c      	ldr	r4, [r5, #16]
    eab4:	b083      	sub	sp, #12
    eab6:	f105 0814 	add.w	r8, r5, #20
    eaba:	4608      	mov	r0, r1
    eabc:	f858 7001 	ldr.w	r7, [r8, r1]
    eac0:	3001      	adds	r0, #1
    eac2:	fa1f fa87 	uxth.w	sl, r7
    eac6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    eaca:	fb0a 3302 	mla	r3, sl, r2, r3
    eace:	fb0c fc02 	mul.w	ip, ip, r2
    ead2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    ead6:	b29b      	uxth	r3, r3
    ead8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    eadc:	f848 3001 	str.w	r3, [r8, r1]
    eae0:	3104      	adds	r1, #4
    eae2:	4284      	cmp	r4, r0
    eae4:	ea4f 431c 	mov.w	r3, ip, lsr #16
    eae8:	dce8      	bgt.n	eabc <__multadd+0x14>
    eaea:	b13b      	cbz	r3, eafc <__multadd+0x54>
    eaec:	68aa      	ldr	r2, [r5, #8]
    eaee:	4294      	cmp	r4, r2
    eaf0:	da08      	bge.n	eb04 <__multadd+0x5c>
    eaf2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    eaf6:	3401      	adds	r4, #1
    eaf8:	612c      	str	r4, [r5, #16]
    eafa:	6153      	str	r3, [r2, #20]
    eafc:	4628      	mov	r0, r5
    eafe:	b003      	add	sp, #12
    eb00:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    eb04:	6869      	ldr	r1, [r5, #4]
    eb06:	4630      	mov	r0, r6
    eb08:	9301      	str	r3, [sp, #4]
    eb0a:	3101      	adds	r1, #1
    eb0c:	f7ff fdb0 	bl	e670 <_Balloc>
    eb10:	692a      	ldr	r2, [r5, #16]
    eb12:	f105 010c 	add.w	r1, r5, #12
    eb16:	3202      	adds	r2, #2
    eb18:	0092      	lsls	r2, r2, #2
    eb1a:	4607      	mov	r7, r0
    eb1c:	300c      	adds	r0, #12
    eb1e:	f7ff fa6d 	bl	dffc <memcpy>
    eb22:	4629      	mov	r1, r5
    eb24:	4630      	mov	r0, r6
    eb26:	463d      	mov	r5, r7
    eb28:	f7ff fd86 	bl	e638 <_Bfree>
    eb2c:	9b01      	ldr	r3, [sp, #4]
    eb2e:	e7e0      	b.n	eaf2 <__multadd+0x4a>

0000eb30 <__pow5mult>:
    eb30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    eb34:	4615      	mov	r5, r2
    eb36:	f012 0203 	ands.w	r2, r2, #3
    eb3a:	4604      	mov	r4, r0
    eb3c:	4688      	mov	r8, r1
    eb3e:	d12c      	bne.n	eb9a <__pow5mult+0x6a>
    eb40:	10ad      	asrs	r5, r5, #2
    eb42:	d01e      	beq.n	eb82 <__pow5mult+0x52>
    eb44:	6a66      	ldr	r6, [r4, #36]	; 0x24
    eb46:	2e00      	cmp	r6, #0
    eb48:	d034      	beq.n	ebb4 <__pow5mult+0x84>
    eb4a:	68b7      	ldr	r7, [r6, #8]
    eb4c:	2f00      	cmp	r7, #0
    eb4e:	d03b      	beq.n	ebc8 <__pow5mult+0x98>
    eb50:	f015 0f01 	tst.w	r5, #1
    eb54:	d108      	bne.n	eb68 <__pow5mult+0x38>
    eb56:	106d      	asrs	r5, r5, #1
    eb58:	d013      	beq.n	eb82 <__pow5mult+0x52>
    eb5a:	683e      	ldr	r6, [r7, #0]
    eb5c:	b1a6      	cbz	r6, eb88 <__pow5mult+0x58>
    eb5e:	4630      	mov	r0, r6
    eb60:	4607      	mov	r7, r0
    eb62:	f015 0f01 	tst.w	r5, #1
    eb66:	d0f6      	beq.n	eb56 <__pow5mult+0x26>
    eb68:	4641      	mov	r1, r8
    eb6a:	463a      	mov	r2, r7
    eb6c:	4620      	mov	r0, r4
    eb6e:	f7ff fef7 	bl	e960 <__multiply>
    eb72:	4641      	mov	r1, r8
    eb74:	4606      	mov	r6, r0
    eb76:	4620      	mov	r0, r4
    eb78:	f7ff fd5e 	bl	e638 <_Bfree>
    eb7c:	106d      	asrs	r5, r5, #1
    eb7e:	46b0      	mov	r8, r6
    eb80:	d1eb      	bne.n	eb5a <__pow5mult+0x2a>
    eb82:	4640      	mov	r0, r8
    eb84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    eb88:	4639      	mov	r1, r7
    eb8a:	463a      	mov	r2, r7
    eb8c:	4620      	mov	r0, r4
    eb8e:	f7ff fee7 	bl	e960 <__multiply>
    eb92:	6038      	str	r0, [r7, #0]
    eb94:	4607      	mov	r7, r0
    eb96:	6006      	str	r6, [r0, #0]
    eb98:	e7e3      	b.n	eb62 <__pow5mult+0x32>
    eb9a:	f242 7cd8 	movw	ip, #10200	; 0x27d8
    eb9e:	2300      	movs	r3, #0
    eba0:	f2c0 0c01 	movt	ip, #1
    eba4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    eba8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    ebac:	f7ff ff7c 	bl	eaa8 <__multadd>
    ebb0:	4680      	mov	r8, r0
    ebb2:	e7c5      	b.n	eb40 <__pow5mult+0x10>
    ebb4:	2010      	movs	r0, #16
    ebb6:	f7fe fec3 	bl	d940 <malloc>
    ebba:	2300      	movs	r3, #0
    ebbc:	4606      	mov	r6, r0
    ebbe:	6260      	str	r0, [r4, #36]	; 0x24
    ebc0:	60c3      	str	r3, [r0, #12]
    ebc2:	6043      	str	r3, [r0, #4]
    ebc4:	6083      	str	r3, [r0, #8]
    ebc6:	6003      	str	r3, [r0, #0]
    ebc8:	4620      	mov	r0, r4
    ebca:	f240 2171 	movw	r1, #625	; 0x271
    ebce:	f7ff ff61 	bl	ea94 <__i2b>
    ebd2:	2300      	movs	r3, #0
    ebd4:	60b0      	str	r0, [r6, #8]
    ebd6:	4607      	mov	r7, r0
    ebd8:	6003      	str	r3, [r0, #0]
    ebda:	e7b9      	b.n	eb50 <__pow5mult+0x20>

0000ebdc <__s2b>:
    ebdc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    ebe0:	461e      	mov	r6, r3
    ebe2:	f648 6339 	movw	r3, #36409	; 0x8e39
    ebe6:	f106 0c08 	add.w	ip, r6, #8
    ebea:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    ebee:	4688      	mov	r8, r1
    ebf0:	4605      	mov	r5, r0
    ebf2:	4617      	mov	r7, r2
    ebf4:	fb83 130c 	smull	r1, r3, r3, ip
    ebf8:	ea4f 7cec 	mov.w	ip, ip, asr #31
    ebfc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    ec00:	f1bc 0f01 	cmp.w	ip, #1
    ec04:	dd35      	ble.n	ec72 <__s2b+0x96>
    ec06:	2100      	movs	r1, #0
    ec08:	2201      	movs	r2, #1
    ec0a:	0052      	lsls	r2, r2, #1
    ec0c:	3101      	adds	r1, #1
    ec0e:	4594      	cmp	ip, r2
    ec10:	dcfb      	bgt.n	ec0a <__s2b+0x2e>
    ec12:	4628      	mov	r0, r5
    ec14:	f7ff fd2c 	bl	e670 <_Balloc>
    ec18:	9b08      	ldr	r3, [sp, #32]
    ec1a:	6143      	str	r3, [r0, #20]
    ec1c:	2301      	movs	r3, #1
    ec1e:	2f09      	cmp	r7, #9
    ec20:	6103      	str	r3, [r0, #16]
    ec22:	dd22      	ble.n	ec6a <__s2b+0x8e>
    ec24:	f108 0a09 	add.w	sl, r8, #9
    ec28:	2409      	movs	r4, #9
    ec2a:	f818 3004 	ldrb.w	r3, [r8, r4]
    ec2e:	4601      	mov	r1, r0
    ec30:	220a      	movs	r2, #10
    ec32:	3401      	adds	r4, #1
    ec34:	3b30      	subs	r3, #48	; 0x30
    ec36:	4628      	mov	r0, r5
    ec38:	f7ff ff36 	bl	eaa8 <__multadd>
    ec3c:	42a7      	cmp	r7, r4
    ec3e:	dcf4      	bgt.n	ec2a <__s2b+0x4e>
    ec40:	eb0a 0807 	add.w	r8, sl, r7
    ec44:	f1a8 0808 	sub.w	r8, r8, #8
    ec48:	42be      	cmp	r6, r7
    ec4a:	dd0c      	ble.n	ec66 <__s2b+0x8a>
    ec4c:	2400      	movs	r4, #0
    ec4e:	f818 3004 	ldrb.w	r3, [r8, r4]
    ec52:	4601      	mov	r1, r0
    ec54:	3401      	adds	r4, #1
    ec56:	220a      	movs	r2, #10
    ec58:	3b30      	subs	r3, #48	; 0x30
    ec5a:	4628      	mov	r0, r5
    ec5c:	f7ff ff24 	bl	eaa8 <__multadd>
    ec60:	19e3      	adds	r3, r4, r7
    ec62:	429e      	cmp	r6, r3
    ec64:	dcf3      	bgt.n	ec4e <__s2b+0x72>
    ec66:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    ec6a:	f108 080a 	add.w	r8, r8, #10
    ec6e:	2709      	movs	r7, #9
    ec70:	e7ea      	b.n	ec48 <__s2b+0x6c>
    ec72:	2100      	movs	r1, #0
    ec74:	e7cd      	b.n	ec12 <__s2b+0x36>
    ec76:	bf00      	nop

0000ec78 <_realloc_r>:
    ec78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ec7c:	4691      	mov	r9, r2
    ec7e:	b083      	sub	sp, #12
    ec80:	4607      	mov	r7, r0
    ec82:	460e      	mov	r6, r1
    ec84:	2900      	cmp	r1, #0
    ec86:	f000 813a 	beq.w	eefe <_realloc_r+0x286>
    ec8a:	f1a1 0808 	sub.w	r8, r1, #8
    ec8e:	f109 040b 	add.w	r4, r9, #11
    ec92:	f7ff fb41 	bl	e318 <__malloc_lock>
    ec96:	2c16      	cmp	r4, #22
    ec98:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ec9c:	460b      	mov	r3, r1
    ec9e:	f200 80a0 	bhi.w	ede2 <_realloc_r+0x16a>
    eca2:	2210      	movs	r2, #16
    eca4:	2500      	movs	r5, #0
    eca6:	4614      	mov	r4, r2
    eca8:	454c      	cmp	r4, r9
    ecaa:	bf38      	it	cc
    ecac:	f045 0501 	orrcc.w	r5, r5, #1
    ecb0:	2d00      	cmp	r5, #0
    ecb2:	f040 812a 	bne.w	ef0a <_realloc_r+0x292>
    ecb6:	f021 0a03 	bic.w	sl, r1, #3
    ecba:	4592      	cmp	sl, r2
    ecbc:	bfa2      	ittt	ge
    ecbe:	4640      	movge	r0, r8
    ecc0:	4655      	movge	r5, sl
    ecc2:	f108 0808 	addge.w	r8, r8, #8
    ecc6:	da75      	bge.n	edb4 <_realloc_r+0x13c>
    ecc8:	f240 1378 	movw	r3, #376	; 0x178
    eccc:	eb08 000a 	add.w	r0, r8, sl
    ecd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecd4:	f8d3 e008 	ldr.w	lr, [r3, #8]
    ecd8:	4586      	cmp	lr, r0
    ecda:	f000 811a 	beq.w	ef12 <_realloc_r+0x29a>
    ecde:	f8d0 c004 	ldr.w	ip, [r0, #4]
    ece2:	f02c 0b01 	bic.w	fp, ip, #1
    ece6:	4483      	add	fp, r0
    ece8:	f8db b004 	ldr.w	fp, [fp, #4]
    ecec:	f01b 0f01 	tst.w	fp, #1
    ecf0:	d07c      	beq.n	edec <_realloc_r+0x174>
    ecf2:	46ac      	mov	ip, r5
    ecf4:	4628      	mov	r0, r5
    ecf6:	f011 0f01 	tst.w	r1, #1
    ecfa:	f040 809b 	bne.w	ee34 <_realloc_r+0x1bc>
    ecfe:	f856 1c08 	ldr.w	r1, [r6, #-8]
    ed02:	ebc1 0b08 	rsb	fp, r1, r8
    ed06:	f8db 5004 	ldr.w	r5, [fp, #4]
    ed0a:	f025 0503 	bic.w	r5, r5, #3
    ed0e:	2800      	cmp	r0, #0
    ed10:	f000 80dd 	beq.w	eece <_realloc_r+0x256>
    ed14:	4570      	cmp	r0, lr
    ed16:	f000 811f 	beq.w	ef58 <_realloc_r+0x2e0>
    ed1a:	eb05 030a 	add.w	r3, r5, sl
    ed1e:	eb0c 0503 	add.w	r5, ip, r3
    ed22:	4295      	cmp	r5, r2
    ed24:	bfb8      	it	lt
    ed26:	461d      	movlt	r5, r3
    ed28:	f2c0 80d2 	blt.w	eed0 <_realloc_r+0x258>
    ed2c:	6881      	ldr	r1, [r0, #8]
    ed2e:	465b      	mov	r3, fp
    ed30:	68c0      	ldr	r0, [r0, #12]
    ed32:	f1aa 0204 	sub.w	r2, sl, #4
    ed36:	2a24      	cmp	r2, #36	; 0x24
    ed38:	6081      	str	r1, [r0, #8]
    ed3a:	60c8      	str	r0, [r1, #12]
    ed3c:	f853 1f08 	ldr.w	r1, [r3, #8]!
    ed40:	f8db 000c 	ldr.w	r0, [fp, #12]
    ed44:	6081      	str	r1, [r0, #8]
    ed46:	60c8      	str	r0, [r1, #12]
    ed48:	f200 80d0 	bhi.w	eeec <_realloc_r+0x274>
    ed4c:	2a13      	cmp	r2, #19
    ed4e:	469c      	mov	ip, r3
    ed50:	d921      	bls.n	ed96 <_realloc_r+0x11e>
    ed52:	4631      	mov	r1, r6
    ed54:	f10b 0c10 	add.w	ip, fp, #16
    ed58:	f851 0b04 	ldr.w	r0, [r1], #4
    ed5c:	f8cb 0008 	str.w	r0, [fp, #8]
    ed60:	6870      	ldr	r0, [r6, #4]
    ed62:	1d0e      	adds	r6, r1, #4
    ed64:	2a1b      	cmp	r2, #27
    ed66:	f8cb 000c 	str.w	r0, [fp, #12]
    ed6a:	d914      	bls.n	ed96 <_realloc_r+0x11e>
    ed6c:	6848      	ldr	r0, [r1, #4]
    ed6e:	1d31      	adds	r1, r6, #4
    ed70:	f10b 0c18 	add.w	ip, fp, #24
    ed74:	f8cb 0010 	str.w	r0, [fp, #16]
    ed78:	6870      	ldr	r0, [r6, #4]
    ed7a:	1d0e      	adds	r6, r1, #4
    ed7c:	2a24      	cmp	r2, #36	; 0x24
    ed7e:	f8cb 0014 	str.w	r0, [fp, #20]
    ed82:	d108      	bne.n	ed96 <_realloc_r+0x11e>
    ed84:	684a      	ldr	r2, [r1, #4]
    ed86:	f10b 0c20 	add.w	ip, fp, #32
    ed8a:	f8cb 2018 	str.w	r2, [fp, #24]
    ed8e:	6872      	ldr	r2, [r6, #4]
    ed90:	3608      	adds	r6, #8
    ed92:	f8cb 201c 	str.w	r2, [fp, #28]
    ed96:	4631      	mov	r1, r6
    ed98:	4698      	mov	r8, r3
    ed9a:	4662      	mov	r2, ip
    ed9c:	4658      	mov	r0, fp
    ed9e:	f851 3b04 	ldr.w	r3, [r1], #4
    eda2:	f842 3b04 	str.w	r3, [r2], #4
    eda6:	6873      	ldr	r3, [r6, #4]
    eda8:	f8cc 3004 	str.w	r3, [ip, #4]
    edac:	684b      	ldr	r3, [r1, #4]
    edae:	6053      	str	r3, [r2, #4]
    edb0:	f8db 3004 	ldr.w	r3, [fp, #4]
    edb4:	ebc4 0c05 	rsb	ip, r4, r5
    edb8:	f1bc 0f0f 	cmp.w	ip, #15
    edbc:	d826      	bhi.n	ee0c <_realloc_r+0x194>
    edbe:	1942      	adds	r2, r0, r5
    edc0:	f003 0301 	and.w	r3, r3, #1
    edc4:	ea43 0505 	orr.w	r5, r3, r5
    edc8:	6045      	str	r5, [r0, #4]
    edca:	6853      	ldr	r3, [r2, #4]
    edcc:	f043 0301 	orr.w	r3, r3, #1
    edd0:	6053      	str	r3, [r2, #4]
    edd2:	4638      	mov	r0, r7
    edd4:	4645      	mov	r5, r8
    edd6:	f7ff faa1 	bl	e31c <__malloc_unlock>
    edda:	4628      	mov	r0, r5
    eddc:	b003      	add	sp, #12
    edde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ede2:	f024 0407 	bic.w	r4, r4, #7
    ede6:	4622      	mov	r2, r4
    ede8:	0fe5      	lsrs	r5, r4, #31
    edea:	e75d      	b.n	eca8 <_realloc_r+0x30>
    edec:	f02c 0c03 	bic.w	ip, ip, #3
    edf0:	eb0c 050a 	add.w	r5, ip, sl
    edf4:	4295      	cmp	r5, r2
    edf6:	f6ff af7e 	blt.w	ecf6 <_realloc_r+0x7e>
    edfa:	6882      	ldr	r2, [r0, #8]
    edfc:	460b      	mov	r3, r1
    edfe:	68c1      	ldr	r1, [r0, #12]
    ee00:	4640      	mov	r0, r8
    ee02:	f108 0808 	add.w	r8, r8, #8
    ee06:	608a      	str	r2, [r1, #8]
    ee08:	60d1      	str	r1, [r2, #12]
    ee0a:	e7d3      	b.n	edb4 <_realloc_r+0x13c>
    ee0c:	1901      	adds	r1, r0, r4
    ee0e:	f003 0301 	and.w	r3, r3, #1
    ee12:	eb01 020c 	add.w	r2, r1, ip
    ee16:	ea43 0404 	orr.w	r4, r3, r4
    ee1a:	f04c 0301 	orr.w	r3, ip, #1
    ee1e:	6044      	str	r4, [r0, #4]
    ee20:	604b      	str	r3, [r1, #4]
    ee22:	4638      	mov	r0, r7
    ee24:	6853      	ldr	r3, [r2, #4]
    ee26:	3108      	adds	r1, #8
    ee28:	f043 0301 	orr.w	r3, r3, #1
    ee2c:	6053      	str	r3, [r2, #4]
    ee2e:	f7fe f9ff 	bl	d230 <_free_r>
    ee32:	e7ce      	b.n	edd2 <_realloc_r+0x15a>
    ee34:	4649      	mov	r1, r9
    ee36:	4638      	mov	r0, r7
    ee38:	f7fe fd8a 	bl	d950 <_malloc_r>
    ee3c:	4605      	mov	r5, r0
    ee3e:	2800      	cmp	r0, #0
    ee40:	d041      	beq.n	eec6 <_realloc_r+0x24e>
    ee42:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ee46:	f1a0 0208 	sub.w	r2, r0, #8
    ee4a:	f023 0101 	bic.w	r1, r3, #1
    ee4e:	4441      	add	r1, r8
    ee50:	428a      	cmp	r2, r1
    ee52:	f000 80d7 	beq.w	f004 <_realloc_r+0x38c>
    ee56:	f1aa 0204 	sub.w	r2, sl, #4
    ee5a:	4631      	mov	r1, r6
    ee5c:	2a24      	cmp	r2, #36	; 0x24
    ee5e:	d878      	bhi.n	ef52 <_realloc_r+0x2da>
    ee60:	2a13      	cmp	r2, #19
    ee62:	4603      	mov	r3, r0
    ee64:	d921      	bls.n	eeaa <_realloc_r+0x232>
    ee66:	4634      	mov	r4, r6
    ee68:	f854 3b04 	ldr.w	r3, [r4], #4
    ee6c:	1d21      	adds	r1, r4, #4
    ee6e:	f840 3b04 	str.w	r3, [r0], #4
    ee72:	1d03      	adds	r3, r0, #4
    ee74:	f8d6 c004 	ldr.w	ip, [r6, #4]
    ee78:	2a1b      	cmp	r2, #27
    ee7a:	f8c5 c004 	str.w	ip, [r5, #4]
    ee7e:	d914      	bls.n	eeaa <_realloc_r+0x232>
    ee80:	f8d4 e004 	ldr.w	lr, [r4, #4]
    ee84:	1d1c      	adds	r4, r3, #4
    ee86:	f101 0c04 	add.w	ip, r1, #4
    ee8a:	f8c0 e004 	str.w	lr, [r0, #4]
    ee8e:	6848      	ldr	r0, [r1, #4]
    ee90:	f10c 0104 	add.w	r1, ip, #4
    ee94:	6058      	str	r0, [r3, #4]
    ee96:	1d23      	adds	r3, r4, #4
    ee98:	2a24      	cmp	r2, #36	; 0x24
    ee9a:	d106      	bne.n	eeaa <_realloc_r+0x232>
    ee9c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    eea0:	6062      	str	r2, [r4, #4]
    eea2:	684a      	ldr	r2, [r1, #4]
    eea4:	3108      	adds	r1, #8
    eea6:	605a      	str	r2, [r3, #4]
    eea8:	3308      	adds	r3, #8
    eeaa:	4608      	mov	r0, r1
    eeac:	461a      	mov	r2, r3
    eeae:	f850 4b04 	ldr.w	r4, [r0], #4
    eeb2:	f842 4b04 	str.w	r4, [r2], #4
    eeb6:	6849      	ldr	r1, [r1, #4]
    eeb8:	6059      	str	r1, [r3, #4]
    eeba:	6843      	ldr	r3, [r0, #4]
    eebc:	6053      	str	r3, [r2, #4]
    eebe:	4631      	mov	r1, r6
    eec0:	4638      	mov	r0, r7
    eec2:	f7fe f9b5 	bl	d230 <_free_r>
    eec6:	4638      	mov	r0, r7
    eec8:	f7ff fa28 	bl	e31c <__malloc_unlock>
    eecc:	e785      	b.n	edda <_realloc_r+0x162>
    eece:	4455      	add	r5, sl
    eed0:	4295      	cmp	r5, r2
    eed2:	dbaf      	blt.n	ee34 <_realloc_r+0x1bc>
    eed4:	465b      	mov	r3, fp
    eed6:	f8db 000c 	ldr.w	r0, [fp, #12]
    eeda:	f1aa 0204 	sub.w	r2, sl, #4
    eede:	f853 1f08 	ldr.w	r1, [r3, #8]!
    eee2:	2a24      	cmp	r2, #36	; 0x24
    eee4:	6081      	str	r1, [r0, #8]
    eee6:	60c8      	str	r0, [r1, #12]
    eee8:	f67f af30 	bls.w	ed4c <_realloc_r+0xd4>
    eeec:	4618      	mov	r0, r3
    eeee:	4631      	mov	r1, r6
    eef0:	4698      	mov	r8, r3
    eef2:	f7ff f94b 	bl	e18c <memmove>
    eef6:	4658      	mov	r0, fp
    eef8:	f8db 3004 	ldr.w	r3, [fp, #4]
    eefc:	e75a      	b.n	edb4 <_realloc_r+0x13c>
    eefe:	4611      	mov	r1, r2
    ef00:	b003      	add	sp, #12
    ef02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ef06:	f7fe bd23 	b.w	d950 <_malloc_r>
    ef0a:	230c      	movs	r3, #12
    ef0c:	2500      	movs	r5, #0
    ef0e:	603b      	str	r3, [r7, #0]
    ef10:	e763      	b.n	edda <_realloc_r+0x162>
    ef12:	f8de 5004 	ldr.w	r5, [lr, #4]
    ef16:	f104 0b10 	add.w	fp, r4, #16
    ef1a:	f025 0c03 	bic.w	ip, r5, #3
    ef1e:	eb0c 000a 	add.w	r0, ip, sl
    ef22:	4558      	cmp	r0, fp
    ef24:	bfb8      	it	lt
    ef26:	4670      	movlt	r0, lr
    ef28:	f6ff aee5 	blt.w	ecf6 <_realloc_r+0x7e>
    ef2c:	eb08 0204 	add.w	r2, r8, r4
    ef30:	1b01      	subs	r1, r0, r4
    ef32:	f041 0101 	orr.w	r1, r1, #1
    ef36:	609a      	str	r2, [r3, #8]
    ef38:	6051      	str	r1, [r2, #4]
    ef3a:	4638      	mov	r0, r7
    ef3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ef40:	4635      	mov	r5, r6
    ef42:	f001 0301 	and.w	r3, r1, #1
    ef46:	431c      	orrs	r4, r3
    ef48:	f8c8 4004 	str.w	r4, [r8, #4]
    ef4c:	f7ff f9e6 	bl	e31c <__malloc_unlock>
    ef50:	e743      	b.n	edda <_realloc_r+0x162>
    ef52:	f7ff f91b 	bl	e18c <memmove>
    ef56:	e7b2      	b.n	eebe <_realloc_r+0x246>
    ef58:	4455      	add	r5, sl
    ef5a:	f104 0110 	add.w	r1, r4, #16
    ef5e:	44ac      	add	ip, r5
    ef60:	458c      	cmp	ip, r1
    ef62:	dbb5      	blt.n	eed0 <_realloc_r+0x258>
    ef64:	465d      	mov	r5, fp
    ef66:	f8db 000c 	ldr.w	r0, [fp, #12]
    ef6a:	f1aa 0204 	sub.w	r2, sl, #4
    ef6e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    ef72:	2a24      	cmp	r2, #36	; 0x24
    ef74:	6081      	str	r1, [r0, #8]
    ef76:	60c8      	str	r0, [r1, #12]
    ef78:	d84c      	bhi.n	f014 <_realloc_r+0x39c>
    ef7a:	2a13      	cmp	r2, #19
    ef7c:	4628      	mov	r0, r5
    ef7e:	d924      	bls.n	efca <_realloc_r+0x352>
    ef80:	4631      	mov	r1, r6
    ef82:	f10b 0010 	add.w	r0, fp, #16
    ef86:	f851 eb04 	ldr.w	lr, [r1], #4
    ef8a:	f8cb e008 	str.w	lr, [fp, #8]
    ef8e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    ef92:	1d0e      	adds	r6, r1, #4
    ef94:	2a1b      	cmp	r2, #27
    ef96:	f8cb e00c 	str.w	lr, [fp, #12]
    ef9a:	d916      	bls.n	efca <_realloc_r+0x352>
    ef9c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    efa0:	1d31      	adds	r1, r6, #4
    efa2:	f10b 0018 	add.w	r0, fp, #24
    efa6:	f8cb e010 	str.w	lr, [fp, #16]
    efaa:	f8d6 e004 	ldr.w	lr, [r6, #4]
    efae:	1d0e      	adds	r6, r1, #4
    efb0:	2a24      	cmp	r2, #36	; 0x24
    efb2:	f8cb e014 	str.w	lr, [fp, #20]
    efb6:	d108      	bne.n	efca <_realloc_r+0x352>
    efb8:	684a      	ldr	r2, [r1, #4]
    efba:	f10b 0020 	add.w	r0, fp, #32
    efbe:	f8cb 2018 	str.w	r2, [fp, #24]
    efc2:	6872      	ldr	r2, [r6, #4]
    efc4:	3608      	adds	r6, #8
    efc6:	f8cb 201c 	str.w	r2, [fp, #28]
    efca:	4631      	mov	r1, r6
    efcc:	4602      	mov	r2, r0
    efce:	f851 eb04 	ldr.w	lr, [r1], #4
    efd2:	f842 eb04 	str.w	lr, [r2], #4
    efd6:	6876      	ldr	r6, [r6, #4]
    efd8:	6046      	str	r6, [r0, #4]
    efda:	6849      	ldr	r1, [r1, #4]
    efdc:	6051      	str	r1, [r2, #4]
    efde:	eb0b 0204 	add.w	r2, fp, r4
    efe2:	ebc4 010c 	rsb	r1, r4, ip
    efe6:	f041 0101 	orr.w	r1, r1, #1
    efea:	609a      	str	r2, [r3, #8]
    efec:	6051      	str	r1, [r2, #4]
    efee:	4638      	mov	r0, r7
    eff0:	f8db 1004 	ldr.w	r1, [fp, #4]
    eff4:	f001 0301 	and.w	r3, r1, #1
    eff8:	431c      	orrs	r4, r3
    effa:	f8cb 4004 	str.w	r4, [fp, #4]
    effe:	f7ff f98d 	bl	e31c <__malloc_unlock>
    f002:	e6ea      	b.n	edda <_realloc_r+0x162>
    f004:	6855      	ldr	r5, [r2, #4]
    f006:	4640      	mov	r0, r8
    f008:	f108 0808 	add.w	r8, r8, #8
    f00c:	f025 0503 	bic.w	r5, r5, #3
    f010:	4455      	add	r5, sl
    f012:	e6cf      	b.n	edb4 <_realloc_r+0x13c>
    f014:	4631      	mov	r1, r6
    f016:	4628      	mov	r0, r5
    f018:	9300      	str	r3, [sp, #0]
    f01a:	f8cd c004 	str.w	ip, [sp, #4]
    f01e:	f7ff f8b5 	bl	e18c <memmove>
    f022:	f8dd c004 	ldr.w	ip, [sp, #4]
    f026:	9b00      	ldr	r3, [sp, #0]
    f028:	e7d9      	b.n	efde <_realloc_r+0x366>
    f02a:	bf00      	nop

0000f02c <__isinfd>:
    f02c:	4602      	mov	r2, r0
    f02e:	4240      	negs	r0, r0
    f030:	ea40 0302 	orr.w	r3, r0, r2
    f034:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f038:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    f03c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    f040:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    f044:	4258      	negs	r0, r3
    f046:	ea40 0303 	orr.w	r3, r0, r3
    f04a:	17d8      	asrs	r0, r3, #31
    f04c:	3001      	adds	r0, #1
    f04e:	4770      	bx	lr

0000f050 <__isnand>:
    f050:	4602      	mov	r2, r0
    f052:	4240      	negs	r0, r0
    f054:	4310      	orrs	r0, r2
    f056:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f05a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    f05e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    f062:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    f066:	0fc0      	lsrs	r0, r0, #31
    f068:	4770      	bx	lr
    f06a:	bf00      	nop

0000f06c <_sbrk_r>:
    f06c:	b538      	push	{r3, r4, r5, lr}
    f06e:	f240 7474 	movw	r4, #1908	; 0x774
    f072:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f076:	4605      	mov	r5, r0
    f078:	4608      	mov	r0, r1
    f07a:	2300      	movs	r3, #0
    f07c:	6023      	str	r3, [r4, #0]
    f07e:	f7f7 ffaf 	bl	6fe0 <_sbrk>
    f082:	f1b0 3fff 	cmp.w	r0, #4294967295
    f086:	d000      	beq.n	f08a <_sbrk_r+0x1e>
    f088:	bd38      	pop	{r3, r4, r5, pc}
    f08a:	6823      	ldr	r3, [r4, #0]
    f08c:	2b00      	cmp	r3, #0
    f08e:	d0fb      	beq.n	f088 <_sbrk_r+0x1c>
    f090:	602b      	str	r3, [r5, #0]
    f092:	bd38      	pop	{r3, r4, r5, pc}

0000f094 <__sccl>:
    f094:	4602      	mov	r2, r0
    f096:	4608      	mov	r0, r1
    f098:	b470      	push	{r4, r5, r6}
    f09a:	f810 4b01 	ldrb.w	r4, [r0], #1
    f09e:	2c5e      	cmp	r4, #94	; 0x5e
    f0a0:	d02e      	beq.n	f100 <__sccl+0x6c>
    f0a2:	2100      	movs	r1, #0
    f0a4:	2300      	movs	r3, #0
    f0a6:	54d1      	strb	r1, [r2, r3]
    f0a8:	3301      	adds	r3, #1
    f0aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    f0ae:	d1fa      	bne.n	f0a6 <__sccl+0x12>
    f0b0:	b18c      	cbz	r4, f0d6 <__sccl+0x42>
    f0b2:	f081 0c01 	eor.w	ip, r1, #1
    f0b6:	4601      	mov	r1, r0
    f0b8:	f802 c004 	strb.w	ip, [r2, r4]
    f0bc:	4608      	mov	r0, r1
    f0be:	f810 3b01 	ldrb.w	r3, [r0], #1
    f0c2:	2b2d      	cmp	r3, #45	; 0x2d
    f0c4:	d009      	beq.n	f0da <__sccl+0x46>
    f0c6:	2b5d      	cmp	r3, #93	; 0x5d
    f0c8:	d001      	beq.n	f0ce <__sccl+0x3a>
    f0ca:	b913      	cbnz	r3, f0d2 <__sccl+0x3e>
    f0cc:	4608      	mov	r0, r1
    f0ce:	bc70      	pop	{r4, r5, r6}
    f0d0:	4770      	bx	lr
    f0d2:	461c      	mov	r4, r3
    f0d4:	e7ef      	b.n	f0b6 <__sccl+0x22>
    f0d6:	3801      	subs	r0, #1
    f0d8:	e7f9      	b.n	f0ce <__sccl+0x3a>
    f0da:	784d      	ldrb	r5, [r1, #1]
    f0dc:	2d5d      	cmp	r5, #93	; 0x5d
    f0de:	bf14      	ite	ne
    f0e0:	2600      	movne	r6, #0
    f0e2:	2601      	moveq	r6, #1
    f0e4:	42a5      	cmp	r5, r4
    f0e6:	bfb8      	it	lt
    f0e8:	f046 0601 	orrlt.w	r6, r6, #1
    f0ec:	2e00      	cmp	r6, #0
    f0ee:	d1f0      	bne.n	f0d2 <__sccl+0x3e>
    f0f0:	1913      	adds	r3, r2, r4
    f0f2:	3401      	adds	r4, #1
    f0f4:	f803 cf01 	strb.w	ip, [r3, #1]!
    f0f8:	42a5      	cmp	r5, r4
    f0fa:	dcfa      	bgt.n	f0f2 <__sccl+0x5e>
    f0fc:	3102      	adds	r1, #2
    f0fe:	e7dd      	b.n	f0bc <__sccl+0x28>
    f100:	784c      	ldrb	r4, [r1, #1]
    f102:	3001      	adds	r0, #1
    f104:	2101      	movs	r1, #1
    f106:	e7cd      	b.n	f0a4 <__sccl+0x10>

0000f108 <nanf>:
    f108:	f240 0000 	movw	r0, #0
    f10c:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    f110:	4770      	bx	lr
    f112:	bf00      	nop

0000f114 <__sclose>:
    f114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f118:	f001 bcac 	b.w	10a74 <_close_r>

0000f11c <__sseek>:
    f11c:	b510      	push	{r4, lr}
    f11e:	460c      	mov	r4, r1
    f120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f124:	f002 f8fc 	bl	11320 <_lseek_r>
    f128:	89a3      	ldrh	r3, [r4, #12]
    f12a:	f1b0 3fff 	cmp.w	r0, #4294967295
    f12e:	bf15      	itete	ne
    f130:	6560      	strne	r0, [r4, #84]	; 0x54
    f132:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    f136:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    f13a:	81a3      	strheq	r3, [r4, #12]
    f13c:	bf18      	it	ne
    f13e:	81a3      	strhne	r3, [r4, #12]
    f140:	bd10      	pop	{r4, pc}
    f142:	bf00      	nop

0000f144 <__swrite>:
    f144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f148:	461d      	mov	r5, r3
    f14a:	898b      	ldrh	r3, [r1, #12]
    f14c:	460c      	mov	r4, r1
    f14e:	4616      	mov	r6, r2
    f150:	4607      	mov	r7, r0
    f152:	f413 7f80 	tst.w	r3, #256	; 0x100
    f156:	d006      	beq.n	f166 <__swrite+0x22>
    f158:	2302      	movs	r3, #2
    f15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f15e:	2200      	movs	r2, #0
    f160:	f002 f8de 	bl	11320 <_lseek_r>
    f164:	89a3      	ldrh	r3, [r4, #12]
    f166:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f16a:	4638      	mov	r0, r7
    f16c:	81a3      	strh	r3, [r4, #12]
    f16e:	4632      	mov	r2, r6
    f170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    f174:	462b      	mov	r3, r5
    f176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f17a:	f7f7 bf03 	b.w	6f84 <_write_r>
    f17e:	bf00      	nop

0000f180 <__sread>:
    f180:	b510      	push	{r4, lr}
    f182:	460c      	mov	r4, r1
    f184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f188:	f002 f8e0 	bl	1134c <_read_r>
    f18c:	2800      	cmp	r0, #0
    f18e:	db03      	blt.n	f198 <__sread+0x18>
    f190:	6d63      	ldr	r3, [r4, #84]	; 0x54
    f192:	181b      	adds	r3, r3, r0
    f194:	6563      	str	r3, [r4, #84]	; 0x54
    f196:	bd10      	pop	{r4, pc}
    f198:	89a3      	ldrh	r3, [r4, #12]
    f19a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f19e:	81a3      	strh	r3, [r4, #12]
    f1a0:	bd10      	pop	{r4, pc}
    f1a2:	bf00      	nop

0000f1a4 <strcmp>:
    f1a4:	ea80 0201 	eor.w	r2, r0, r1
    f1a8:	f012 0f03 	tst.w	r2, #3
    f1ac:	d13a      	bne.n	f224 <strcmp_unaligned>
    f1ae:	f010 0203 	ands.w	r2, r0, #3
    f1b2:	f020 0003 	bic.w	r0, r0, #3
    f1b6:	f021 0103 	bic.w	r1, r1, #3
    f1ba:	f850 cb04 	ldr.w	ip, [r0], #4
    f1be:	bf08      	it	eq
    f1c0:	f851 3b04 	ldreq.w	r3, [r1], #4
    f1c4:	d00d      	beq.n	f1e2 <strcmp+0x3e>
    f1c6:	f082 0203 	eor.w	r2, r2, #3
    f1ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    f1ce:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    f1d2:	fa23 f202 	lsr.w	r2, r3, r2
    f1d6:	f851 3b04 	ldr.w	r3, [r1], #4
    f1da:	ea4c 0c02 	orr.w	ip, ip, r2
    f1de:	ea43 0302 	orr.w	r3, r3, r2
    f1e2:	bf00      	nop
    f1e4:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    f1e8:	459c      	cmp	ip, r3
    f1ea:	bf01      	itttt	eq
    f1ec:	ea22 020c 	biceq.w	r2, r2, ip
    f1f0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    f1f4:	f850 cb04 	ldreq.w	ip, [r0], #4
    f1f8:	f851 3b04 	ldreq.w	r3, [r1], #4
    f1fc:	d0f2      	beq.n	f1e4 <strcmp+0x40>
    f1fe:	ea4f 600c 	mov.w	r0, ip, lsl #24
    f202:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    f206:	2801      	cmp	r0, #1
    f208:	bf28      	it	cs
    f20a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    f20e:	bf08      	it	eq
    f210:	0a1b      	lsreq	r3, r3, #8
    f212:	d0f4      	beq.n	f1fe <strcmp+0x5a>
    f214:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    f218:	ea4f 6010 	mov.w	r0, r0, lsr #24
    f21c:	eba0 0003 	sub.w	r0, r0, r3
    f220:	4770      	bx	lr
    f222:	bf00      	nop

0000f224 <strcmp_unaligned>:
    f224:	f010 0f03 	tst.w	r0, #3
    f228:	d00a      	beq.n	f240 <strcmp_unaligned+0x1c>
    f22a:	f810 2b01 	ldrb.w	r2, [r0], #1
    f22e:	f811 3b01 	ldrb.w	r3, [r1], #1
    f232:	2a01      	cmp	r2, #1
    f234:	bf28      	it	cs
    f236:	429a      	cmpcs	r2, r3
    f238:	d0f4      	beq.n	f224 <strcmp_unaligned>
    f23a:	eba2 0003 	sub.w	r0, r2, r3
    f23e:	4770      	bx	lr
    f240:	f84d 5d04 	str.w	r5, [sp, #-4]!
    f244:	f84d 4d04 	str.w	r4, [sp, #-4]!
    f248:	f04f 0201 	mov.w	r2, #1
    f24c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    f250:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    f254:	f001 0c03 	and.w	ip, r1, #3
    f258:	f021 0103 	bic.w	r1, r1, #3
    f25c:	f850 4b04 	ldr.w	r4, [r0], #4
    f260:	f851 5b04 	ldr.w	r5, [r1], #4
    f264:	f1bc 0f02 	cmp.w	ip, #2
    f268:	d026      	beq.n	f2b8 <strcmp_unaligned+0x94>
    f26a:	d84b      	bhi.n	f304 <strcmp_unaligned+0xe0>
    f26c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    f270:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    f274:	eba4 0302 	sub.w	r3, r4, r2
    f278:	ea23 0304 	bic.w	r3, r3, r4
    f27c:	d10d      	bne.n	f29a <strcmp_unaligned+0x76>
    f27e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f282:	bf08      	it	eq
    f284:	f851 5b04 	ldreq.w	r5, [r1], #4
    f288:	d10a      	bne.n	f2a0 <strcmp_unaligned+0x7c>
    f28a:	ea8c 0c04 	eor.w	ip, ip, r4
    f28e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    f292:	d10c      	bne.n	f2ae <strcmp_unaligned+0x8a>
    f294:	f850 4b04 	ldr.w	r4, [r0], #4
    f298:	e7e8      	b.n	f26c <strcmp_unaligned+0x48>
    f29a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    f29e:	e05c      	b.n	f35a <strcmp_unaligned+0x136>
    f2a0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    f2a4:	d152      	bne.n	f34c <strcmp_unaligned+0x128>
    f2a6:	780d      	ldrb	r5, [r1, #0]
    f2a8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    f2ac:	e055      	b.n	f35a <strcmp_unaligned+0x136>
    f2ae:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    f2b2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    f2b6:	e050      	b.n	f35a <strcmp_unaligned+0x136>
    f2b8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    f2bc:	eba4 0302 	sub.w	r3, r4, r2
    f2c0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    f2c4:	ea23 0304 	bic.w	r3, r3, r4
    f2c8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    f2cc:	d117      	bne.n	f2fe <strcmp_unaligned+0xda>
    f2ce:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f2d2:	bf08      	it	eq
    f2d4:	f851 5b04 	ldreq.w	r5, [r1], #4
    f2d8:	d107      	bne.n	f2ea <strcmp_unaligned+0xc6>
    f2da:	ea8c 0c04 	eor.w	ip, ip, r4
    f2de:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    f2e2:	d108      	bne.n	f2f6 <strcmp_unaligned+0xd2>
    f2e4:	f850 4b04 	ldr.w	r4, [r0], #4
    f2e8:	e7e6      	b.n	f2b8 <strcmp_unaligned+0x94>
    f2ea:	041b      	lsls	r3, r3, #16
    f2ec:	d12e      	bne.n	f34c <strcmp_unaligned+0x128>
    f2ee:	880d      	ldrh	r5, [r1, #0]
    f2f0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    f2f4:	e031      	b.n	f35a <strcmp_unaligned+0x136>
    f2f6:	ea4f 4505 	mov.w	r5, r5, lsl #16
    f2fa:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    f2fe:	ea4f 4515 	mov.w	r5, r5, lsr #16
    f302:	e02a      	b.n	f35a <strcmp_unaligned+0x136>
    f304:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    f308:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    f30c:	eba4 0302 	sub.w	r3, r4, r2
    f310:	ea23 0304 	bic.w	r3, r3, r4
    f314:	d10d      	bne.n	f332 <strcmp_unaligned+0x10e>
    f316:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f31a:	bf08      	it	eq
    f31c:	f851 5b04 	ldreq.w	r5, [r1], #4
    f320:	d10a      	bne.n	f338 <strcmp_unaligned+0x114>
    f322:	ea8c 0c04 	eor.w	ip, ip, r4
    f326:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    f32a:	d10a      	bne.n	f342 <strcmp_unaligned+0x11e>
    f32c:	f850 4b04 	ldr.w	r4, [r0], #4
    f330:	e7e8      	b.n	f304 <strcmp_unaligned+0xe0>
    f332:	ea4f 6515 	mov.w	r5, r5, lsr #24
    f336:	e010      	b.n	f35a <strcmp_unaligned+0x136>
    f338:	f014 0fff 	tst.w	r4, #255	; 0xff
    f33c:	d006      	beq.n	f34c <strcmp_unaligned+0x128>
    f33e:	f851 5b04 	ldr.w	r5, [r1], #4
    f342:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    f346:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    f34a:	e006      	b.n	f35a <strcmp_unaligned+0x136>
    f34c:	f04f 0000 	mov.w	r0, #0
    f350:	f85d 4b04 	ldr.w	r4, [sp], #4
    f354:	f85d 5b04 	ldr.w	r5, [sp], #4
    f358:	4770      	bx	lr
    f35a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    f35e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    f362:	2801      	cmp	r0, #1
    f364:	bf28      	it	cs
    f366:	4290      	cmpcs	r0, r2
    f368:	bf04      	itt	eq
    f36a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    f36e:	0a2d      	lsreq	r5, r5, #8
    f370:	d0f3      	beq.n	f35a <strcmp_unaligned+0x136>
    f372:	eba2 0000 	sub.w	r0, r2, r0
    f376:	f85d 4b04 	ldr.w	r4, [sp], #4
    f37a:	f85d 5b04 	ldr.w	r5, [sp], #4
    f37e:	4770      	bx	lr

0000f380 <_strtod_r>:
    f380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f384:	b0a3      	sub	sp, #140	; 0x8c
    f386:	4604      	mov	r4, r0
    f388:	2600      	movs	r6, #0
    f38a:	920a      	str	r2, [sp, #40]	; 0x28
    f38c:	460a      	mov	r2, r1
    f38e:	2700      	movs	r7, #0
    f390:	911f      	str	r1, [sp, #124]	; 0x7c
    f392:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    f396:	7810      	ldrb	r0, [r2, #0]
    f398:	282d      	cmp	r0, #45	; 0x2d
    f39a:	f200 8123 	bhi.w	f5e4 <_strtod_r+0x264>
    f39e:	e8df f010 	tbh	[pc, r0, lsl #1]
    f3a2:	00b2      	.short	0x00b2
    f3a4:	01210121 	.word	0x01210121
    f3a8:	01210121 	.word	0x01210121
    f3ac:	01210121 	.word	0x01210121
    f3b0:	01210121 	.word	0x01210121
    f3b4:	011e011e 	.word	0x011e011e
    f3b8:	011e011e 	.word	0x011e011e
    f3bc:	0121011e 	.word	0x0121011e
    f3c0:	01210121 	.word	0x01210121
    f3c4:	01210121 	.word	0x01210121
    f3c8:	01210121 	.word	0x01210121
    f3cc:	01210121 	.word	0x01210121
    f3d0:	01210121 	.word	0x01210121
    f3d4:	01210121 	.word	0x01210121
    f3d8:	01210121 	.word	0x01210121
    f3dc:	01210121 	.word	0x01210121
    f3e0:	011e0121 	.word	0x011e0121
    f3e4:	01210121 	.word	0x01210121
    f3e8:	01210121 	.word	0x01210121
    f3ec:	01210121 	.word	0x01210121
    f3f0:	01210121 	.word	0x01210121
    f3f4:	01210121 	.word	0x01210121
    f3f8:	0121011b 	.word	0x0121011b
    f3fc:	00c3      	.short	0x00c3
    f3fe:	2700      	movs	r7, #0
    f400:	463e      	mov	r6, r7
    f402:	463d      	mov	r5, r7
    f404:	f04f 0c00 	mov.w	ip, #0
    f408:	9206      	str	r2, [sp, #24]
    f40a:	46e3      	mov	fp, ip
    f40c:	9510      	str	r5, [sp, #64]	; 0x40
    f40e:	f8cd c010 	str.w	ip, [sp, #16]
    f412:	2865      	cmp	r0, #101	; 0x65
    f414:	bf14      	ite	ne
    f416:	2200      	movne	r2, #0
    f418:	2201      	moveq	r2, #1
    f41a:	2845      	cmp	r0, #69	; 0x45
    f41c:	bf08      	it	eq
    f41e:	f042 0201 	orreq.w	r2, r2, #1
    f422:	2a00      	cmp	r2, #0
    f424:	f000 80f9 	beq.w	f61a <_strtod_r+0x29a>
    f428:	ea45 020c 	orr.w	r2, r5, ip
    f42c:	ea52 0208 	orrs.w	r2, r2, r8
    f430:	d069      	beq.n	f506 <_strtod_r+0x186>
    f432:	991f      	ldr	r1, [sp, #124]	; 0x7c
    f434:	f101 0a01 	add.w	sl, r1, #1
    f438:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    f43c:	7848      	ldrb	r0, [r1, #1]
    f43e:	282b      	cmp	r0, #43	; 0x2b
    f440:	f000 8521 	beq.w	fe86 <_strtod_r+0xb06>
    f444:	282d      	cmp	r0, #45	; 0x2d
    f446:	f000 83b8 	beq.w	fbba <_strtod_r+0x83a>
    f44a:	2200      	movs	r2, #0
    f44c:	9208      	str	r2, [sp, #32]
    f44e:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    f452:	2a09      	cmp	r2, #9
    f454:	bf84      	itt	hi
    f456:	911f      	strhi	r1, [sp, #124]	; 0x7c
    f458:	f04f 0a00 	movhi.w	sl, #0
    f45c:	d848      	bhi.n	f4f0 <_strtod_r+0x170>
    f45e:	2830      	cmp	r0, #48	; 0x30
    f460:	d107      	bne.n	f472 <_strtod_r+0xf2>
    f462:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f464:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f466:	3201      	adds	r2, #1
    f468:	921f      	str	r2, [sp, #124]	; 0x7c
    f46a:	7810      	ldrb	r0, [r2, #0]
    f46c:	2830      	cmp	r0, #48	; 0x30
    f46e:	d0fa      	beq.n	f466 <_strtod_r+0xe6>
    f470:	9310      	str	r3, [sp, #64]	; 0x40
    f472:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    f476:	2a08      	cmp	r2, #8
    f478:	f200 80cf 	bhi.w	f61a <_strtod_r+0x29a>
    f47c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f47e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    f482:	1c53      	adds	r3, r2, #1
    f484:	930b      	str	r3, [sp, #44]	; 0x2c
    f486:	9209      	str	r2, [sp, #36]	; 0x24
    f488:	931f      	str	r3, [sp, #124]	; 0x7c
    f48a:	7850      	ldrb	r0, [r2, #1]
    f48c:	282f      	cmp	r0, #47	; 0x2f
    f48e:	dd1a      	ble.n	f4c6 <_strtod_r+0x146>
    f490:	2839      	cmp	r0, #57	; 0x39
    f492:	dc18      	bgt.n	f4c6 <_strtod_r+0x146>
    f494:	1c93      	adds	r3, r2, #2
    f496:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f498:	46a9      	mov	r9, r5
    f49a:	920b      	str	r2, [sp, #44]	; 0x2c
    f49c:	461a      	mov	r2, r3
    f49e:	e002      	b.n	f4a6 <_strtod_r+0x126>
    f4a0:	2839      	cmp	r0, #57	; 0x39
    f4a2:	f300 8625 	bgt.w	100f0 <RAM_SIZE+0xf0>
    f4a6:	921f      	str	r2, [sp, #124]	; 0x7c
    f4a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    f4ac:	7810      	ldrb	r0, [r2, #0]
    f4ae:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    f4b2:	4615      	mov	r5, r2
    f4b4:	3201      	adds	r2, #1
    f4b6:	282f      	cmp	r0, #47	; 0x2f
    f4b8:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    f4bc:	dcf0      	bgt.n	f4a0 <_strtod_r+0x120>
    f4be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    f4c0:	950b      	str	r5, [sp, #44]	; 0x2c
    f4c2:	464d      	mov	r5, r9
    f4c4:	9210      	str	r2, [sp, #64]	; 0x40
    f4c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f4c8:	f644 691f 	movw	r9, #19999	; 0x4e1f
    f4cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    f4ce:	1a9b      	subs	r3, r3, r2
    f4d0:	45ca      	cmp	sl, r9
    f4d2:	bfd4      	ite	le
    f4d4:	2200      	movle	r2, #0
    f4d6:	2201      	movgt	r2, #1
    f4d8:	2b08      	cmp	r3, #8
    f4da:	bfc8      	it	gt
    f4dc:	f042 0201 	orrgt.w	r2, r2, #1
    f4e0:	9309      	str	r3, [sp, #36]	; 0x24
    f4e2:	9b08      	ldr	r3, [sp, #32]
    f4e4:	2a00      	cmp	r2, #0
    f4e6:	bf18      	it	ne
    f4e8:	46ca      	movne	sl, r9
    f4ea:	b10b      	cbz	r3, f4f0 <_strtod_r+0x170>
    f4ec:	f1ca 0a00 	rsb	sl, sl, #0
    f4f0:	2d00      	cmp	r5, #0
    f4f2:	f040 8097 	bne.w	f624 <_strtod_r+0x2a4>
    f4f6:	ea5c 0c08 	orrs.w	ip, ip, r8
    f4fa:	f040 8119 	bne.w	f730 <_strtod_r+0x3b0>
    f4fe:	9f04      	ldr	r7, [sp, #16]
    f500:	2f00      	cmp	r7, #0
    f502:	f000 829f 	beq.w	fa44 <_strtod_r+0x6c4>
    f506:	2300      	movs	r3, #0
    f508:	911f      	str	r1, [sp, #124]	; 0x7c
    f50a:	461a      	mov	r2, r3
    f50c:	930f      	str	r3, [sp, #60]	; 0x3c
    f50e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    f510:	b10f      	cbz	r7, f516 <_strtod_r+0x196>
    f512:	991f      	ldr	r1, [sp, #124]	; 0x7c
    f514:	6039      	str	r1, [r7, #0]
    f516:	980f      	ldr	r0, [sp, #60]	; 0x3c
    f518:	b108      	cbz	r0, f51e <_strtod_r+0x19e>
    f51a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    f51e:	4618      	mov	r0, r3
    f520:	4611      	mov	r1, r2
    f522:	b023      	add	sp, #140	; 0x8c
    f524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f528:	2001      	movs	r0, #1
    f52a:	900f      	str	r0, [sp, #60]	; 0x3c
    f52c:	3201      	adds	r2, #1
    f52e:	921f      	str	r2, [sp, #124]	; 0x7c
    f530:	7810      	ldrb	r0, [r2, #0]
    f532:	2800      	cmp	r0, #0
    f534:	d0e7      	beq.n	f506 <_strtod_r+0x186>
    f536:	2830      	cmp	r0, #48	; 0x30
    f538:	bf18      	it	ne
    f53a:	f04f 0800 	movne.w	r8, #0
    f53e:	d058      	beq.n	f5f2 <_strtod_r+0x272>
    f540:	282f      	cmp	r0, #47	; 0x2f
    f542:	f340 855f 	ble.w	10004 <RAM_SIZE+0x4>
    f546:	2839      	cmp	r0, #57	; 0x39
    f548:	f73f af59 	bgt.w	f3fe <_strtod_r+0x7e>
    f54c:	2700      	movs	r7, #0
    f54e:	463e      	mov	r6, r7
    f550:	463d      	mov	r5, r7
    f552:	e002      	b.n	f55a <_strtod_r+0x1da>
    f554:	2839      	cmp	r0, #57	; 0x39
    f556:	f73f af55 	bgt.w	f404 <_strtod_r+0x84>
    f55a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    f55e:	2d08      	cmp	r5, #8
    f560:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    f564:	bfd8      	it	le
    f566:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    f56a:	dd07      	ble.n	f57c <_strtod_r+0x1fc>
    f56c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    f570:	2d0f      	cmp	r5, #15
    f572:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    f576:	bfd8      	it	le
    f578:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    f57c:	3501      	adds	r5, #1
    f57e:	18ab      	adds	r3, r5, r2
    f580:	931f      	str	r3, [sp, #124]	; 0x7c
    f582:	5d50      	ldrb	r0, [r2, r5]
    f584:	282f      	cmp	r0, #47	; 0x2f
    f586:	dce5      	bgt.n	f554 <_strtod_r+0x1d4>
    f588:	469c      	mov	ip, r3
    f58a:	9510      	str	r5, [sp, #64]	; 0x40
    f58c:	282e      	cmp	r0, #46	; 0x2e
    f58e:	f040 80d2 	bne.w	f736 <_strtod_r+0x3b6>
    f592:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f594:	f10c 0001 	add.w	r0, ip, #1
    f598:	901f      	str	r0, [sp, #124]	; 0x7c
    f59a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    f59e:	2b00      	cmp	r3, #0
    f5a0:	f000 822b 	beq.w	f9fa <_strtod_r+0x67a>
    f5a4:	f04f 0c00 	mov.w	ip, #0
    f5a8:	461d      	mov	r5, r3
    f5aa:	46e3      	mov	fp, ip
    f5ac:	9206      	str	r2, [sp, #24]
    f5ae:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    f5b2:	f1ba 0f09 	cmp.w	sl, #9
    f5b6:	f200 8242 	bhi.w	fa3e <_strtod_r+0x6be>
    f5ba:	981f      	ldr	r0, [sp, #124]	; 0x7c
    f5bc:	f10c 0c01 	add.w	ip, ip, #1
    f5c0:	9504      	str	r5, [sp, #16]
    f5c2:	9008      	str	r0, [sp, #32]
    f5c4:	f1ba 0f00 	cmp.w	sl, #0
    f5c8:	f040 8522 	bne.w	10010 <RAM_SIZE+0x10>
    f5cc:	9d04      	ldr	r5, [sp, #16]
    f5ce:	9808      	ldr	r0, [sp, #32]
    f5d0:	1c42      	adds	r2, r0, #1
    f5d2:	921f      	str	r2, [sp, #124]	; 0x7c
    f5d4:	7840      	ldrb	r0, [r0, #1]
    f5d6:	e7ea      	b.n	f5ae <_strtod_r+0x22e>
    f5d8:	2700      	movs	r7, #0
    f5da:	970f      	str	r7, [sp, #60]	; 0x3c
    f5dc:	e7a6      	b.n	f52c <_strtod_r+0x1ac>
    f5de:	3201      	adds	r2, #1
    f5e0:	921f      	str	r2, [sp, #124]	; 0x7c
    f5e2:	e6d8      	b.n	f396 <_strtod_r+0x16>
    f5e4:	2300      	movs	r3, #0
    f5e6:	2830      	cmp	r0, #48	; 0x30
    f5e8:	930f      	str	r3, [sp, #60]	; 0x3c
    f5ea:	bf18      	it	ne
    f5ec:	f04f 0800 	movne.w	r8, #0
    f5f0:	d1a6      	bne.n	f540 <_strtod_r+0x1c0>
    f5f2:	7853      	ldrb	r3, [r2, #1]
    f5f4:	1c55      	adds	r5, r2, #1
    f5f6:	2b58      	cmp	r3, #88	; 0x58
    f5f8:	f000 83c3 	beq.w	fd82 <_strtod_r+0xa02>
    f5fc:	2b78      	cmp	r3, #120	; 0x78
    f5fe:	f000 83c0 	beq.w	fd82 <_strtod_r+0xa02>
    f602:	462a      	mov	r2, r5
    f604:	951f      	str	r5, [sp, #124]	; 0x7c
    f606:	3501      	adds	r5, #1
    f608:	7810      	ldrb	r0, [r2, #0]
    f60a:	2830      	cmp	r0, #48	; 0x30
    f60c:	d0f9      	beq.n	f602 <_strtod_r+0x282>
    f60e:	2800      	cmp	r0, #0
    f610:	f000 808e 	beq.w	f730 <_strtod_r+0x3b0>
    f614:	f04f 0801 	mov.w	r8, #1
    f618:	e792      	b.n	f540 <_strtod_r+0x1c0>
    f61a:	f04f 0a00 	mov.w	sl, #0
    f61e:	2d00      	cmp	r5, #0
    f620:	f43f af69 	beq.w	f4f6 <_strtod_r+0x176>
    f624:	4630      	mov	r0, r6
    f626:	ebcb 0a0a 	rsb	sl, fp, sl
    f62a:	f8cd a020 	str.w	sl, [sp, #32]
    f62e:	f7f7 fea5 	bl	737c <__aeabi_ui2d>
    f632:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    f636:	2d10      	cmp	r5, #16
    f638:	bfb4      	ite	lt
    f63a:	46a8      	movlt	r8, r5
    f63c:	f04f 0810 	movge.w	r8, #16
    f640:	f1b9 0f00 	cmp.w	r9, #0
    f644:	bf08      	it	eq
    f646:	46a9      	moveq	r9, r5
    f648:	f1b8 0f09 	cmp.w	r8, #9
    f64c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f650:	dd16      	ble.n	f680 <_strtod_r+0x300>
    f652:	f242 73d8 	movw	r3, #10200	; 0x27d8
    f656:	f2c0 0301 	movt	r3, #1
    f65a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    f65e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    f662:	f7f7 ff01 	bl	7468 <__aeabi_dmul>
    f666:	4682      	mov	sl, r0
    f668:	4638      	mov	r0, r7
    f66a:	468b      	mov	fp, r1
    f66c:	f7f7 fe86 	bl	737c <__aeabi_ui2d>
    f670:	4602      	mov	r2, r0
    f672:	460b      	mov	r3, r1
    f674:	4650      	mov	r0, sl
    f676:	4659      	mov	r1, fp
    f678:	f7f7 fd44 	bl	7104 <__adddf3>
    f67c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f680:	2d0f      	cmp	r5, #15
    f682:	dc60      	bgt.n	f746 <_strtod_r+0x3c6>
    f684:	9f08      	ldr	r7, [sp, #32]
    f686:	2f00      	cmp	r7, #0
    f688:	d04f      	beq.n	f72a <_strtod_r+0x3aa>
    f68a:	f340 8537 	ble.w	100fc <RAM_SIZE+0xfc>
    f68e:	9808      	ldr	r0, [sp, #32]
    f690:	2816      	cmp	r0, #22
    f692:	f300 84fa 	bgt.w	1008a <RAM_SIZE+0x8a>
    f696:	9a08      	ldr	r2, [sp, #32]
    f698:	f242 73d8 	movw	r3, #10200	; 0x27d8
    f69c:	f2c0 0301 	movt	r3, #1
    f6a0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f6a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    f6ac:	f7f7 fedc 	bl	7468 <__aeabi_dmul>
    f6b0:	4603      	mov	r3, r0
    f6b2:	460a      	mov	r2, r1
    f6b4:	e72b      	b.n	f50e <_strtod_r+0x18e>
    f6b6:	4649      	mov	r1, r9
    f6b8:	9806      	ldr	r0, [sp, #24]
    f6ba:	f7f8 f8e7 	bl	788c <__aeabi_d2iz>
    f6be:	f7f7 fe6d 	bl	739c <__aeabi_i2d>
    f6c2:	4602      	mov	r2, r0
    f6c4:	460b      	mov	r3, r1
    f6c6:	9806      	ldr	r0, [sp, #24]
    f6c8:	4649      	mov	r1, r9
    f6ca:	f7f7 fd19 	bl	7100 <__aeabi_dsub>
    f6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f6d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f6d4:	2a00      	cmp	r2, #0
    f6d6:	f040 833c 	bne.w	fd52 <_strtod_r+0x9d2>
    f6da:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f6dc:	2b00      	cmp	r3, #0
    f6de:	f040 8338 	bne.w	fd52 <_strtod_r+0x9d2>
    f6e2:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    f6e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f6ea:	2b00      	cmp	r3, #0
    f6ec:	f040 8331 	bne.w	fd52 <_strtod_r+0x9d2>
    f6f0:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    f6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
    f6f8:	f002 f864 	bl	117c4 <__aeabi_dcmplt>
    f6fc:	2800      	cmp	r0, #0
    f6fe:	f000 8167 	beq.w	f9d0 <_strtod_r+0x650>
    f702:	4620      	mov	r0, r4
    f704:	991e      	ldr	r1, [sp, #120]	; 0x78
    f706:	f7fe ff97 	bl	e638 <_Bfree>
    f70a:	4620      	mov	r0, r4
    f70c:	4639      	mov	r1, r7
    f70e:	f7fe ff93 	bl	e638 <_Bfree>
    f712:	4620      	mov	r0, r4
    f714:	4631      	mov	r1, r6
    f716:	f7fe ff8f 	bl	e638 <_Bfree>
    f71a:	4620      	mov	r0, r4
    f71c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    f71e:	f7fe ff8b 	bl	e638 <_Bfree>
    f722:	4620      	mov	r0, r4
    f724:	4641      	mov	r1, r8
    f726:	f7fe ff87 	bl	e638 <_Bfree>
    f72a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f72c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f72e:	e6ee      	b.n	f50e <_strtod_r+0x18e>
    f730:	2300      	movs	r3, #0
    f732:	461a      	mov	r2, r3
    f734:	e6eb      	b.n	f50e <_strtod_r+0x18e>
    f736:	f04f 0c00 	mov.w	ip, #0
    f73a:	9206      	str	r2, [sp, #24]
    f73c:	9d10      	ldr	r5, [sp, #64]	; 0x40
    f73e:	46e3      	mov	fp, ip
    f740:	f8cd c010 	str.w	ip, [sp, #16]
    f744:	e665      	b.n	f412 <_strtod_r+0x92>
    f746:	9f08      	ldr	r7, [sp, #32]
    f748:	ebc8 0a05 	rsb	sl, r8, r5
    f74c:	44ba      	add	sl, r7
    f74e:	f1ba 0f00 	cmp.w	sl, #0
    f752:	f340 844f 	ble.w	fff4 <_strtod_r+0xc74>
    f756:	f01a 020f 	ands.w	r2, sl, #15
    f75a:	d00d      	beq.n	f778 <_strtod_r+0x3f8>
    f75c:	f242 73d8 	movw	r3, #10200	; 0x27d8
    f760:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f764:	f2c0 0301 	movt	r3, #1
    f768:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f76c:	e9d3 2300 	ldrd	r2, r3, [r3]
    f770:	f7f7 fe7a 	bl	7468 <__aeabi_dmul>
    f774:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f778:	f03a 0a0f 	bics.w	sl, sl, #15
    f77c:	f040 81b6 	bne.w	faec <_strtod_r+0x76c>
    f780:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f784:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f788:	462b      	mov	r3, r5
    f78a:	9906      	ldr	r1, [sp, #24]
    f78c:	464a      	mov	r2, r9
    f78e:	4620      	mov	r0, r4
    f790:	9600      	str	r6, [sp, #0]
    f792:	f7ff fa23 	bl	ebdc <__s2b>
    f796:	9f08      	ldr	r7, [sp, #32]
    f798:	427f      	negs	r7, r7
    f79a:	9711      	str	r7, [sp, #68]	; 0x44
    f79c:	f100 030c 	add.w	r3, r0, #12
    f7a0:	900b      	str	r0, [sp, #44]	; 0x2c
    f7a2:	9310      	str	r3, [sp, #64]	; 0x40
    f7a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    f7a6:	6841      	ldr	r1, [r0, #4]
    f7a8:	4620      	mov	r0, r4
    f7aa:	f7fe ff61 	bl	e670 <_Balloc>
    f7ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
    f7b0:	690a      	ldr	r2, [r1, #16]
    f7b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    f7b4:	3202      	adds	r2, #2
    f7b6:	0092      	lsls	r2, r2, #2
    f7b8:	4607      	mov	r7, r0
    f7ba:	300c      	adds	r0, #12
    f7bc:	f7fe fc1e 	bl	dffc <memcpy>
    f7c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f7c4:	4620      	mov	r0, r4
    f7c6:	a921      	add	r1, sp, #132	; 0x84
    f7c8:	9100      	str	r1, [sp, #0]
    f7ca:	a920      	add	r1, sp, #128	; 0x80
    f7cc:	9101      	str	r1, [sp, #4]
    f7ce:	f7fe ff85 	bl	e6dc <__d2b>
    f7d2:	2101      	movs	r1, #1
    f7d4:	901e      	str	r0, [sp, #120]	; 0x78
    f7d6:	4620      	mov	r0, r4
    f7d8:	f7ff f95c 	bl	ea94 <__i2b>
    f7dc:	9a08      	ldr	r2, [sp, #32]
    f7de:	2a00      	cmp	r2, #0
    f7e0:	4606      	mov	r6, r0
    f7e2:	f2c0 822c 	blt.w	fc3e <_strtod_r+0x8be>
    f7e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
    f7ea:	2200      	movs	r2, #0
    f7ec:	4693      	mov	fp, r2
    f7ee:	464b      	mov	r3, r9
    f7f0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    f7f2:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    f7f6:	9920      	ldr	r1, [sp, #128]	; 0x80
    f7f8:	2d00      	cmp	r5, #0
    f7fa:	bfac      	ite	ge
    f7fc:	eb02 0b05 	addge.w	fp, r2, r5
    f800:	1b5b      	sublt	r3, r3, r5
    f802:	ebca 0505 	rsb	r5, sl, r5
    f806:	eb05 0c01 	add.w	ip, r5, r1
    f80a:	4584      	cmp	ip, r0
    f80c:	bfb6      	itet	lt
    f80e:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    f812:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    f816:	3103      	addlt	r1, #3
    f818:	eb03 050a 	add.w	r5, r3, sl
    f81c:	eb01 080b 	add.w	r8, r1, fp
    f820:	186d      	adds	r5, r5, r1
    f822:	45a8      	cmp	r8, r5
    f824:	bfb4      	ite	lt
    f826:	4643      	movlt	r3, r8
    f828:	462b      	movge	r3, r5
    f82a:	455b      	cmp	r3, fp
    f82c:	bfa8      	it	ge
    f82e:	465b      	movge	r3, fp
    f830:	2b00      	cmp	r3, #0
    f832:	bfc2      	ittt	gt
    f834:	ebc3 0b0b 	rsbgt	fp, r3, fp
    f838:	ebc3 0808 	rsbgt	r8, r3, r8
    f83c:	1aed      	subgt	r5, r5, r3
    f83e:	b18a      	cbz	r2, f864 <_strtod_r+0x4e4>
    f840:	4631      	mov	r1, r6
    f842:	4620      	mov	r0, r4
    f844:	f7ff f974 	bl	eb30 <__pow5mult>
    f848:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    f84a:	4606      	mov	r6, r0
    f84c:	4620      	mov	r0, r4
    f84e:	4631      	mov	r1, r6
    f850:	f7ff f886 	bl	e960 <__multiply>
    f854:	991e      	ldr	r1, [sp, #120]	; 0x78
    f856:	4603      	mov	r3, r0
    f858:	4620      	mov	r0, r4
    f85a:	9303      	str	r3, [sp, #12]
    f85c:	f7fe feec 	bl	e638 <_Bfree>
    f860:	9b03      	ldr	r3, [sp, #12]
    f862:	931e      	str	r3, [sp, #120]	; 0x78
    f864:	f1b8 0f00 	cmp.w	r8, #0
    f868:	dd05      	ble.n	f876 <_strtod_r+0x4f6>
    f86a:	4642      	mov	r2, r8
    f86c:	4620      	mov	r0, r4
    f86e:	991e      	ldr	r1, [sp, #120]	; 0x78
    f870:	f7ff f818 	bl	e8a4 <__lshift>
    f874:	901e      	str	r0, [sp, #120]	; 0x78
    f876:	f1b9 0f00 	cmp.w	r9, #0
    f87a:	d005      	beq.n	f888 <_strtod_r+0x508>
    f87c:	4639      	mov	r1, r7
    f87e:	464a      	mov	r2, r9
    f880:	4620      	mov	r0, r4
    f882:	f7ff f955 	bl	eb30 <__pow5mult>
    f886:	4607      	mov	r7, r0
    f888:	2d00      	cmp	r5, #0
    f88a:	dd05      	ble.n	f898 <_strtod_r+0x518>
    f88c:	4639      	mov	r1, r7
    f88e:	462a      	mov	r2, r5
    f890:	4620      	mov	r0, r4
    f892:	f7ff f807 	bl	e8a4 <__lshift>
    f896:	4607      	mov	r7, r0
    f898:	f1bb 0f00 	cmp.w	fp, #0
    f89c:	dd05      	ble.n	f8aa <_strtod_r+0x52a>
    f89e:	4631      	mov	r1, r6
    f8a0:	465a      	mov	r2, fp
    f8a2:	4620      	mov	r0, r4
    f8a4:	f7fe fffe 	bl	e8a4 <__lshift>
    f8a8:	4606      	mov	r6, r0
    f8aa:	991e      	ldr	r1, [sp, #120]	; 0x78
    f8ac:	463a      	mov	r2, r7
    f8ae:	4620      	mov	r0, r4
    f8b0:	f7fe ff7c 	bl	e7ac <__mdiff>
    f8b4:	2200      	movs	r2, #0
    f8b6:	4631      	mov	r1, r6
    f8b8:	68c3      	ldr	r3, [r0, #12]
    f8ba:	4680      	mov	r8, r0
    f8bc:	60c2      	str	r2, [r0, #12]
    f8be:	9309      	str	r3, [sp, #36]	; 0x24
    f8c0:	f7fe fd80 	bl	e3c4 <__mcmp>
    f8c4:	2800      	cmp	r0, #0
    f8c6:	f2c0 82e1 	blt.w	fe8c <_strtod_r+0xb0c>
    f8ca:	f000 832e 	beq.w	ff2a <_strtod_r+0xbaa>
    f8ce:	4640      	mov	r0, r8
    f8d0:	4631      	mov	r1, r6
    f8d2:	f7fe fe11 	bl	e4f8 <__ratio>
    f8d6:	2200      	movs	r2, #0
    f8d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    f8dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
    f8e0:	f001 ff7a 	bl	117d8 <__aeabi_dcmple>
    f8e4:	2800      	cmp	r0, #0
    f8e6:	f000 8194 	beq.w	fc12 <_strtod_r+0x892>
    f8ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f8ec:	2a00      	cmp	r2, #0
    f8ee:	f000 81ac 	beq.w	fc4a <_strtod_r+0x8ca>
    f8f2:	f240 0900 	movw	r9, #0
    f8f6:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    f8fa:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    f8fe:	f240 0300 	movw	r3, #0
    f902:	2200      	movs	r2, #0
    f904:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    f908:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    f90c:	2200      	movs	r2, #0
    f90e:	9206      	str	r2, [sp, #24]
    f910:	f240 0500 	movw	r5, #0
    f914:	f240 0300 	movw	r3, #0
    f918:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    f91c:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    f920:	ea0c 0505 	and.w	r5, ip, r5
    f924:	f240 0b00 	movw	fp, #0
    f928:	429d      	cmp	r5, r3
    f92a:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    f92e:	f000 81c5 	beq.w	fcbc <_strtod_r+0x93c>
    f932:	f1ba 0300 	subs.w	r3, sl, #0
    f936:	bf18      	it	ne
    f938:	2301      	movne	r3, #1
    f93a:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    f93e:	bf8c      	ite	hi
    f940:	2300      	movhi	r3, #0
    f942:	f003 0301 	andls.w	r3, r3, #1
    f946:	b30b      	cbz	r3, f98c <_strtod_r+0x60c>
    f948:	9806      	ldr	r0, [sp, #24]
    f94a:	4649      	mov	r1, r9
    f94c:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    f950:	e9d3 2300 	ldrd	r2, r3, [r3]
    f954:	f001 ff40 	bl	117d8 <__aeabi_dcmple>
    f958:	b198      	cbz	r0, f982 <_strtod_r+0x602>
    f95a:	4649      	mov	r1, r9
    f95c:	9806      	ldr	r0, [sp, #24]
    f95e:	f001 ff59 	bl	11814 <__aeabi_d2uiz>
    f962:	2800      	cmp	r0, #0
    f964:	bf08      	it	eq
    f966:	2001      	moveq	r0, #1
    f968:	f7f7 fd08 	bl	737c <__aeabi_ui2d>
    f96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f96e:	9006      	str	r0, [sp, #24]
    f970:	4689      	mov	r9, r1
    f972:	2b00      	cmp	r3, #0
    f974:	f000 8202 	beq.w	fd7c <_strtod_r+0x9fc>
    f978:	460b      	mov	r3, r1
    f97a:	9806      	ldr	r0, [sp, #24]
    f97c:	4619      	mov	r1, r3
    f97e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    f982:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    f984:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    f988:	1b5b      	subs	r3, r3, r5
    f98a:	931b      	str	r3, [sp, #108]	; 0x6c
    f98c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    f990:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    f994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f998:	f7fe fd34 	bl	e404 <__ulp>
    f99c:	4602      	mov	r2, r0
    f99e:	460b      	mov	r3, r1
    f9a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    f9a4:	f7f7 fd60 	bl	7468 <__aeabi_dmul>
    f9a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f9ac:	f7f7 fbaa 	bl	7104 <__adddf3>
    f9b0:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f9b4:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    f9b8:	f1ba 0f00 	cmp.w	sl, #0
    f9bc:	d108      	bne.n	f9d0 <_strtod_r+0x650>
    f9be:	f240 0300 	movw	r3, #0
    f9c2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    f9c6:	ea0b 0303 	and.w	r3, fp, r3
    f9ca:	429d      	cmp	r5, r3
    f9cc:	f43f ae73 	beq.w	f6b6 <_strtod_r+0x336>
    f9d0:	4620      	mov	r0, r4
    f9d2:	991e      	ldr	r1, [sp, #120]	; 0x78
    f9d4:	f7fe fe30 	bl	e638 <_Bfree>
    f9d8:	4620      	mov	r0, r4
    f9da:	4639      	mov	r1, r7
    f9dc:	f7fe fe2c 	bl	e638 <_Bfree>
    f9e0:	4620      	mov	r0, r4
    f9e2:	4631      	mov	r1, r6
    f9e4:	f7fe fe28 	bl	e638 <_Bfree>
    f9e8:	4620      	mov	r0, r4
    f9ea:	4641      	mov	r1, r8
    f9ec:	f7fe fe24 	bl	e638 <_Bfree>
    f9f0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f9f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f9f8:	e6d4      	b.n	f7a4 <_strtod_r+0x424>
    f9fa:	2830      	cmp	r0, #48	; 0x30
    f9fc:	bf18      	it	ne
    f9fe:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    fa02:	d10c      	bne.n	fa1e <_strtod_r+0x69e>
    fa04:	f10c 0502 	add.w	r5, ip, #2
    fa08:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    fa0c:	4663      	mov	r3, ip
    fa0e:	951f      	str	r5, [sp, #124]	; 0x7c
    fa10:	f10c 0c01 	add.w	ip, ip, #1
    fa14:	f815 0b01 	ldrb.w	r0, [r5], #1
    fa18:	2830      	cmp	r0, #48	; 0x30
    fa1a:	d0f8      	beq.n	fa0e <_strtod_r+0x68e>
    fa1c:	9310      	str	r3, [sp, #64]	; 0x40
    fa1e:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    fa22:	2d08      	cmp	r5, #8
    fa24:	f200 80c3 	bhi.w	fbae <_strtod_r+0x82e>
    fa28:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fa2a:	46e3      	mov	fp, ip
    fa2c:	2300      	movs	r3, #0
    fa2e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fa32:	9304      	str	r3, [sp, #16]
    fa34:	f04f 0c01 	mov.w	ip, #1
    fa38:	9206      	str	r2, [sp, #24]
    fa3a:	9208      	str	r2, [sp, #32]
    fa3c:	e5c2      	b.n	f5c4 <_strtod_r+0x244>
    fa3e:	2301      	movs	r3, #1
    fa40:	9304      	str	r3, [sp, #16]
    fa42:	e4e6      	b.n	f412 <_strtod_r+0x92>
    fa44:	3849      	subs	r0, #73	; 0x49
    fa46:	2825      	cmp	r0, #37	; 0x25
    fa48:	f63f ad5d 	bhi.w	f506 <_strtod_r+0x186>
    fa4c:	a201      	add	r2, pc, #4	; (adr r2, fa54 <_strtod_r+0x6d4>)
    fa4e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    fa52:	bf00      	nop
    fa54:	0000fbef 	.word	0x0000fbef
    fa58:	0000f507 	.word	0x0000f507
    fa5c:	0000f507 	.word	0x0000f507
    fa60:	0000f507 	.word	0x0000f507
    fa64:	0000f507 	.word	0x0000f507
    fa68:	0000fbcb 	.word	0x0000fbcb
    fa6c:	0000f507 	.word	0x0000f507
    fa70:	0000f507 	.word	0x0000f507
    fa74:	0000f507 	.word	0x0000f507
    fa78:	0000f507 	.word	0x0000f507
    fa7c:	0000f507 	.word	0x0000f507
    fa80:	0000f507 	.word	0x0000f507
    fa84:	0000f507 	.word	0x0000f507
    fa88:	0000f507 	.word	0x0000f507
    fa8c:	0000f507 	.word	0x0000f507
    fa90:	0000f507 	.word	0x0000f507
    fa94:	0000f507 	.word	0x0000f507
    fa98:	0000f507 	.word	0x0000f507
    fa9c:	0000f507 	.word	0x0000f507
    faa0:	0000f507 	.word	0x0000f507
    faa4:	0000f507 	.word	0x0000f507
    faa8:	0000f507 	.word	0x0000f507
    faac:	0000f507 	.word	0x0000f507
    fab0:	0000f507 	.word	0x0000f507
    fab4:	0000f507 	.word	0x0000f507
    fab8:	0000f507 	.word	0x0000f507
    fabc:	0000f507 	.word	0x0000f507
    fac0:	0000f507 	.word	0x0000f507
    fac4:	0000f507 	.word	0x0000f507
    fac8:	0000f507 	.word	0x0000f507
    facc:	0000f507 	.word	0x0000f507
    fad0:	0000f507 	.word	0x0000f507
    fad4:	0000fbef 	.word	0x0000fbef
    fad8:	0000f507 	.word	0x0000f507
    fadc:	0000f507 	.word	0x0000f507
    fae0:	0000f507 	.word	0x0000f507
    fae4:	0000f507 	.word	0x0000f507
    fae8:	0000fbcb 	.word	0x0000fbcb
    faec:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    faf0:	f300 8277 	bgt.w	ffe2 <_strtod_r+0xc62>
    faf4:	ea4f 172a 	mov.w	r7, sl, asr #4
    faf8:	f642 0bb0 	movw	fp, #10416	; 0x28b0
    fafc:	2f01      	cmp	r7, #1
    fafe:	bfdc      	itt	le
    fb00:	f04f 0a00 	movle.w	sl, #0
    fb04:	f2c0 0b01 	movtle	fp, #1
    fb08:	dd1f      	ble.n	fb4a <_strtod_r+0x7ca>
    fb0a:	4621      	mov	r1, r4
    fb0c:	f2c0 0b01 	movt	fp, #1
    fb10:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    fb14:	46a8      	mov	r8, r5
    fb16:	f04f 0a00 	mov.w	sl, #0
    fb1a:	465c      	mov	r4, fp
    fb1c:	460d      	mov	r5, r1
    fb1e:	f017 0f01 	tst.w	r7, #1
    fb22:	4610      	mov	r0, r2
    fb24:	4619      	mov	r1, r3
    fb26:	f10a 0a01 	add.w	sl, sl, #1
    fb2a:	ea4f 0767 	mov.w	r7, r7, asr #1
    fb2e:	d005      	beq.n	fb3c <_strtod_r+0x7bc>
    fb30:	e9d4 2300 	ldrd	r2, r3, [r4]
    fb34:	f7f7 fc98 	bl	7468 <__aeabi_dmul>
    fb38:	4602      	mov	r2, r0
    fb3a:	460b      	mov	r3, r1
    fb3c:	3408      	adds	r4, #8
    fb3e:	2f01      	cmp	r7, #1
    fb40:	dced      	bgt.n	fb1e <_strtod_r+0x79e>
    fb42:	462c      	mov	r4, r5
    fb44:	4645      	mov	r5, r8
    fb46:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    fb4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fb4c:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    fb50:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    fb54:	9219      	str	r2, [sp, #100]	; 0x64
    fb56:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
    fb5e:	f7f7 fc83 	bl	7468 <__aeabi_dmul>
    fb62:	f240 0300 	movw	r3, #0
    fb66:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    fb6a:	f240 0200 	movw	r2, #0
    fb6e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    fb72:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fb76:	9919      	ldr	r1, [sp, #100]	; 0x64
    fb78:	ea01 0303 	and.w	r3, r1, r3
    fb7c:	4293      	cmp	r3, r2
    fb7e:	f200 8230 	bhi.w	ffe2 <_strtod_r+0xc62>
    fb82:	f240 0200 	movw	r2, #0
    fb86:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    fb8a:	4293      	cmp	r3, r2
    fb8c:	f240 82fd 	bls.w	1018a <RAM_SIZE+0x18a>
    fb90:	f64f 73ff 	movw	r3, #65535	; 0xffff
    fb94:	f04f 32ff 	mov.w	r2, #4294967295
    fb98:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    fb9c:	9218      	str	r2, [sp, #96]	; 0x60
    fb9e:	9319      	str	r3, [sp, #100]	; 0x64
    fba0:	f04f 0a00 	mov.w	sl, #0
    fba4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    fbac:	e5ec      	b.n	f788 <_strtod_r+0x408>
    fbae:	2500      	movs	r5, #0
    fbb0:	9206      	str	r2, [sp, #24]
    fbb2:	46ab      	mov	fp, r5
    fbb4:	2201      	movs	r2, #1
    fbb6:	9204      	str	r2, [sp, #16]
    fbb8:	e42b      	b.n	f412 <_strtod_r+0x92>
    fbba:	2301      	movs	r3, #1
    fbbc:	9308      	str	r3, [sp, #32]
    fbbe:	f10a 0201 	add.w	r2, sl, #1
    fbc2:	921f      	str	r2, [sp, #124]	; 0x7c
    fbc4:	f89a 0001 	ldrb.w	r0, [sl, #1]
    fbc8:	e441      	b.n	f44e <_strtod_r+0xce>
    fbca:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fbcc:	489e      	ldr	r0, [pc, #632]	; (fe48 <_strtod_r+0xac8>)
    fbce:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    fbd2:	3001      	adds	r0, #1
    fbd4:	2c00      	cmp	r4, #0
    fbd6:	f000 82e3 	beq.w	101a0 <RAM_SIZE+0x1a0>
    fbda:	7853      	ldrb	r3, [r2, #1]
    fbdc:	3201      	adds	r2, #1
    fbde:	2b40      	cmp	r3, #64	; 0x40
    fbe0:	dd02      	ble.n	fbe8 <_strtod_r+0x868>
    fbe2:	2b5a      	cmp	r3, #90	; 0x5a
    fbe4:	bfd8      	it	le
    fbe6:	3320      	addle	r3, #32
    fbe8:	42a3      	cmp	r3, r4
    fbea:	d0f0      	beq.n	fbce <_strtod_r+0x84e>
    fbec:	e48b      	b.n	f506 <_strtod_r+0x186>
    fbee:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fbf0:	4896      	ldr	r0, [pc, #600]	; (fe4c <_strtod_r+0xacc>)
    fbf2:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    fbf6:	3001      	adds	r0, #1
    fbf8:	2c00      	cmp	r4, #0
    fbfa:	f000 82e9 	beq.w	101d0 <RAM_SIZE+0x1d0>
    fbfe:	7853      	ldrb	r3, [r2, #1]
    fc00:	3201      	adds	r2, #1
    fc02:	2b40      	cmp	r3, #64	; 0x40
    fc04:	dd02      	ble.n	fc0c <_strtod_r+0x88c>
    fc06:	2b5a      	cmp	r3, #90	; 0x5a
    fc08:	bfd8      	it	le
    fc0a:	3320      	addle	r3, #32
    fc0c:	42a3      	cmp	r3, r4
    fc0e:	d0f0      	beq.n	fbf2 <_strtod_r+0x872>
    fc10:	e479      	b.n	f506 <_strtod_r+0x186>
    fc12:	f240 0300 	movw	r3, #0
    fc16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    fc1a:	2200      	movs	r2, #0
    fc1c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    fc20:	f7f7 fc22 	bl	7468 <__aeabi_dmul>
    fc24:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fc26:	9006      	str	r0, [sp, #24]
    fc28:	4689      	mov	r9, r1
    fc2a:	b90a      	cbnz	r2, fc30 <_strtod_r+0x8b0>
    fc2c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    fc30:	9a06      	ldr	r2, [sp, #24]
    fc32:	460b      	mov	r3, r1
    fc34:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    fc38:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    fc3c:	e668      	b.n	f910 <_strtod_r+0x590>
    fc3e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    fc40:	f04f 0900 	mov.w	r9, #0
    fc44:	464b      	mov	r3, r9
    fc46:	4693      	mov	fp, r2
    fc48:	e5d2      	b.n	f7f0 <_strtod_r+0x470>
    fc4a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    fc4c:	2b00      	cmp	r3, #0
    fc4e:	d174      	bne.n	fd3a <_strtod_r+0x9ba>
    fc50:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    fc54:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    fc58:	4662      	mov	r2, ip
    fc5a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    fc5e:	b9f3      	cbnz	r3, fc9e <_strtod_r+0x91e>
    fc60:	f240 0300 	movw	r3, #0
    fc64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    fc68:	2200      	movs	r2, #0
    fc6a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    fc6e:	f8cd c00c 	str.w	ip, [sp, #12]
    fc72:	f001 fda7 	bl	117c4 <__aeabi_dcmplt>
    fc76:	f8dd c00c 	ldr.w	ip, [sp, #12]
    fc7a:	2800      	cmp	r0, #0
    fc7c:	f000 80f0 	beq.w	fe60 <_strtod_r+0xae0>
    fc80:	f240 0300 	movw	r3, #0
    fc84:	f240 0900 	movw	r9, #0
    fc88:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    fc8c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    fc90:	2200      	movs	r2, #0
    fc92:	9206      	str	r2, [sp, #24]
    fc94:	4610      	mov	r0, r2
    fc96:	4619      	mov	r1, r3
    fc98:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    fc9c:	e638      	b.n	f910 <_strtod_r+0x590>
    fc9e:	f240 0900 	movw	r9, #0
    fca2:	f240 0100 	movw	r1, #0
    fca6:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    fcaa:	2000      	movs	r0, #0
    fcac:	4694      	mov	ip, r2
    fcae:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    fcb2:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    fcb6:	2100      	movs	r1, #0
    fcb8:	9106      	str	r1, [sp, #24]
    fcba:	e629      	b.n	f910 <_strtod_r+0x590>
    fcbc:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    fcc0:	9319      	str	r3, [sp, #100]	; 0x64
    fcc2:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    fcc6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fcca:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    fcce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fcd2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    fcd6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    fcda:	f7fe fb93 	bl	e404 <__ulp>
    fcde:	4602      	mov	r2, r0
    fce0:	460b      	mov	r3, r1
    fce2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    fce6:	f7f7 fbbf 	bl	7468 <__aeabi_dmul>
    fcea:	4602      	mov	r2, r0
    fcec:	460b      	mov	r3, r1
    fcee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    fcf2:	f7f7 fa07 	bl	7104 <__adddf3>
    fcf6:	f64f 7cff 	movw	ip, #65535	; 0xffff
    fcfa:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    fcfe:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fd02:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fd04:	ea02 030b 	and.w	r3, r2, fp
    fd08:	4563      	cmp	r3, ip
    fd0a:	bf9c      	itt	ls
    fd0c:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    fd10:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    fd14:	f67f ae50 	bls.w	f9b8 <_strtod_r+0x638>
    fd18:	f64f 73ff 	movw	r3, #65535	; 0xffff
    fd1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    fd1e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    fd22:	429a      	cmp	r2, r3
    fd24:	f000 8150 	beq.w	ffc8 <_strtod_r+0xc48>
    fd28:	f64f 73ff 	movw	r3, #65535	; 0xffff
    fd2c:	f04f 32ff 	mov.w	r2, #4294967295
    fd30:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    fd34:	9218      	str	r2, [sp, #96]	; 0x60
    fd36:	9319      	str	r3, [sp, #100]	; 0x64
    fd38:	e64a      	b.n	f9d0 <_strtod_r+0x650>
    fd3a:	2b01      	cmp	r3, #1
    fd3c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fd3e:	d1ae      	bne.n	fc9e <_strtod_r+0x91e>
    fd40:	2a00      	cmp	r2, #0
    fd42:	d1ac      	bne.n	fc9e <_strtod_r+0x91e>
    fd44:	2300      	movs	r3, #0
    fd46:	2200      	movs	r2, #0
    fd48:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    fd4c:	2322      	movs	r3, #34	; 0x22
    fd4e:	6023      	str	r3, [r4, #0]
    fd50:	e4d7      	b.n	f702 <_strtod_r+0x382>
    fd52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    fd56:	a338      	add	r3, pc, #224	; (adr r3, fe38 <_strtod_r+0xab8>)
    fd58:	e9d3 2300 	ldrd	r2, r3, [r3]
    fd5c:	f001 fd32 	bl	117c4 <__aeabi_dcmplt>
    fd60:	2800      	cmp	r0, #0
    fd62:	f47f acce 	bne.w	f702 <_strtod_r+0x382>
    fd66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    fd6a:	a335      	add	r3, pc, #212	; (adr r3, fe40 <_strtod_r+0xac0>)
    fd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
    fd70:	f001 fd46 	bl	11800 <__aeabi_dcmpgt>
    fd74:	2800      	cmp	r0, #0
    fd76:	f43f ae2b 	beq.w	f9d0 <_strtod_r+0x650>
    fd7a:	e4c2      	b.n	f702 <_strtod_r+0x382>
    fd7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    fd80:	e5fb      	b.n	f97a <_strtod_r+0x5fa>
    fd82:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    fd84:	f240 5688 	movw	r6, #1416	; 0x588
    fd88:	f2c2 0600 	movt	r6, #8192	; 0x2000
    fd8c:	4620      	mov	r0, r4
    fd8e:	a91f      	add	r1, sp, #124	; 0x7c
    fd90:	4632      	mov	r2, r6
    fd92:	ab1d      	add	r3, sp, #116	; 0x74
    fd94:	9701      	str	r7, [sp, #4]
    fd96:	af1e      	add	r7, sp, #120	; 0x78
    fd98:	9700      	str	r7, [sp, #0]
    fd9a:	f000 ff71 	bl	10c80 <__gethex>
    fd9e:	f010 0807 	ands.w	r8, r0, #7
    fda2:	4607      	mov	r7, r0
    fda4:	f43f acc4 	beq.w	f730 <_strtod_r+0x3b0>
    fda8:	f1b8 0f06 	cmp.w	r8, #6
    fdac:	f000 8168 	beq.w	10080 <RAM_SIZE+0x80>
    fdb0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    fdb2:	b13a      	cbz	r2, fdc4 <_strtod_r+0xa44>
    fdb4:	6831      	ldr	r1, [r6, #0]
    fdb6:	a814      	add	r0, sp, #80	; 0x50
    fdb8:	f7fe fbea 	bl	e590 <__copybits>
    fdbc:	4620      	mov	r0, r4
    fdbe:	991e      	ldr	r1, [sp, #120]	; 0x78
    fdc0:	f7fe fc3a 	bl	e638 <_Bfree>
    fdc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    fdc6:	f1b8 0f06 	cmp.w	r8, #6
    fdca:	d80b      	bhi.n	fde4 <_strtod_r+0xa64>
    fdcc:	e8df f008 	tbb	[pc, r8]
    fdd0:	141c212d 	.word	0x141c212d
    fdd4:	2104      	.short	0x2104
    fdd6:	2d          	.byte	0x2d
    fdd7:	00          	.byte	0x00
    fdd8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    fddc:	9319      	str	r3, [sp, #100]	; 0x64
    fdde:	f04f 33ff 	mov.w	r3, #4294967295
    fde2:	9318      	str	r3, [sp, #96]	; 0x60
    fde4:	f017 0f08 	tst.w	r7, #8
    fde8:	f43f ac9f 	beq.w	f72a <_strtod_r+0x3aa>
    fdec:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fdee:	9b18      	ldr	r3, [sp, #96]	; 0x60
    fdf0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    fdf4:	f7ff bb8b 	b.w	f50e <_strtod_r+0x18e>
    fdf8:	f240 0300 	movw	r3, #0
    fdfc:	2200      	movs	r2, #0
    fdfe:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    fe02:	9218      	str	r2, [sp, #96]	; 0x60
    fe04:	9319      	str	r3, [sp, #100]	; 0x64
    fe06:	e7ed      	b.n	fde4 <_strtod_r+0xa64>
    fe08:	9b14      	ldr	r3, [sp, #80]	; 0x50
    fe0a:	9318      	str	r3, [sp, #96]	; 0x60
    fe0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    fe0e:	9319      	str	r3, [sp, #100]	; 0x64
    fe10:	e7e8      	b.n	fde4 <_strtod_r+0xa64>
    fe12:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    fe16:	9a15      	ldr	r2, [sp, #84]	; 0x54
    fe18:	9914      	ldr	r1, [sp, #80]	; 0x50
    fe1a:	3303      	adds	r3, #3
    fe1c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    fe20:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
    fe24:	9319      	str	r3, [sp, #100]	; 0x64
    fe26:	9118      	str	r1, [sp, #96]	; 0x60
    fe28:	e7dc      	b.n	fde4 <_strtod_r+0xa64>
    fe2a:	2300      	movs	r3, #0
    fe2c:	9318      	str	r3, [sp, #96]	; 0x60
    fe2e:	9319      	str	r3, [sp, #100]	; 0x64
    fe30:	e7d8      	b.n	fde4 <_strtod_r+0xa64>
    fe32:	bf00      	nop
    fe34:	f3af 8000 	nop.w
    fe38:	94a03595 	.word	0x94a03595
    fe3c:	3fdfffff 	.word	0x3fdfffff
    fe40:	35afe535 	.word	0x35afe535
    fe44:	3fe00000 	.word	0x3fe00000
    fe48:	00012935 	.word	0x00012935
    fe4c:	00012929 	.word	0x00012929
    fe50:	94a03595 	.word	0x94a03595
    fe54:	3fcfffff 	.word	0x3fcfffff
    fe58:	ffc00000 	.word	0xffc00000
    fe5c:	41dfffff 	.word	0x41dfffff
    fe60:	f240 0300 	movw	r3, #0
    fe64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    fe68:	2200      	movs	r2, #0
    fe6a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    fe6e:	f8cd c00c 	str.w	ip, [sp, #12]
    fe72:	f7f7 faf9 	bl	7468 <__aeabi_dmul>
    fe76:	f8dd c00c 	ldr.w	ip, [sp, #12]
    fe7a:	9006      	str	r0, [sp, #24]
    fe7c:	4689      	mov	r9, r1
    fe7e:	4602      	mov	r2, r0
    fe80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    fe84:	e706      	b.n	fc94 <_strtod_r+0x914>
    fe86:	2300      	movs	r3, #0
    fe88:	9308      	str	r3, [sp, #32]
    fe8a:	e698      	b.n	fbbe <_strtod_r+0x83e>
    fe8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fe8e:	2b00      	cmp	r3, #0
    fe90:	d17c      	bne.n	ff8c <_strtod_r+0xc0c>
    fe92:	9b18      	ldr	r3, [sp, #96]	; 0x60
    fe94:	2b00      	cmp	r3, #0
    fe96:	d179      	bne.n	ff8c <_strtod_r+0xc0c>
    fe98:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fe9a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    fe9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    fea2:	2b00      	cmp	r3, #0
    fea4:	d172      	bne.n	ff8c <_strtod_r+0xc0c>
    fea6:	f240 0500 	movw	r5, #0
    feaa:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    feae:	ea02 0505 	and.w	r5, r2, r5
    feb2:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    feb6:	d969      	bls.n	ff8c <_strtod_r+0xc0c>
    feb8:	f8d8 3014 	ldr.w	r3, [r8, #20]
    febc:	b91b      	cbnz	r3, fec6 <_strtod_r+0xb46>
    febe:	f8d8 3010 	ldr.w	r3, [r8, #16]
    fec2:	2b01      	cmp	r3, #1
    fec4:	dd62      	ble.n	ff8c <_strtod_r+0xc0c>
    fec6:	4641      	mov	r1, r8
    fec8:	2201      	movs	r2, #1
    feca:	4620      	mov	r0, r4
    fecc:	f7fe fcea 	bl	e8a4 <__lshift>
    fed0:	4631      	mov	r1, r6
    fed2:	4680      	mov	r8, r0
    fed4:	f7fe fa76 	bl	e3c4 <__mcmp>
    fed8:	2800      	cmp	r0, #0
    feda:	dd57      	ble.n	ff8c <_strtod_r+0xc0c>
    fedc:	f1ba 0f00 	cmp.w	sl, #0
    fee0:	f000 816b 	beq.w	101ba <RAM_SIZE+0x1ba>
    fee4:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    fee8:	f200 8167 	bhi.w	101ba <RAM_SIZE+0x1ba>
    feec:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
    fef0:	f67f af28 	bls.w	fd44 <_strtod_r+0x9c4>
    fef4:	f240 0300 	movw	r3, #0
    fef8:	2200      	movs	r2, #0
    fefa:	f6c3 1350 	movt	r3, #14672	; 0x3950
    fefe:	9216      	str	r2, [sp, #88]	; 0x58
    ff00:	9317      	str	r3, [sp, #92]	; 0x5c
    ff02:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    ff06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ff0a:	f7f7 faad 	bl	7468 <__aeabi_dmul>
    ff0e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ff12:	9b19      	ldr	r3, [sp, #100]	; 0x64
    ff14:	2b00      	cmp	r3, #0
    ff16:	f47f abf4 	bne.w	f702 <_strtod_r+0x382>
    ff1a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ff1c:	2b00      	cmp	r3, #0
    ff1e:	f47f abf0 	bne.w	f702 <_strtod_r+0x382>
    ff22:	2322      	movs	r3, #34	; 0x22
    ff24:	6023      	str	r3, [r4, #0]
    ff26:	f7ff bbec 	b.w	f702 <_strtod_r+0x382>
    ff2a:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff2c:	2800      	cmp	r0, #0
    ff2e:	f000 80cc 	beq.w	100ca <RAM_SIZE+0xca>
    ff32:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ff34:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ff38:	f2c0 030f 	movt	r3, #15
    ff3c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    ff40:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
    ff44:	4299      	cmp	r1, r3
    ff46:	d12a      	bne.n	ff9e <_strtod_r+0xc1e>
    ff48:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ff4a:	f1ba 0f00 	cmp.w	sl, #0
    ff4e:	f000 81ab 	beq.w	102a8 <RAM_SIZE+0x2a8>
    ff52:	f240 0100 	movw	r1, #0
    ff56:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
    ff5a:	ea02 0101 	and.w	r1, r2, r1
    ff5e:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
    ff62:	f200 81a1 	bhi.w	102a8 <RAM_SIZE+0x2a8>
    ff66:	0d09      	lsrs	r1, r1, #20
    ff68:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
    ff6c:	f04f 31ff 	mov.w	r1, #4294967295
    ff70:	4081      	lsls	r1, r0
    ff72:	428b      	cmp	r3, r1
    ff74:	d114      	bne.n	ffa0 <_strtod_r+0xc20>
    ff76:	f240 0300 	movw	r3, #0
    ff7a:	2100      	movs	r1, #0
    ff7c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    ff80:	9118      	str	r1, [sp, #96]	; 0x60
    ff82:	ea02 0303 	and.w	r3, r2, r3
    ff86:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    ff8a:	9319      	str	r3, [sp, #100]	; 0x64
    ff8c:	f1ba 0f00 	cmp.w	sl, #0
    ff90:	f43f abb7 	beq.w	f702 <_strtod_r+0x382>
    ff94:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    ff98:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ff9c:	e7aa      	b.n	fef4 <_strtod_r+0xb74>
    ff9e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ffa0:	f013 0f01 	tst.w	r3, #1
    ffa4:	d0f2      	beq.n	ff8c <_strtod_r+0xc0c>
    ffa6:	9909      	ldr	r1, [sp, #36]	; 0x24
    ffa8:	2900      	cmp	r1, #0
    ffaa:	f000 80da 	beq.w	10162 <RAM_SIZE+0x162>
    ffae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ffb2:	f7fe fa27 	bl	e404 <__ulp>
    ffb6:	4602      	mov	r2, r0
    ffb8:	460b      	mov	r3, r1
    ffba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ffbe:	f7f7 f8a1 	bl	7104 <__adddf3>
    ffc2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ffc6:	e7e1      	b.n	ff8c <_strtod_r+0xc0c>
    ffc8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    ffca:	f1b3 3fff 	cmp.w	r3, #4294967295
    ffce:	f47f aeab 	bne.w	fd28 <_strtod_r+0x9a8>
    ffd2:	2322      	movs	r3, #34	; 0x22
    ffd4:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
    ffd8:	6023      	str	r3, [r4, #0]
    ffda:	3b22      	subs	r3, #34	; 0x22
    ffdc:	9318      	str	r3, [sp, #96]	; 0x60
    ffde:	f7ff bb90 	b.w	f702 <_strtod_r+0x382>
    ffe2:	f240 0200 	movw	r2, #0
    ffe6:	2322      	movs	r3, #34	; 0x22
    ffe8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    ffec:	6023      	str	r3, [r4, #0]
    ffee:	2300      	movs	r3, #0
    fff0:	f7ff ba8d 	b.w	f50e <_strtod_r+0x18e>
    fff4:	f040 8099 	bne.w	1012a <RAM_SIZE+0x12a>
    fff8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10000:	f7ff bbc2 	b.w	f788 <_strtod_r+0x408>
   10004:	2700      	movs	r7, #0
   10006:	4694      	mov	ip, r2
   10008:	463e      	mov	r6, r7
   1000a:	9710      	str	r7, [sp, #64]	; 0x40
   1000c:	f7ff babe 	b.w	f58c <_strtod_r+0x20c>
   10010:	f1bc 0f01 	cmp.w	ip, #1
   10014:	44e3      	add	fp, ip
   10016:	d01d      	beq.n	10054 <RAM_SIZE+0x54>
   10018:	9804      	ldr	r0, [sp, #16]
   1001a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1001c:	eb00 090c 	add.w	r9, r0, ip
   10020:	4602      	mov	r2, r0
   10022:	f109 39ff 	add.w	r9, r9, #4294967295
   10026:	e002      	b.n	1002e <RAM_SIZE+0x2e>
   10028:	0046      	lsls	r6, r0, #1
   1002a:	454a      	cmp	r2, r9
   1002c:	d00b      	beq.n	10046 <RAM_SIZE+0x46>
   1002e:	3201      	adds	r2, #1
   10030:	eb06 0086 	add.w	r0, r6, r6, lsl #2
   10034:	1e53      	subs	r3, r2, #1
   10036:	2b08      	cmp	r3, #8
   10038:	ddf6      	ble.n	10028 <RAM_SIZE+0x28>
   1003a:	eb07 0387 	add.w	r3, r7, r7, lsl #2
   1003e:	2a10      	cmp	r2, #16
   10040:	bfd8      	it	le
   10042:	005f      	lslle	r7, r3, #1
   10044:	e7f1      	b.n	1002a <RAM_SIZE+0x2a>
   10046:	9a04      	ldr	r2, [sp, #16]
   10048:	9510      	str	r5, [sp, #64]	; 0x40
   1004a:	4494      	add	ip, r2
   1004c:	f10c 3cff 	add.w	ip, ip, #4294967295
   10050:	f8cd c010 	str.w	ip, [sp, #16]
   10054:	9b04      	ldr	r3, [sp, #16]
   10056:	1c5d      	adds	r5, r3, #1
   10058:	2b08      	cmp	r3, #8
   1005a:	bfde      	ittt	le
   1005c:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
   10060:	f04f 0c00 	movle.w	ip, #0
   10064:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
   10068:	f77f aab1 	ble.w	f5ce <_strtod_r+0x24e>
   1006c:	2d10      	cmp	r5, #16
   1006e:	f04f 0c00 	mov.w	ip, #0
   10072:	f73f aaac 	bgt.w	f5ce <_strtod_r+0x24e>
   10076:	220a      	movs	r2, #10
   10078:	fb02 a707 	mla	r7, r2, r7, sl
   1007c:	f7ff baa7 	b.w	f5ce <_strtod_r+0x24e>
   10080:	2300      	movs	r3, #0
   10082:	951f      	str	r5, [sp, #124]	; 0x7c
   10084:	461a      	mov	r2, r3
   10086:	f7ff ba42 	b.w	f50e <_strtod_r+0x18e>
   1008a:	f1c5 070f 	rsb	r7, r5, #15
   1008e:	9808      	ldr	r0, [sp, #32]
   10090:	f107 0316 	add.w	r3, r7, #22
   10094:	4298      	cmp	r0, r3
   10096:	f73f ab56 	bgt.w	f746 <_strtod_r+0x3c6>
   1009a:	f242 74d8 	movw	r4, #10200	; 0x27d8
   1009e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   100a2:	f2c0 0401 	movt	r4, #1
   100a6:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
   100aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   100ae:	f7f7 f9db 	bl	7468 <__aeabi_dmul>
   100b2:	9a08      	ldr	r2, [sp, #32]
   100b4:	1bd7      	subs	r7, r2, r7
   100b6:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
   100ba:	e9d4 2300 	ldrd	r2, r3, [r4]
   100be:	f7f7 f9d3 	bl	7468 <__aeabi_dmul>
   100c2:	4603      	mov	r3, r0
   100c4:	460a      	mov	r2, r1
   100c6:	f7ff ba22 	b.w	f50e <_strtod_r+0x18e>
   100ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
   100cc:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   100d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   100d4:	2b00      	cmp	r3, #0
   100d6:	f47f af62 	bne.w	ff9e <_strtod_r+0xc1e>
   100da:	9b18      	ldr	r3, [sp, #96]	; 0x60
   100dc:	2b00      	cmp	r3, #0
   100de:	f47f af5f 	bne.w	ffa0 <_strtod_r+0xc20>
   100e2:	f240 0500 	movw	r5, #0
   100e6:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   100ea:	ea02 0505 	and.w	r5, r2, r5
   100ee:	e6f5      	b.n	fedc <_strtod_r+0xb5c>
   100f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   100f2:	950b      	str	r5, [sp, #44]	; 0x2c
   100f4:	464d      	mov	r5, r9
   100f6:	9310      	str	r3, [sp, #64]	; 0x40
   100f8:	f7ff b9e5 	b.w	f4c6 <_strtod_r+0x146>
   100fc:	9b08      	ldr	r3, [sp, #32]
   100fe:	f113 0f16 	cmn.w	r3, #22
   10102:	f6ff ab20 	blt.w	f746 <_strtod_r+0x3c6>
   10106:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
   1010a:	f242 73d8 	movw	r3, #10200	; 0x27d8
   1010e:	f2c0 0301 	movt	r3, #1
   10112:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1011a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1011e:	f7f7 facd 	bl	76bc <__aeabi_ddiv>
   10122:	4603      	mov	r3, r0
   10124:	460a      	mov	r2, r1
   10126:	f7ff b9f2 	b.w	f50e <_strtod_r+0x18e>
   1012a:	f1ca 0700 	rsb	r7, sl, #0
   1012e:	f017 020f 	ands.w	r2, r7, #15
   10132:	d00d      	beq.n	10150 <RAM_SIZE+0x150>
   10134:	f242 73d8 	movw	r3, #10200	; 0x27d8
   10138:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1013c:	f2c0 0301 	movt	r3, #1
   10140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10144:	e9d3 2300 	ldrd	r2, r3, [r3]
   10148:	f7f7 fab8 	bl	76bc <__aeabi_ddiv>
   1014c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10150:	113f      	asrs	r7, r7, #4
   10152:	d157      	bne.n	10204 <RAM_SIZE+0x204>
   10154:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10158:	46ba      	mov	sl, r7
   1015a:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1015e:	f7ff bb13 	b.w	f788 <_strtod_r+0x408>
   10162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10166:	f7fe f94d 	bl	e404 <__ulp>
   1016a:	4602      	mov	r2, r0
   1016c:	460b      	mov	r3, r1
   1016e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10172:	f7f6 ffc5 	bl	7100 <__aeabi_dsub>
   10176:	2200      	movs	r2, #0
   10178:	2300      	movs	r3, #0
   1017a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1017e:	f001 fb17 	bl	117b0 <__aeabi_dcmpeq>
   10182:	2800      	cmp	r0, #0
   10184:	f43f af02 	beq.w	ff8c <_strtod_r+0xc0c>
   10188:	e5dc      	b.n	fd44 <_strtod_r+0x9c4>
   1018a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   1018e:	9119      	str	r1, [sp, #100]	; 0x64
   10190:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10194:	f04f 0a00 	mov.w	sl, #0
   10198:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1019c:	f7ff baf4 	b.w	f788 <_strtod_r+0x408>
   101a0:	1c53      	adds	r3, r2, #1
   101a2:	931f      	str	r3, [sp, #124]	; 0x7c
   101a4:	7853      	ldrb	r3, [r2, #1]
   101a6:	2b28      	cmp	r3, #40	; 0x28
   101a8:	f000 8084 	beq.w	102b4 <RAM_SIZE+0x2b4>
   101ac:	f240 0200 	movw	r2, #0
   101b0:	2300      	movs	r3, #0
   101b2:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
   101b6:	f7ff b9aa 	b.w	f50e <_strtod_r+0x18e>
   101ba:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
   101be:	f04f 32ff 	mov.w	r2, #4294967295
   101c2:	9218      	str	r2, [sp, #96]	; 0x60
   101c4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   101c8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
   101cc:	9319      	str	r3, [sp, #100]	; 0x64
   101ce:	e6dd      	b.n	ff8c <_strtod_r+0xc0c>
   101d0:	4845      	ldr	r0, [pc, #276]	; (102e8 <RAM_SIZE+0x2e8>)
   101d2:	4611      	mov	r1, r2
   101d4:	921f      	str	r2, [sp, #124]	; 0x7c
   101d6:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   101da:	3001      	adds	r0, #1
   101dc:	2c00      	cmp	r4, #0
   101de:	d066      	beq.n	102ae <RAM_SIZE+0x2ae>
   101e0:	784b      	ldrb	r3, [r1, #1]
   101e2:	3101      	adds	r1, #1
   101e4:	2b40      	cmp	r3, #64	; 0x40
   101e6:	dd02      	ble.n	101ee <RAM_SIZE+0x1ee>
   101e8:	2b5a      	cmp	r3, #90	; 0x5a
   101ea:	bfd8      	it	le
   101ec:	3320      	addle	r3, #32
   101ee:	42a3      	cmp	r3, r4
   101f0:	d0f1      	beq.n	101d6 <RAM_SIZE+0x1d6>
   101f2:	3201      	adds	r2, #1
   101f4:	921f      	str	r2, [sp, #124]	; 0x7c
   101f6:	f240 0200 	movw	r2, #0
   101fa:	2300      	movs	r3, #0
   101fc:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10200:	f7ff b985 	b.w	f50e <_strtod_r+0x18e>
   10204:	2f1f      	cmp	r7, #31
   10206:	dc49      	bgt.n	1029c <RAM_SIZE+0x29c>
   10208:	f017 0a10 	ands.w	sl, r7, #16
   1020c:	bf18      	it	ne
   1020e:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
   10212:	2f00      	cmp	r7, #0
   10214:	dd16      	ble.n	10244 <RAM_SIZE+0x244>
   10216:	f642 1800 	movw	r8, #10496	; 0x2900
   1021a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   1021e:	f2c0 0801 	movt	r8, #1
   10222:	f017 0f01 	tst.w	r7, #1
   10226:	4610      	mov	r0, r2
   10228:	4619      	mov	r1, r3
   1022a:	d005      	beq.n	10238 <RAM_SIZE+0x238>
   1022c:	e9d8 2300 	ldrd	r2, r3, [r8]
   10230:	f7f7 f91a 	bl	7468 <__aeabi_dmul>
   10234:	4602      	mov	r2, r0
   10236:	460b      	mov	r3, r1
   10238:	107f      	asrs	r7, r7, #1
   1023a:	f108 0808 	add.w	r8, r8, #8
   1023e:	d1f0      	bne.n	10222 <RAM_SIZE+0x222>
   10240:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   10244:	f1ba 0f00 	cmp.w	sl, #0
   10248:	d01d      	beq.n	10286 <RAM_SIZE+0x286>
   1024a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1024c:	f240 0300 	movw	r3, #0
   10250:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10254:	ea02 0303 	and.w	r3, r2, r3
   10258:	0d1b      	lsrs	r3, r3, #20
   1025a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   1025e:	2b00      	cmp	r3, #0
   10260:	dd11      	ble.n	10286 <RAM_SIZE+0x286>
   10262:	2b1f      	cmp	r3, #31
   10264:	dd36      	ble.n	102d4 <RAM_SIZE+0x2d4>
   10266:	2100      	movs	r1, #0
   10268:	2b34      	cmp	r3, #52	; 0x34
   1026a:	bfc8      	it	gt
   1026c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
   10270:	9118      	str	r1, [sp, #96]	; 0x60
   10272:	bfc8      	it	gt
   10274:	9319      	strgt	r3, [sp, #100]	; 0x64
   10276:	dc06      	bgt.n	10286 <RAM_SIZE+0x286>
   10278:	f04f 31ff 	mov.w	r1, #4294967295
   1027c:	3b20      	subs	r3, #32
   1027e:	fa11 f303 	lsls.w	r3, r1, r3
   10282:	401a      	ands	r2, r3
   10284:	9219      	str	r2, [sp, #100]	; 0x64
   10286:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1028a:	2200      	movs	r2, #0
   1028c:	2300      	movs	r3, #0
   1028e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10292:	f001 fa8d 	bl	117b0 <__aeabi_dcmpeq>
   10296:	2800      	cmp	r0, #0
   10298:	f43f aa76 	beq.w	f788 <_strtod_r+0x408>
   1029c:	2300      	movs	r3, #0
   1029e:	2222      	movs	r2, #34	; 0x22
   102a0:	6022      	str	r2, [r4, #0]
   102a2:	461a      	mov	r2, r3
   102a4:	f7ff b933 	b.w	f50e <_strtod_r+0x18e>
   102a8:	f04f 31ff 	mov.w	r1, #4294967295
   102ac:	e661      	b.n	ff72 <_strtod_r+0xbf2>
   102ae:	3101      	adds	r1, #1
   102b0:	911f      	str	r1, [sp, #124]	; 0x7c
   102b2:	e7a0      	b.n	101f6 <RAM_SIZE+0x1f6>
   102b4:	a81f      	add	r0, sp, #124	; 0x7c
   102b6:	490d      	ldr	r1, [pc, #52]	; (102ec <RAM_SIZE+0x2ec>)
   102b8:	aa14      	add	r2, sp, #80	; 0x50
   102ba:	f000 ff3f 	bl	1113c <__hexnan>
   102be:	2805      	cmp	r0, #5
   102c0:	f47f af74 	bne.w	101ac <RAM_SIZE+0x1ac>
   102c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   102c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   102c8:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
   102cc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   102d0:	f7ff b91d 	b.w	f50e <_strtod_r+0x18e>
   102d4:	f04f 32ff 	mov.w	r2, #4294967295
   102d8:	fa12 f303 	lsls.w	r3, r2, r3
   102dc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   102de:	ea02 0303 	and.w	r3, r2, r3
   102e2:	9318      	str	r3, [sp, #96]	; 0x60
   102e4:	e7cf      	b.n	10286 <RAM_SIZE+0x286>
   102e6:	bf00      	nop
   102e8:	0001292d 	.word	0x0001292d
   102ec:	2000059c 	.word	0x2000059c

000102f0 <strtof>:
   102f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   102f2:	f240 046c 	movw	r4, #108	; 0x6c
   102f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   102fa:	460a      	mov	r2, r1
   102fc:	4601      	mov	r1, r0
   102fe:	6820      	ldr	r0, [r4, #0]
   10300:	f7ff f83e 	bl	f380 <_strtod_r>
   10304:	460f      	mov	r7, r1
   10306:	4606      	mov	r6, r0
   10308:	f001 faa4 	bl	11854 <__aeabi_d2f>
   1030c:	2100      	movs	r1, #0
   1030e:	4605      	mov	r5, r0
   10310:	f001 fb34 	bl	1197c <__aeabi_fcmpeq>
   10314:	b158      	cbz	r0, 1032e <strtof+0x3e>
   10316:	4630      	mov	r0, r6
   10318:	4639      	mov	r1, r7
   1031a:	2200      	movs	r2, #0
   1031c:	2300      	movs	r3, #0
   1031e:	f001 fa47 	bl	117b0 <__aeabi_dcmpeq>
   10322:	b920      	cbnz	r0, 1032e <strtof+0x3e>
   10324:	6823      	ldr	r3, [r4, #0]
   10326:	2222      	movs	r2, #34	; 0x22
   10328:	601a      	str	r2, [r3, #0]
   1032a:	4628      	mov	r0, r5
   1032c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1032e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   10332:	4628      	mov	r0, r5
   10334:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
   10338:	f001 fb48 	bl	119cc <__aeabi_fcmpgt>
   1033c:	b158      	cbz	r0, 10356 <strtof+0x66>
   1033e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10342:	4630      	mov	r0, r6
   10344:	4639      	mov	r1, r7
   10346:	f04f 32ff 	mov.w	r2, #4294967295
   1034a:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   1034e:	f001 fa57 	bl	11800 <__aeabi_dcmpgt>
   10352:	2800      	cmp	r0, #0
   10354:	d0e6      	beq.n	10324 <strtof+0x34>
   10356:	4628      	mov	r0, r5
   10358:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
   1035c:	f001 fb18 	bl	11990 <__aeabi_fcmplt>
   10360:	2800      	cmp	r0, #0
   10362:	d0e2      	beq.n	1032a <strtof+0x3a>
   10364:	4630      	mov	r0, r6
   10366:	4639      	mov	r1, r7
   10368:	f04f 32ff 	mov.w	r2, #4294967295
   1036c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
   10370:	f001 fa28 	bl	117c4 <__aeabi_dcmplt>
   10374:	2800      	cmp	r0, #0
   10376:	d0d5      	beq.n	10324 <strtof+0x34>
   10378:	4628      	mov	r0, r5
   1037a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001037c <strtod>:
   1037c:	f240 036c 	movw	r3, #108	; 0x6c
   10380:	460a      	mov	r2, r1
   10382:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10386:	4601      	mov	r1, r0
   10388:	6818      	ldr	r0, [r3, #0]
   1038a:	f7fe bff9 	b.w	f380 <_strtod_r>
   1038e:	bf00      	nop

00010390 <_strtol_r>:
   10390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10394:	f240 1564 	movw	r5, #356	; 0x164
   10398:	f2c2 0500 	movt	r5, #8192	; 0x2000
   1039c:	b083      	sub	sp, #12
   1039e:	460c      	mov	r4, r1
   103a0:	461f      	mov	r7, r3
   103a2:	f8d5 8000 	ldr.w	r8, [r5]
   103a6:	460e      	mov	r6, r1
   103a8:	9001      	str	r0, [sp, #4]
   103aa:	9200      	str	r2, [sp, #0]
   103ac:	f816 5b01 	ldrb.w	r5, [r6], #1
   103b0:	eb08 0305 	add.w	r3, r8, r5
   103b4:	f893 b001 	ldrb.w	fp, [r3, #1]
   103b8:	f01b 0b08 	ands.w	fp, fp, #8
   103bc:	d1f6      	bne.n	103ac <_strtol_r+0x1c>
   103be:	2d2d      	cmp	r5, #45	; 0x2d
   103c0:	d065      	beq.n	1048e <_strtol_r+0xfe>
   103c2:	2d2b      	cmp	r5, #43	; 0x2b
   103c4:	bf08      	it	eq
   103c6:	f816 5b01 	ldrbeq.w	r5, [r6], #1
   103ca:	f1d7 0301 	rsbs	r3, r7, #1
   103ce:	bf38      	it	cc
   103d0:	2300      	movcc	r3, #0
   103d2:	2f10      	cmp	r7, #16
   103d4:	bf14      	ite	ne
   103d6:	461a      	movne	r2, r3
   103d8:	f043 0201 	orreq.w	r2, r3, #1
   103dc:	b132      	cbz	r2, 103ec <_strtol_r+0x5c>
   103de:	2d30      	cmp	r5, #48	; 0x30
   103e0:	d066      	beq.n	104b0 <_strtol_r+0x120>
   103e2:	b11b      	cbz	r3, 103ec <_strtol_r+0x5c>
   103e4:	2d30      	cmp	r5, #48	; 0x30
   103e6:	bf0c      	ite	eq
   103e8:	2708      	moveq	r7, #8
   103ea:	270a      	movne	r7, #10
   103ec:	f1bb 0f00 	cmp.w	fp, #0
   103f0:	4639      	mov	r1, r7
   103f2:	bf14      	ite	ne
   103f4:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
   103f8:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
   103fc:	4648      	mov	r0, r9
   103fe:	f001 f971 	bl	116e4 <__aeabi_uidivmod>
   10402:	4648      	mov	r0, r9
   10404:	468a      	mov	sl, r1
   10406:	4639      	mov	r1, r7
   10408:	f001 f83e 	bl	11488 <__aeabi_uidiv>
   1040c:	2100      	movs	r1, #0
   1040e:	468c      	mov	ip, r1
   10410:	eb08 0205 	add.w	r2, r8, r5
   10414:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   10418:	7852      	ldrb	r2, [r2, #1]
   1041a:	f012 0f04 	tst.w	r2, #4
   1041e:	d108      	bne.n	10432 <_strtol_r+0xa2>
   10420:	f012 0f03 	tst.w	r2, #3
   10424:	d020      	beq.n	10468 <_strtol_r+0xd8>
   10426:	f012 0f01 	tst.w	r2, #1
   1042a:	bf14      	ite	ne
   1042c:	2337      	movne	r3, #55	; 0x37
   1042e:	2357      	moveq	r3, #87	; 0x57
   10430:	1aeb      	subs	r3, r5, r3
   10432:	429f      	cmp	r7, r3
   10434:	dd18      	ble.n	10468 <_strtol_r+0xd8>
   10436:	4584      	cmp	ip, r0
   10438:	bf94      	ite	ls
   1043a:	2200      	movls	r2, #0
   1043c:	2201      	movhi	r2, #1
   1043e:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10442:	f04f 31ff 	mov.w	r1, #4294967295
   10446:	d10c      	bne.n	10462 <_strtol_r+0xd2>
   10448:	4584      	cmp	ip, r0
   1044a:	bf14      	ite	ne
   1044c:	2200      	movne	r2, #0
   1044e:	2201      	moveq	r2, #1
   10450:	4553      	cmp	r3, sl
   10452:	bfd4      	ite	le
   10454:	2200      	movle	r2, #0
   10456:	f002 0201 	andgt.w	r2, r2, #1
   1045a:	b912      	cbnz	r2, 10462 <_strtol_r+0xd2>
   1045c:	fb07 3c0c 	mla	ip, r7, ip, r3
   10460:	2101      	movs	r1, #1
   10462:	f816 5b01 	ldrb.w	r5, [r6], #1
   10466:	e7d3      	b.n	10410 <_strtol_r+0x80>
   10468:	f1b1 3fff 	cmp.w	r1, #4294967295
   1046c:	d014      	beq.n	10498 <_strtol_r+0x108>
   1046e:	f1bb 0f00 	cmp.w	fp, #0
   10472:	d109      	bne.n	10488 <_strtol_r+0xf8>
   10474:	4660      	mov	r0, ip
   10476:	9b00      	ldr	r3, [sp, #0]
   10478:	b11b      	cbz	r3, 10482 <_strtol_r+0xf2>
   1047a:	b101      	cbz	r1, 1047e <_strtol_r+0xee>
   1047c:	1e74      	subs	r4, r6, #1
   1047e:	9a00      	ldr	r2, [sp, #0]
   10480:	6014      	str	r4, [r2, #0]
   10482:	b003      	add	sp, #12
   10484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10488:	f1cc 0000 	rsb	r0, ip, #0
   1048c:	e7f3      	b.n	10476 <_strtol_r+0xe6>
   1048e:	f816 5b01 	ldrb.w	r5, [r6], #1
   10492:	f04f 0b01 	mov.w	fp, #1
   10496:	e798      	b.n	103ca <_strtol_r+0x3a>
   10498:	9a01      	ldr	r2, [sp, #4]
   1049a:	f1bb 0f00 	cmp.w	fp, #0
   1049e:	f04f 0322 	mov.w	r3, #34	; 0x22
   104a2:	bf14      	ite	ne
   104a4:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   104a8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   104ac:	6013      	str	r3, [r2, #0]
   104ae:	e7e2      	b.n	10476 <_strtol_r+0xe6>
   104b0:	7832      	ldrb	r2, [r6, #0]
   104b2:	2a78      	cmp	r2, #120	; 0x78
   104b4:	bf14      	ite	ne
   104b6:	2100      	movne	r1, #0
   104b8:	2101      	moveq	r1, #1
   104ba:	2a58      	cmp	r2, #88	; 0x58
   104bc:	bf14      	ite	ne
   104be:	460a      	movne	r2, r1
   104c0:	f041 0201 	orreq.w	r2, r1, #1
   104c4:	2a00      	cmp	r2, #0
   104c6:	d08c      	beq.n	103e2 <_strtol_r+0x52>
   104c8:	7875      	ldrb	r5, [r6, #1]
   104ca:	2710      	movs	r7, #16
   104cc:	3602      	adds	r6, #2
   104ce:	e78d      	b.n	103ec <_strtol_r+0x5c>

000104d0 <strtol>:
   104d0:	b410      	push	{r4}
   104d2:	f240 046c 	movw	r4, #108	; 0x6c
   104d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   104da:	468c      	mov	ip, r1
   104dc:	4613      	mov	r3, r2
   104de:	4601      	mov	r1, r0
   104e0:	4662      	mov	r2, ip
   104e2:	6820      	ldr	r0, [r4, #0]
   104e4:	bc10      	pop	{r4}
   104e6:	e753      	b.n	10390 <_strtol_r>

000104e8 <_strtoll_r>:
   104e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   104ec:	f240 1464 	movw	r4, #356	; 0x164
   104f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
   104f4:	b08b      	sub	sp, #44	; 0x2c
   104f6:	469a      	mov	sl, r3
   104f8:	460d      	mov	r5, r1
   104fa:	6826      	ldr	r6, [r4, #0]
   104fc:	9106      	str	r1, [sp, #24]
   104fe:	9009      	str	r0, [sp, #36]	; 0x24
   10500:	9208      	str	r2, [sp, #32]
   10502:	f815 4b01 	ldrb.w	r4, [r5], #1
   10506:	1933      	adds	r3, r6, r4
   10508:	785b      	ldrb	r3, [r3, #1]
   1050a:	f013 0308 	ands.w	r3, r3, #8
   1050e:	d1f8      	bne.n	10502 <_strtoll_r+0x1a>
   10510:	2c2d      	cmp	r4, #45	; 0x2d
   10512:	f000 80aa 	beq.w	1066a <_strtoll_r+0x182>
   10516:	2c2b      	cmp	r4, #43	; 0x2b
   10518:	bf08      	it	eq
   1051a:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   1051e:	9307      	str	r3, [sp, #28]
   10520:	f1da 0301 	rsbs	r3, sl, #1
   10524:	bf38      	it	cc
   10526:	2300      	movcc	r3, #0
   10528:	f1ba 0f10 	cmp.w	sl, #16
   1052c:	bf14      	ite	ne
   1052e:	461a      	movne	r2, r3
   10530:	f043 0201 	orreq.w	r2, r3, #1
   10534:	b1aa      	cbz	r2, 10562 <_strtoll_r+0x7a>
   10536:	2c30      	cmp	r4, #48	; 0x30
   10538:	f000 80a5 	beq.w	10686 <_strtoll_r+0x19e>
   1053c:	2b00      	cmp	r3, #0
   1053e:	f000 80c5 	beq.w	106cc <_strtoll_r+0x1e4>
   10542:	2c30      	cmp	r4, #48	; 0x30
   10544:	f000 80b9 	beq.w	106ba <_strtoll_r+0x1d2>
   10548:	9807      	ldr	r0, [sp, #28]
   1054a:	220a      	movs	r2, #10
   1054c:	2300      	movs	r3, #0
   1054e:	f04f 0a0a 	mov.w	sl, #10
   10552:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10556:	b160      	cbz	r0, 10572 <_strtoll_r+0x8a>
   10558:	f04f 0800 	mov.w	r8, #0
   1055c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
   10560:	e00b      	b.n	1057a <_strtoll_r+0x92>
   10562:	4652      	mov	r2, sl
   10564:	ea4f 73e2 	mov.w	r3, r2, asr #31
   10568:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1056c:	9807      	ldr	r0, [sp, #28]
   1056e:	2800      	cmp	r0, #0
   10570:	d1f2      	bne.n	10558 <_strtoll_r+0x70>
   10572:	f04f 38ff 	mov.w	r8, #4294967295
   10576:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
   1057a:	4640      	mov	r0, r8
   1057c:	4649      	mov	r1, r9
   1057e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10582:	2700      	movs	r7, #0
   10584:	f001 fa2c 	bl	119e0 <__aeabi_uldivmod>
   10588:	4640      	mov	r0, r8
   1058a:	4649      	mov	r1, r9
   1058c:	4693      	mov	fp, r2
   1058e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10592:	f001 fa25 	bl	119e0 <__aeabi_uldivmod>
   10596:	2200      	movs	r2, #0
   10598:	2300      	movs	r3, #0
   1059a:	f8cd b004 	str.w	fp, [sp, #4]
   1059e:	f8cd a000 	str.w	sl, [sp]
   105a2:	4680      	mov	r8, r0
   105a4:	4689      	mov	r9, r1
   105a6:	1930      	adds	r0, r6, r4
   105a8:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   105ac:	7840      	ldrb	r0, [r0, #1]
   105ae:	f010 0f04 	tst.w	r0, #4
   105b2:	d108      	bne.n	105c6 <_strtoll_r+0xde>
   105b4:	f010 0f03 	tst.w	r0, #3
   105b8:	d040      	beq.n	1063c <_strtoll_r+0x154>
   105ba:	f010 0f01 	tst.w	r0, #1
   105be:	bf14      	ite	ne
   105c0:	2137      	movne	r1, #55	; 0x37
   105c2:	2157      	moveq	r1, #87	; 0x57
   105c4:	1a61      	subs	r1, r4, r1
   105c6:	ea83 0b09 	eor.w	fp, r3, r9
   105ca:	ea82 0a08 	eor.w	sl, r2, r8
   105ce:	e9cd ab02 	strd	sl, fp, [sp, #8]
   105d2:	f8dd b000 	ldr.w	fp, [sp]
   105d6:	458b      	cmp	fp, r1
   105d8:	dd30      	ble.n	1063c <_strtoll_r+0x154>
   105da:	4590      	cmp	r8, r2
   105dc:	eb79 0003 	sbcs.w	r0, r9, r3
   105e0:	bf2c      	ite	cs
   105e2:	2000      	movcs	r0, #0
   105e4:	2001      	movcc	r0, #1
   105e6:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   105ea:	f04f 37ff 	mov.w	r7, #4294967295
   105ee:	d122      	bne.n	10636 <_strtoll_r+0x14e>
   105f0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   105f4:	9805      	ldr	r0, [sp, #20]
   105f6:	9c04      	ldr	r4, [sp, #16]
   105f8:	ea5a 0b0b 	orrs.w	fp, sl, fp
   105fc:	f8dd a004 	ldr.w	sl, [sp, #4]
   10600:	fb02 fc00 	mul.w	ip, r2, r0
   10604:	bf14      	ite	ne
   10606:	2000      	movne	r0, #0
   10608:	2001      	moveq	r0, #1
   1060a:	4551      	cmp	r1, sl
   1060c:	bfd4      	ite	le
   1060e:	2000      	movle	r0, #0
   10610:	f000 0001 	andgt.w	r0, r0, #1
   10614:	fba2 ab04 	umull	sl, fp, r2, r4
   10618:	fb04 cc03 	mla	ip, r4, r3, ip
   1061c:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10620:	b948      	cbnz	r0, 10636 <_strtoll_r+0x14e>
   10622:	44e3      	add	fp, ip
   10624:	f8cd b00c 	str.w	fp, [sp, #12]
   10628:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   1062c:	2701      	movs	r7, #1
   1062e:	eb1a 0201 	adds.w	r2, sl, r1
   10632:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10636:	f815 4b01 	ldrb.w	r4, [r5], #1
   1063a:	e7b4      	b.n	105a6 <_strtoll_r+0xbe>
   1063c:	f1b7 3fff 	cmp.w	r7, #4294967295
   10640:	9807      	ldr	r0, [sp, #28]
   10642:	d017      	beq.n	10674 <_strtoll_r+0x18c>
   10644:	b968      	cbnz	r0, 10662 <_strtoll_r+0x17a>
   10646:	9908      	ldr	r1, [sp, #32]
   10648:	b119      	cbz	r1, 10652 <_strtoll_r+0x16a>
   1064a:	b93f      	cbnz	r7, 1065c <_strtoll_r+0x174>
   1064c:	9806      	ldr	r0, [sp, #24]
   1064e:	9c08      	ldr	r4, [sp, #32]
   10650:	6020      	str	r0, [r4, #0]
   10652:	4619      	mov	r1, r3
   10654:	4610      	mov	r0, r2
   10656:	b00b      	add	sp, #44	; 0x2c
   10658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1065c:	3d01      	subs	r5, #1
   1065e:	9506      	str	r5, [sp, #24]
   10660:	e7f4      	b.n	1064c <_strtoll_r+0x164>
   10662:	4252      	negs	r2, r2
   10664:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   10668:	e7ed      	b.n	10646 <_strtoll_r+0x15e>
   1066a:	f815 4b01 	ldrb.w	r4, [r5], #1
   1066e:	2001      	movs	r0, #1
   10670:	9007      	str	r0, [sp, #28]
   10672:	e755      	b.n	10520 <_strtoll_r+0x38>
   10674:	b9e8      	cbnz	r0, 106b2 <_strtoll_r+0x1ca>
   10676:	f04f 32ff 	mov.w	r2, #4294967295
   1067a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   1067e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10680:	2122      	movs	r1, #34	; 0x22
   10682:	6021      	str	r1, [r4, #0]
   10684:	e7df      	b.n	10646 <_strtoll_r+0x15e>
   10686:	782a      	ldrb	r2, [r5, #0]
   10688:	2a78      	cmp	r2, #120	; 0x78
   1068a:	bf14      	ite	ne
   1068c:	2100      	movne	r1, #0
   1068e:	2101      	moveq	r1, #1
   10690:	2a58      	cmp	r2, #88	; 0x58
   10692:	bf14      	ite	ne
   10694:	460a      	movne	r2, r1
   10696:	f041 0201 	orreq.w	r2, r1, #1
   1069a:	2a00      	cmp	r2, #0
   1069c:	f43f af4e 	beq.w	1053c <_strtoll_r+0x54>
   106a0:	786c      	ldrb	r4, [r5, #1]
   106a2:	2210      	movs	r2, #16
   106a4:	2300      	movs	r3, #0
   106a6:	3502      	adds	r5, #2
   106a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   106ac:	f04f 0a10 	mov.w	sl, #16
   106b0:	e75c      	b.n	1056c <_strtoll_r+0x84>
   106b2:	2200      	movs	r2, #0
   106b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   106b8:	e7e1      	b.n	1067e <_strtoll_r+0x196>
   106ba:	f04f 0a08 	mov.w	sl, #8
   106be:	f04f 0b00 	mov.w	fp, #0
   106c2:	e9cd ab04 	strd	sl, fp, [sp, #16]
   106c6:	f04f 0a08 	mov.w	sl, #8
   106ca:	e74f      	b.n	1056c <_strtoll_r+0x84>
   106cc:	4650      	mov	r0, sl
   106ce:	ea4f 71e0 	mov.w	r1, r0, asr #31
   106d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
   106d6:	e749      	b.n	1056c <_strtoll_r+0x84>

000106d8 <_strtoul_r>:
   106d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   106dc:	f240 1664 	movw	r6, #356	; 0x164
   106e0:	f2c2 0600 	movt	r6, #8192	; 0x2000
   106e4:	b083      	sub	sp, #12
   106e6:	460c      	mov	r4, r1
   106e8:	4615      	mov	r5, r2
   106ea:	f8d6 a000 	ldr.w	sl, [r6]
   106ee:	4698      	mov	r8, r3
   106f0:	460f      	mov	r7, r1
   106f2:	9001      	str	r0, [sp, #4]
   106f4:	f817 6b01 	ldrb.w	r6, [r7], #1
   106f8:	eb0a 0306 	add.w	r3, sl, r6
   106fc:	f893 b001 	ldrb.w	fp, [r3, #1]
   10700:	f01b 0b08 	ands.w	fp, fp, #8
   10704:	d1f6      	bne.n	106f4 <_strtoul_r+0x1c>
   10706:	2e2d      	cmp	r6, #45	; 0x2d
   10708:	d06c      	beq.n	107e4 <_strtoul_r+0x10c>
   1070a:	2e2b      	cmp	r6, #43	; 0x2b
   1070c:	bf08      	it	eq
   1070e:	f817 6b01 	ldrbeq.w	r6, [r7], #1
   10712:	f1d8 0301 	rsbs	r3, r8, #1
   10716:	bf38      	it	cc
   10718:	2300      	movcc	r3, #0
   1071a:	f1b8 0f10 	cmp.w	r8, #16
   1071e:	bf14      	ite	ne
   10720:	461a      	movne	r2, r3
   10722:	f043 0201 	orreq.w	r2, r3, #1
   10726:	b172      	cbz	r2, 10746 <_strtoul_r+0x6e>
   10728:	2e30      	cmp	r6, #48	; 0x30
   1072a:	d060      	beq.n	107ee <_strtoul_r+0x116>
   1072c:	b15b      	cbz	r3, 10746 <_strtoul_r+0x6e>
   1072e:	2e30      	cmp	r6, #48	; 0x30
   10730:	bf0c      	ite	eq
   10732:	f04f 0808 	moveq.w	r8, #8
   10736:	f04f 080a 	movne.w	r8, #10
   1073a:	bf0c      	ite	eq
   1073c:	f04f 0907 	moveq.w	r9, #7
   10740:	f04f 0905 	movne.w	r9, #5
   10744:	e005      	b.n	10752 <_strtoul_r+0x7a>
   10746:	f04f 30ff 	mov.w	r0, #4294967295
   1074a:	4641      	mov	r1, r8
   1074c:	f000 ffca 	bl	116e4 <__aeabi_uidivmod>
   10750:	4689      	mov	r9, r1
   10752:	4641      	mov	r1, r8
   10754:	f04f 30ff 	mov.w	r0, #4294967295
   10758:	f000 fe96 	bl	11488 <__aeabi_uidiv>
   1075c:	2100      	movs	r1, #0
   1075e:	4684      	mov	ip, r0
   10760:	4608      	mov	r0, r1
   10762:	eb0a 0206 	add.w	r2, sl, r6
   10766:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   1076a:	7852      	ldrb	r2, [r2, #1]
   1076c:	f012 0f04 	tst.w	r2, #4
   10770:	d108      	bne.n	10784 <_strtoul_r+0xac>
   10772:	f012 0f03 	tst.w	r2, #3
   10776:	d020      	beq.n	107ba <_strtoul_r+0xe2>
   10778:	f012 0f01 	tst.w	r2, #1
   1077c:	bf14      	ite	ne
   1077e:	2337      	movne	r3, #55	; 0x37
   10780:	2357      	moveq	r3, #87	; 0x57
   10782:	1af3      	subs	r3, r6, r3
   10784:	4598      	cmp	r8, r3
   10786:	dd18      	ble.n	107ba <_strtoul_r+0xe2>
   10788:	4560      	cmp	r0, ip
   1078a:	bf94      	ite	ls
   1078c:	2200      	movls	r2, #0
   1078e:	2201      	movhi	r2, #1
   10790:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10794:	f04f 31ff 	mov.w	r1, #4294967295
   10798:	d10c      	bne.n	107b4 <_strtoul_r+0xdc>
   1079a:	4560      	cmp	r0, ip
   1079c:	bf14      	ite	ne
   1079e:	2200      	movne	r2, #0
   107a0:	2201      	moveq	r2, #1
   107a2:	454b      	cmp	r3, r9
   107a4:	bfd4      	ite	le
   107a6:	2200      	movle	r2, #0
   107a8:	f002 0201 	andgt.w	r2, r2, #1
   107ac:	b912      	cbnz	r2, 107b4 <_strtoul_r+0xdc>
   107ae:	fb08 3000 	mla	r0, r8, r0, r3
   107b2:	2101      	movs	r1, #1
   107b4:	f817 6b01 	ldrb.w	r6, [r7], #1
   107b8:	e7d3      	b.n	10762 <_strtoul_r+0x8a>
   107ba:	f1b1 3fff 	cmp.w	r1, #4294967295
   107be:	d00c      	beq.n	107da <_strtoul_r+0x102>
   107c0:	f1bb 0f00 	cmp.w	fp, #0
   107c4:	d107      	bne.n	107d6 <_strtoul_r+0xfe>
   107c6:	b10d      	cbz	r5, 107cc <_strtoul_r+0xf4>
   107c8:	b919      	cbnz	r1, 107d2 <_strtoul_r+0xfa>
   107ca:	602c      	str	r4, [r5, #0]
   107cc:	b003      	add	sp, #12
   107ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107d2:	1e7c      	subs	r4, r7, #1
   107d4:	e7f9      	b.n	107ca <_strtoul_r+0xf2>
   107d6:	4240      	negs	r0, r0
   107d8:	e7f5      	b.n	107c6 <_strtoul_r+0xee>
   107da:	9a01      	ldr	r2, [sp, #4]
   107dc:	2322      	movs	r3, #34	; 0x22
   107de:	4608      	mov	r0, r1
   107e0:	6013      	str	r3, [r2, #0]
   107e2:	e7f0      	b.n	107c6 <_strtoul_r+0xee>
   107e4:	f817 6b01 	ldrb.w	r6, [r7], #1
   107e8:	f04f 0b01 	mov.w	fp, #1
   107ec:	e791      	b.n	10712 <_strtoul_r+0x3a>
   107ee:	783a      	ldrb	r2, [r7, #0]
   107f0:	2a78      	cmp	r2, #120	; 0x78
   107f2:	bf14      	ite	ne
   107f4:	2100      	movne	r1, #0
   107f6:	2101      	moveq	r1, #1
   107f8:	2a58      	cmp	r2, #88	; 0x58
   107fa:	bf14      	ite	ne
   107fc:	460a      	movne	r2, r1
   107fe:	f041 0201 	orreq.w	r2, r1, #1
   10802:	2a00      	cmp	r2, #0
   10804:	d092      	beq.n	1072c <_strtoul_r+0x54>
   10806:	787e      	ldrb	r6, [r7, #1]
   10808:	f04f 090f 	mov.w	r9, #15
   1080c:	3702      	adds	r7, #2
   1080e:	f04f 0810 	mov.w	r8, #16
   10812:	e79e      	b.n	10752 <_strtoul_r+0x7a>

00010814 <strtoul>:
   10814:	b410      	push	{r4}
   10816:	f240 046c 	movw	r4, #108	; 0x6c
   1081a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1081e:	468c      	mov	ip, r1
   10820:	4613      	mov	r3, r2
   10822:	4601      	mov	r1, r0
   10824:	4662      	mov	r2, ip
   10826:	6820      	ldr	r0, [r4, #0]
   10828:	bc10      	pop	{r4}
   1082a:	e755      	b.n	106d8 <_strtoul_r>

0001082c <_strtoull_r>:
   1082c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10830:	f240 1464 	movw	r4, #356	; 0x164
   10834:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10838:	b08b      	sub	sp, #44	; 0x2c
   1083a:	469a      	mov	sl, r3
   1083c:	460d      	mov	r5, r1
   1083e:	6826      	ldr	r6, [r4, #0]
   10840:	9106      	str	r1, [sp, #24]
   10842:	9009      	str	r0, [sp, #36]	; 0x24
   10844:	9207      	str	r2, [sp, #28]
   10846:	f815 4b01 	ldrb.w	r4, [r5], #1
   1084a:	1933      	adds	r3, r6, r4
   1084c:	785b      	ldrb	r3, [r3, #1]
   1084e:	f013 0308 	ands.w	r3, r3, #8
   10852:	d1f8      	bne.n	10846 <_strtoull_r+0x1a>
   10854:	2c2d      	cmp	r4, #45	; 0x2d
   10856:	f000 80a9 	beq.w	109ac <_strtoull_r+0x180>
   1085a:	2c2b      	cmp	r4, #43	; 0x2b
   1085c:	bf08      	it	eq
   1085e:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   10862:	9308      	str	r3, [sp, #32]
   10864:	f1da 0301 	rsbs	r3, sl, #1
   10868:	bf38      	it	cc
   1086a:	2300      	movcc	r3, #0
   1086c:	f1ba 0f10 	cmp.w	sl, #16
   10870:	bf14      	ite	ne
   10872:	461a      	movne	r2, r3
   10874:	f043 0201 	orreq.w	r2, r3, #1
   10878:	b18a      	cbz	r2, 1089e <_strtoull_r+0x72>
   1087a:	2c30      	cmp	r4, #48	; 0x30
   1087c:	f000 809b 	beq.w	109b6 <_strtoull_r+0x18a>
   10880:	2b00      	cmp	r3, #0
   10882:	f000 80b9 	beq.w	109f8 <_strtoull_r+0x1cc>
   10886:	2c30      	cmp	r4, #48	; 0x30
   10888:	f000 80ad 	beq.w	109e6 <_strtoull_r+0x1ba>
   1088c:	220a      	movs	r2, #10
   1088e:	2300      	movs	r3, #0
   10890:	f04f 0b05 	mov.w	fp, #5
   10894:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10898:	f04f 0a0a 	mov.w	sl, #10
   1089c:	e00b      	b.n	108b6 <_strtoull_r+0x8a>
   1089e:	4652      	mov	r2, sl
   108a0:	ea4f 73e2 	mov.w	r3, r2, asr #31
   108a4:	f04f 30ff 	mov.w	r0, #4294967295
   108a8:	f04f 31ff 	mov.w	r1, #4294967295
   108ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
   108b0:	f001 f896 	bl	119e0 <__aeabi_uldivmod>
   108b4:	4693      	mov	fp, r2
   108b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   108ba:	f04f 30ff 	mov.w	r0, #4294967295
   108be:	f04f 31ff 	mov.w	r1, #4294967295
   108c2:	2700      	movs	r7, #0
   108c4:	f001 f88c 	bl	119e0 <__aeabi_uldivmod>
   108c8:	2200      	movs	r2, #0
   108ca:	2300      	movs	r3, #0
   108cc:	f8cd b004 	str.w	fp, [sp, #4]
   108d0:	f8cd a000 	str.w	sl, [sp]
   108d4:	4680      	mov	r8, r0
   108d6:	4689      	mov	r9, r1
   108d8:	1930      	adds	r0, r6, r4
   108da:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   108de:	7840      	ldrb	r0, [r0, #1]
   108e0:	f010 0f04 	tst.w	r0, #4
   108e4:	d108      	bne.n	108f8 <_strtoull_r+0xcc>
   108e6:	f010 0f03 	tst.w	r0, #3
   108ea:	d040      	beq.n	1096e <_strtoull_r+0x142>
   108ec:	f010 0f01 	tst.w	r0, #1
   108f0:	bf14      	ite	ne
   108f2:	2137      	movne	r1, #55	; 0x37
   108f4:	2157      	moveq	r1, #87	; 0x57
   108f6:	1a61      	subs	r1, r4, r1
   108f8:	ea83 0b09 	eor.w	fp, r3, r9
   108fc:	ea82 0a08 	eor.w	sl, r2, r8
   10900:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10904:	f8dd b000 	ldr.w	fp, [sp]
   10908:	458b      	cmp	fp, r1
   1090a:	dd30      	ble.n	1096e <_strtoull_r+0x142>
   1090c:	4590      	cmp	r8, r2
   1090e:	eb79 0003 	sbcs.w	r0, r9, r3
   10912:	bf2c      	ite	cs
   10914:	2000      	movcs	r0, #0
   10916:	2001      	movcc	r0, #1
   10918:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   1091c:	f04f 37ff 	mov.w	r7, #4294967295
   10920:	d122      	bne.n	10968 <_strtoull_r+0x13c>
   10922:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10926:	9805      	ldr	r0, [sp, #20]
   10928:	9c04      	ldr	r4, [sp, #16]
   1092a:	ea5a 0b0b 	orrs.w	fp, sl, fp
   1092e:	f8dd a004 	ldr.w	sl, [sp, #4]
   10932:	fb02 fc00 	mul.w	ip, r2, r0
   10936:	bf14      	ite	ne
   10938:	2000      	movne	r0, #0
   1093a:	2001      	moveq	r0, #1
   1093c:	4551      	cmp	r1, sl
   1093e:	bfd4      	ite	le
   10940:	2000      	movle	r0, #0
   10942:	f000 0001 	andgt.w	r0, r0, #1
   10946:	fba2 ab04 	umull	sl, fp, r2, r4
   1094a:	fb04 cc03 	mla	ip, r4, r3, ip
   1094e:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10952:	b948      	cbnz	r0, 10968 <_strtoull_r+0x13c>
   10954:	44e3      	add	fp, ip
   10956:	f8cd b00c 	str.w	fp, [sp, #12]
   1095a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   1095e:	2701      	movs	r7, #1
   10960:	eb1a 0201 	adds.w	r2, sl, r1
   10964:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10968:	f815 4b01 	ldrb.w	r4, [r5], #1
   1096c:	e7b4      	b.n	108d8 <_strtoull_r+0xac>
   1096e:	f1b7 3fff 	cmp.w	r7, #4294967295
   10972:	d013      	beq.n	1099c <_strtoull_r+0x170>
   10974:	9908      	ldr	r1, [sp, #32]
   10976:	b969      	cbnz	r1, 10994 <_strtoull_r+0x168>
   10978:	9c07      	ldr	r4, [sp, #28]
   1097a:	b11c      	cbz	r4, 10984 <_strtoull_r+0x158>
   1097c:	b93f      	cbnz	r7, 1098e <_strtoull_r+0x162>
   1097e:	9906      	ldr	r1, [sp, #24]
   10980:	9807      	ldr	r0, [sp, #28]
   10982:	6001      	str	r1, [r0, #0]
   10984:	4619      	mov	r1, r3
   10986:	4610      	mov	r0, r2
   10988:	b00b      	add	sp, #44	; 0x2c
   1098a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1098e:	3d01      	subs	r5, #1
   10990:	9506      	str	r5, [sp, #24]
   10992:	e7f4      	b.n	1097e <_strtoull_r+0x152>
   10994:	4252      	negs	r2, r2
   10996:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1099a:	e7ed      	b.n	10978 <_strtoull_r+0x14c>
   1099c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1099e:	2322      	movs	r3, #34	; 0x22
   109a0:	f04f 32ff 	mov.w	r2, #4294967295
   109a4:	6003      	str	r3, [r0, #0]
   109a6:	f04f 33ff 	mov.w	r3, #4294967295
   109aa:	e7e5      	b.n	10978 <_strtoull_r+0x14c>
   109ac:	f815 4b01 	ldrb.w	r4, [r5], #1
   109b0:	2001      	movs	r0, #1
   109b2:	9008      	str	r0, [sp, #32]
   109b4:	e756      	b.n	10864 <_strtoull_r+0x38>
   109b6:	782a      	ldrb	r2, [r5, #0]
   109b8:	2a78      	cmp	r2, #120	; 0x78
   109ba:	bf14      	ite	ne
   109bc:	2100      	movne	r1, #0
   109be:	2101      	moveq	r1, #1
   109c0:	2a58      	cmp	r2, #88	; 0x58
   109c2:	bf14      	ite	ne
   109c4:	460a      	movne	r2, r1
   109c6:	f041 0201 	orreq.w	r2, r1, #1
   109ca:	2a00      	cmp	r2, #0
   109cc:	f43f af58 	beq.w	10880 <_strtoull_r+0x54>
   109d0:	786c      	ldrb	r4, [r5, #1]
   109d2:	2210      	movs	r2, #16
   109d4:	2300      	movs	r3, #0
   109d6:	3502      	adds	r5, #2
   109d8:	f04f 0b0f 	mov.w	fp, #15
   109dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
   109e0:	f04f 0a10 	mov.w	sl, #16
   109e4:	e767      	b.n	108b6 <_strtoull_r+0x8a>
   109e6:	2008      	movs	r0, #8
   109e8:	2100      	movs	r1, #0
   109ea:	f04f 0b07 	mov.w	fp, #7
   109ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
   109f2:	f04f 0a08 	mov.w	sl, #8
   109f6:	e75e      	b.n	108b6 <_strtoull_r+0x8a>
   109f8:	4650      	mov	r0, sl
   109fa:	ea4f 71e0 	mov.w	r1, r0, asr #31
   109fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10a02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10a06:	f04f 30ff 	mov.w	r0, #4294967295
   10a0a:	f04f 31ff 	mov.w	r1, #4294967295
   10a0e:	f000 ffe7 	bl	119e0 <__aeabi_uldivmod>
   10a12:	4693      	mov	fp, r2
   10a14:	e74f      	b.n	108b6 <_strtoull_r+0x8a>
   10a16:	bf00      	nop

00010a18 <_calloc_r>:
   10a18:	b538      	push	{r3, r4, r5, lr}
   10a1a:	fb01 f102 	mul.w	r1, r1, r2
   10a1e:	f7fc ff97 	bl	d950 <_malloc_r>
   10a22:	4604      	mov	r4, r0
   10a24:	b1f8      	cbz	r0, 10a66 <_calloc_r+0x4e>
   10a26:	f850 2c04 	ldr.w	r2, [r0, #-4]
   10a2a:	f022 0203 	bic.w	r2, r2, #3
   10a2e:	3a04      	subs	r2, #4
   10a30:	2a24      	cmp	r2, #36	; 0x24
   10a32:	d81a      	bhi.n	10a6a <_calloc_r+0x52>
   10a34:	2a13      	cmp	r2, #19
   10a36:	4603      	mov	r3, r0
   10a38:	d90f      	bls.n	10a5a <_calloc_r+0x42>
   10a3a:	2100      	movs	r1, #0
   10a3c:	f840 1b04 	str.w	r1, [r0], #4
   10a40:	1d03      	adds	r3, r0, #4
   10a42:	2a1b      	cmp	r2, #27
   10a44:	6061      	str	r1, [r4, #4]
   10a46:	d908      	bls.n	10a5a <_calloc_r+0x42>
   10a48:	1d1d      	adds	r5, r3, #4
   10a4a:	6041      	str	r1, [r0, #4]
   10a4c:	6059      	str	r1, [r3, #4]
   10a4e:	1d2b      	adds	r3, r5, #4
   10a50:	2a24      	cmp	r2, #36	; 0x24
   10a52:	bf02      	ittt	eq
   10a54:	6069      	streq	r1, [r5, #4]
   10a56:	6059      	streq	r1, [r3, #4]
   10a58:	3308      	addeq	r3, #8
   10a5a:	461a      	mov	r2, r3
   10a5c:	2100      	movs	r1, #0
   10a5e:	f842 1b04 	str.w	r1, [r2], #4
   10a62:	6059      	str	r1, [r3, #4]
   10a64:	6051      	str	r1, [r2, #4]
   10a66:	4620      	mov	r0, r4
   10a68:	bd38      	pop	{r3, r4, r5, pc}
   10a6a:	2100      	movs	r1, #0
   10a6c:	f7fd fbea 	bl	e244 <memset>
   10a70:	4620      	mov	r0, r4
   10a72:	bd38      	pop	{r3, r4, r5, pc}

00010a74 <_close_r>:
   10a74:	b538      	push	{r3, r4, r5, lr}
   10a76:	f240 7474 	movw	r4, #1908	; 0x774
   10a7a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10a7e:	4605      	mov	r5, r0
   10a80:	4608      	mov	r0, r1
   10a82:	2300      	movs	r3, #0
   10a84:	6023      	str	r3, [r4, #0]
   10a86:	f7f6 f9d7 	bl	6e38 <_close>
   10a8a:	f1b0 3fff 	cmp.w	r0, #4294967295
   10a8e:	d000      	beq.n	10a92 <_close_r+0x1e>
   10a90:	bd38      	pop	{r3, r4, r5, pc}
   10a92:	6823      	ldr	r3, [r4, #0]
   10a94:	2b00      	cmp	r3, #0
   10a96:	d0fb      	beq.n	10a90 <_close_r+0x1c>
   10a98:	602b      	str	r3, [r5, #0]
   10a9a:	bd38      	pop	{r3, r4, r5, pc}

00010a9c <_fclose_r>:
   10a9c:	b570      	push	{r4, r5, r6, lr}
   10a9e:	4605      	mov	r5, r0
   10aa0:	460c      	mov	r4, r1
   10aa2:	2900      	cmp	r1, #0
   10aa4:	d04b      	beq.n	10b3e <_fclose_r+0xa2>
   10aa6:	f7fc fa8b 	bl	cfc0 <__sfp_lock_acquire>
   10aaa:	b115      	cbz	r5, 10ab2 <_fclose_r+0x16>
   10aac:	69ab      	ldr	r3, [r5, #24]
   10aae:	2b00      	cmp	r3, #0
   10ab0:	d048      	beq.n	10b44 <_fclose_r+0xa8>
   10ab2:	f242 7334 	movw	r3, #10036	; 0x2734
   10ab6:	f2c0 0301 	movt	r3, #1
   10aba:	429c      	cmp	r4, r3
   10abc:	bf08      	it	eq
   10abe:	686c      	ldreq	r4, [r5, #4]
   10ac0:	d00e      	beq.n	10ae0 <_fclose_r+0x44>
   10ac2:	f242 7354 	movw	r3, #10068	; 0x2754
   10ac6:	f2c0 0301 	movt	r3, #1
   10aca:	429c      	cmp	r4, r3
   10acc:	bf08      	it	eq
   10ace:	68ac      	ldreq	r4, [r5, #8]
   10ad0:	d006      	beq.n	10ae0 <_fclose_r+0x44>
   10ad2:	f242 7374 	movw	r3, #10100	; 0x2774
   10ad6:	f2c0 0301 	movt	r3, #1
   10ada:	429c      	cmp	r4, r3
   10adc:	bf08      	it	eq
   10ade:	68ec      	ldreq	r4, [r5, #12]
   10ae0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   10ae4:	b33e      	cbz	r6, 10b36 <_fclose_r+0x9a>
   10ae6:	4628      	mov	r0, r5
   10ae8:	4621      	mov	r1, r4
   10aea:	f7fc f9ad 	bl	ce48 <_fflush_r>
   10aee:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10af0:	4606      	mov	r6, r0
   10af2:	b13b      	cbz	r3, 10b04 <_fclose_r+0x68>
   10af4:	4628      	mov	r0, r5
   10af6:	6a21      	ldr	r1, [r4, #32]
   10af8:	4798      	blx	r3
   10afa:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   10afe:	bf28      	it	cs
   10b00:	f04f 36ff 	movcs.w	r6, #4294967295
   10b04:	89a3      	ldrh	r3, [r4, #12]
   10b06:	f013 0f80 	tst.w	r3, #128	; 0x80
   10b0a:	d11f      	bne.n	10b4c <_fclose_r+0xb0>
   10b0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   10b0e:	b141      	cbz	r1, 10b22 <_fclose_r+0x86>
   10b10:	f104 0344 	add.w	r3, r4, #68	; 0x44
   10b14:	4299      	cmp	r1, r3
   10b16:	d002      	beq.n	10b1e <_fclose_r+0x82>
   10b18:	4628      	mov	r0, r5
   10b1a:	f7fc fb89 	bl	d230 <_free_r>
   10b1e:	2300      	movs	r3, #0
   10b20:	6363      	str	r3, [r4, #52]	; 0x34
   10b22:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10b24:	b121      	cbz	r1, 10b30 <_fclose_r+0x94>
   10b26:	4628      	mov	r0, r5
   10b28:	f7fc fb82 	bl	d230 <_free_r>
   10b2c:	2300      	movs	r3, #0
   10b2e:	64a3      	str	r3, [r4, #72]	; 0x48
   10b30:	f04f 0300 	mov.w	r3, #0
   10b34:	81a3      	strh	r3, [r4, #12]
   10b36:	f7fc fa45 	bl	cfc4 <__sfp_lock_release>
   10b3a:	4630      	mov	r0, r6
   10b3c:	bd70      	pop	{r4, r5, r6, pc}
   10b3e:	460e      	mov	r6, r1
   10b40:	4630      	mov	r0, r6
   10b42:	bd70      	pop	{r4, r5, r6, pc}
   10b44:	4628      	mov	r0, r5
   10b46:	f7fc faef 	bl	d128 <__sinit>
   10b4a:	e7b2      	b.n	10ab2 <_fclose_r+0x16>
   10b4c:	4628      	mov	r0, r5
   10b4e:	6921      	ldr	r1, [r4, #16]
   10b50:	f7fc fb6e 	bl	d230 <_free_r>
   10b54:	e7da      	b.n	10b0c <_fclose_r+0x70>
   10b56:	bf00      	nop

00010b58 <fclose>:
   10b58:	f240 036c 	movw	r3, #108	; 0x6c
   10b5c:	4601      	mov	r1, r0
   10b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b62:	6818      	ldr	r0, [r3, #0]
   10b64:	e79a      	b.n	10a9c <_fclose_r>
   10b66:	bf00      	nop

00010b68 <_fstat_r>:
   10b68:	b538      	push	{r3, r4, r5, lr}
   10b6a:	f240 7474 	movw	r4, #1908	; 0x774
   10b6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10b72:	4605      	mov	r5, r0
   10b74:	4608      	mov	r0, r1
   10b76:	4611      	mov	r1, r2
   10b78:	2300      	movs	r3, #0
   10b7a:	6023      	str	r3, [r4, #0]
   10b7c:	f7f6 f98e 	bl	6e9c <_fstat>
   10b80:	f1b0 3fff 	cmp.w	r0, #4294967295
   10b84:	d000      	beq.n	10b88 <_fstat_r+0x20>
   10b86:	bd38      	pop	{r3, r4, r5, pc}
   10b88:	6823      	ldr	r3, [r4, #0]
   10b8a:	2b00      	cmp	r3, #0
   10b8c:	d0fb      	beq.n	10b86 <_fstat_r+0x1e>
   10b8e:	602b      	str	r3, [r5, #0]
   10b90:	bd38      	pop	{r3, r4, r5, pc}
   10b92:	bf00      	nop

00010b94 <__hexdig_init>:
   10b94:	f642 1048 	movw	r0, #10568	; 0x2948
   10b98:	f240 6374 	movw	r3, #1652	; 0x674
   10b9c:	f2c0 0001 	movt	r0, #1
   10ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ba4:	2110      	movs	r1, #16
   10ba6:	2230      	movs	r2, #48	; 0x30
   10ba8:	54d1      	strb	r1, [r2, r3]
   10baa:	3101      	adds	r1, #1
   10bac:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10bb0:	b2c9      	uxtb	r1, r1
   10bb2:	2a00      	cmp	r2, #0
   10bb4:	d1f8      	bne.n	10ba8 <__hexdig_init+0x14>
   10bb6:	f642 1040 	movw	r0, #10560	; 0x2940
   10bba:	211a      	movs	r1, #26
   10bbc:	f2c0 0001 	movt	r0, #1
   10bc0:	2261      	movs	r2, #97	; 0x61
   10bc2:	54d1      	strb	r1, [r2, r3]
   10bc4:	3101      	adds	r1, #1
   10bc6:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10bca:	b2c9      	uxtb	r1, r1
   10bcc:	2a00      	cmp	r2, #0
   10bce:	d1f8      	bne.n	10bc2 <__hexdig_init+0x2e>
   10bd0:	f642 1038 	movw	r0, #10552	; 0x2938
   10bd4:	211a      	movs	r1, #26
   10bd6:	f2c0 0001 	movt	r0, #1
   10bda:	2241      	movs	r2, #65	; 0x41
   10bdc:	54d1      	strb	r1, [r2, r3]
   10bde:	3101      	adds	r1, #1
   10be0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10be4:	b2c9      	uxtb	r1, r1
   10be6:	2a00      	cmp	r2, #0
   10be8:	d1f8      	bne.n	10bdc <__hexdig_init+0x48>
   10bea:	4770      	bx	lr

00010bec <rshift>:
   10bec:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   10bf0:	6904      	ldr	r4, [r0, #16]
   10bf2:	114b      	asrs	r3, r1, #5
   10bf4:	f100 0214 	add.w	r2, r0, #20
   10bf8:	42a3      	cmp	r3, r4
   10bfa:	4617      	mov	r7, r2
   10bfc:	da27      	bge.n	10c4e <rshift+0x62>
   10bfe:	3304      	adds	r3, #4
   10c00:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   10c04:	3414      	adds	r4, #20
   10c06:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   10c0a:	1d1d      	adds	r5, r3, #4
   10c0c:	f011 011f 	ands.w	r1, r1, #31
   10c10:	d025      	beq.n	10c5e <rshift+0x72>
   10c12:	685e      	ldr	r6, [r3, #4]
   10c14:	1d2b      	adds	r3, r5, #4
   10c16:	f1c1 0820 	rsb	r8, r1, #32
   10c1a:	40ce      	lsrs	r6, r1
   10c1c:	429c      	cmp	r4, r3
   10c1e:	d914      	bls.n	10c4a <rshift+0x5e>
   10c20:	f04f 0c00 	mov.w	ip, #0
   10c24:	681f      	ldr	r7, [r3, #0]
   10c26:	fa07 f708 	lsl.w	r7, r7, r8
   10c2a:	433e      	orrs	r6, r7
   10c2c:	f842 600c 	str.w	r6, [r2, ip]
   10c30:	f853 6b04 	ldr.w	r6, [r3], #4
   10c34:	f10c 0c04 	add.w	ip, ip, #4
   10c38:	40ce      	lsrs	r6, r1
   10c3a:	429c      	cmp	r4, r3
   10c3c:	d8f2      	bhi.n	10c24 <rshift+0x38>
   10c3e:	1b67      	subs	r7, r4, r5
   10c40:	3f05      	subs	r7, #5
   10c42:	f027 0703 	bic.w	r7, r7, #3
   10c46:	19c7      	adds	r7, r0, r7
   10c48:	3718      	adds	r7, #24
   10c4a:	603e      	str	r6, [r7, #0]
   10c4c:	b9b6      	cbnz	r6, 10c7c <rshift+0x90>
   10c4e:	1aba      	subs	r2, r7, r2
   10c50:	1092      	asrs	r2, r2, #2
   10c52:	6102      	str	r2, [r0, #16]
   10c54:	b902      	cbnz	r2, 10c58 <rshift+0x6c>
   10c56:	6142      	str	r2, [r0, #20]
   10c58:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   10c5c:	4770      	bx	lr
   10c5e:	42ac      	cmp	r4, r5
   10c60:	d9f5      	bls.n	10c4e <rshift+0x62>
   10c62:	586b      	ldr	r3, [r5, r1]
   10c64:	5053      	str	r3, [r2, r1]
   10c66:	3104      	adds	r1, #4
   10c68:	194b      	adds	r3, r1, r5
   10c6a:	429c      	cmp	r4, r3
   10c6c:	d8f9      	bhi.n	10c62 <rshift+0x76>
   10c6e:	43ef      	mvns	r7, r5
   10c70:	193f      	adds	r7, r7, r4
   10c72:	f027 0703 	bic.w	r7, r7, #3
   10c76:	19c7      	adds	r7, r0, r7
   10c78:	3718      	adds	r7, #24
   10c7a:	e7e8      	b.n	10c4e <rshift+0x62>
   10c7c:	3704      	adds	r7, #4
   10c7e:	e7e6      	b.n	10c4e <rshift+0x62>

00010c80 <__gethex>:
   10c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c84:	f240 6474 	movw	r4, #1652	; 0x674
   10c88:	b085      	sub	sp, #20
   10c8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10c8e:	4693      	mov	fp, r2
   10c90:	9302      	str	r3, [sp, #8]
   10c92:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10c96:	9001      	str	r0, [sp, #4]
   10c98:	2b00      	cmp	r3, #0
   10c9a:	f000 8105 	beq.w	10ea8 <__gethex+0x228>
   10c9e:	680b      	ldr	r3, [r1, #0]
   10ca0:	1c9e      	adds	r6, r3, #2
   10ca2:	f893 c002 	ldrb.w	ip, [r3, #2]
   10ca6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10caa:	f040 81cc 	bne.w	11046 <__gethex+0x3c6>
   10cae:	3303      	adds	r3, #3
   10cb0:	2000      	movs	r0, #0
   10cb2:	461e      	mov	r6, r3
   10cb4:	f813 cb01 	ldrb.w	ip, [r3], #1
   10cb8:	3001      	adds	r0, #1
   10cba:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10cbe:	d0f8      	beq.n	10cb2 <__gethex+0x32>
   10cc0:	f814 500c 	ldrb.w	r5, [r4, ip]
   10cc4:	f240 6274 	movw	r2, #1652	; 0x674
   10cc8:	f2c2 0200 	movt	r2, #8192	; 0x2000
   10ccc:	2d00      	cmp	r5, #0
   10cce:	d03a      	beq.n	10d46 <__gethex+0xc6>
   10cd0:	f04f 0800 	mov.w	r8, #0
   10cd4:	4633      	mov	r3, r6
   10cd6:	4645      	mov	r5, r8
   10cd8:	7832      	ldrb	r2, [r6, #0]
   10cda:	e001      	b.n	10ce0 <__gethex+0x60>
   10cdc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10ce0:	5ca7      	ldrb	r7, [r4, r2]
   10ce2:	2f00      	cmp	r7, #0
   10ce4:	d1fa      	bne.n	10cdc <__gethex+0x5c>
   10ce6:	f1d5 0c01 	rsbs	ip, r5, #1
   10cea:	bf38      	it	cc
   10cec:	f04f 0c00 	movcc.w	ip, #0
   10cf0:	2a2e      	cmp	r2, #46	; 0x2e
   10cf2:	bf14      	ite	ne
   10cf4:	2200      	movne	r2, #0
   10cf6:	f00c 0201 	andeq.w	r2, ip, #1
   10cfa:	b162      	cbz	r2, 10d16 <__gethex+0x96>
   10cfc:	785a      	ldrb	r2, [r3, #1]
   10cfe:	1c5f      	adds	r7, r3, #1
   10d00:	5ca3      	ldrb	r3, [r4, r2]
   10d02:	2b00      	cmp	r3, #0
   10d04:	f000 81e0 	beq.w	110c8 <__gethex+0x448>
   10d08:	463b      	mov	r3, r7
   10d0a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10d0e:	5ca2      	ldrb	r2, [r4, r2]
   10d10:	2a00      	cmp	r2, #0
   10d12:	d1fa      	bne.n	10d0a <__gethex+0x8a>
   10d14:	463d      	mov	r5, r7
   10d16:	461f      	mov	r7, r3
   10d18:	2d00      	cmp	r5, #0
   10d1a:	f000 8159 	beq.w	10fd0 <__gethex+0x350>
   10d1e:	1bed      	subs	r5, r5, r7
   10d20:	783b      	ldrb	r3, [r7, #0]
   10d22:	00ad      	lsls	r5, r5, #2
   10d24:	2b50      	cmp	r3, #80	; 0x50
   10d26:	d018      	beq.n	10d5a <__gethex+0xda>
   10d28:	2b70      	cmp	r3, #112	; 0x70
   10d2a:	d016      	beq.n	10d5a <__gethex+0xda>
   10d2c:	463a      	mov	r2, r7
   10d2e:	600a      	str	r2, [r1, #0]
   10d30:	f1b8 0f00 	cmp.w	r8, #0
   10d34:	d04d      	beq.n	10dd2 <__gethex+0x152>
   10d36:	2800      	cmp	r0, #0
   10d38:	bf0c      	ite	eq
   10d3a:	2406      	moveq	r4, #6
   10d3c:	2400      	movne	r4, #0
   10d3e:	4620      	mov	r0, r4
   10d40:	b005      	add	sp, #20
   10d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d46:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   10d4a:	f000 812c 	beq.w	10fa6 <__gethex+0x326>
   10d4e:	7833      	ldrb	r3, [r6, #0]
   10d50:	4637      	mov	r7, r6
   10d52:	f04f 0801 	mov.w	r8, #1
   10d56:	2b50      	cmp	r3, #80	; 0x50
   10d58:	d1e6      	bne.n	10d28 <__gethex+0xa8>
   10d5a:	787b      	ldrb	r3, [r7, #1]
   10d5c:	f107 0901 	add.w	r9, r7, #1
   10d60:	2b2b      	cmp	r3, #43	; 0x2b
   10d62:	f000 8149 	beq.w	10ff8 <__gethex+0x378>
   10d66:	2b2d      	cmp	r3, #45	; 0x2d
   10d68:	f000 8141 	beq.w	10fee <__gethex+0x36e>
   10d6c:	2200      	movs	r2, #0
   10d6e:	9203      	str	r2, [sp, #12]
   10d70:	f814 c003 	ldrb.w	ip, [r4, r3]
   10d74:	f240 6374 	movw	r3, #1652	; 0x674
   10d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d7c:	f1bc 0f00 	cmp.w	ip, #0
   10d80:	d0d4      	beq.n	10d2c <__gethex+0xac>
   10d82:	f1bc 0f19 	cmp.w	ip, #25
   10d86:	dcd1      	bgt.n	10d2c <__gethex+0xac>
   10d88:	f899 a001 	ldrb.w	sl, [r9, #1]
   10d8c:	f1ac 0c10 	sub.w	ip, ip, #16
   10d90:	f109 0201 	add.w	r2, r9, #1
   10d94:	f813 300a 	ldrb.w	r3, [r3, sl]
   10d98:	b193      	cbz	r3, 10dc0 <__gethex+0x140>
   10d9a:	2b19      	cmp	r3, #25
   10d9c:	dc10      	bgt.n	10dc0 <__gethex+0x140>
   10d9e:	46a9      	mov	r9, r5
   10da0:	e001      	b.n	10da6 <__gethex+0x126>
   10da2:	2b19      	cmp	r3, #25
   10da4:	dc0b      	bgt.n	10dbe <__gethex+0x13e>
   10da6:	f812 af01 	ldrb.w	sl, [r2, #1]!
   10daa:	f1a3 0510 	sub.w	r5, r3, #16
   10dae:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   10db2:	f814 300a 	ldrb.w	r3, [r4, sl]
   10db6:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   10dba:	2b00      	cmp	r3, #0
   10dbc:	d1f1      	bne.n	10da2 <__gethex+0x122>
   10dbe:	464d      	mov	r5, r9
   10dc0:	9b03      	ldr	r3, [sp, #12]
   10dc2:	b10b      	cbz	r3, 10dc8 <__gethex+0x148>
   10dc4:	f1cc 0c00 	rsb	ip, ip, #0
   10dc8:	4465      	add	r5, ip
   10dca:	600a      	str	r2, [r1, #0]
   10dcc:	f1b8 0f00 	cmp.w	r8, #0
   10dd0:	d1b1      	bne.n	10d36 <__gethex+0xb6>
   10dd2:	1e7b      	subs	r3, r7, #1
   10dd4:	4641      	mov	r1, r8
   10dd6:	1b9b      	subs	r3, r3, r6
   10dd8:	2b07      	cmp	r3, #7
   10dda:	dd03      	ble.n	10de4 <__gethex+0x164>
   10ddc:	105b      	asrs	r3, r3, #1
   10dde:	3101      	adds	r1, #1
   10de0:	2b07      	cmp	r3, #7
   10de2:	dcfb      	bgt.n	10ddc <__gethex+0x15c>
   10de4:	9801      	ldr	r0, [sp, #4]
   10de6:	f7fd fc43 	bl	e670 <_Balloc>
   10dea:	42be      	cmp	r6, r7
   10dec:	4680      	mov	r8, r0
   10dee:	f100 0a14 	add.w	sl, r0, #20
   10df2:	f080 8164 	bcs.w	110be <__gethex+0x43e>
   10df6:	2300      	movs	r3, #0
   10df8:	46ac      	mov	ip, r5
   10dfa:	461a      	mov	r2, r3
   10dfc:	4655      	mov	r5, sl
   10dfe:	e009      	b.n	10e14 <__gethex+0x194>
   10e00:	5c61      	ldrb	r1, [r4, r1]
   10e02:	f001 010f 	and.w	r1, r1, #15
   10e06:	fa11 f202 	lsls.w	r2, r1, r2
   10e0a:	4313      	orrs	r3, r2
   10e0c:	3f01      	subs	r7, #1
   10e0e:	4602      	mov	r2, r0
   10e10:	42be      	cmp	r6, r7
   10e12:	d210      	bcs.n	10e36 <__gethex+0x1b6>
   10e14:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   10e18:	1d10      	adds	r0, r2, #4
   10e1a:	292e      	cmp	r1, #46	; 0x2e
   10e1c:	bf08      	it	eq
   10e1e:	4610      	moveq	r0, r2
   10e20:	d0f4      	beq.n	10e0c <__gethex+0x18c>
   10e22:	2a20      	cmp	r2, #32
   10e24:	d1ec      	bne.n	10e00 <__gethex+0x180>
   10e26:	f845 3b04 	str.w	r3, [r5], #4
   10e2a:	2300      	movs	r3, #0
   10e2c:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   10e30:	461a      	mov	r2, r3
   10e32:	2004      	movs	r0, #4
   10e34:	e7e4      	b.n	10e00 <__gethex+0x180>
   10e36:	462a      	mov	r2, r5
   10e38:	4665      	mov	r5, ip
   10e3a:	4694      	mov	ip, r2
   10e3c:	4662      	mov	r2, ip
   10e3e:	4618      	mov	r0, r3
   10e40:	f842 3b04 	str.w	r3, [r2], #4
   10e44:	ebca 0402 	rsb	r4, sl, r2
   10e48:	10a4      	asrs	r4, r4, #2
   10e4a:	f8c8 4010 	str.w	r4, [r8, #16]
   10e4e:	f7fd fa67 	bl	e320 <__hi0bits>
   10e52:	f8db 6000 	ldr.w	r6, [fp]
   10e56:	0164      	lsls	r4, r4, #5
   10e58:	1a24      	subs	r4, r4, r0
   10e5a:	42b4      	cmp	r4, r6
   10e5c:	f300 80d1 	bgt.w	11002 <__gethex+0x382>
   10e60:	f2c0 80ab 	blt.w	10fba <__gethex+0x33a>
   10e64:	2700      	movs	r7, #0
   10e66:	f8db 3008 	ldr.w	r3, [fp, #8]
   10e6a:	429d      	cmp	r5, r3
   10e6c:	f300 8092 	bgt.w	10f94 <__gethex+0x314>
   10e70:	f8db 3004 	ldr.w	r3, [fp, #4]
   10e74:	429d      	cmp	r5, r3
   10e76:	f280 809e 	bge.w	10fb6 <__gethex+0x336>
   10e7a:	1b5c      	subs	r4, r3, r5
   10e7c:	42a6      	cmp	r6, r4
   10e7e:	dc18      	bgt.n	10eb2 <__gethex+0x232>
   10e80:	f8db 200c 	ldr.w	r2, [fp, #12]
   10e84:	2a02      	cmp	r2, #2
   10e86:	f000 80f9 	beq.w	1107c <__gethex+0x3fc>
   10e8a:	2a03      	cmp	r2, #3
   10e8c:	f000 8135 	beq.w	110fa <__gethex+0x47a>
   10e90:	2a01      	cmp	r2, #1
   10e92:	f000 8123 	beq.w	110dc <__gethex+0x45c>
   10e96:	9801      	ldr	r0, [sp, #4]
   10e98:	4641      	mov	r1, r8
   10e9a:	f7fd fbcd 	bl	e638 <_Bfree>
   10e9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10ea0:	2300      	movs	r3, #0
   10ea2:	2450      	movs	r4, #80	; 0x50
   10ea4:	6013      	str	r3, [r2, #0]
   10ea6:	e74a      	b.n	10d3e <__gethex+0xbe>
   10ea8:	9100      	str	r1, [sp, #0]
   10eaa:	f7ff fe73 	bl	10b94 <__hexdig_init>
   10eae:	9900      	ldr	r1, [sp, #0]
   10eb0:	e6f5      	b.n	10c9e <__gethex+0x1e>
   10eb2:	1e65      	subs	r5, r4, #1
   10eb4:	2f00      	cmp	r7, #0
   10eb6:	f040 80d9 	bne.w	1106c <__gethex+0x3ec>
   10eba:	2d00      	cmp	r5, #0
   10ebc:	dd04      	ble.n	10ec8 <__gethex+0x248>
   10ebe:	4640      	mov	r0, r8
   10ec0:	4629      	mov	r1, r5
   10ec2:	f7fd fb8d 	bl	e5e0 <__any_on>
   10ec6:	4607      	mov	r7, r0
   10ec8:	116b      	asrs	r3, r5, #5
   10eca:	2201      	movs	r2, #1
   10ecc:	f005 051f 	and.w	r5, r5, #31
   10ed0:	4621      	mov	r1, r4
   10ed2:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   10ed6:	40aa      	lsls	r2, r5
   10ed8:	4640      	mov	r0, r8
   10eda:	421a      	tst	r2, r3
   10edc:	bf18      	it	ne
   10ede:	f047 0702 	orrne.w	r7, r7, #2
   10ee2:	f7ff fe83 	bl	10bec <rshift>
   10ee6:	f8db 5004 	ldr.w	r5, [fp, #4]
   10eea:	1b36      	subs	r6, r6, r4
   10eec:	2402      	movs	r4, #2
   10eee:	2f00      	cmp	r7, #0
   10ef0:	d077      	beq.n	10fe2 <__gethex+0x362>
   10ef2:	f8db 300c 	ldr.w	r3, [fp, #12]
   10ef6:	2b02      	cmp	r3, #2
   10ef8:	d06c      	beq.n	10fd4 <__gethex+0x354>
   10efa:	2b03      	cmp	r3, #3
   10efc:	f000 80e9 	beq.w	110d2 <__gethex+0x452>
   10f00:	2b01      	cmp	r3, #1
   10f02:	d16c      	bne.n	10fde <__gethex+0x35e>
   10f04:	f017 0f02 	tst.w	r7, #2
   10f08:	d069      	beq.n	10fde <__gethex+0x35e>
   10f0a:	f8da 3000 	ldr.w	r3, [sl]
   10f0e:	431f      	orrs	r7, r3
   10f10:	f017 0f01 	tst.w	r7, #1
   10f14:	d063      	beq.n	10fde <__gethex+0x35e>
   10f16:	f8d8 7010 	ldr.w	r7, [r8, #16]
   10f1a:	4653      	mov	r3, sl
   10f1c:	2000      	movs	r0, #0
   10f1e:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   10f22:	3114      	adds	r1, #20
   10f24:	681a      	ldr	r2, [r3, #0]
   10f26:	f1b2 3fff 	cmp.w	r2, #4294967295
   10f2a:	f040 80ed 	bne.w	11108 <__gethex+0x488>
   10f2e:	f843 0b04 	str.w	r0, [r3], #4
   10f32:	4299      	cmp	r1, r3
   10f34:	d8f6      	bhi.n	10f24 <__gethex+0x2a4>
   10f36:	f8d8 2008 	ldr.w	r2, [r8, #8]
   10f3a:	463b      	mov	r3, r7
   10f3c:	4297      	cmp	r7, r2
   10f3e:	bfb8      	it	lt
   10f40:	46c2      	movlt	sl, r8
   10f42:	f280 80e4 	bge.w	1110e <__gethex+0x48e>
   10f46:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   10f4a:	46d0      	mov	r8, sl
   10f4c:	3301      	adds	r3, #1
   10f4e:	f8ca 3010 	str.w	r3, [sl, #16]
   10f52:	2301      	movs	r3, #1
   10f54:	6153      	str	r3, [r2, #20]
   10f56:	2c02      	cmp	r4, #2
   10f58:	f000 80a0 	beq.w	1109c <__gethex+0x41c>
   10f5c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   10f60:	429f      	cmp	r7, r3
   10f62:	db0d      	blt.n	10f80 <__gethex+0x300>
   10f64:	f016 061f 	ands.w	r6, r6, #31
   10f68:	f000 80a7 	beq.w	110ba <__gethex+0x43a>
   10f6c:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   10f70:	f1c6 0620 	rsb	r6, r6, #32
   10f74:	6938      	ldr	r0, [r7, #16]
   10f76:	f7fd f9d3 	bl	e320 <__hi0bits>
   10f7a:	42b0      	cmp	r0, r6
   10f7c:	f280 809d 	bge.w	110ba <__gethex+0x43a>
   10f80:	2101      	movs	r1, #1
   10f82:	4640      	mov	r0, r8
   10f84:	f7ff fe32 	bl	10bec <rshift>
   10f88:	f8db 3008 	ldr.w	r3, [fp, #8]
   10f8c:	3501      	adds	r5, #1
   10f8e:	429d      	cmp	r5, r3
   10f90:	f340 8093 	ble.w	110ba <__gethex+0x43a>
   10f94:	9801      	ldr	r0, [sp, #4]
   10f96:	4641      	mov	r1, r8
   10f98:	f7fd fb4e 	bl	e638 <_Bfree>
   10f9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10f9e:	2300      	movs	r3, #0
   10fa0:	24a3      	movs	r4, #163	; 0xa3
   10fa2:	6013      	str	r3, [r2, #0]
   10fa4:	e6cb      	b.n	10d3e <__gethex+0xbe>
   10fa6:	7873      	ldrb	r3, [r6, #1]
   10fa8:	1c77      	adds	r7, r6, #1
   10faa:	5cd5      	ldrb	r5, [r2, r3]
   10fac:	2d00      	cmp	r5, #0
   10fae:	d14c      	bne.n	1104a <__gethex+0x3ca>
   10fb0:	f04f 0801 	mov.w	r8, #1
   10fb4:	e6b6      	b.n	10d24 <__gethex+0xa4>
   10fb6:	2401      	movs	r4, #1
   10fb8:	e799      	b.n	10eee <__gethex+0x26e>
   10fba:	1b34      	subs	r4, r6, r4
   10fbc:	4641      	mov	r1, r8
   10fbe:	9801      	ldr	r0, [sp, #4]
   10fc0:	4622      	mov	r2, r4
   10fc2:	f7fd fc6f 	bl	e8a4 <__lshift>
   10fc6:	1b2d      	subs	r5, r5, r4
   10fc8:	4680      	mov	r8, r0
   10fca:	f100 0a14 	add.w	sl, r0, #20
   10fce:	e749      	b.n	10e64 <__gethex+0x1e4>
   10fd0:	783b      	ldrb	r3, [r7, #0]
   10fd2:	e6a7      	b.n	10d24 <__gethex+0xa4>
   10fd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   10fd6:	f1c2 0301 	rsb	r3, r2, #1
   10fda:	2b00      	cmp	r3, #0
   10fdc:	d19b      	bne.n	10f16 <__gethex+0x296>
   10fde:	f044 0410 	orr.w	r4, r4, #16
   10fe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10fe4:	9a02      	ldr	r2, [sp, #8]
   10fe6:	f8c3 8000 	str.w	r8, [r3]
   10fea:	6015      	str	r5, [r2, #0]
   10fec:	e6a7      	b.n	10d3e <__gethex+0xbe>
   10fee:	2201      	movs	r2, #1
   10ff0:	9203      	str	r2, [sp, #12]
   10ff2:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   10ff6:	e6bb      	b.n	10d70 <__gethex+0xf0>
   10ff8:	2300      	movs	r3, #0
   10ffa:	9303      	str	r3, [sp, #12]
   10ffc:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11000:	e6b6      	b.n	10d70 <__gethex+0xf0>
   11002:	1ba4      	subs	r4, r4, r6
   11004:	4640      	mov	r0, r8
   11006:	4621      	mov	r1, r4
   11008:	f7fd faea 	bl	e5e0 <__any_on>
   1100c:	4607      	mov	r7, r0
   1100e:	b1a0      	cbz	r0, 1103a <__gethex+0x3ba>
   11010:	1e61      	subs	r1, r4, #1
   11012:	2701      	movs	r7, #1
   11014:	f001 021f 	and.w	r2, r1, #31
   11018:	114b      	asrs	r3, r1, #5
   1101a:	fa17 f202 	lsls.w	r2, r7, r2
   1101e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   11022:	695b      	ldr	r3, [r3, #20]
   11024:	421a      	tst	r2, r3
   11026:	d008      	beq.n	1103a <__gethex+0x3ba>
   11028:	42b9      	cmp	r1, r7
   1102a:	dd4b      	ble.n	110c4 <__gethex+0x444>
   1102c:	3901      	subs	r1, #1
   1102e:	4640      	mov	r0, r8
   11030:	f7fd fad6 	bl	e5e0 <__any_on>
   11034:	2800      	cmp	r0, #0
   11036:	d045      	beq.n	110c4 <__gethex+0x444>
   11038:	3702      	adds	r7, #2
   1103a:	4640      	mov	r0, r8
   1103c:	4621      	mov	r1, r4
   1103e:	f7ff fdd5 	bl	10bec <rshift>
   11042:	192d      	adds	r5, r5, r4
   11044:	e70f      	b.n	10e66 <__gethex+0x1e6>
   11046:	2000      	movs	r0, #0
   11048:	e63a      	b.n	10cc0 <__gethex+0x40>
   1104a:	2b30      	cmp	r3, #48	; 0x30
   1104c:	463b      	mov	r3, r7
   1104e:	bf18      	it	ne
   11050:	783a      	ldrbne	r2, [r7, #0]
   11052:	d10d      	bne.n	11070 <__gethex+0x3f0>
   11054:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11058:	2a30      	cmp	r2, #48	; 0x30
   1105a:	d0fb      	beq.n	11054 <__gethex+0x3d4>
   1105c:	5ca0      	ldrb	r0, [r4, r2]
   1105e:	b938      	cbnz	r0, 11070 <__gethex+0x3f0>
   11060:	f04f 0801 	mov.w	r8, #1
   11064:	463d      	mov	r5, r7
   11066:	461e      	mov	r6, r3
   11068:	4640      	mov	r0, r8
   1106a:	e639      	b.n	10ce0 <__gethex+0x60>
   1106c:	2701      	movs	r7, #1
   1106e:	e72b      	b.n	10ec8 <__gethex+0x248>
   11070:	463d      	mov	r5, r7
   11072:	461e      	mov	r6, r3
   11074:	f04f 0800 	mov.w	r8, #0
   11078:	2001      	movs	r0, #1
   1107a:	e631      	b.n	10ce0 <__gethex+0x60>
   1107c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1107e:	2a00      	cmp	r2, #0
   11080:	f47f af09 	bne.w	10e96 <__gethex+0x216>
   11084:	9a02      	ldr	r2, [sp, #8]
   11086:	2462      	movs	r4, #98	; 0x62
   11088:	6013      	str	r3, [r2, #0]
   1108a:	2301      	movs	r3, #1
   1108c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1108e:	f8ca 3000 	str.w	r3, [sl]
   11092:	f8c8 3010 	str.w	r3, [r8, #16]
   11096:	f8c2 8000 	str.w	r8, [r2]
   1109a:	e650      	b.n	10d3e <__gethex+0xbe>
   1109c:	f8db 3000 	ldr.w	r3, [fp]
   110a0:	3b01      	subs	r3, #1
   110a2:	42b3      	cmp	r3, r6
   110a4:	d12e      	bne.n	11104 <__gethex+0x484>
   110a6:	1173      	asrs	r3, r6, #5
   110a8:	2201      	movs	r2, #1
   110aa:	f006 061f 	and.w	r6, r6, #31
   110ae:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   110b2:	40b2      	lsls	r2, r6
   110b4:	695b      	ldr	r3, [r3, #20]
   110b6:	421a      	tst	r2, r3
   110b8:	d024      	beq.n	11104 <__gethex+0x484>
   110ba:	2421      	movs	r4, #33	; 0x21
   110bc:	e791      	b.n	10fe2 <__gethex+0x362>
   110be:	46d4      	mov	ip, sl
   110c0:	2300      	movs	r3, #0
   110c2:	e6bb      	b.n	10e3c <__gethex+0x1bc>
   110c4:	2702      	movs	r7, #2
   110c6:	e7b8      	b.n	1103a <__gethex+0x3ba>
   110c8:	463d      	mov	r5, r7
   110ca:	2d00      	cmp	r5, #0
   110cc:	f47f ae27 	bne.w	10d1e <__gethex+0x9e>
   110d0:	e77e      	b.n	10fd0 <__gethex+0x350>
   110d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   110d4:	2b00      	cmp	r3, #0
   110d6:	f47f af1e 	bne.w	10f16 <__gethex+0x296>
   110da:	e780      	b.n	10fde <__gethex+0x35e>
   110dc:	42b4      	cmp	r4, r6
   110de:	f47f aeda 	bne.w	10e96 <__gethex+0x216>
   110e2:	2e01      	cmp	r6, #1
   110e4:	ddce      	ble.n	11084 <__gethex+0x404>
   110e6:	1e71      	subs	r1, r6, #1
   110e8:	4640      	mov	r0, r8
   110ea:	f7fd fa79 	bl	e5e0 <__any_on>
   110ee:	2800      	cmp	r0, #0
   110f0:	f43f aed1 	beq.w	10e96 <__gethex+0x216>
   110f4:	f8db 3004 	ldr.w	r3, [fp, #4]
   110f8:	e7c4      	b.n	11084 <__gethex+0x404>
   110fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   110fc:	2a00      	cmp	r2, #0
   110fe:	f43f aeca 	beq.w	10e96 <__gethex+0x216>
   11102:	e7bf      	b.n	11084 <__gethex+0x404>
   11104:	2422      	movs	r4, #34	; 0x22
   11106:	e76c      	b.n	10fe2 <__gethex+0x362>
   11108:	3201      	adds	r2, #1
   1110a:	601a      	str	r2, [r3, #0]
   1110c:	e723      	b.n	10f56 <__gethex+0x2d6>
   1110e:	f8d8 1004 	ldr.w	r1, [r8, #4]
   11112:	9801      	ldr	r0, [sp, #4]
   11114:	3101      	adds	r1, #1
   11116:	f7fd faab 	bl	e670 <_Balloc>
   1111a:	f8d8 2010 	ldr.w	r2, [r8, #16]
   1111e:	f108 010c 	add.w	r1, r8, #12
   11122:	3202      	adds	r2, #2
   11124:	0092      	lsls	r2, r2, #2
   11126:	4682      	mov	sl, r0
   11128:	300c      	adds	r0, #12
   1112a:	f7fc ff67 	bl	dffc <memcpy>
   1112e:	9801      	ldr	r0, [sp, #4]
   11130:	4641      	mov	r1, r8
   11132:	f7fd fa81 	bl	e638 <_Bfree>
   11136:	f8da 3010 	ldr.w	r3, [sl, #16]
   1113a:	e704      	b.n	10f46 <__gethex+0x2c6>

0001113c <__hexnan>:
   1113c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11140:	f240 6474 	movw	r4, #1652	; 0x674
   11144:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11148:	b085      	sub	sp, #20
   1114a:	460d      	mov	r5, r1
   1114c:	4691      	mov	r9, r2
   1114e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   11152:	9002      	str	r0, [sp, #8]
   11154:	2b00      	cmp	r3, #0
   11156:	f000 80af 	beq.w	112b8 <__hexnan+0x17c>
   1115a:	682a      	ldr	r2, [r5, #0]
   1115c:	9902      	ldr	r1, [sp, #8]
   1115e:	1153      	asrs	r3, r2, #5
   11160:	f012 021f 	ands.w	r2, r2, #31
   11164:	9203      	str	r2, [sp, #12]
   11166:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   1116a:	680e      	ldr	r6, [r1, #0]
   1116c:	bf18      	it	ne
   1116e:	3304      	addne	r3, #4
   11170:	2200      	movs	r2, #0
   11172:	1f18      	subs	r0, r3, #4
   11174:	4692      	mov	sl, r2
   11176:	4680      	mov	r8, r0
   11178:	4601      	mov	r1, r0
   1117a:	4693      	mov	fp, r2
   1117c:	4617      	mov	r7, r2
   1117e:	9001      	str	r0, [sp, #4]
   11180:	f843 2c04 	str.w	r2, [r3, #-4]
   11184:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11188:	2b00      	cmp	r3, #0
   1118a:	d035      	beq.n	111f8 <__hexnan+0xbc>
   1118c:	5ce2      	ldrb	r2, [r4, r3]
   1118e:	2a00      	cmp	r2, #0
   11190:	d175      	bne.n	1127e <__hexnan+0x142>
   11192:	2b20      	cmp	r3, #32
   11194:	f200 808a 	bhi.w	112ac <__hexnan+0x170>
   11198:	455f      	cmp	r7, fp
   1119a:	ddf3      	ble.n	11184 <__hexnan+0x48>
   1119c:	4541      	cmp	r1, r8
   1119e:	bf2c      	ite	cs
   111a0:	2300      	movcs	r3, #0
   111a2:	2301      	movcc	r3, #1
   111a4:	f1ba 0f07 	cmp.w	sl, #7
   111a8:	bfcc      	ite	gt
   111aa:	2300      	movgt	r3, #0
   111ac:	f003 0301 	andle.w	r3, r3, #1
   111b0:	b19b      	cbz	r3, 111da <__hexnan+0x9e>
   111b2:	f1ca 0508 	rsb	r5, sl, #8
   111b6:	680a      	ldr	r2, [r1, #0]
   111b8:	460b      	mov	r3, r1
   111ba:	468c      	mov	ip, r1
   111bc:	00ad      	lsls	r5, r5, #2
   111be:	f1c5 0a20 	rsb	sl, r5, #32
   111c2:	6859      	ldr	r1, [r3, #4]
   111c4:	fa01 f00a 	lsl.w	r0, r1, sl
   111c8:	4302      	orrs	r2, r0
   111ca:	601a      	str	r2, [r3, #0]
   111cc:	fa31 f205 	lsrs.w	r2, r1, r5
   111d0:	f843 2f04 	str.w	r2, [r3, #4]!
   111d4:	4598      	cmp	r8, r3
   111d6:	d8f4      	bhi.n	111c2 <__hexnan+0x86>
   111d8:	4661      	mov	r1, ip
   111da:	4549      	cmp	r1, r9
   111dc:	bf98      	it	ls
   111de:	f04f 0a08 	movls.w	sl, #8
   111e2:	d9cf      	bls.n	11184 <__hexnan+0x48>
   111e4:	2200      	movs	r2, #0
   111e6:	f841 2d04 	str.w	r2, [r1, #-4]!
   111ea:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   111ee:	46bb      	mov	fp, r7
   111f0:	4688      	mov	r8, r1
   111f2:	4692      	mov	sl, r2
   111f4:	2b00      	cmp	r3, #0
   111f6:	d1c9      	bne.n	1118c <__hexnan+0x50>
   111f8:	2f00      	cmp	r7, #0
   111fa:	d059      	beq.n	112b0 <__hexnan+0x174>
   111fc:	4541      	cmp	r1, r8
   111fe:	bf2c      	ite	cs
   11200:	2300      	movcs	r3, #0
   11202:	2301      	movcc	r3, #1
   11204:	f1ba 0f07 	cmp.w	sl, #7
   11208:	bfcc      	ite	gt
   1120a:	2300      	movgt	r3, #0
   1120c:	f003 0301 	andle.w	r3, r3, #1
   11210:	b19b      	cbz	r3, 1123a <__hexnan+0xfe>
   11212:	f1ca 0a08 	rsb	sl, sl, #8
   11216:	680a      	ldr	r2, [r1, #0]
   11218:	460b      	mov	r3, r1
   1121a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   1121e:	f1ca 0420 	rsb	r4, sl, #32
   11222:	6858      	ldr	r0, [r3, #4]
   11224:	fa00 fc04 	lsl.w	ip, r0, r4
   11228:	ea42 020c 	orr.w	r2, r2, ip
   1122c:	601a      	str	r2, [r3, #0]
   1122e:	fa20 f20a 	lsr.w	r2, r0, sl
   11232:	f843 2f04 	str.w	r2, [r3, #4]!
   11236:	4598      	cmp	r8, r3
   11238:	d8f3      	bhi.n	11222 <__hexnan+0xe6>
   1123a:	4589      	cmp	r9, r1
   1123c:	d23f      	bcs.n	112be <__hexnan+0x182>
   1123e:	9801      	ldr	r0, [sp, #4]
   11240:	464b      	mov	r3, r9
   11242:	f851 2b04 	ldr.w	r2, [r1], #4
   11246:	4288      	cmp	r0, r1
   11248:	f843 2b04 	str.w	r2, [r3], #4
   1124c:	d2f9      	bcs.n	11242 <__hexnan+0x106>
   1124e:	9901      	ldr	r1, [sp, #4]
   11250:	2200      	movs	r2, #0
   11252:	f843 2b04 	str.w	r2, [r3], #4
   11256:	4299      	cmp	r1, r3
   11258:	d2fb      	bcs.n	11252 <__hexnan+0x116>
   1125a:	9801      	ldr	r0, [sp, #4]
   1125c:	6803      	ldr	r3, [r0, #0]
   1125e:	b963      	cbnz	r3, 1127a <__hexnan+0x13e>
   11260:	9901      	ldr	r1, [sp, #4]
   11262:	4589      	cmp	r9, r1
   11264:	bf18      	it	ne
   11266:	9b01      	ldrne	r3, [sp, #4]
   11268:	d102      	bne.n	11270 <__hexnan+0x134>
   1126a:	e037      	b.n	112dc <__hexnan+0x1a0>
   1126c:	4599      	cmp	r9, r3
   1126e:	d035      	beq.n	112dc <__hexnan+0x1a0>
   11270:	f853 2c04 	ldr.w	r2, [r3, #-4]
   11274:	3b04      	subs	r3, #4
   11276:	2a00      	cmp	r2, #0
   11278:	d0f8      	beq.n	1126c <__hexnan+0x130>
   1127a:	2005      	movs	r0, #5
   1127c:	e019      	b.n	112b2 <__hexnan+0x176>
   1127e:	f10a 0a01 	add.w	sl, sl, #1
   11282:	3701      	adds	r7, #1
   11284:	f1ba 0f08 	cmp.w	sl, #8
   11288:	dc07      	bgt.n	1129a <__hexnan+0x15e>
   1128a:	680b      	ldr	r3, [r1, #0]
   1128c:	011b      	lsls	r3, r3, #4
   1128e:	f002 020f 	and.w	r2, r2, #15
   11292:	ea43 0202 	orr.w	r2, r3, r2
   11296:	600a      	str	r2, [r1, #0]
   11298:	e774      	b.n	11184 <__hexnan+0x48>
   1129a:	4549      	cmp	r1, r9
   1129c:	f67f af72 	bls.w	11184 <__hexnan+0x48>
   112a0:	2300      	movs	r3, #0
   112a2:	f04f 0a01 	mov.w	sl, #1
   112a6:	f841 3d04 	str.w	r3, [r1, #-4]!
   112aa:	e7f0      	b.n	1128e <__hexnan+0x152>
   112ac:	2b29      	cmp	r3, #41	; 0x29
   112ae:	d01d      	beq.n	112ec <__hexnan+0x1b0>
   112b0:	2004      	movs	r0, #4
   112b2:	b005      	add	sp, #20
   112b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112b8:	f7ff fc6c 	bl	10b94 <__hexdig_init>
   112bc:	e74d      	b.n	1115a <__hexnan+0x1e>
   112be:	9903      	ldr	r1, [sp, #12]
   112c0:	b189      	cbz	r1, 112e6 <__hexnan+0x1aa>
   112c2:	9801      	ldr	r0, [sp, #4]
   112c4:	f04f 31ff 	mov.w	r1, #4294967295
   112c8:	9b03      	ldr	r3, [sp, #12]
   112ca:	f1c3 0220 	rsb	r2, r3, #32
   112ce:	6803      	ldr	r3, [r0, #0]
   112d0:	fa31 f202 	lsrs.w	r2, r1, r2
   112d4:	ea02 0303 	and.w	r3, r2, r3
   112d8:	6003      	str	r3, [r0, #0]
   112da:	e7c0      	b.n	1125e <__hexnan+0x122>
   112dc:	2301      	movs	r3, #1
   112de:	2005      	movs	r0, #5
   112e0:	f8c9 3000 	str.w	r3, [r9]
   112e4:	e7e5      	b.n	112b2 <__hexnan+0x176>
   112e6:	9a01      	ldr	r2, [sp, #4]
   112e8:	6813      	ldr	r3, [r2, #0]
   112ea:	e7b8      	b.n	1125e <__hexnan+0x122>
   112ec:	9b02      	ldr	r3, [sp, #8]
   112ee:	3601      	adds	r6, #1
   112f0:	601e      	str	r6, [r3, #0]
   112f2:	2f00      	cmp	r7, #0
   112f4:	d182      	bne.n	111fc <__hexnan+0xc0>
   112f6:	e7db      	b.n	112b0 <__hexnan+0x174>

000112f8 <_isatty_r>:
   112f8:	b538      	push	{r3, r4, r5, lr}
   112fa:	f240 7474 	movw	r4, #1908	; 0x774
   112fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11302:	4605      	mov	r5, r0
   11304:	4608      	mov	r0, r1
   11306:	2300      	movs	r3, #0
   11308:	6023      	str	r3, [r4, #0]
   1130a:	f7f5 fde1 	bl	6ed0 <_isatty>
   1130e:	f1b0 3fff 	cmp.w	r0, #4294967295
   11312:	d000      	beq.n	11316 <_isatty_r+0x1e>
   11314:	bd38      	pop	{r3, r4, r5, pc}
   11316:	6823      	ldr	r3, [r4, #0]
   11318:	2b00      	cmp	r3, #0
   1131a:	d0fb      	beq.n	11314 <_isatty_r+0x1c>
   1131c:	602b      	str	r3, [r5, #0]
   1131e:	bd38      	pop	{r3, r4, r5, pc}

00011320 <_lseek_r>:
   11320:	b538      	push	{r3, r4, r5, lr}
   11322:	f240 7474 	movw	r4, #1908	; 0x774
   11326:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1132a:	4605      	mov	r5, r0
   1132c:	4608      	mov	r0, r1
   1132e:	4611      	mov	r1, r2
   11330:	461a      	mov	r2, r3
   11332:	2300      	movs	r3, #0
   11334:	6023      	str	r3, [r4, #0]
   11336:	f7f5 fdfb 	bl	6f30 <_lseek>
   1133a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1133e:	d000      	beq.n	11342 <_lseek_r+0x22>
   11340:	bd38      	pop	{r3, r4, r5, pc}
   11342:	6823      	ldr	r3, [r4, #0]
   11344:	2b00      	cmp	r3, #0
   11346:	d0fb      	beq.n	11340 <_lseek_r+0x20>
   11348:	602b      	str	r3, [r5, #0]
   1134a:	bd38      	pop	{r3, r4, r5, pc}

0001134c <_read_r>:
   1134c:	b538      	push	{r3, r4, r5, lr}
   1134e:	f240 7474 	movw	r4, #1908	; 0x774
   11352:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11356:	4605      	mov	r5, r0
   11358:	4608      	mov	r0, r1
   1135a:	4611      	mov	r1, r2
   1135c:	461a      	mov	r2, r3
   1135e:	2300      	movs	r3, #0
   11360:	6023      	str	r3, [r4, #0]
   11362:	f7f5 fe01 	bl	6f68 <_read>
   11366:	f1b0 3fff 	cmp.w	r0, #4294967295
   1136a:	d000      	beq.n	1136e <_read_r+0x22>
   1136c:	bd38      	pop	{r3, r4, r5, pc}
   1136e:	6823      	ldr	r3, [r4, #0]
   11370:	2b00      	cmp	r3, #0
   11372:	d0fb      	beq.n	1136c <_read_r+0x20>
   11374:	602b      	str	r3, [r5, #0]
   11376:	bd38      	pop	{r3, r4, r5, pc}

00011378 <_wrapup_reent>:
   11378:	b570      	push	{r4, r5, r6, lr}
   1137a:	4604      	mov	r4, r0
   1137c:	b188      	cbz	r0, 113a2 <_wrapup_reent+0x2a>
   1137e:	f104 0248 	add.w	r2, r4, #72	; 0x48
   11382:	6853      	ldr	r3, [r2, #4]
   11384:	1e5d      	subs	r5, r3, #1
   11386:	d407      	bmi.n	11398 <_wrapup_reent+0x20>
   11388:	3302      	adds	r3, #2
   1138a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1138e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   11392:	4798      	blx	r3
   11394:	3d01      	subs	r5, #1
   11396:	d5fa      	bpl.n	1138e <_wrapup_reent+0x16>
   11398:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1139a:	b10b      	cbz	r3, 113a0 <_wrapup_reent+0x28>
   1139c:	4620      	mov	r0, r4
   1139e:	4798      	blx	r3
   113a0:	bd70      	pop	{r4, r5, r6, pc}
   113a2:	f240 036c 	movw	r3, #108	; 0x6c
   113a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113aa:	681c      	ldr	r4, [r3, #0]
   113ac:	e7e7      	b.n	1137e <_wrapup_reent+0x6>
   113ae:	bf00      	nop

000113b0 <cleanup_glue>:
   113b0:	b570      	push	{r4, r5, r6, lr}
   113b2:	460c      	mov	r4, r1
   113b4:	6809      	ldr	r1, [r1, #0]
   113b6:	4605      	mov	r5, r0
   113b8:	b109      	cbz	r1, 113be <cleanup_glue+0xe>
   113ba:	f7ff fff9 	bl	113b0 <cleanup_glue>
   113be:	4628      	mov	r0, r5
   113c0:	4621      	mov	r1, r4
   113c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   113c6:	f7fb bf33 	b.w	d230 <_free_r>
   113ca:	bf00      	nop

000113cc <_reclaim_reent>:
   113cc:	f240 036c 	movw	r3, #108	; 0x6c
   113d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113d4:	b570      	push	{r4, r5, r6, lr}
   113d6:	681b      	ldr	r3, [r3, #0]
   113d8:	4605      	mov	r5, r0
   113da:	4298      	cmp	r0, r3
   113dc:	d046      	beq.n	1146c <_reclaim_reent+0xa0>
   113de:	6a43      	ldr	r3, [r0, #36]	; 0x24
   113e0:	4619      	mov	r1, r3
   113e2:	b1bb      	cbz	r3, 11414 <_reclaim_reent+0x48>
   113e4:	68da      	ldr	r2, [r3, #12]
   113e6:	b1aa      	cbz	r2, 11414 <_reclaim_reent+0x48>
   113e8:	2600      	movs	r6, #0
   113ea:	5991      	ldr	r1, [r2, r6]
   113ec:	b141      	cbz	r1, 11400 <_reclaim_reent+0x34>
   113ee:	680c      	ldr	r4, [r1, #0]
   113f0:	4628      	mov	r0, r5
   113f2:	f7fb ff1d 	bl	d230 <_free_r>
   113f6:	4621      	mov	r1, r4
   113f8:	2c00      	cmp	r4, #0
   113fa:	d1f8      	bne.n	113ee <_reclaim_reent+0x22>
   113fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   113fe:	68da      	ldr	r2, [r3, #12]
   11400:	3604      	adds	r6, #4
   11402:	2e3c      	cmp	r6, #60	; 0x3c
   11404:	d001      	beq.n	1140a <_reclaim_reent+0x3e>
   11406:	68da      	ldr	r2, [r3, #12]
   11408:	e7ef      	b.n	113ea <_reclaim_reent+0x1e>
   1140a:	4611      	mov	r1, r2
   1140c:	4628      	mov	r0, r5
   1140e:	f7fb ff0f 	bl	d230 <_free_r>
   11412:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11414:	6809      	ldr	r1, [r1, #0]
   11416:	b111      	cbz	r1, 1141e <_reclaim_reent+0x52>
   11418:	4628      	mov	r0, r5
   1141a:	f7fb ff09 	bl	d230 <_free_r>
   1141e:	6969      	ldr	r1, [r5, #20]
   11420:	b111      	cbz	r1, 11428 <_reclaim_reent+0x5c>
   11422:	4628      	mov	r0, r5
   11424:	f7fb ff04 	bl	d230 <_free_r>
   11428:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1142a:	b111      	cbz	r1, 11432 <_reclaim_reent+0x66>
   1142c:	4628      	mov	r0, r5
   1142e:	f7fb feff 	bl	d230 <_free_r>
   11432:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   11434:	b111      	cbz	r1, 1143c <_reclaim_reent+0x70>
   11436:	4628      	mov	r0, r5
   11438:	f7fb fefa 	bl	d230 <_free_r>
   1143c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   1143e:	b111      	cbz	r1, 11446 <_reclaim_reent+0x7a>
   11440:	4628      	mov	r0, r5
   11442:	f7fb fef5 	bl	d230 <_free_r>
   11446:	6c29      	ldr	r1, [r5, #64]	; 0x40
   11448:	b111      	cbz	r1, 11450 <_reclaim_reent+0x84>
   1144a:	4628      	mov	r0, r5
   1144c:	f7fb fef0 	bl	d230 <_free_r>
   11450:	6cab      	ldr	r3, [r5, #72]	; 0x48
   11452:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   11456:	b111      	cbz	r1, 1145e <_reclaim_reent+0x92>
   11458:	4628      	mov	r0, r5
   1145a:	f7fb fee9 	bl	d230 <_free_r>
   1145e:	6b69      	ldr	r1, [r5, #52]	; 0x34
   11460:	b111      	cbz	r1, 11468 <_reclaim_reent+0x9c>
   11462:	4628      	mov	r0, r5
   11464:	f7fb fee4 	bl	d230 <_free_r>
   11468:	69ab      	ldr	r3, [r5, #24]
   1146a:	b903      	cbnz	r3, 1146e <_reclaim_reent+0xa2>
   1146c:	bd70      	pop	{r4, r5, r6, pc}
   1146e:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11470:	4628      	mov	r0, r5
   11472:	4798      	blx	r3
   11474:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11478:	2900      	cmp	r1, #0
   1147a:	d0f7      	beq.n	1146c <_reclaim_reent+0xa0>
   1147c:	4628      	mov	r0, r5
   1147e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11482:	e795      	b.n	113b0 <cleanup_glue>
   11484:	0000      	lsls	r0, r0, #0
	...

00011488 <__aeabi_uidiv>:
   11488:	1e4a      	subs	r2, r1, #1
   1148a:	bf08      	it	eq
   1148c:	4770      	bxeq	lr
   1148e:	f0c0 8124 	bcc.w	116da <__aeabi_uidiv+0x252>
   11492:	4288      	cmp	r0, r1
   11494:	f240 8116 	bls.w	116c4 <__aeabi_uidiv+0x23c>
   11498:	4211      	tst	r1, r2
   1149a:	f000 8117 	beq.w	116cc <__aeabi_uidiv+0x244>
   1149e:	fab0 f380 	clz	r3, r0
   114a2:	fab1 f281 	clz	r2, r1
   114a6:	eba2 0303 	sub.w	r3, r2, r3
   114aa:	f1c3 031f 	rsb	r3, r3, #31
   114ae:	a204      	add	r2, pc, #16	; (adr r2, 114c0 <__aeabi_uidiv+0x38>)
   114b0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   114b4:	f04f 0200 	mov.w	r2, #0
   114b8:	469f      	mov	pc, r3
   114ba:	bf00      	nop
   114bc:	f3af 8000 	nop.w
   114c0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   114c4:	bf00      	nop
   114c6:	eb42 0202 	adc.w	r2, r2, r2
   114ca:	bf28      	it	cs
   114cc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   114d0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   114d4:	bf00      	nop
   114d6:	eb42 0202 	adc.w	r2, r2, r2
   114da:	bf28      	it	cs
   114dc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   114e0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   114e4:	bf00      	nop
   114e6:	eb42 0202 	adc.w	r2, r2, r2
   114ea:	bf28      	it	cs
   114ec:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   114f0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   114f4:	bf00      	nop
   114f6:	eb42 0202 	adc.w	r2, r2, r2
   114fa:	bf28      	it	cs
   114fc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11500:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   11504:	bf00      	nop
   11506:	eb42 0202 	adc.w	r2, r2, r2
   1150a:	bf28      	it	cs
   1150c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   11510:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   11514:	bf00      	nop
   11516:	eb42 0202 	adc.w	r2, r2, r2
   1151a:	bf28      	it	cs
   1151c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   11520:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   11524:	bf00      	nop
   11526:	eb42 0202 	adc.w	r2, r2, r2
   1152a:	bf28      	it	cs
   1152c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   11530:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   11534:	bf00      	nop
   11536:	eb42 0202 	adc.w	r2, r2, r2
   1153a:	bf28      	it	cs
   1153c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   11540:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   11544:	bf00      	nop
   11546:	eb42 0202 	adc.w	r2, r2, r2
   1154a:	bf28      	it	cs
   1154c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   11550:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   11554:	bf00      	nop
   11556:	eb42 0202 	adc.w	r2, r2, r2
   1155a:	bf28      	it	cs
   1155c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   11560:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   11564:	bf00      	nop
   11566:	eb42 0202 	adc.w	r2, r2, r2
   1156a:	bf28      	it	cs
   1156c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11570:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   11574:	bf00      	nop
   11576:	eb42 0202 	adc.w	r2, r2, r2
   1157a:	bf28      	it	cs
   1157c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11580:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   11584:	bf00      	nop
   11586:	eb42 0202 	adc.w	r2, r2, r2
   1158a:	bf28      	it	cs
   1158c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11590:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   11594:	bf00      	nop
   11596:	eb42 0202 	adc.w	r2, r2, r2
   1159a:	bf28      	it	cs
   1159c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   115a0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   115a4:	bf00      	nop
   115a6:	eb42 0202 	adc.w	r2, r2, r2
   115aa:	bf28      	it	cs
   115ac:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   115b0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   115b4:	bf00      	nop
   115b6:	eb42 0202 	adc.w	r2, r2, r2
   115ba:	bf28      	it	cs
   115bc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   115c0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   115c4:	bf00      	nop
   115c6:	eb42 0202 	adc.w	r2, r2, r2
   115ca:	bf28      	it	cs
   115cc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   115d0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   115d4:	bf00      	nop
   115d6:	eb42 0202 	adc.w	r2, r2, r2
   115da:	bf28      	it	cs
   115dc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   115e0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   115e4:	bf00      	nop
   115e6:	eb42 0202 	adc.w	r2, r2, r2
   115ea:	bf28      	it	cs
   115ec:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   115f0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   115f4:	bf00      	nop
   115f6:	eb42 0202 	adc.w	r2, r2, r2
   115fa:	bf28      	it	cs
   115fc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11600:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   11604:	bf00      	nop
   11606:	eb42 0202 	adc.w	r2, r2, r2
   1160a:	bf28      	it	cs
   1160c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   11610:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   11614:	bf00      	nop
   11616:	eb42 0202 	adc.w	r2, r2, r2
   1161a:	bf28      	it	cs
   1161c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   11620:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   11624:	bf00      	nop
   11626:	eb42 0202 	adc.w	r2, r2, r2
   1162a:	bf28      	it	cs
   1162c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   11630:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   11634:	bf00      	nop
   11636:	eb42 0202 	adc.w	r2, r2, r2
   1163a:	bf28      	it	cs
   1163c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   11640:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   11644:	bf00      	nop
   11646:	eb42 0202 	adc.w	r2, r2, r2
   1164a:	bf28      	it	cs
   1164c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   11650:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   11654:	bf00      	nop
   11656:	eb42 0202 	adc.w	r2, r2, r2
   1165a:	bf28      	it	cs
   1165c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   11660:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   11664:	bf00      	nop
   11666:	eb42 0202 	adc.w	r2, r2, r2
   1166a:	bf28      	it	cs
   1166c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   11670:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   11674:	bf00      	nop
   11676:	eb42 0202 	adc.w	r2, r2, r2
   1167a:	bf28      	it	cs
   1167c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   11680:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   11684:	bf00      	nop
   11686:	eb42 0202 	adc.w	r2, r2, r2
   1168a:	bf28      	it	cs
   1168c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   11690:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   11694:	bf00      	nop
   11696:	eb42 0202 	adc.w	r2, r2, r2
   1169a:	bf28      	it	cs
   1169c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   116a0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   116a4:	bf00      	nop
   116a6:	eb42 0202 	adc.w	r2, r2, r2
   116aa:	bf28      	it	cs
   116ac:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   116b0:	ebb0 0f01 	cmp.w	r0, r1
   116b4:	bf00      	nop
   116b6:	eb42 0202 	adc.w	r2, r2, r2
   116ba:	bf28      	it	cs
   116bc:	eba0 0001 	subcs.w	r0, r0, r1
   116c0:	4610      	mov	r0, r2
   116c2:	4770      	bx	lr
   116c4:	bf0c      	ite	eq
   116c6:	2001      	moveq	r0, #1
   116c8:	2000      	movne	r0, #0
   116ca:	4770      	bx	lr
   116cc:	fab1 f281 	clz	r2, r1
   116d0:	f1c2 021f 	rsb	r2, r2, #31
   116d4:	fa20 f002 	lsr.w	r0, r0, r2
   116d8:	4770      	bx	lr
   116da:	b108      	cbz	r0, 116e0 <__aeabi_uidiv+0x258>
   116dc:	f04f 30ff 	mov.w	r0, #4294967295
   116e0:	f000 b80e 	b.w	11700 <__aeabi_idiv0>

000116e4 <__aeabi_uidivmod>:
   116e4:	2900      	cmp	r1, #0
   116e6:	d0f8      	beq.n	116da <__aeabi_uidiv+0x252>
   116e8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   116ec:	f7ff fecc 	bl	11488 <__aeabi_uidiv>
   116f0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   116f4:	fb02 f300 	mul.w	r3, r2, r0
   116f8:	eba1 0103 	sub.w	r1, r1, r3
   116fc:	4770      	bx	lr
   116fe:	bf00      	nop

00011700 <__aeabi_idiv0>:
   11700:	4770      	bx	lr
   11702:	bf00      	nop

00011704 <__gedf2>:
   11704:	f04f 3cff 	mov.w	ip, #4294967295
   11708:	e006      	b.n	11718 <__cmpdf2+0x4>
   1170a:	bf00      	nop

0001170c <__ledf2>:
   1170c:	f04f 0c01 	mov.w	ip, #1
   11710:	e002      	b.n	11718 <__cmpdf2+0x4>
   11712:	bf00      	nop

00011714 <__cmpdf2>:
   11714:	f04f 0c01 	mov.w	ip, #1
   11718:	f84d cd04 	str.w	ip, [sp, #-4]!
   1171c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   11720:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11724:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   11728:	bf18      	it	ne
   1172a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1172e:	d01b      	beq.n	11768 <__cmpdf2+0x54>
   11730:	b001      	add	sp, #4
   11732:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   11736:	bf0c      	ite	eq
   11738:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1173c:	ea91 0f03 	teqne	r1, r3
   11740:	bf02      	ittt	eq
   11742:	ea90 0f02 	teqeq	r0, r2
   11746:	2000      	moveq	r0, #0
   11748:	4770      	bxeq	lr
   1174a:	f110 0f00 	cmn.w	r0, #0
   1174e:	ea91 0f03 	teq	r1, r3
   11752:	bf58      	it	pl
   11754:	4299      	cmppl	r1, r3
   11756:	bf08      	it	eq
   11758:	4290      	cmpeq	r0, r2
   1175a:	bf2c      	ite	cs
   1175c:	17d8      	asrcs	r0, r3, #31
   1175e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   11762:	f040 0001 	orr.w	r0, r0, #1
   11766:	4770      	bx	lr
   11768:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1176c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11770:	d102      	bne.n	11778 <__cmpdf2+0x64>
   11772:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   11776:	d107      	bne.n	11788 <__cmpdf2+0x74>
   11778:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1177c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11780:	d1d6      	bne.n	11730 <__cmpdf2+0x1c>
   11782:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   11786:	d0d3      	beq.n	11730 <__cmpdf2+0x1c>
   11788:	f85d 0b04 	ldr.w	r0, [sp], #4
   1178c:	4770      	bx	lr
   1178e:	bf00      	nop

00011790 <__aeabi_cdrcmple>:
   11790:	4684      	mov	ip, r0
   11792:	4610      	mov	r0, r2
   11794:	4662      	mov	r2, ip
   11796:	468c      	mov	ip, r1
   11798:	4619      	mov	r1, r3
   1179a:	4663      	mov	r3, ip
   1179c:	e000      	b.n	117a0 <__aeabi_cdcmpeq>
   1179e:	bf00      	nop

000117a0 <__aeabi_cdcmpeq>:
   117a0:	b501      	push	{r0, lr}
   117a2:	f7ff ffb7 	bl	11714 <__cmpdf2>
   117a6:	2800      	cmp	r0, #0
   117a8:	bf48      	it	mi
   117aa:	f110 0f00 	cmnmi.w	r0, #0
   117ae:	bd01      	pop	{r0, pc}

000117b0 <__aeabi_dcmpeq>:
   117b0:	f84d ed08 	str.w	lr, [sp, #-8]!
   117b4:	f7ff fff4 	bl	117a0 <__aeabi_cdcmpeq>
   117b8:	bf0c      	ite	eq
   117ba:	2001      	moveq	r0, #1
   117bc:	2000      	movne	r0, #0
   117be:	f85d fb08 	ldr.w	pc, [sp], #8
   117c2:	bf00      	nop

000117c4 <__aeabi_dcmplt>:
   117c4:	f84d ed08 	str.w	lr, [sp, #-8]!
   117c8:	f7ff ffea 	bl	117a0 <__aeabi_cdcmpeq>
   117cc:	bf34      	ite	cc
   117ce:	2001      	movcc	r0, #1
   117d0:	2000      	movcs	r0, #0
   117d2:	f85d fb08 	ldr.w	pc, [sp], #8
   117d6:	bf00      	nop

000117d8 <__aeabi_dcmple>:
   117d8:	f84d ed08 	str.w	lr, [sp, #-8]!
   117dc:	f7ff ffe0 	bl	117a0 <__aeabi_cdcmpeq>
   117e0:	bf94      	ite	ls
   117e2:	2001      	movls	r0, #1
   117e4:	2000      	movhi	r0, #0
   117e6:	f85d fb08 	ldr.w	pc, [sp], #8
   117ea:	bf00      	nop

000117ec <__aeabi_dcmpge>:
   117ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   117f0:	f7ff ffce 	bl	11790 <__aeabi_cdrcmple>
   117f4:	bf94      	ite	ls
   117f6:	2001      	movls	r0, #1
   117f8:	2000      	movhi	r0, #0
   117fa:	f85d fb08 	ldr.w	pc, [sp], #8
   117fe:	bf00      	nop

00011800 <__aeabi_dcmpgt>:
   11800:	f84d ed08 	str.w	lr, [sp, #-8]!
   11804:	f7ff ffc4 	bl	11790 <__aeabi_cdrcmple>
   11808:	bf34      	ite	cc
   1180a:	2001      	movcc	r0, #1
   1180c:	2000      	movcs	r0, #0
   1180e:	f85d fb08 	ldr.w	pc, [sp], #8
   11812:	bf00      	nop

00011814 <__aeabi_d2uiz>:
   11814:	004a      	lsls	r2, r1, #1
   11816:	d211      	bcs.n	1183c <__aeabi_d2uiz+0x28>
   11818:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1181c:	d211      	bcs.n	11842 <__aeabi_d2uiz+0x2e>
   1181e:	d50d      	bpl.n	1183c <__aeabi_d2uiz+0x28>
   11820:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   11824:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   11828:	d40e      	bmi.n	11848 <__aeabi_d2uiz+0x34>
   1182a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1182e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   11832:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   11836:	fa23 f002 	lsr.w	r0, r3, r2
   1183a:	4770      	bx	lr
   1183c:	f04f 0000 	mov.w	r0, #0
   11840:	4770      	bx	lr
   11842:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   11846:	d102      	bne.n	1184e <__aeabi_d2uiz+0x3a>
   11848:	f04f 30ff 	mov.w	r0, #4294967295
   1184c:	4770      	bx	lr
   1184e:	f04f 0000 	mov.w	r0, #0
   11852:	4770      	bx	lr

00011854 <__aeabi_d2f>:
   11854:	ea4f 0241 	mov.w	r2, r1, lsl #1
   11858:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   1185c:	bf24      	itt	cs
   1185e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   11862:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   11866:	d90d      	bls.n	11884 <__aeabi_d2f+0x30>
   11868:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   1186c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   11870:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   11874:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   11878:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   1187c:	bf08      	it	eq
   1187e:	f020 0001 	biceq.w	r0, r0, #1
   11882:	4770      	bx	lr
   11884:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   11888:	d121      	bne.n	118ce <__aeabi_d2f+0x7a>
   1188a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   1188e:	bfbc      	itt	lt
   11890:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   11894:	4770      	bxlt	lr
   11896:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1189a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   1189e:	f1c2 0218 	rsb	r2, r2, #24
   118a2:	f1c2 0c20 	rsb	ip, r2, #32
   118a6:	fa10 f30c 	lsls.w	r3, r0, ip
   118aa:	fa20 f002 	lsr.w	r0, r0, r2
   118ae:	bf18      	it	ne
   118b0:	f040 0001 	orrne.w	r0, r0, #1
   118b4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   118b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   118bc:	fa03 fc0c 	lsl.w	ip, r3, ip
   118c0:	ea40 000c 	orr.w	r0, r0, ip
   118c4:	fa23 f302 	lsr.w	r3, r3, r2
   118c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   118cc:	e7cc      	b.n	11868 <__aeabi_d2f+0x14>
   118ce:	ea7f 5362 	mvns.w	r3, r2, asr #21
   118d2:	d107      	bne.n	118e4 <__aeabi_d2f+0x90>
   118d4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   118d8:	bf1e      	ittt	ne
   118da:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   118de:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   118e2:	4770      	bxne	lr
   118e4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   118e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   118ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   118f0:	4770      	bx	lr
   118f2:	bf00      	nop

000118f4 <__gesf2>:
   118f4:	f04f 3cff 	mov.w	ip, #4294967295
   118f8:	e006      	b.n	11908 <__cmpsf2+0x4>
   118fa:	bf00      	nop

000118fc <__lesf2>:
   118fc:	f04f 0c01 	mov.w	ip, #1
   11900:	e002      	b.n	11908 <__cmpsf2+0x4>
   11902:	bf00      	nop

00011904 <__cmpsf2>:
   11904:	f04f 0c01 	mov.w	ip, #1
   11908:	f84d cd04 	str.w	ip, [sp, #-4]!
   1190c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   11910:	ea4f 0341 	mov.w	r3, r1, lsl #1
   11914:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   11918:	bf18      	it	ne
   1191a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   1191e:	d011      	beq.n	11944 <__cmpsf2+0x40>
   11920:	b001      	add	sp, #4
   11922:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   11926:	bf18      	it	ne
   11928:	ea90 0f01 	teqne	r0, r1
   1192c:	bf58      	it	pl
   1192e:	ebb2 0003 	subspl.w	r0, r2, r3
   11932:	bf88      	it	hi
   11934:	17c8      	asrhi	r0, r1, #31
   11936:	bf38      	it	cc
   11938:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   1193c:	bf18      	it	ne
   1193e:	f040 0001 	orrne.w	r0, r0, #1
   11942:	4770      	bx	lr
   11944:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   11948:	d102      	bne.n	11950 <__cmpsf2+0x4c>
   1194a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   1194e:	d105      	bne.n	1195c <__cmpsf2+0x58>
   11950:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   11954:	d1e4      	bne.n	11920 <__cmpsf2+0x1c>
   11956:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   1195a:	d0e1      	beq.n	11920 <__cmpsf2+0x1c>
   1195c:	f85d 0b04 	ldr.w	r0, [sp], #4
   11960:	4770      	bx	lr
   11962:	bf00      	nop

00011964 <__aeabi_cfrcmple>:
   11964:	4684      	mov	ip, r0
   11966:	4608      	mov	r0, r1
   11968:	4661      	mov	r1, ip
   1196a:	e7ff      	b.n	1196c <__aeabi_cfcmpeq>

0001196c <__aeabi_cfcmpeq>:
   1196c:	b50f      	push	{r0, r1, r2, r3, lr}
   1196e:	f7ff ffc9 	bl	11904 <__cmpsf2>
   11972:	2800      	cmp	r0, #0
   11974:	bf48      	it	mi
   11976:	f110 0f00 	cmnmi.w	r0, #0
   1197a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0001197c <__aeabi_fcmpeq>:
   1197c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11980:	f7ff fff4 	bl	1196c <__aeabi_cfcmpeq>
   11984:	bf0c      	ite	eq
   11986:	2001      	moveq	r0, #1
   11988:	2000      	movne	r0, #0
   1198a:	f85d fb08 	ldr.w	pc, [sp], #8
   1198e:	bf00      	nop

00011990 <__aeabi_fcmplt>:
   11990:	f84d ed08 	str.w	lr, [sp, #-8]!
   11994:	f7ff ffea 	bl	1196c <__aeabi_cfcmpeq>
   11998:	bf34      	ite	cc
   1199a:	2001      	movcc	r0, #1
   1199c:	2000      	movcs	r0, #0
   1199e:	f85d fb08 	ldr.w	pc, [sp], #8
   119a2:	bf00      	nop

000119a4 <__aeabi_fcmple>:
   119a4:	f84d ed08 	str.w	lr, [sp, #-8]!
   119a8:	f7ff ffe0 	bl	1196c <__aeabi_cfcmpeq>
   119ac:	bf94      	ite	ls
   119ae:	2001      	movls	r0, #1
   119b0:	2000      	movhi	r0, #0
   119b2:	f85d fb08 	ldr.w	pc, [sp], #8
   119b6:	bf00      	nop

000119b8 <__aeabi_fcmpge>:
   119b8:	f84d ed08 	str.w	lr, [sp, #-8]!
   119bc:	f7ff ffd2 	bl	11964 <__aeabi_cfrcmple>
   119c0:	bf94      	ite	ls
   119c2:	2001      	movls	r0, #1
   119c4:	2000      	movhi	r0, #0
   119c6:	f85d fb08 	ldr.w	pc, [sp], #8
   119ca:	bf00      	nop

000119cc <__aeabi_fcmpgt>:
   119cc:	f84d ed08 	str.w	lr, [sp, #-8]!
   119d0:	f7ff ffc8 	bl	11964 <__aeabi_cfrcmple>
   119d4:	bf34      	ite	cc
   119d6:	2001      	movcc	r0, #1
   119d8:	2000      	movcs	r0, #0
   119da:	f85d fb08 	ldr.w	pc, [sp], #8
   119de:	bf00      	nop

000119e0 <__aeabi_uldivmod>:
   119e0:	b94b      	cbnz	r3, 119f6 <__aeabi_uldivmod+0x16>
   119e2:	b942      	cbnz	r2, 119f6 <__aeabi_uldivmod+0x16>
   119e4:	2900      	cmp	r1, #0
   119e6:	bf08      	it	eq
   119e8:	2800      	cmpeq	r0, #0
   119ea:	d002      	beq.n	119f2 <__aeabi_uldivmod+0x12>
   119ec:	f04f 31ff 	mov.w	r1, #4294967295
   119f0:	4608      	mov	r0, r1
   119f2:	f7ff be85 	b.w	11700 <__aeabi_idiv0>
   119f6:	b082      	sub	sp, #8
   119f8:	46ec      	mov	ip, sp
   119fa:	e92d 5000 	stmdb	sp!, {ip, lr}
   119fe:	f000 f805 	bl	11a0c <__gnu_uldivmod_helper>
   11a02:	f8dd e004 	ldr.w	lr, [sp, #4]
   11a06:	b002      	add	sp, #8
   11a08:	bc0c      	pop	{r2, r3}
   11a0a:	4770      	bx	lr

00011a0c <__gnu_uldivmod_helper>:
   11a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11a0e:	4614      	mov	r4, r2
   11a10:	461d      	mov	r5, r3
   11a12:	4606      	mov	r6, r0
   11a14:	460f      	mov	r7, r1
   11a16:	f000 f9d7 	bl	11dc8 <__udivdi3>
   11a1a:	fb00 f505 	mul.w	r5, r0, r5
   11a1e:	fba0 2304 	umull	r2, r3, r0, r4
   11a22:	fb04 5401 	mla	r4, r4, r1, r5
   11a26:	18e3      	adds	r3, r4, r3
   11a28:	1ab6      	subs	r6, r6, r2
   11a2a:	eb67 0703 	sbc.w	r7, r7, r3
   11a2e:	9b06      	ldr	r3, [sp, #24]
   11a30:	e9c3 6700 	strd	r6, r7, [r3]
   11a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11a36:	bf00      	nop

00011a38 <__gnu_ldivmod_helper>:
   11a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11a3a:	4614      	mov	r4, r2
   11a3c:	461d      	mov	r5, r3
   11a3e:	4606      	mov	r6, r0
   11a40:	460f      	mov	r7, r1
   11a42:	f000 f80f 	bl	11a64 <__divdi3>
   11a46:	fb00 f505 	mul.w	r5, r0, r5
   11a4a:	fba0 2304 	umull	r2, r3, r0, r4
   11a4e:	fb04 5401 	mla	r4, r4, r1, r5
   11a52:	18e3      	adds	r3, r4, r3
   11a54:	1ab6      	subs	r6, r6, r2
   11a56:	eb67 0703 	sbc.w	r7, r7, r3
   11a5a:	9b06      	ldr	r3, [sp, #24]
   11a5c:	e9c3 6700 	strd	r6, r7, [r3]
   11a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11a62:	bf00      	nop

00011a64 <__divdi3>:
   11a64:	2900      	cmp	r1, #0
   11a66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a6a:	b085      	sub	sp, #20
   11a6c:	f2c0 80c8 	blt.w	11c00 <__divdi3+0x19c>
   11a70:	2600      	movs	r6, #0
   11a72:	2b00      	cmp	r3, #0
   11a74:	f2c0 80bf 	blt.w	11bf6 <__divdi3+0x192>
   11a78:	4689      	mov	r9, r1
   11a7a:	4614      	mov	r4, r2
   11a7c:	4605      	mov	r5, r0
   11a7e:	469b      	mov	fp, r3
   11a80:	2b00      	cmp	r3, #0
   11a82:	d14a      	bne.n	11b1a <__divdi3+0xb6>
   11a84:	428a      	cmp	r2, r1
   11a86:	d957      	bls.n	11b38 <__divdi3+0xd4>
   11a88:	fab2 f382 	clz	r3, r2
   11a8c:	b153      	cbz	r3, 11aa4 <__divdi3+0x40>
   11a8e:	f1c3 0020 	rsb	r0, r3, #32
   11a92:	fa01 f903 	lsl.w	r9, r1, r3
   11a96:	fa25 f800 	lsr.w	r8, r5, r0
   11a9a:	fa12 f403 	lsls.w	r4, r2, r3
   11a9e:	409d      	lsls	r5, r3
   11aa0:	ea48 0909 	orr.w	r9, r8, r9
   11aa4:	0c27      	lsrs	r7, r4, #16
   11aa6:	4648      	mov	r0, r9
   11aa8:	4639      	mov	r1, r7
   11aaa:	fa1f fb84 	uxth.w	fp, r4
   11aae:	f7ff fceb 	bl	11488 <__aeabi_uidiv>
   11ab2:	4639      	mov	r1, r7
   11ab4:	4682      	mov	sl, r0
   11ab6:	4648      	mov	r0, r9
   11ab8:	f7ff fe14 	bl	116e4 <__aeabi_uidivmod>
   11abc:	0c2a      	lsrs	r2, r5, #16
   11abe:	fb0b f30a 	mul.w	r3, fp, sl
   11ac2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   11ac6:	454b      	cmp	r3, r9
   11ac8:	d909      	bls.n	11ade <__divdi3+0x7a>
   11aca:	eb19 0904 	adds.w	r9, r9, r4
   11ace:	f10a 3aff 	add.w	sl, sl, #4294967295
   11ad2:	d204      	bcs.n	11ade <__divdi3+0x7a>
   11ad4:	454b      	cmp	r3, r9
   11ad6:	bf84      	itt	hi
   11ad8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11adc:	44a1      	addhi	r9, r4
   11ade:	ebc3 0909 	rsb	r9, r3, r9
   11ae2:	4639      	mov	r1, r7
   11ae4:	4648      	mov	r0, r9
   11ae6:	b2ad      	uxth	r5, r5
   11ae8:	f7ff fcce 	bl	11488 <__aeabi_uidiv>
   11aec:	4639      	mov	r1, r7
   11aee:	4680      	mov	r8, r0
   11af0:	4648      	mov	r0, r9
   11af2:	f7ff fdf7 	bl	116e4 <__aeabi_uidivmod>
   11af6:	fb0b fb08 	mul.w	fp, fp, r8
   11afa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11afe:	45ab      	cmp	fp, r5
   11b00:	d907      	bls.n	11b12 <__divdi3+0xae>
   11b02:	192d      	adds	r5, r5, r4
   11b04:	f108 38ff 	add.w	r8, r8, #4294967295
   11b08:	d203      	bcs.n	11b12 <__divdi3+0xae>
   11b0a:	45ab      	cmp	fp, r5
   11b0c:	bf88      	it	hi
   11b0e:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11b12:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11b16:	2700      	movs	r7, #0
   11b18:	e003      	b.n	11b22 <__divdi3+0xbe>
   11b1a:	428b      	cmp	r3, r1
   11b1c:	d957      	bls.n	11bce <__divdi3+0x16a>
   11b1e:	2700      	movs	r7, #0
   11b20:	46b8      	mov	r8, r7
   11b22:	4642      	mov	r2, r8
   11b24:	463b      	mov	r3, r7
   11b26:	b116      	cbz	r6, 11b2e <__divdi3+0xca>
   11b28:	4252      	negs	r2, r2
   11b2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11b2e:	4619      	mov	r1, r3
   11b30:	4610      	mov	r0, r2
   11b32:	b005      	add	sp, #20
   11b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b38:	b922      	cbnz	r2, 11b44 <__divdi3+0xe0>
   11b3a:	4611      	mov	r1, r2
   11b3c:	2001      	movs	r0, #1
   11b3e:	f7ff fca3 	bl	11488 <__aeabi_uidiv>
   11b42:	4604      	mov	r4, r0
   11b44:	fab4 f884 	clz	r8, r4
   11b48:	f1b8 0f00 	cmp.w	r8, #0
   11b4c:	d15e      	bne.n	11c0c <__divdi3+0x1a8>
   11b4e:	ebc4 0809 	rsb	r8, r4, r9
   11b52:	0c27      	lsrs	r7, r4, #16
   11b54:	fa1f f984 	uxth.w	r9, r4
   11b58:	2101      	movs	r1, #1
   11b5a:	9102      	str	r1, [sp, #8]
   11b5c:	4639      	mov	r1, r7
   11b5e:	4640      	mov	r0, r8
   11b60:	f7ff fc92 	bl	11488 <__aeabi_uidiv>
   11b64:	4639      	mov	r1, r7
   11b66:	4682      	mov	sl, r0
   11b68:	4640      	mov	r0, r8
   11b6a:	f7ff fdbb 	bl	116e4 <__aeabi_uidivmod>
   11b6e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   11b72:	fb09 f30a 	mul.w	r3, r9, sl
   11b76:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   11b7a:	455b      	cmp	r3, fp
   11b7c:	d909      	bls.n	11b92 <__divdi3+0x12e>
   11b7e:	eb1b 0b04 	adds.w	fp, fp, r4
   11b82:	f10a 3aff 	add.w	sl, sl, #4294967295
   11b86:	d204      	bcs.n	11b92 <__divdi3+0x12e>
   11b88:	455b      	cmp	r3, fp
   11b8a:	bf84      	itt	hi
   11b8c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11b90:	44a3      	addhi	fp, r4
   11b92:	ebc3 0b0b 	rsb	fp, r3, fp
   11b96:	4639      	mov	r1, r7
   11b98:	4658      	mov	r0, fp
   11b9a:	b2ad      	uxth	r5, r5
   11b9c:	f7ff fc74 	bl	11488 <__aeabi_uidiv>
   11ba0:	4639      	mov	r1, r7
   11ba2:	4680      	mov	r8, r0
   11ba4:	4658      	mov	r0, fp
   11ba6:	f7ff fd9d 	bl	116e4 <__aeabi_uidivmod>
   11baa:	fb09 f908 	mul.w	r9, r9, r8
   11bae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11bb2:	45a9      	cmp	r9, r5
   11bb4:	d907      	bls.n	11bc6 <__divdi3+0x162>
   11bb6:	192d      	adds	r5, r5, r4
   11bb8:	f108 38ff 	add.w	r8, r8, #4294967295
   11bbc:	d203      	bcs.n	11bc6 <__divdi3+0x162>
   11bbe:	45a9      	cmp	r9, r5
   11bc0:	bf88      	it	hi
   11bc2:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11bc6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11bca:	9f02      	ldr	r7, [sp, #8]
   11bcc:	e7a9      	b.n	11b22 <__divdi3+0xbe>
   11bce:	fab3 f783 	clz	r7, r3
   11bd2:	2f00      	cmp	r7, #0
   11bd4:	d168      	bne.n	11ca8 <__divdi3+0x244>
   11bd6:	428b      	cmp	r3, r1
   11bd8:	bf2c      	ite	cs
   11bda:	f04f 0900 	movcs.w	r9, #0
   11bde:	f04f 0901 	movcc.w	r9, #1
   11be2:	4282      	cmp	r2, r0
   11be4:	bf8c      	ite	hi
   11be6:	464c      	movhi	r4, r9
   11be8:	f049 0401 	orrls.w	r4, r9, #1
   11bec:	2c00      	cmp	r4, #0
   11bee:	d096      	beq.n	11b1e <__divdi3+0xba>
   11bf0:	f04f 0801 	mov.w	r8, #1
   11bf4:	e795      	b.n	11b22 <__divdi3+0xbe>
   11bf6:	4252      	negs	r2, r2
   11bf8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11bfc:	43f6      	mvns	r6, r6
   11bfe:	e73b      	b.n	11a78 <__divdi3+0x14>
   11c00:	4240      	negs	r0, r0
   11c02:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   11c06:	f04f 36ff 	mov.w	r6, #4294967295
   11c0a:	e732      	b.n	11a72 <__divdi3+0xe>
   11c0c:	fa04 f408 	lsl.w	r4, r4, r8
   11c10:	f1c8 0720 	rsb	r7, r8, #32
   11c14:	fa35 f307 	lsrs.w	r3, r5, r7
   11c18:	fa29 fa07 	lsr.w	sl, r9, r7
   11c1c:	0c27      	lsrs	r7, r4, #16
   11c1e:	fa09 fb08 	lsl.w	fp, r9, r8
   11c22:	4639      	mov	r1, r7
   11c24:	4650      	mov	r0, sl
   11c26:	ea43 020b 	orr.w	r2, r3, fp
   11c2a:	9202      	str	r2, [sp, #8]
   11c2c:	f7ff fc2c 	bl	11488 <__aeabi_uidiv>
   11c30:	4639      	mov	r1, r7
   11c32:	fa1f f984 	uxth.w	r9, r4
   11c36:	4683      	mov	fp, r0
   11c38:	4650      	mov	r0, sl
   11c3a:	f7ff fd53 	bl	116e4 <__aeabi_uidivmod>
   11c3e:	9802      	ldr	r0, [sp, #8]
   11c40:	fb09 f20b 	mul.w	r2, r9, fp
   11c44:	0c03      	lsrs	r3, r0, #16
   11c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   11c4a:	429a      	cmp	r2, r3
   11c4c:	d904      	bls.n	11c58 <__divdi3+0x1f4>
   11c4e:	191b      	adds	r3, r3, r4
   11c50:	f10b 3bff 	add.w	fp, fp, #4294967295
   11c54:	f0c0 80b1 	bcc.w	11dba <__divdi3+0x356>
   11c58:	1a9b      	subs	r3, r3, r2
   11c5a:	4639      	mov	r1, r7
   11c5c:	4618      	mov	r0, r3
   11c5e:	9301      	str	r3, [sp, #4]
   11c60:	f7ff fc12 	bl	11488 <__aeabi_uidiv>
   11c64:	9901      	ldr	r1, [sp, #4]
   11c66:	4682      	mov	sl, r0
   11c68:	4608      	mov	r0, r1
   11c6a:	4639      	mov	r1, r7
   11c6c:	f7ff fd3a 	bl	116e4 <__aeabi_uidivmod>
   11c70:	f8dd c008 	ldr.w	ip, [sp, #8]
   11c74:	fb09 f30a 	mul.w	r3, r9, sl
   11c78:	fa1f f08c 	uxth.w	r0, ip
   11c7c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   11c80:	4293      	cmp	r3, r2
   11c82:	d908      	bls.n	11c96 <__divdi3+0x232>
   11c84:	1912      	adds	r2, r2, r4
   11c86:	f10a 3aff 	add.w	sl, sl, #4294967295
   11c8a:	d204      	bcs.n	11c96 <__divdi3+0x232>
   11c8c:	4293      	cmp	r3, r2
   11c8e:	bf84      	itt	hi
   11c90:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11c94:	1912      	addhi	r2, r2, r4
   11c96:	fa05 f508 	lsl.w	r5, r5, r8
   11c9a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   11c9e:	ebc3 0802 	rsb	r8, r3, r2
   11ca2:	f8cd e008 	str.w	lr, [sp, #8]
   11ca6:	e759      	b.n	11b5c <__divdi3+0xf8>
   11ca8:	f1c7 0020 	rsb	r0, r7, #32
   11cac:	fa03 fa07 	lsl.w	sl, r3, r7
   11cb0:	40c2      	lsrs	r2, r0
   11cb2:	fa35 f300 	lsrs.w	r3, r5, r0
   11cb6:	ea42 0b0a 	orr.w	fp, r2, sl
   11cba:	fa21 f800 	lsr.w	r8, r1, r0
   11cbe:	fa01 f907 	lsl.w	r9, r1, r7
   11cc2:	4640      	mov	r0, r8
   11cc4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   11cc8:	ea43 0109 	orr.w	r1, r3, r9
   11ccc:	9102      	str	r1, [sp, #8]
   11cce:	4651      	mov	r1, sl
   11cd0:	fa1f f28b 	uxth.w	r2, fp
   11cd4:	9203      	str	r2, [sp, #12]
   11cd6:	f7ff fbd7 	bl	11488 <__aeabi_uidiv>
   11cda:	4651      	mov	r1, sl
   11cdc:	4681      	mov	r9, r0
   11cde:	4640      	mov	r0, r8
   11ce0:	f7ff fd00 	bl	116e4 <__aeabi_uidivmod>
   11ce4:	9b03      	ldr	r3, [sp, #12]
   11ce6:	f8dd c008 	ldr.w	ip, [sp, #8]
   11cea:	fb03 f209 	mul.w	r2, r3, r9
   11cee:	ea4f 401c 	mov.w	r0, ip, lsr #16
   11cf2:	fa14 f307 	lsls.w	r3, r4, r7
   11cf6:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   11cfa:	42a2      	cmp	r2, r4
   11cfc:	d904      	bls.n	11d08 <__divdi3+0x2a4>
   11cfe:	eb14 040b 	adds.w	r4, r4, fp
   11d02:	f109 39ff 	add.w	r9, r9, #4294967295
   11d06:	d352      	bcc.n	11dae <__divdi3+0x34a>
   11d08:	1aa4      	subs	r4, r4, r2
   11d0a:	4651      	mov	r1, sl
   11d0c:	4620      	mov	r0, r4
   11d0e:	9301      	str	r3, [sp, #4]
   11d10:	f7ff fbba 	bl	11488 <__aeabi_uidiv>
   11d14:	4651      	mov	r1, sl
   11d16:	4680      	mov	r8, r0
   11d18:	4620      	mov	r0, r4
   11d1a:	f7ff fce3 	bl	116e4 <__aeabi_uidivmod>
   11d1e:	9803      	ldr	r0, [sp, #12]
   11d20:	f8dd c008 	ldr.w	ip, [sp, #8]
   11d24:	fb00 f208 	mul.w	r2, r0, r8
   11d28:	fa1f f38c 	uxth.w	r3, ip
   11d2c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   11d30:	9b01      	ldr	r3, [sp, #4]
   11d32:	4282      	cmp	r2, r0
   11d34:	d904      	bls.n	11d40 <__divdi3+0x2dc>
   11d36:	eb10 000b 	adds.w	r0, r0, fp
   11d3a:	f108 38ff 	add.w	r8, r8, #4294967295
   11d3e:	d330      	bcc.n	11da2 <__divdi3+0x33e>
   11d40:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   11d44:	fa1f fc83 	uxth.w	ip, r3
   11d48:	0c1b      	lsrs	r3, r3, #16
   11d4a:	1a80      	subs	r0, r0, r2
   11d4c:	fa1f fe88 	uxth.w	lr, r8
   11d50:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   11d54:	fb0c f90e 	mul.w	r9, ip, lr
   11d58:	fb0c fc0a 	mul.w	ip, ip, sl
   11d5c:	fb03 c10e 	mla	r1, r3, lr, ip
   11d60:	fb03 f20a 	mul.w	r2, r3, sl
   11d64:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   11d68:	458c      	cmp	ip, r1
   11d6a:	bf88      	it	hi
   11d6c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   11d70:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   11d74:	4570      	cmp	r0, lr
   11d76:	d310      	bcc.n	11d9a <__divdi3+0x336>
   11d78:	fa1f f989 	uxth.w	r9, r9
   11d7c:	fa05 f707 	lsl.w	r7, r5, r7
   11d80:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   11d84:	bf14      	ite	ne
   11d86:	2200      	movne	r2, #0
   11d88:	2201      	moveq	r2, #1
   11d8a:	4287      	cmp	r7, r0
   11d8c:	bf2c      	ite	cs
   11d8e:	2700      	movcs	r7, #0
   11d90:	f002 0701 	andcc.w	r7, r2, #1
   11d94:	2f00      	cmp	r7, #0
   11d96:	f43f aec4 	beq.w	11b22 <__divdi3+0xbe>
   11d9a:	f108 38ff 	add.w	r8, r8, #4294967295
   11d9e:	2700      	movs	r7, #0
   11da0:	e6bf      	b.n	11b22 <__divdi3+0xbe>
   11da2:	4282      	cmp	r2, r0
   11da4:	bf84      	itt	hi
   11da6:	4458      	addhi	r0, fp
   11da8:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11dac:	e7c8      	b.n	11d40 <__divdi3+0x2dc>
   11dae:	42a2      	cmp	r2, r4
   11db0:	bf84      	itt	hi
   11db2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11db6:	445c      	addhi	r4, fp
   11db8:	e7a6      	b.n	11d08 <__divdi3+0x2a4>
   11dba:	429a      	cmp	r2, r3
   11dbc:	bf84      	itt	hi
   11dbe:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   11dc2:	191b      	addhi	r3, r3, r4
   11dc4:	e748      	b.n	11c58 <__divdi3+0x1f4>
   11dc6:	bf00      	nop

00011dc8 <__udivdi3>:
   11dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dcc:	460c      	mov	r4, r1
   11dce:	b083      	sub	sp, #12
   11dd0:	4680      	mov	r8, r0
   11dd2:	4616      	mov	r6, r2
   11dd4:	4689      	mov	r9, r1
   11dd6:	461f      	mov	r7, r3
   11dd8:	4615      	mov	r5, r2
   11dda:	468a      	mov	sl, r1
   11ddc:	2b00      	cmp	r3, #0
   11dde:	d14b      	bne.n	11e78 <__udivdi3+0xb0>
   11de0:	428a      	cmp	r2, r1
   11de2:	d95c      	bls.n	11e9e <__udivdi3+0xd6>
   11de4:	fab2 f382 	clz	r3, r2
   11de8:	b15b      	cbz	r3, 11e02 <__udivdi3+0x3a>
   11dea:	f1c3 0020 	rsb	r0, r3, #32
   11dee:	fa01 fa03 	lsl.w	sl, r1, r3
   11df2:	fa28 f200 	lsr.w	r2, r8, r0
   11df6:	fa16 f503 	lsls.w	r5, r6, r3
   11dfa:	fa08 f803 	lsl.w	r8, r8, r3
   11dfe:	ea42 0a0a 	orr.w	sl, r2, sl
   11e02:	0c2e      	lsrs	r6, r5, #16
   11e04:	4650      	mov	r0, sl
   11e06:	4631      	mov	r1, r6
   11e08:	b2af      	uxth	r7, r5
   11e0a:	f7ff fb3d 	bl	11488 <__aeabi_uidiv>
   11e0e:	4631      	mov	r1, r6
   11e10:	ea4f 4418 	mov.w	r4, r8, lsr #16
   11e14:	4681      	mov	r9, r0
   11e16:	4650      	mov	r0, sl
   11e18:	f7ff fc64 	bl	116e4 <__aeabi_uidivmod>
   11e1c:	fb07 f309 	mul.w	r3, r7, r9
   11e20:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   11e24:	4553      	cmp	r3, sl
   11e26:	d909      	bls.n	11e3c <__udivdi3+0x74>
   11e28:	eb1a 0a05 	adds.w	sl, sl, r5
   11e2c:	f109 39ff 	add.w	r9, r9, #4294967295
   11e30:	d204      	bcs.n	11e3c <__udivdi3+0x74>
   11e32:	4553      	cmp	r3, sl
   11e34:	bf84      	itt	hi
   11e36:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11e3a:	44aa      	addhi	sl, r5
   11e3c:	ebc3 0a0a 	rsb	sl, r3, sl
   11e40:	4631      	mov	r1, r6
   11e42:	4650      	mov	r0, sl
   11e44:	fa1f f888 	uxth.w	r8, r8
   11e48:	f7ff fb1e 	bl	11488 <__aeabi_uidiv>
   11e4c:	4631      	mov	r1, r6
   11e4e:	4604      	mov	r4, r0
   11e50:	4650      	mov	r0, sl
   11e52:	f7ff fc47 	bl	116e4 <__aeabi_uidivmod>
   11e56:	fb07 f704 	mul.w	r7, r7, r4
   11e5a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   11e5e:	4547      	cmp	r7, r8
   11e60:	d906      	bls.n	11e70 <__udivdi3+0xa8>
   11e62:	3c01      	subs	r4, #1
   11e64:	eb18 0805 	adds.w	r8, r8, r5
   11e68:	d202      	bcs.n	11e70 <__udivdi3+0xa8>
   11e6a:	4547      	cmp	r7, r8
   11e6c:	bf88      	it	hi
   11e6e:	3c01      	subhi	r4, #1
   11e70:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11e74:	2600      	movs	r6, #0
   11e76:	e05c      	b.n	11f32 <__udivdi3+0x16a>
   11e78:	428b      	cmp	r3, r1
   11e7a:	d858      	bhi.n	11f2e <__udivdi3+0x166>
   11e7c:	fab3 f683 	clz	r6, r3
   11e80:	2e00      	cmp	r6, #0
   11e82:	d15b      	bne.n	11f3c <__udivdi3+0x174>
   11e84:	428b      	cmp	r3, r1
   11e86:	bf2c      	ite	cs
   11e88:	2200      	movcs	r2, #0
   11e8a:	2201      	movcc	r2, #1
   11e8c:	4285      	cmp	r5, r0
   11e8e:	bf8c      	ite	hi
   11e90:	4615      	movhi	r5, r2
   11e92:	f042 0501 	orrls.w	r5, r2, #1
   11e96:	2d00      	cmp	r5, #0
   11e98:	d049      	beq.n	11f2e <__udivdi3+0x166>
   11e9a:	2401      	movs	r4, #1
   11e9c:	e049      	b.n	11f32 <__udivdi3+0x16a>
   11e9e:	b922      	cbnz	r2, 11eaa <__udivdi3+0xe2>
   11ea0:	4611      	mov	r1, r2
   11ea2:	2001      	movs	r0, #1
   11ea4:	f7ff faf0 	bl	11488 <__aeabi_uidiv>
   11ea8:	4605      	mov	r5, r0
   11eaa:	fab5 f685 	clz	r6, r5
   11eae:	2e00      	cmp	r6, #0
   11eb0:	f040 80ba 	bne.w	12028 <__udivdi3+0x260>
   11eb4:	1b64      	subs	r4, r4, r5
   11eb6:	0c2f      	lsrs	r7, r5, #16
   11eb8:	fa1f fa85 	uxth.w	sl, r5
   11ebc:	2601      	movs	r6, #1
   11ebe:	4639      	mov	r1, r7
   11ec0:	4620      	mov	r0, r4
   11ec2:	f7ff fae1 	bl	11488 <__aeabi_uidiv>
   11ec6:	4639      	mov	r1, r7
   11ec8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   11ecc:	4681      	mov	r9, r0
   11ece:	4620      	mov	r0, r4
   11ed0:	f7ff fc08 	bl	116e4 <__aeabi_uidivmod>
   11ed4:	fb0a f309 	mul.w	r3, sl, r9
   11ed8:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   11edc:	455b      	cmp	r3, fp
   11ede:	d909      	bls.n	11ef4 <__udivdi3+0x12c>
   11ee0:	eb1b 0b05 	adds.w	fp, fp, r5
   11ee4:	f109 39ff 	add.w	r9, r9, #4294967295
   11ee8:	d204      	bcs.n	11ef4 <__udivdi3+0x12c>
   11eea:	455b      	cmp	r3, fp
   11eec:	bf84      	itt	hi
   11eee:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11ef2:	44ab      	addhi	fp, r5
   11ef4:	ebc3 0b0b 	rsb	fp, r3, fp
   11ef8:	4639      	mov	r1, r7
   11efa:	4658      	mov	r0, fp
   11efc:	fa1f f888 	uxth.w	r8, r8
   11f00:	f7ff fac2 	bl	11488 <__aeabi_uidiv>
   11f04:	4639      	mov	r1, r7
   11f06:	4604      	mov	r4, r0
   11f08:	4658      	mov	r0, fp
   11f0a:	f7ff fbeb 	bl	116e4 <__aeabi_uidivmod>
   11f0e:	fb0a fa04 	mul.w	sl, sl, r4
   11f12:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   11f16:	45c2      	cmp	sl, r8
   11f18:	d906      	bls.n	11f28 <__udivdi3+0x160>
   11f1a:	3c01      	subs	r4, #1
   11f1c:	eb18 0805 	adds.w	r8, r8, r5
   11f20:	d202      	bcs.n	11f28 <__udivdi3+0x160>
   11f22:	45c2      	cmp	sl, r8
   11f24:	bf88      	it	hi
   11f26:	3c01      	subhi	r4, #1
   11f28:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11f2c:	e001      	b.n	11f32 <__udivdi3+0x16a>
   11f2e:	2600      	movs	r6, #0
   11f30:	4634      	mov	r4, r6
   11f32:	4631      	mov	r1, r6
   11f34:	4620      	mov	r0, r4
   11f36:	b003      	add	sp, #12
   11f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f3c:	f1c6 0020 	rsb	r0, r6, #32
   11f40:	40b3      	lsls	r3, r6
   11f42:	fa32 f700 	lsrs.w	r7, r2, r0
   11f46:	fa21 fb00 	lsr.w	fp, r1, r0
   11f4a:	431f      	orrs	r7, r3
   11f4c:	fa14 f206 	lsls.w	r2, r4, r6
   11f50:	fa28 f100 	lsr.w	r1, r8, r0
   11f54:	4658      	mov	r0, fp
   11f56:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   11f5a:	4311      	orrs	r1, r2
   11f5c:	9100      	str	r1, [sp, #0]
   11f5e:	4651      	mov	r1, sl
   11f60:	b2bb      	uxth	r3, r7
   11f62:	9301      	str	r3, [sp, #4]
   11f64:	f7ff fa90 	bl	11488 <__aeabi_uidiv>
   11f68:	4651      	mov	r1, sl
   11f6a:	40b5      	lsls	r5, r6
   11f6c:	4681      	mov	r9, r0
   11f6e:	4658      	mov	r0, fp
   11f70:	f7ff fbb8 	bl	116e4 <__aeabi_uidivmod>
   11f74:	9c01      	ldr	r4, [sp, #4]
   11f76:	9800      	ldr	r0, [sp, #0]
   11f78:	fb04 f309 	mul.w	r3, r4, r9
   11f7c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   11f80:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   11f84:	455b      	cmp	r3, fp
   11f86:	d905      	bls.n	11f94 <__udivdi3+0x1cc>
   11f88:	eb1b 0b07 	adds.w	fp, fp, r7
   11f8c:	f109 39ff 	add.w	r9, r9, #4294967295
   11f90:	f0c0 808e 	bcc.w	120b0 <__udivdi3+0x2e8>
   11f94:	ebc3 0b0b 	rsb	fp, r3, fp
   11f98:	4651      	mov	r1, sl
   11f9a:	4658      	mov	r0, fp
   11f9c:	f7ff fa74 	bl	11488 <__aeabi_uidiv>
   11fa0:	4651      	mov	r1, sl
   11fa2:	4604      	mov	r4, r0
   11fa4:	4658      	mov	r0, fp
   11fa6:	f7ff fb9d 	bl	116e4 <__aeabi_uidivmod>
   11faa:	9801      	ldr	r0, [sp, #4]
   11fac:	9a00      	ldr	r2, [sp, #0]
   11fae:	fb00 f304 	mul.w	r3, r0, r4
   11fb2:	fa1f fc82 	uxth.w	ip, r2
   11fb6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   11fba:	4293      	cmp	r3, r2
   11fbc:	d906      	bls.n	11fcc <__udivdi3+0x204>
   11fbe:	3c01      	subs	r4, #1
   11fc0:	19d2      	adds	r2, r2, r7
   11fc2:	d203      	bcs.n	11fcc <__udivdi3+0x204>
   11fc4:	4293      	cmp	r3, r2
   11fc6:	d901      	bls.n	11fcc <__udivdi3+0x204>
   11fc8:	19d2      	adds	r2, r2, r7
   11fca:	3c01      	subs	r4, #1
   11fcc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11fd0:	b2a8      	uxth	r0, r5
   11fd2:	1ad2      	subs	r2, r2, r3
   11fd4:	0c2d      	lsrs	r5, r5, #16
   11fd6:	fa1f fc84 	uxth.w	ip, r4
   11fda:	0c23      	lsrs	r3, r4, #16
   11fdc:	fb00 f70c 	mul.w	r7, r0, ip
   11fe0:	fb00 fe03 	mul.w	lr, r0, r3
   11fe4:	fb05 e10c 	mla	r1, r5, ip, lr
   11fe8:	fb05 f503 	mul.w	r5, r5, r3
   11fec:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   11ff0:	458e      	cmp	lr, r1
   11ff2:	bf88      	it	hi
   11ff4:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   11ff8:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   11ffc:	42aa      	cmp	r2, r5
   11ffe:	d310      	bcc.n	12022 <__udivdi3+0x25a>
   12000:	b2bf      	uxth	r7, r7
   12002:	fa08 f606 	lsl.w	r6, r8, r6
   12006:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1200a:	bf14      	ite	ne
   1200c:	f04f 0e00 	movne.w	lr, #0
   12010:	f04f 0e01 	moveq.w	lr, #1
   12014:	4296      	cmp	r6, r2
   12016:	bf2c      	ite	cs
   12018:	2600      	movcs	r6, #0
   1201a:	f00e 0601 	andcc.w	r6, lr, #1
   1201e:	2e00      	cmp	r6, #0
   12020:	d087      	beq.n	11f32 <__udivdi3+0x16a>
   12022:	3c01      	subs	r4, #1
   12024:	2600      	movs	r6, #0
   12026:	e784      	b.n	11f32 <__udivdi3+0x16a>
   12028:	40b5      	lsls	r5, r6
   1202a:	f1c6 0120 	rsb	r1, r6, #32
   1202e:	fa24 f901 	lsr.w	r9, r4, r1
   12032:	fa28 f201 	lsr.w	r2, r8, r1
   12036:	0c2f      	lsrs	r7, r5, #16
   12038:	40b4      	lsls	r4, r6
   1203a:	4639      	mov	r1, r7
   1203c:	4648      	mov	r0, r9
   1203e:	4322      	orrs	r2, r4
   12040:	9200      	str	r2, [sp, #0]
   12042:	f7ff fa21 	bl	11488 <__aeabi_uidiv>
   12046:	4639      	mov	r1, r7
   12048:	fa1f fa85 	uxth.w	sl, r5
   1204c:	4683      	mov	fp, r0
   1204e:	4648      	mov	r0, r9
   12050:	f7ff fb48 	bl	116e4 <__aeabi_uidivmod>
   12054:	9b00      	ldr	r3, [sp, #0]
   12056:	0c1a      	lsrs	r2, r3, #16
   12058:	fb0a f30b 	mul.w	r3, sl, fp
   1205c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   12060:	42a3      	cmp	r3, r4
   12062:	d903      	bls.n	1206c <__udivdi3+0x2a4>
   12064:	1964      	adds	r4, r4, r5
   12066:	f10b 3bff 	add.w	fp, fp, #4294967295
   1206a:	d327      	bcc.n	120bc <__udivdi3+0x2f4>
   1206c:	1ae4      	subs	r4, r4, r3
   1206e:	4639      	mov	r1, r7
   12070:	4620      	mov	r0, r4
   12072:	f7ff fa09 	bl	11488 <__aeabi_uidiv>
   12076:	4639      	mov	r1, r7
   12078:	4681      	mov	r9, r0
   1207a:	4620      	mov	r0, r4
   1207c:	f7ff fb32 	bl	116e4 <__aeabi_uidivmod>
   12080:	9800      	ldr	r0, [sp, #0]
   12082:	fb0a f309 	mul.w	r3, sl, r9
   12086:	fa1f fc80 	uxth.w	ip, r0
   1208a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1208e:	42a3      	cmp	r3, r4
   12090:	d908      	bls.n	120a4 <__udivdi3+0x2dc>
   12092:	1964      	adds	r4, r4, r5
   12094:	f109 39ff 	add.w	r9, r9, #4294967295
   12098:	d204      	bcs.n	120a4 <__udivdi3+0x2dc>
   1209a:	42a3      	cmp	r3, r4
   1209c:	bf84      	itt	hi
   1209e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   120a2:	1964      	addhi	r4, r4, r5
   120a4:	fa08 f806 	lsl.w	r8, r8, r6
   120a8:	1ae4      	subs	r4, r4, r3
   120aa:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   120ae:	e706      	b.n	11ebe <__udivdi3+0xf6>
   120b0:	455b      	cmp	r3, fp
   120b2:	bf84      	itt	hi
   120b4:	f109 39ff 	addhi.w	r9, r9, #4294967295
   120b8:	44bb      	addhi	fp, r7
   120ba:	e76b      	b.n	11f94 <__udivdi3+0x1cc>
   120bc:	42a3      	cmp	r3, r4
   120be:	bf84      	itt	hi
   120c0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   120c4:	1964      	addhi	r4, r4, r5
   120c6:	e7d1      	b.n	1206c <__udivdi3+0x2a4>

000120c8 <g_pwm_id_mask_lut>:
   120c8:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
   120d8:	0080 0000                                   ....

000120dc <g_pwm_tach_id_mask_lut>:
   120dc:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
   120ec:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
   120fc:	8000 0000                                   ....

00012100 <g_pwm_posedge_offset_lut>:
   12100:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
   12110:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
   12120:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
   12130:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
   12140:	0088 0000                                   ....

00012144 <g_pwm_negedge_offset_lut>:
   12144:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
   12154:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
   12164:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
   12174:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
   12184:	008c 0000                                   ....

00012188 <g_tachpulsedur_offset_lut>:
   12188:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
   12198:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
   121a8:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
   121b8:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
   121c8:	00e0 0000 2e2e 632f 726f 5f65 7770 2e6d     ....../core_pwm.
   121d8:	0063 0000 4441 4443 7269 6365 4974 706e     c...ADCDirectInp
   121e8:	7475 305f 0000 0000 6425 2520 2064 6425     ut_0....%d %d %d
   121f8:	2520 2064 6425 2520 0064 0000 6f4a 5879      %d %d %d...JoyX
   12208:	203a 3325 2c64 4a20 796f 3a59 2520 6433     : %3d, JoyY: %3d
   12218:	202c 5843 203a 3325 2c64 4320 3a59 2520     , CX: %3d, CY: %
   12228:	6433 202c 6946 6572 203a 6425 202c 7453     3d, Fire: %d, St
   12238:	7261 3a74 2520 0a64 000d 0000 6425 2520     art: %d.....%d %
   12248:	0064 0000                                   d...

0001224c <g_ace_current_resistors>:
   1224c:	0001 0001 0001 0001                         ........

00012254 <g_ace_external_varef_used>:
   12254:	0000 0000                                   ....

00012258 <g_ace_channel_0_name>:
   12258:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
   12268:	0000 0000                                   ....

0001226c <g_ace_ppe_transforms_desc_table>:
   1226c:	0010 0011 4000 0000                         .....@..

00012274 <g_ace_sse_proc_0_name>:
   12274:	4441 3043 4d5f 4941 004e 0000               ADC0_MAIN...

00012280 <g_ace_sse_proc_0_sequence>:
   12280:	1705 1602 1200 0000                         ........

00012288 <g_ace_sse_proc_1_name>:
   12288:	4441 3143 4d5f 4941 004e 0000               ADC1_MAIN...

00012294 <g_ace_sse_proc_1_sequence>:
   12294:	2705 2602 2551 24ca 0000 23ff 0000 23ff     .'.&Q%.$...#...#
   122a4:	0000 23ff 0000 23ff 0000 23ff 0000 23a3     ...#...#...#...#
   122b4:	0000 2005                                   ... 

000122b8 <g_config_reg_lut>:
   122b8:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
   122c8:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
   122d8:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
   122e8:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
   122f8:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
   12308:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
   12318:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
   12328:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

00012338 <g_gpio_irqn_lut>:
   12338:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
   12348:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
   12358:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
   12368:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

00012378 <channel_type_lut>:
   12378:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12388:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12398:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

000123a8 <channel_quad_lut>:
   123a8:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
   123b8:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
   123c8:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

000123d8 <abps_channel_lut>:
   123d8:	00ff ff00 01ff ff01 ffff ffff ffff ffff     ................
   123e8:	02ff ff02 03ff ff03 ffff ffff ffff ffff     ................
   123f8:	04ff ff04 ffff ffff ffff ffff ffff ffff     ................

00012408 <abps_idx_lut>:
   12408:	00ff ff01 02ff ff03 ffff ffff ffff ffff     ................
   12418:	04ff ff05 06ff ff07 ffff ffff ffff ffff     ................
   12428:	08ff ff09 ffff ffff ffff ffff ffff ffff     ................

00012438 <apbs_gain_lut>:
   12438:	080c 0204                                   ....

0001243c <apbs_range>:
   1243c:	3c00 2800 1400 0a00                         .<.(....

00012444 <sse_pc_ctrl_lut>:
   12444:	0048 4002 0088 4002 00c8 4002               H..@...@...@

00012450 <sse_pc_lo_lut>:
   12450:	0040 4002 0080 4002 00c0 4002               @..@...@...@

0001245c <sse_pc_hi_lut>:
   1245c:	0044 4002 0084 4002 00c4 4002               D..@...@...@

00012468 <p_mtd_data>:
   12468:	0010 6008                                   ...`

0001246c <C.24.3275>:
   1246c:	0006 0201 0003 0201 0403 0404 0604 0506     ................

0001247c <C.36.3339>:
	...
   124a4:	0001 0000 0002 0000 0003 0000 0000 0000     ................
	...

000124bc <C.18.3185>:
   124bc:	4000 4000 0000 0000                         .@.@....

000124c4 <adc_status_reg_lut>:
   124c4:	1000 4002 1004 4002 1008 4002               ...@...@...@

000124d0 <dac_ctrl_reg_lut>:
   124d0:	0060 4002 00a0 4002 00e0 4002               `..@...@...@

000124dc <dac_enable_masks_lut>:
   124dc:	0010 0000 0020 0000 0040 0000               .... ...@...

000124e8 <dac_byte01_reg_lut>:
   124e8:	0500 4002 0504 4002 0508 4002               ...@...@...@

000124f4 <dac_byte2_reg_lut>:
   124f4:	006c 4002 00ac 4002 00ec 4002               l..@...@...@

00012500 <p_mtd_data>:
   12500:	0010 6008                                   ...`

00012504 <comp_id_2_scb_lut>:
   12504:	0000 0101 0202 0303 0404 0000               ............

00012510 <C.18.3510>:
   12510:	0200 0004 2e2e 642f 6972 6576 7372 432f     ....../drivers/C
   12520:	726f 5565 5241 6154 6270 632f 726f 5f65     oreUARTapb/core_
   12530:	6175 7472 615f 6270 632e 0000               uart_apb.c..

0001253c <C.18.2576>:
   1253c:	0001 0000 0002 0000 0004 0000 0001 0000     ................
   1254c:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
   1255c:	6c6f 696c 6973 6e6f 000a 0000               ollision....

00012568 <_global_impure_ptr>:
   12568:	0070 2000 0043 0000                         p.. C...

00012570 <blanks.3595>:
   12570:	2020 2020 2020 2020 2020 2020 2020 2020                     

00012580 <zeroes.3596>:
   12580:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   12590:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   125a0:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
   125b0:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
   125c0:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
   125d0:	0030 0000                                   0...

000125d4 <basefix.3536>:
   125d4:	000a 0001 0002 0003 0004 0005 0006 0007     ................
   125e4:	0008 0009 000a 000b 000c 000d 000e 000f     ................
   125f4:	0010 0000 2565 646c 0000 0000               ....e%ld....

00012600 <blanks.3577>:
   12600:	2020 2020 2020 2020 2020 2020 2020 2020                     

00012610 <zeroes.3578>:
   12610:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00012620 <_ctype_>:
   12620:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   12630:	2020 2020 2020 2020 2020 2020 2020 2020                     
   12640:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   12650:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   12660:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   12670:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   12680:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   12690:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   126a0:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
   12724:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00012734 <__sf_fake_stdin>:
	...

00012754 <__sf_fake_stdout>:
	...

00012774 <__sf_fake_stderr>:
	...

00012794 <charset>:
   12794:	27cc 0001                                   .'..

00012798 <lconv>:
   12798:	27c8 0001 25a0 0001 25a0 0001 25a0 0001     .'...%...%...%..
   127a8:	25a0 0001 25a0 0001 25a0 0001 25a0 0001     .%...%...%...%..
   127b8:	25a0 0001 25a0 0001 ffff ffff ffff ffff     .%...%..........
   127c8:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

000127d8 <__mprec_tens>:
   127d8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
   127e8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
   127f8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
   12808:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
   12818:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
   12828:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
   12838:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
   12848:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
   12858:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
   12868:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
   12878:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
   12888:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
   12898:	9db4 79d9 7843 44ea                         ...yCx.D

000128a0 <p05.2463>:
   128a0:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

000128b0 <__mprec_bigtens>:
   128b0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
   128c0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
   128d0:	bf3c 7f73 4fdd 7515                         <.s..O.u

000128d8 <__mprec_tinytens>:
   128d8:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   128e8:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   128f8:	6f43 64ac 0628 0ac8                         Co.d(...

00012900 <tinytens>:
   12900:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   12910:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   12920:	6f43 64ac 0628 0e18 666e 0000 6e69 7469     Co.d(...nf..init
   12930:	0079 0000 6e61 0000 4241 4443 4645 0000     y...an..ABCDEF..
   12940:	6261 6463 6665 0000 3130 3332 3534 3736     abcdef..01234567
   12950:	3938 0000                                   89..

00012954 <_init>:
   12954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12956:	bf00      	nop
   12958:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1295a:	bc08      	pop	{r3}
   1295c:	469e      	mov	lr, r3
   1295e:	4770      	bx	lr

00012960 <_fini>:
   12960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12962:	bf00      	nop
   12964:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12966:	bc08      	pop	{r3}
   12968:	469e      	mov	lr, r3
   1296a:	4770      	bx	lr

0001296c <__frame_dummy_init_array_entry>:
   1296c:	0485 0000                                   ....

00012970 <__do_global_dtors_aux_fini_array_entry>:
   12970:	0471 0000                                   q...
