# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TMP_8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus {C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:14 on Dec 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus" C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v 
# -- Compiling module buffer_8bit
# 
# Top level modules:
# 	buffer_8bit
# End time: 20:31:14 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.buffer_8bit
# vsim work.buffer_8bit 
# Start time: 20:31:17 on Dec 02,2024
# Loading work.buffer_8bit
add wave -position end  sim:/buffer_8bit/data_in
add wave -position end  sim:/buffer_8bit/enable
add wave -position end  sim:/buffer_8bit/data_out
force -freeze sim:/buffer_8bit/data_in 00000000 0
force -freeze sim:/buffer_8bit/enable 0 0
run
force -freeze sim:/buffer_8bit/enable 1 0
run
force -freeze sim:/buffer_8bit/data_in 01010101 0
force -freeze sim:/buffer_8bit/enable 0 0
run
force -freeze sim:/buffer_8bit/enable 1 0
run
force -freeze sim:/buffer_8bit/enable 00 0
run
run
# End time: 20:33:20 on Dec 02,2024, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
