set SynModuleInfo {
  {SRCNAME pixel_pack_Pipeline_VITIS_LOOP_101_9 MODELNAME pixel_pack_Pipeline_VITIS_LOOP_101_9 RTLNAME pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9
    SUBMODULES {
      {MODELNAME pixel_pack_flow_control_loop_pipe_sequential_init RTLNAME pixel_pack_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME pixel_pack_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME pixel_pack_Pipeline_VITIS_LOOP_84_7 MODELNAME pixel_pack_Pipeline_VITIS_LOOP_84_7 RTLNAME pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7}
  {SRCNAME pixel_pack_Pipeline_VITIS_LOOP_62_5 MODELNAME pixel_pack_Pipeline_VITIS_LOOP_62_5 RTLNAME pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5}
  {SRCNAME pixel_pack_Pipeline_VITIS_LOOP_47_4 MODELNAME pixel_pack_Pipeline_VITIS_LOOP_47_4 RTLNAME pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4}
  {SRCNAME pixel_pack_Pipeline_VITIS_LOOP_21_1 MODELNAME pixel_pack_Pipeline_VITIS_LOOP_21_1 RTLNAME pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1}
  {SRCNAME pixel_pack MODELNAME pixel_pack RTLNAME pixel_pack IS_TOP 1
    SUBMODULES {
      {MODELNAME pixel_pack_control_s_axi RTLNAME pixel_pack_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME pixel_pack_regslice_both RTLNAME pixel_pack_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME pixel_pack_regslice_both_U}
    }
  }
}
