library ieee;
use ieee.std_logic_1164.ALL;
entity bcd is
Port( 
x0 : in std_logic_vector;
x1 : in std_logic_vector;
x2 : in std_logic_vector;
x3 : in std_logic_vector;
output : out std_logic_vector(6 downto 0)
);
end bcd;

ARCHITECTURE behave OF bcd IS
BEGIN
mux:PROCESS(x1, x2, x3, x0)

VARIABLE sel : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
sel := x0 & x1 & x2 & x3; 
CASE sel IS
WHEN "0000" => output <= "1111110";
WHEN "0001" => output <= "0110000";
WHEN "0010" => output <= "1100101";
WHEN "0011" => output <= "0110011";
WHEN "0100" => output <= "1011011";
WHEN "0101" => output <= "1011111";
WHEN "0110" => output <= "1110000";
WHEN "0111" => output <= "1111111";
WHEN "1000" => output <= "1111011";
WHEN OTHERS => output <= "0000000";
END CASE;
END PROCESS mux;
END behave;