;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #0, 82
	ADD #0, 82
	DAT #2, #1
	ADD #36, <104
	JMN <0, 90
	ADD 0, 90
	CMP 30, 9
	MOV -26, <10
	CMP 30, 9
	MOV -7, <-20
	SUB 1, -3
	JMZ -26, <10
	JMZ -26, <10
	ADD -4, <-20
	SUB <121, 106
	SUB @10, @32
	JMZ -26, @10
	SUB @10, @32
	SUB @127, 106
	SUB 0, 8
	ADD #0, 82
	SLT 101, 200
	ADD <10, @20
	SLT 101, 200
	SUB @10, @32
	SPL 0, <8
	ADD <10, @20
	ADD 0, 90
	SPL 0, <8
	SPL 10, #20
	MOV -4, <-20
	MOV -1, <-30
	SUB @124, 106
	MOV -1, <-30
	MOV -4, <-20
	MOV -1, <-30
	SUB @124, 106
	MOV -1, <-30
	JMN 2, <8
	ADD <10, @20
	MOV -4, <-20
	SPL 0, -202
	CMP -207, <-120
	SPL 0, <8
