INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/sim/fifo_generator_rx_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_rx_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/sim/dbg_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_response
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sim_1/new/srio_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
