#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 27 13:13:54 2018
# Process ID: 26927
# Current directory: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/design_1_tmr_control_dut_0_0_synth_1
# Command line: vivado -log design_1_tmr_control_dut_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tmr_control_dut_0_0.tcl
# Log file: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/design_1_tmr_control_dut_0_0_synth_1/design_1_tmr_control_dut_0_0.vds
# Journal file: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/design_1_tmr_control_dut_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_tmr_control_dut_0_0.tcl -notrace
Command: synth_design -top design_1_tmr_control_dut_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26935 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.555 ; gain = 172.086 ; free physical = 4387 ; free virtual = 24796
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_tmr_control_dut_0_0' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_tmr_control_dut_0_0/synth/design_1_tmr_control_dut_0_0.vhd:70]
	Parameter ADDR_START bound to: 32'b00000000000000000000000000000000 
	Parameter NUMBER_EXEC_ALIVE bound to: 32'b00000000000000000000001111101000 
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'tmr_control_dut' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:4' bound to instance 'U0' of component 'tmr_control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_tmr_control_dut_0_0/synth/design_1_tmr_control_dut_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'tmr_control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:25]
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
	Parameter ADDR_START bound to: 0 - type: integer 
	Parameter NUMBER_EXEC_ALIVE bound to: 1000 - type: integer 
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
	Parameter ADDR_START bound to: 0 - type: integer 
	Parameter NUMBER_EXEC_ALIVE bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'control_dut' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:10' bound to instance 'control_dut_0' of component 'control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:87]
INFO: [Synth 8-638] synthesizing module 'control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:31]
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
	Parameter ADDR_START bound to: 0 - type: integer 
	Parameter NUMBER_EXEC_ALIVE bound to: 1000 - type: integer 
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/uart.vhd:32' bound to instance 'uart_inst' of component 'uart' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:323]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/uart.vhd:50]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/uart.vhd:50]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'GENERIC_FIFO' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/generic_fifo.vhd:6' bound to instance 'receive_buffer' of component 'generic_fifo' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:341]
INFO: [Synth 8-638] synthesizing module 'GENERIC_FIFO' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/generic_fifo.vhd:26]
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GENERIC_FIFO' (2#1) [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/generic_fifo.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'control_dut' (3#1) [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:31]
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
	Parameter ADDR_START bound to: 0 - type: integer 
	Parameter NUMBER_EXEC_ALIVE bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'control_dut' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:10' bound to instance 'control_dut_1' of component 'control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:107]
	Parameter UART_BYTES_HEADER bound to: 5 - type: integer 
	Parameter BYTES_TO_UART bound to: 44 - type: integer 
	Parameter BYTES_PER_WORD_IN_BRAM bound to: 4 - type: integer 
	Parameter ADDR_START bound to: 0 - type: integer 
	Parameter NUMBER_EXEC_ALIVE bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'control_dut' declared at '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/control_dut.vhd:10' bound to instance 'control_dut_2' of component 'control_dut' [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'tmr_control_dut' (4#1) [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ipshared/908a/tmr_control_dut.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_tmr_control_dut_0_0' (5#1) [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_tmr_control_dut_0_0/synth/design_1_tmr_control_dut_0_0.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.023 ; gain = 213.555 ; free physical = 4343 ; free virtual = 24753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.023 ; gain = 213.555 ; free physical = 4343 ; free virtual = 24753
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1520.570 ; gain = 1.000 ; free physical = 4164 ; free virtual = 24574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4163 ; free virtual = 24573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4163 ; free virtual = 24573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4163 ; free virtual = 24573
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_spacing" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_ctrl_reg' in module 'control_dut'
INFO: [Synth 8-5544] ROM "mem0_web" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem0_enb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem0_dinb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_data_in_stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               reset_dut |                             0000 |                             0000
                idle_dut |                             0001 |                             0001
               start_dut |                             0010 |                             0010
           read_done_dut |                             0011 |                             0011
           wait_done_dut |                             0100 |                             0100
           read_data_dut |                             0101 |                             0101
                delay_01 |                             0110 |                             0110
                delay_02 |                             0111 |                             0111
                delay_03 |                             1000 |                             1000
          check_data_dut |                             1001 |                             1001
      mount_package_uart |                             1010 |                             1010
       send_package_uart |                             1011 |                             1011
        mount_dut_result |                             1100 |                             1100
        send_result_uart |                             1101 |                             1101
          send_alive_dut |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_ctrl_reg' using encoding 'sequential' in module 'control_dut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4148 ; free virtual = 24558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 18    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 33    
+---RAMs : 
	              512 Bit         RAMs := 3     
+---Muxes : 
	  15 Input     40 Bit        Muxes := 3     
	  15 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	  15 Input     32 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 24    
	  15 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 3     
	  20 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
Module GENERIC_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module control_dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  15 Input     40 Bit        Muxes := 1     
	  15 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  15 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	  15 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_web_reg[0]' (FDRE) to 'U0/control_dut_0/mem0_web_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_web_reg[1]' (FDRE) to 'U0/control_dut_0/mem0_web_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_web_reg[2]' (FDRE) to 'U0/control_dut_0/mem0_web_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_web_reg[0]' (FDRE) to 'U0/control_dut_2/mem0_web_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_web_reg[1]' (FDRE) to 'U0/control_dut_2/mem0_web_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_web_reg[2]' (FDRE) to 'U0/control_dut_2/mem0_web_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_web_reg[0]' (FDRE) to 'U0/control_dut_1/mem0_web_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_web_reg[1]' (FDRE) to 'U0/control_dut_1/mem0_web_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_web_reg[2]' (FDRE) to 'U0/control_dut_1/mem0_web_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/control_dut_0/mem0_enb_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/control_dut_2/mem0_enb_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/control_dut_1/mem0_enb_reg )
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[0]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[1]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[2]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[3]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[4]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[5]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[6]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[7]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[8]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[9]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[10]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[11]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[12]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[13]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[14]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[15]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[16]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[17]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[18]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[19]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[20]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[21]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[22]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[23]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[24]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[25]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[26]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[27]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[28]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/mem0_dinb_reg[29]' (FDRE) to 'U0/control_dut_0/mem0_dinb_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/control_dut_0/mem0_dinb_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[0]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[1]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[2]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[3]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[4]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[5]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[6]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[7]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[8]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[9]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[10]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[11]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[12]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[13]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[14]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[15]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[16]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[17]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[18]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[19]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[20]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[21]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[22]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[23]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[24]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[25]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[26]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[27]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[28]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_2/mem0_dinb_reg[29]' (FDRE) to 'U0/control_dut_2/mem0_dinb_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/control_dut_2/mem0_dinb_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[0]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[1]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[2]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[3]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[4]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[5]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[6]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[7]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[8]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[9]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[10]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[11]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[12]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[13]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[14]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[15]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[16]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[17]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[18]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[19]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[20]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[21]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[22]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[23]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[24]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[25]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[26]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[27]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[28]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/control_dut_1/mem0_dinb_reg[29]' (FDRE) to 'U0/control_dut_1/mem0_dinb_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/control_dut_1/mem0_dinb_reg[30] )
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_counter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/rx_baud_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_sr_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_sr_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_filter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_filter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[7]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_vec_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_spacing_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_spacing_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_spacing_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_spacing_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_bit_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_count_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_count_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_count_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_state_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_state_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/uart_inst/uart_rx_data_out_stb_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_counter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/rx_baud_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_sr_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_sr_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_filter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_filter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[7]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_vec_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_spacing_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_spacing_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_spacing_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_spacing_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_bit_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_count_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_count_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_count_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_state_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_state_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/uart_inst/uart_rx_data_out_stb_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_counter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/rx_baud_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_sr_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_sr_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_filter_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_filter_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[7]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[6]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[5]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[4]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_vec_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_spacing_reg[3]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_spacing_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_spacing_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_spacing_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_bit_tick_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_count_reg[2]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_count_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_count_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_state_reg[1]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_state_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_2/uart_inst/uart_rx_data_out_stb_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/mem0_addrb_reg_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/mem0_dinb_reg[30]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_0/mem0_enb_reg) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Synth 8-3332] Sequential element (U0/control_dut_1/mem0_addrb_reg_reg[0]) is unused and will be removed from module design_1_tmr_control_dut_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4132 ; free virtual = 24542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|Module Name                  | RTL Object                                      | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|design_1_tmr_control_dut_0_0 | U0/control_dut_0/receive_buffer/fifo_memory_reg | Implied   | 64 x 8               | RAM64M x 3   | 
|design_1_tmr_control_dut_0_0 | U0/control_dut_1/receive_buffer/fifo_memory_reg | Implied   | 64 x 8               | RAM64M x 3   | 
|design_1_tmr_control_dut_0_0 | U0/control_dut_2/receive_buffer/fifo_memory_reg | Implied   | 64 x 8               | RAM64M x 3   | 
+-----------------------------+-------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4081 ; free virtual = 24491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4079 ; free virtual = 24489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/control_dut_0/receive_buffer/read_pointer_reg_rep[0]' (FDRE) to 'U0/control_dut_0/receive_buffer/read_pointer_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   162|
|2     |LUT1   |   589|
|3     |LUT2   |   201|
|4     |LUT3   |   355|
|5     |LUT4   |   184|
|6     |LUT5   |   334|
|7     |LUT6   |   237|
|8     |RAM64M |     9|
|9     |FDRE   |   837|
|10    |FDSE   |    51|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |  2959|
|2     |  U0                 |tmr_control_dut |  2959|
|3     |    control_dut_0    |control_dut     |   921|
|4     |      receive_buffer |GENERIC_FIFO_4  |    68|
|5     |      uart_inst      |uart_5          |    62|
|6     |    control_dut_1    |control_dut_0   |   921|
|7     |      receive_buffer |GENERIC_FIFO_2  |    68|
|8     |      uart_inst      |uart_3          |    62|
|9     |    control_dut_2    |control_dut_1   |   939|
|10    |      receive_buffer |GENERIC_FIFO    |    68|
|11    |      uart_inst      |uart            |    63|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1520.570 ; gain = 110.465 ; free physical = 4049 ; free virtual = 24459
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.570 ; gain = 590.102 ; free physical = 4049 ; free virtual = 24459
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
258 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1539.039 ; gain = 518.066 ; free physical = 4049 ; free virtual = 24459
INFO: [Common 17-1381] The checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/design_1_tmr_control_dut_0_0_synth_1/design_1_tmr_control_dut_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_tmr_control_dut_0_0/design_1_tmr_control_dut_0_0.xci
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/design_1_tmr_control_dut_0_0_synth_1/design_1_tmr_control_dut_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1563.051 ; gain = 0.000 ; free physical = 4044 ; free virtual = 24457
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 13:14:30 2018...
