
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.09

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[10][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[10][1]$_DFFE_PP_/CK (DFF_X1)
     2    1.89    0.01    0.09    0.09 ^ mem[10][1]$_DFFE_PP_/Q (DFF_X1)
                                         mem[10][1] (net)
                  0.01    0.00    0.09 ^ _0894_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _0894_/Z (MUX2_X1)
                                         _0125_ (net)
                  0.01    0.00    0.12 ^ mem[10][1]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[10][1]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: peek_addr[0] (input port clocked by core_clock)
Endpoint: peek_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    4.85    0.00    0.00    0.20 ^ peek_addr[0] (in)
                                         peek_addr[0] (net)
                  0.00    0.00    0.20 ^ _1498_/A (HA_X1)
     2    3.29    0.01    0.03    0.23 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.23 ^ _0857_/A (INV_X1)
     1    2.66    0.01    0.01    0.24 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.24 v _1494_/CI (FA_X1)
     1    1.78    0.01    0.11    0.35 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.35 ^ _1322_/A (BUF_X2)
    10   13.53    0.02    0.03    0.38 ^ _1322_/Z (BUF_X2)
                                         _0730_ (net)
                  0.02    0.00    0.38 ^ _1373_/A (BUF_X1)
    10   19.20    0.05    0.07    0.45 ^ _1373_/Z (BUF_X1)
                                         _0279_ (net)
                  0.05    0.00    0.45 ^ _1374_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.51 v _1374_/Z (MUX2_X1)
                                         _0280_ (net)
                  0.01    0.00    0.51 v _1375_/B (MUX2_X1)
     1    0.89    0.01    0.06    0.57 v _1375_/Z (MUX2_X1)
                                         _0281_ (net)
                  0.01    0.00    0.57 v _1376_/A2 (AND2_X1)
     1    0.90    0.01    0.03    0.60 v _1376_/ZN (AND2_X1)
                                         _0282_ (net)
                  0.01    0.00    0.60 v _1377_/B (MUX2_X1)
     1    1.55    0.01    0.06    0.65 v _1377_/Z (MUX2_X1)
                                         _0283_ (net)
                  0.01    0.00    0.65 v _1378_/A4 (NOR4_X1)
     1    0.00    0.03    0.06    0.71 ^ _1378_/ZN (NOR4_X1)
                                         peek_data[1] (net)
                  0.03    0.00    0.71 ^ peek_data[1] (out)
                                  0.71   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: peek_addr[0] (input port clocked by core_clock)
Endpoint: peek_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    4.85    0.00    0.00    0.20 ^ peek_addr[0] (in)
                                         peek_addr[0] (net)
                  0.00    0.00    0.20 ^ _1498_/A (HA_X1)
     2    3.29    0.01    0.03    0.23 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.23 ^ _0857_/A (INV_X1)
     1    2.66    0.01    0.01    0.24 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.24 v _1494_/CI (FA_X1)
     1    1.78    0.01    0.11    0.35 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.35 ^ _1322_/A (BUF_X2)
    10   13.53    0.02    0.03    0.38 ^ _1322_/Z (BUF_X2)
                                         _0730_ (net)
                  0.02    0.00    0.38 ^ _1373_/A (BUF_X1)
    10   19.20    0.05    0.07    0.45 ^ _1373_/Z (BUF_X1)
                                         _0279_ (net)
                  0.05    0.00    0.45 ^ _1374_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.51 v _1374_/Z (MUX2_X1)
                                         _0280_ (net)
                  0.01    0.00    0.51 v _1375_/B (MUX2_X1)
     1    0.89    0.01    0.06    0.57 v _1375_/Z (MUX2_X1)
                                         _0281_ (net)
                  0.01    0.00    0.57 v _1376_/A2 (AND2_X1)
     1    0.90    0.01    0.03    0.60 v _1376_/ZN (AND2_X1)
                                         _0282_ (net)
                  0.01    0.00    0.60 v _1377_/B (MUX2_X1)
     1    1.55    0.01    0.06    0.65 v _1377_/Z (MUX2_X1)
                                         _0283_ (net)
                  0.01    0.00    0.65 v _1378_/A4 (NOR4_X1)
     1    0.00    0.03    0.06    0.71 ^ _1378_/ZN (NOR4_X1)
                                         peek_data[1] (net)
                  0.03    0.00    0.71 ^ peek_data[1] (out)
                                  0.71   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.45e-03   1.36e-04   1.13e-05   1.59e-03  37.3%
Combinational          1.49e-03   1.17e-03   2.11e-05   2.68e-03  62.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-03   1.31e-03   3.24e-05   4.27e-03 100.0%
                          68.6%      30.6%       0.8%
