SDHCI_CLOCK_CARD_EN,VAR_0
SDHCI_CLOCK_CONTROL,VAR_1
XENON_CMD_DDR_MODE,VAR_2
XENON_DQ_ASYNC_MODE,VAR_3
XENON_DQ_DDR_MODE_MASK,VAR_4
XENON_DQ_DDR_MODE_SHIFT,VAR_5
XENON_EMMC_FC_CMD_PD,VAR_6
XENON_EMMC_FC_CMD_PU,VAR_7
XENON_EMMC_FC_DQ_PD,VAR_8
XENON_EMMC_FC_DQ_PU,VAR_9
XENON_EMMC_FC_QSP_PD,VAR_10
XENON_EMMC_FC_QSP_PU,VAR_11
XENON_EMMC_PHY_FUNC_CONTROL,VAR_12
XENON_EMMC_PHY_LOGIC_TIMING_ADJUST,VAR_13
XENON_EMMC_PHY_PAD_CONTROL,VAR_14
XENON_EMMC_PHY_PAD_CONTROL1,VAR_15
XENON_EMMC_PHY_PAD_CONTROL2,VAR_16
XENON_EMMC_PHY_TIMING_ADJUST,VAR_17
XENON_ENABLE_DATA_STROBE,VAR_18
XENON_ENABLE_RESP_STROBE,VAR_19
XENON_FC_ALL_CMOS_RECEIVER,VAR_20
XENON_FC_CMD_RECEN,VAR_21
XENON_FC_DQ_RECEN,VAR_22
XENON_FC_QSP_RECEN,VAR_23
XENON_LOGIC_TIMING_VALUE,VAR_24
XENON_OEN_QSN,VAR_25
XENON_SLOT_EMMC_CTRL,VAR_26
XENON_TIMING_ADJUST_SDIO_MODE,VAR_27
XENON_ZNR_MASK,VAR_28
XENON_ZNR_SHIFT,VAR_29
XENON_ZPR_MASK,VAR_30
bus_read_4,FUNC_0
bus_timing_normal,VAR_31
bus_write_4,FUNC_1
device_get_softc,FUNC_2
sdhci_xenon_phy_init,FUNC_3
sdhci_xenon_phy_set,FUNC_4
brdev,VAR_32
ios,VAR_33
sc,VAR_34
reg,VAR_35
